
STM32G474RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000707c  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000450  08007254  08007254  00017254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080076a4  080076a4  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080076a4  080076a4  000176a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080076ac  080076ac  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080076ac  080076ac  000176ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080076b0  080076b0  000176b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080076b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003ac  20000070  08007724  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000041c  08007724  0002041c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023ab6  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003902  00000000  00000000  00043b56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00019c9d  00000000  00000000  00047458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001440  00000000  00000000  000610f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001668  00000000  00000000  00062538  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029e2e  00000000  00000000  00063ba0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00024e04  00000000  00000000  0008d9ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0011576f  00000000  00000000  000b27d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001c7f41  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000037f8  00000000  00000000  001c7f94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000070 	.word	0x20000070
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800723c 	.word	0x0800723c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000074 	.word	0x20000074
 8000214:	0800723c 	.word	0x0800723c

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b974 	b.w	8000518 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	4604      	mov	r4, r0
 8000250:	468e      	mov	lr, r1
 8000252:	2b00      	cmp	r3, #0
 8000254:	d14d      	bne.n	80002f2 <__udivmoddi4+0xaa>
 8000256:	428a      	cmp	r2, r1
 8000258:	4694      	mov	ip, r2
 800025a:	d969      	bls.n	8000330 <__udivmoddi4+0xe8>
 800025c:	fab2 f282 	clz	r2, r2
 8000260:	b152      	cbz	r2, 8000278 <__udivmoddi4+0x30>
 8000262:	fa01 f302 	lsl.w	r3, r1, r2
 8000266:	f1c2 0120 	rsb	r1, r2, #32
 800026a:	fa20 f101 	lsr.w	r1, r0, r1
 800026e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000272:	ea41 0e03 	orr.w	lr, r1, r3
 8000276:	4094      	lsls	r4, r2
 8000278:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800027c:	0c21      	lsrs	r1, r4, #16
 800027e:	fbbe f6f8 	udiv	r6, lr, r8
 8000282:	fa1f f78c 	uxth.w	r7, ip
 8000286:	fb08 e316 	mls	r3, r8, r6, lr
 800028a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800028e:	fb06 f107 	mul.w	r1, r6, r7
 8000292:	4299      	cmp	r1, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x64>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f106 30ff 	add.w	r0, r6, #4294967295
 800029e:	f080 811f 	bcs.w	80004e0 <__udivmoddi4+0x298>
 80002a2:	4299      	cmp	r1, r3
 80002a4:	f240 811c 	bls.w	80004e0 <__udivmoddi4+0x298>
 80002a8:	3e02      	subs	r6, #2
 80002aa:	4463      	add	r3, ip
 80002ac:	1a5b      	subs	r3, r3, r1
 80002ae:	b2a4      	uxth	r4, r4
 80002b0:	fbb3 f0f8 	udiv	r0, r3, r8
 80002b4:	fb08 3310 	mls	r3, r8, r0, r3
 80002b8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002bc:	fb00 f707 	mul.w	r7, r0, r7
 80002c0:	42a7      	cmp	r7, r4
 80002c2:	d90a      	bls.n	80002da <__udivmoddi4+0x92>
 80002c4:	eb1c 0404 	adds.w	r4, ip, r4
 80002c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80002cc:	f080 810a 	bcs.w	80004e4 <__udivmoddi4+0x29c>
 80002d0:	42a7      	cmp	r7, r4
 80002d2:	f240 8107 	bls.w	80004e4 <__udivmoddi4+0x29c>
 80002d6:	4464      	add	r4, ip
 80002d8:	3802      	subs	r0, #2
 80002da:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002de:	1be4      	subs	r4, r4, r7
 80002e0:	2600      	movs	r6, #0
 80002e2:	b11d      	cbz	r5, 80002ec <__udivmoddi4+0xa4>
 80002e4:	40d4      	lsrs	r4, r2
 80002e6:	2300      	movs	r3, #0
 80002e8:	e9c5 4300 	strd	r4, r3, [r5]
 80002ec:	4631      	mov	r1, r6
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d909      	bls.n	800030a <__udivmoddi4+0xc2>
 80002f6:	2d00      	cmp	r5, #0
 80002f8:	f000 80ef 	beq.w	80004da <__udivmoddi4+0x292>
 80002fc:	2600      	movs	r6, #0
 80002fe:	e9c5 0100 	strd	r0, r1, [r5]
 8000302:	4630      	mov	r0, r6
 8000304:	4631      	mov	r1, r6
 8000306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030a:	fab3 f683 	clz	r6, r3
 800030e:	2e00      	cmp	r6, #0
 8000310:	d14a      	bne.n	80003a8 <__udivmoddi4+0x160>
 8000312:	428b      	cmp	r3, r1
 8000314:	d302      	bcc.n	800031c <__udivmoddi4+0xd4>
 8000316:	4282      	cmp	r2, r0
 8000318:	f200 80f9 	bhi.w	800050e <__udivmoddi4+0x2c6>
 800031c:	1a84      	subs	r4, r0, r2
 800031e:	eb61 0303 	sbc.w	r3, r1, r3
 8000322:	2001      	movs	r0, #1
 8000324:	469e      	mov	lr, r3
 8000326:	2d00      	cmp	r5, #0
 8000328:	d0e0      	beq.n	80002ec <__udivmoddi4+0xa4>
 800032a:	e9c5 4e00 	strd	r4, lr, [r5]
 800032e:	e7dd      	b.n	80002ec <__udivmoddi4+0xa4>
 8000330:	b902      	cbnz	r2, 8000334 <__udivmoddi4+0xec>
 8000332:	deff      	udf	#255	; 0xff
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	2a00      	cmp	r2, #0
 800033a:	f040 8092 	bne.w	8000462 <__udivmoddi4+0x21a>
 800033e:	eba1 010c 	sub.w	r1, r1, ip
 8000342:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000346:	fa1f fe8c 	uxth.w	lr, ip
 800034a:	2601      	movs	r6, #1
 800034c:	0c20      	lsrs	r0, r4, #16
 800034e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000352:	fb07 1113 	mls	r1, r7, r3, r1
 8000356:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800035a:	fb0e f003 	mul.w	r0, lr, r3
 800035e:	4288      	cmp	r0, r1
 8000360:	d908      	bls.n	8000374 <__udivmoddi4+0x12c>
 8000362:	eb1c 0101 	adds.w	r1, ip, r1
 8000366:	f103 38ff 	add.w	r8, r3, #4294967295
 800036a:	d202      	bcs.n	8000372 <__udivmoddi4+0x12a>
 800036c:	4288      	cmp	r0, r1
 800036e:	f200 80cb 	bhi.w	8000508 <__udivmoddi4+0x2c0>
 8000372:	4643      	mov	r3, r8
 8000374:	1a09      	subs	r1, r1, r0
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb1 f0f7 	udiv	r0, r1, r7
 800037c:	fb07 1110 	mls	r1, r7, r0, r1
 8000380:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000384:	fb0e fe00 	mul.w	lr, lr, r0
 8000388:	45a6      	cmp	lr, r4
 800038a:	d908      	bls.n	800039e <__udivmoddi4+0x156>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 31ff 	add.w	r1, r0, #4294967295
 8000394:	d202      	bcs.n	800039c <__udivmoddi4+0x154>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f200 80bb 	bhi.w	8000512 <__udivmoddi4+0x2ca>
 800039c:	4608      	mov	r0, r1
 800039e:	eba4 040e 	sub.w	r4, r4, lr
 80003a2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003a6:	e79c      	b.n	80002e2 <__udivmoddi4+0x9a>
 80003a8:	f1c6 0720 	rsb	r7, r6, #32
 80003ac:	40b3      	lsls	r3, r6
 80003ae:	fa22 fc07 	lsr.w	ip, r2, r7
 80003b2:	ea4c 0c03 	orr.w	ip, ip, r3
 80003b6:	fa20 f407 	lsr.w	r4, r0, r7
 80003ba:	fa01 f306 	lsl.w	r3, r1, r6
 80003be:	431c      	orrs	r4, r3
 80003c0:	40f9      	lsrs	r1, r7
 80003c2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003c6:	fa00 f306 	lsl.w	r3, r0, r6
 80003ca:	fbb1 f8f9 	udiv	r8, r1, r9
 80003ce:	0c20      	lsrs	r0, r4, #16
 80003d0:	fa1f fe8c 	uxth.w	lr, ip
 80003d4:	fb09 1118 	mls	r1, r9, r8, r1
 80003d8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003dc:	fb08 f00e 	mul.w	r0, r8, lr
 80003e0:	4288      	cmp	r0, r1
 80003e2:	fa02 f206 	lsl.w	r2, r2, r6
 80003e6:	d90b      	bls.n	8000400 <__udivmoddi4+0x1b8>
 80003e8:	eb1c 0101 	adds.w	r1, ip, r1
 80003ec:	f108 3aff 	add.w	sl, r8, #4294967295
 80003f0:	f080 8088 	bcs.w	8000504 <__udivmoddi4+0x2bc>
 80003f4:	4288      	cmp	r0, r1
 80003f6:	f240 8085 	bls.w	8000504 <__udivmoddi4+0x2bc>
 80003fa:	f1a8 0802 	sub.w	r8, r8, #2
 80003fe:	4461      	add	r1, ip
 8000400:	1a09      	subs	r1, r1, r0
 8000402:	b2a4      	uxth	r4, r4
 8000404:	fbb1 f0f9 	udiv	r0, r1, r9
 8000408:	fb09 1110 	mls	r1, r9, r0, r1
 800040c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000410:	fb00 fe0e 	mul.w	lr, r0, lr
 8000414:	458e      	cmp	lr, r1
 8000416:	d908      	bls.n	800042a <__udivmoddi4+0x1e2>
 8000418:	eb1c 0101 	adds.w	r1, ip, r1
 800041c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000420:	d26c      	bcs.n	80004fc <__udivmoddi4+0x2b4>
 8000422:	458e      	cmp	lr, r1
 8000424:	d96a      	bls.n	80004fc <__udivmoddi4+0x2b4>
 8000426:	3802      	subs	r0, #2
 8000428:	4461      	add	r1, ip
 800042a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800042e:	fba0 9402 	umull	r9, r4, r0, r2
 8000432:	eba1 010e 	sub.w	r1, r1, lr
 8000436:	42a1      	cmp	r1, r4
 8000438:	46c8      	mov	r8, r9
 800043a:	46a6      	mov	lr, r4
 800043c:	d356      	bcc.n	80004ec <__udivmoddi4+0x2a4>
 800043e:	d053      	beq.n	80004e8 <__udivmoddi4+0x2a0>
 8000440:	b15d      	cbz	r5, 800045a <__udivmoddi4+0x212>
 8000442:	ebb3 0208 	subs.w	r2, r3, r8
 8000446:	eb61 010e 	sbc.w	r1, r1, lr
 800044a:	fa01 f707 	lsl.w	r7, r1, r7
 800044e:	fa22 f306 	lsr.w	r3, r2, r6
 8000452:	40f1      	lsrs	r1, r6
 8000454:	431f      	orrs	r7, r3
 8000456:	e9c5 7100 	strd	r7, r1, [r5]
 800045a:	2600      	movs	r6, #0
 800045c:	4631      	mov	r1, r6
 800045e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000462:	f1c2 0320 	rsb	r3, r2, #32
 8000466:	40d8      	lsrs	r0, r3
 8000468:	fa0c fc02 	lsl.w	ip, ip, r2
 800046c:	fa21 f303 	lsr.w	r3, r1, r3
 8000470:	4091      	lsls	r1, r2
 8000472:	4301      	orrs	r1, r0
 8000474:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000480:	fb07 3610 	mls	r6, r7, r0, r3
 8000484:	0c0b      	lsrs	r3, r1, #16
 8000486:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800048a:	fb00 f60e 	mul.w	r6, r0, lr
 800048e:	429e      	cmp	r6, r3
 8000490:	fa04 f402 	lsl.w	r4, r4, r2
 8000494:	d908      	bls.n	80004a8 <__udivmoddi4+0x260>
 8000496:	eb1c 0303 	adds.w	r3, ip, r3
 800049a:	f100 38ff 	add.w	r8, r0, #4294967295
 800049e:	d22f      	bcs.n	8000500 <__udivmoddi4+0x2b8>
 80004a0:	429e      	cmp	r6, r3
 80004a2:	d92d      	bls.n	8000500 <__udivmoddi4+0x2b8>
 80004a4:	3802      	subs	r0, #2
 80004a6:	4463      	add	r3, ip
 80004a8:	1b9b      	subs	r3, r3, r6
 80004aa:	b289      	uxth	r1, r1
 80004ac:	fbb3 f6f7 	udiv	r6, r3, r7
 80004b0:	fb07 3316 	mls	r3, r7, r6, r3
 80004b4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b8:	fb06 f30e 	mul.w	r3, r6, lr
 80004bc:	428b      	cmp	r3, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x28a>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f106 38ff 	add.w	r8, r6, #4294967295
 80004c8:	d216      	bcs.n	80004f8 <__udivmoddi4+0x2b0>
 80004ca:	428b      	cmp	r3, r1
 80004cc:	d914      	bls.n	80004f8 <__udivmoddi4+0x2b0>
 80004ce:	3e02      	subs	r6, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	1ac9      	subs	r1, r1, r3
 80004d4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004d8:	e738      	b.n	800034c <__udivmoddi4+0x104>
 80004da:	462e      	mov	r6, r5
 80004dc:	4628      	mov	r0, r5
 80004de:	e705      	b.n	80002ec <__udivmoddi4+0xa4>
 80004e0:	4606      	mov	r6, r0
 80004e2:	e6e3      	b.n	80002ac <__udivmoddi4+0x64>
 80004e4:	4618      	mov	r0, r3
 80004e6:	e6f8      	b.n	80002da <__udivmoddi4+0x92>
 80004e8:	454b      	cmp	r3, r9
 80004ea:	d2a9      	bcs.n	8000440 <__udivmoddi4+0x1f8>
 80004ec:	ebb9 0802 	subs.w	r8, r9, r2
 80004f0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004f4:	3801      	subs	r0, #1
 80004f6:	e7a3      	b.n	8000440 <__udivmoddi4+0x1f8>
 80004f8:	4646      	mov	r6, r8
 80004fa:	e7ea      	b.n	80004d2 <__udivmoddi4+0x28a>
 80004fc:	4620      	mov	r0, r4
 80004fe:	e794      	b.n	800042a <__udivmoddi4+0x1e2>
 8000500:	4640      	mov	r0, r8
 8000502:	e7d1      	b.n	80004a8 <__udivmoddi4+0x260>
 8000504:	46d0      	mov	r8, sl
 8000506:	e77b      	b.n	8000400 <__udivmoddi4+0x1b8>
 8000508:	3b02      	subs	r3, #2
 800050a:	4461      	add	r1, ip
 800050c:	e732      	b.n	8000374 <__udivmoddi4+0x12c>
 800050e:	4630      	mov	r0, r6
 8000510:	e709      	b.n	8000326 <__udivmoddi4+0xde>
 8000512:	4464      	add	r4, ip
 8000514:	3802      	subs	r0, #2
 8000516:	e742      	b.n	800039e <__udivmoddi4+0x156>

08000518 <__aeabi_idiv0>:
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop

0800051c <cfPhaseLockedLoop>:

float cfPhaseLockedLoop(float ElectAngleErr, float Kp_PLL, float Ki_PLL, float *Integral_ElectAngleErr_Ki){
	float ElectAngVeloEstimate;


	*Integral_ElectAngleErr_Ki += ElectAngleErr * Ki_PLL;
 800051c:	ee20 1a01 	vmul.f32	s2, s0, s2
 8000520:	edd0 7a00 	vldr	s15, [r0]
 8000524:	ee31 1a27 	vadd.f32	s2, s2, s15
 8000528:	ed80 1a00 	vstr	s2, [r0]
	ElectAngVeloEstimate = Kp_PLL * ElectAngleErr + *Integral_ElectAngleErr_Ki;
 800052c:	ee20 0a20 	vmul.f32	s0, s0, s1

	return ElectAngVeloEstimate;
}
 8000530:	ee31 0a00 	vadd.f32	s0, s2, s0
 8000534:	4770      	bx	lr

08000536 <gfDivideAvoidZero>:
#include "GeneralFunctions.h"
#include "GlogalVariables.h"

float gfDivideAvoidZero(float num, float den, float  threshold){
	float result;
	if ( den >= 0 && den < threshold )
 8000536:	eef5 0ac0 	vcmpe.f32	s1, #0.0
 800053a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800053e:	db04      	blt.n	800054a <gfDivideAvoidZero+0x14>
 8000540:	eef4 0ac1 	vcmpe.f32	s1, s2
 8000544:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000548:	d411      	bmi.n	800056e <gfDivideAvoidZero+0x38>
		den = threshold;
	else if( den < 0 && den > -threshold)
 800054a:	eef5 0ac0 	vcmpe.f32	s1, #0.0
 800054e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000552:	d402      	bmi.n	800055a <gfDivideAvoidZero+0x24>
		den = -threshold;

	result = num / den;
	return result;
}
 8000554:	ee80 0a20 	vdiv.f32	s0, s0, s1
 8000558:	4770      	bx	lr
	else if( den < 0 && den > -threshold)
 800055a:	eeb1 1a41 	vneg.f32	s2, s2
 800055e:	eeb4 1ae0 	vcmpe.f32	s2, s1
 8000562:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000566:	d5f5      	bpl.n	8000554 <gfDivideAvoidZero+0x1e>
		den = -threshold;
 8000568:	eef0 0a41 	vmov.f32	s1, s2
 800056c:	e7f2      	b.n	8000554 <gfDivideAvoidZero+0x1e>
		den = threshold;
 800056e:	eef0 0a41 	vmov.f32	s1, s2
 8000572:	e7ef      	b.n	8000554 <gfDivideAvoidZero+0x1e>

08000574 <gfWrapTheta>:

float gfWrapTheta(float theta){
 8000574:	b508      	push	{r3, lr}
	theta = fmodf(theta, TWOPI);
 8000576:	eddf 0a0e 	vldr	s1, [pc, #56]	; 80005b0 <gfWrapTheta+0x3c>
 800057a:	f005 ff11 	bl	80063a0 <fmodf>
	if( theta > PI)
 800057e:	eddf 7a0d 	vldr	s15, [pc, #52]	; 80005b4 <gfWrapTheta+0x40>
 8000582:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8000586:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800058a:	dd04      	ble.n	8000596 <gfWrapTheta+0x22>
		theta -= TWOPI;
 800058c:	eddf 7a08 	vldr	s15, [pc, #32]	; 80005b0 <gfWrapTheta+0x3c>
 8000590:	ee30 0a67 	vsub.f32	s0, s0, s15
	else if( theta < -PI)
		theta += TWOPI;

	return theta;
}
 8000594:	bd08      	pop	{r3, pc}
	else if( theta < -PI)
 8000596:	eddf 7a08 	vldr	s15, [pc, #32]	; 80005b8 <gfWrapTheta+0x44>
 800059a:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800059e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005a2:	d5f7      	bpl.n	8000594 <gfWrapTheta+0x20>
		theta += TWOPI;
 80005a4:	eddf 7a02 	vldr	s15, [pc, #8]	; 80005b0 <gfWrapTheta+0x3c>
 80005a8:	ee30 0a27 	vadd.f32	s0, s0, s15
	return theta;
 80005ac:	e7f2      	b.n	8000594 <gfWrapTheta+0x20>
 80005ae:	bf00      	nop
 80005b0:	40c90fdb 	.word	0x40c90fdb
 80005b4:	40490fdb 	.word	0x40490fdb
 80005b8:	c0490fdb 	.word	0xc0490fdb

080005bc <gUpperLowerLimit>:
	*theta += omega * Ts;
	wrapTheta = gfWrapTheta(*theta);
	*theta = wrapTheta;
}

float gUpperLowerLimit(float input, float Upper, float Lower){
 80005bc:	eef0 7a40 	vmov.f32	s15, s0
 80005c0:	eeb0 0a41 	vmov.f32	s0, s2
	if(input > Upper) input = Upper;
 80005c4:	eef4 7ae0 	vcmpe.f32	s15, s1
 80005c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005cc:	dc01      	bgt.n	80005d2 <gUpperLowerLimit+0x16>
 80005ce:	eef0 0a67 	vmov.f32	s1, s15
	if(input < Lower) input = Lower;
 80005d2:	eef4 0ac0 	vcmpe.f32	s1, s0
 80005d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005da:	d401      	bmi.n	80005e0 <gUpperLowerLimit+0x24>
 80005dc:	eeb0 0a60 	vmov.f32	s0, s1
	return input;
}
 80005e0:	4770      	bx	lr

080005e2 <gOffDuty>:

void gOffDuty(float* Duty, int8_t* outputMode){
	outputMode[0] = OUTPUTMODE_OPEN;
 80005e2:	2300      	movs	r3, #0
 80005e4:	700b      	strb	r3, [r1, #0]
	outputMode[1] = OUTPUTMODE_OPEN;
 80005e6:	704b      	strb	r3, [r1, #1]
	outputMode[2] = OUTPUTMODE_OPEN;
 80005e8:	708b      	strb	r3, [r1, #2]
	Duty[0] = 0.0f;
 80005ea:	2300      	movs	r3, #0
 80005ec:	6003      	str	r3, [r0, #0]
	Duty[1] = 0.0f;
 80005ee:	6043      	str	r3, [r0, #4]
	Duty[2] = 0.0f;
 80005f0:	6083      	str	r3, [r0, #8]
}
 80005f2:	4770      	bx	lr

080005f4 <gLPF>:
	// Under approximation  1/wc >> Ts
	// time constant tau = 1/wc
	float gainLPF;
	float yn_1;

	gainLPF = wc * Ts;
 80005f4:	ee20 1a81 	vmul.f32	s2, s1, s2
	yn_1 = *y;
 80005f8:	ed90 7a00 	vldr	s14, [r0]

	*y = (1 - gainLPF) * yn_1 + gainLPF * r;
 80005fc:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8000600:	ee77 7ac1 	vsub.f32	s15, s15, s2
 8000604:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000608:	ee21 1a00 	vmul.f32	s2, s2, s0
 800060c:	ee77 7a81 	vadd.f32	s15, s15, s2
 8000610:	edc0 7a00 	vstr	s15, [r0]
}
 8000614:	4770      	bx	lr

08000616 <slctPosMode>:

}

void slctPosMode(float electFreq, uint8_t* posMode){

	if(*posMode != POSMODE_HALL_PLL){
 8000616:	7803      	ldrb	r3, [r0, #0]
 8000618:	2b03      	cmp	r3, #3
 800061a:	d00c      	beq.n	8000636 <slctPosMode+0x20>
		if (electFreq > ELECTFREQ_VALIDPLL)
 800061c:	eef1 7a04 	vmov.f32	s15, #20	; 0x40a00000  5.0
 8000620:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8000624:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000628:	dd02      	ble.n	8000630 <slctPosMode+0x1a>
			*posMode = POSMODE_HALL_PLL;
 800062a:	2303      	movs	r3, #3
 800062c:	7003      	strb	r3, [r0, #0]
 800062e:	4770      	bx	lr
		else
			*posMode = POSMODE_HALL;
 8000630:	2302      	movs	r3, #2
 8000632:	7003      	strb	r3, [r0, #0]
 8000634:	4770      	bx	lr
	}
	else if(*posMode == POSMODE_HALL_PLL){
		if (electFreq < ELECTFREQ_INVALIDPLL)
 8000636:	eef1 7a00 	vmov.f32	s15, #16	; 0x40800000  4.0
 800063a:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800063e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000642:	d502      	bpl.n	800064a <slctPosMode+0x34>
			*posMode = POSMODE_HALL;
 8000644:	2302      	movs	r3, #2
 8000646:	7003      	strb	r3, [r0, #0]
 8000648:	4770      	bx	lr
		else
			*posMode = POSMODE_HALL_PLL;
 800064a:	2303      	movs	r3, #3
 800064c:	7003      	strb	r3, [r0, #0]
	}
}
 800064e:	4770      	bx	lr

08000650 <slctDrvMode>:

void slctDrvMode(float electFreq, uint8_t* drvMode){

	if(*drvMode != DRVMODE_VECTORCONTROL){
 8000650:	7803      	ldrb	r3, [r0, #0]
 8000652:	2b03      	cmp	r3, #3
 8000654:	d00c      	beq.n	8000670 <slctDrvMode+0x20>
		if (electFreq > ELECTFREQ_OPENLOOP2VECTORCONTROL)
 8000656:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
 800065a:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800065e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000662:	dd02      	ble.n	800066a <slctDrvMode+0x1a>
			*drvMode = DRVMODE_VECTORCONTROL;
 8000664:	2303      	movs	r3, #3
 8000666:	7003      	strb	r3, [r0, #0]
 8000668:	4770      	bx	lr
		else
			*drvMode = DRVMODE_OPENLOOP;
 800066a:	2302      	movs	r3, #2
 800066c:	7003      	strb	r3, [r0, #0]
 800066e:	4770      	bx	lr
	}
	else if(*drvMode == DRVMODE_VECTORCONTROL){
		if (electFreq < ELECTFREQ_VECTORCONTROL2OPENLOOP)
 8000670:	eef1 7a04 	vmov.f32	s15, #20	; 0x40a00000  5.0
 8000674:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8000678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800067c:	d502      	bpl.n	8000684 <slctDrvMode+0x34>
			*drvMode = DRVMODE_OPENLOOP;
 800067e:	2302      	movs	r3, #2
 8000680:	7003      	strb	r3, [r0, #0]
 8000682:	4770      	bx	lr
		else
			*drvMode = DRVMODE_VECTORCONTROL;
 8000684:	2303      	movs	r3, #3
 8000686:	7003      	strb	r3, [r0, #0]
	}
}
 8000688:	4770      	bx	lr
	...

0800068c <slctElectAngleFromPosMode>:
		*drvMode = DRVMODE_OPENLOOP;
	else
		*drvMode = DRVMODE_OPENLOOP;//DRVMODE_VECTORCONTROL;
}

void slctElectAngleFromPosMode(uint8_t posMode, float *electAngle, float *electAngVelo){
 800068c:	b510      	push	{r4, lr}
 800068e:	460c      	mov	r4, r1
	uint8_t flgPLL;
	float *electAngle2;
	float *electAngVelo2;

	switch(posMode){
 8000690:	2803      	cmp	r0, #3
 8000692:	d821      	bhi.n	80006d8 <slctElectAngleFromPosMode+0x4c>
 8000694:	e8df f000 	tbb	[pc, r0]
 8000698:	1c180502 	.word	0x1c180502
	case POSMODE_STOP:
		*electAngle = 0;
 800069c:	2300      	movs	r3, #0
 800069e:	600b      	str	r3, [r1, #0]
		*electAngVelo = 0;
 80006a0:	6013      	str	r3, [r2, #0]

	case POSMODE_FREERUN:
		sElectAngle = sElectAngle + 20.0f * CARRIERCYCLE;// * gVolume;
 80006a2:	4b0f      	ldr	r3, [pc, #60]	; (80006e0 <slctElectAngleFromPosMode+0x54>)
 80006a4:	ed93 0a00 	vldr	s0, [r3]
 80006a8:	eddf 7a0e 	vldr	s15, [pc, #56]	; 80006e4 <slctElectAngleFromPosMode+0x58>
 80006ac:	ee30 0a27 	vadd.f32	s0, s0, s15
 80006b0:	ed83 0a00 	vstr	s0, [r3]
		*electAngle = gfWrapTheta(sElectAngle);
 80006b4:	f7ff ff5e 	bl	8000574 <gfWrapTheta>
 80006b8:	ed84 0a00 	vstr	s0, [r4]
		calcElectAngle(flgPLL, electAngle2, electAngVelo2);
 80006bc:	2200      	movs	r2, #0
 80006be:	4611      	mov	r1, r2
 80006c0:	4610      	mov	r0, r2
 80006c2:	f000 f9cd 	bl	8000a60 <calcElectAngle>
	default:
		*electAngle = 0;
		*electAngVelo = 0;
		break;
	}
}
 80006c6:	bd10      	pop	{r4, pc}
		calcElectAngle(flgPLL, electAngle, electAngVelo);
 80006c8:	2000      	movs	r0, #0
 80006ca:	f000 f9c9 	bl	8000a60 <calcElectAngle>
		break;
 80006ce:	e7fa      	b.n	80006c6 <slctElectAngleFromPosMode+0x3a>
		calcElectAngle(flgPLL, electAngle, electAngVelo);
 80006d0:	2001      	movs	r0, #1
 80006d2:	f000 f9c5 	bl	8000a60 <calcElectAngle>
		break;
 80006d6:	e7f6      	b.n	80006c6 <slctElectAngleFromPosMode+0x3a>
		*electAngle = 0;
 80006d8:	2300      	movs	r3, #0
 80006da:	600b      	str	r3, [r1, #0]
		*electAngVelo = 0;
 80006dc:	6013      	str	r3, [r2, #0]
}
 80006de:	e7f2      	b.n	80006c6 <slctElectAngleFromPosMode+0x3a>
 80006e0:	200000e0 	.word	0x200000e0
 80006e4:	3b3b3ee7 	.word	0x3b3b3ee7

080006e8 <slctCntlFromDrvMode>:

void slctCntlFromDrvMode(uint8_t drvMode, float* Duty, int8_t* outputMode){
 80006e8:	b500      	push	{lr}
 80006ea:	b085      	sub	sp, #20
 80006ec:	460b      	mov	r3, r1
 80006ee:	4611      	mov	r1, r2
	uint8_t flgFB;
	// MotorDrive

	float Idq_ref[2];
	Idq_ref[0] = 0.0f;//gVolume * 2;//-0.0f;//gVolume;//0.05f;
 80006f0:	2200      	movs	r2, #0
 80006f2:	9202      	str	r2, [sp, #8]
	Idq_ref[1] = IQREFMAX * gVolume;
 80006f4:	4a1d      	ldr	r2, [pc, #116]	; (800076c <slctCntlFromDrvMode+0x84>)
 80006f6:	edd2 7a00 	vldr	s15, [r2]
 80006fa:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80006fe:	edcd 7a03 	vstr	s15, [sp, #12]

	switch(drvMode){
 8000702:	2802      	cmp	r0, #2
 8000704:	d00c      	beq.n	8000720 <slctCntlFromDrvMode+0x38>
 8000706:	2803      	cmp	r0, #3
 8000708:	d01d      	beq.n	8000746 <slctCntlFromDrvMode+0x5e>
 800070a:	b118      	cbz	r0, 8000714 <slctCntlFromDrvMode+0x2c>
		case DRVMODE_VECTORCONTROL:
			flgFB = 1;
			VectorControlTasks(Idq_ref, gTheta, gElectAngVelo, gIuvw, gVdc, gTwoDivVdc, flgFB, Duty, outputMode);
			break;
		default :
			gOffDuty(Duty, outputMode);
 800070c:	4618      	mov	r0, r3
 800070e:	f7ff ff68 	bl	80005e2 <gOffDuty>
	}
}
 8000712:	e002      	b.n	800071a <slctCntlFromDrvMode+0x32>
			gOffDuty(Duty, outputMode);
 8000714:	4618      	mov	r0, r3
 8000716:	f7ff ff64 	bl	80005e2 <gOffDuty>
}
 800071a:	b005      	add	sp, #20
 800071c:	f85d fb04 	ldr.w	pc, [sp], #4
			VectorControlTasks(Idq_ref, gTheta, gElectAngVelo, gIuvw, gVdc, gTwoDivVdc, flgFB, Duty, outputMode);
 8000720:	9100      	str	r1, [sp, #0]
 8000722:	2200      	movs	r2, #0
 8000724:	4912      	ldr	r1, [pc, #72]	; (8000770 <slctCntlFromDrvMode+0x88>)
 8000726:	edd1 1a00 	vldr	s3, [r1]
 800072a:	4912      	ldr	r1, [pc, #72]	; (8000774 <slctCntlFromDrvMode+0x8c>)
 800072c:	ed91 1a00 	vldr	s2, [r1]
 8000730:	4911      	ldr	r1, [pc, #68]	; (8000778 <slctCntlFromDrvMode+0x90>)
 8000732:	4812      	ldr	r0, [pc, #72]	; (800077c <slctCntlFromDrvMode+0x94>)
 8000734:	edd0 0a00 	vldr	s1, [r0]
 8000738:	4811      	ldr	r0, [pc, #68]	; (8000780 <slctCntlFromDrvMode+0x98>)
 800073a:	ed90 0a00 	vldr	s0, [r0]
 800073e:	a802      	add	r0, sp, #8
 8000740:	f000 fbd6 	bl	8000ef0 <VectorControlTasks>
			break;
 8000744:	e7e9      	b.n	800071a <slctCntlFromDrvMode+0x32>
			VectorControlTasks(Idq_ref, gTheta, gElectAngVelo, gIuvw, gVdc, gTwoDivVdc, flgFB, Duty, outputMode);
 8000746:	9100      	str	r1, [sp, #0]
 8000748:	2201      	movs	r2, #1
 800074a:	4909      	ldr	r1, [pc, #36]	; (8000770 <slctCntlFromDrvMode+0x88>)
 800074c:	edd1 1a00 	vldr	s3, [r1]
 8000750:	4908      	ldr	r1, [pc, #32]	; (8000774 <slctCntlFromDrvMode+0x8c>)
 8000752:	ed91 1a00 	vldr	s2, [r1]
 8000756:	4908      	ldr	r1, [pc, #32]	; (8000778 <slctCntlFromDrvMode+0x90>)
 8000758:	4808      	ldr	r0, [pc, #32]	; (800077c <slctCntlFromDrvMode+0x94>)
 800075a:	edd0 0a00 	vldr	s1, [r0]
 800075e:	4808      	ldr	r0, [pc, #32]	; (8000780 <slctCntlFromDrvMode+0x98>)
 8000760:	ed90 0a00 	vldr	s0, [r0]
 8000764:	a802      	add	r0, sp, #8
 8000766:	f000 fbc3 	bl	8000ef0 <VectorControlTasks>
			break;
 800076a:	e7d6      	b.n	800071a <slctCntlFromDrvMode+0x32>
 800076c:	200000c8 	.word	0x200000c8
 8000770:	200000c0 	.word	0x200000c0
 8000774:	200000c4 	.word	0x200000c4
 8000778:	200000a8 	.word	0x200000a8
 800077c:	20000094 	.word	0x20000094
 8000780:	200000bc 	.word	0x200000bc

08000784 <Sequence>:
void Sequence(void){
 8000784:	b538      	push	{r3, r4, r5, lr}
	if(sInitCnt < 500){
 8000786:	4b1b      	ldr	r3, [pc, #108]	; (80007f4 <Sequence+0x70>)
 8000788:	881b      	ldrh	r3, [r3, #0]
 800078a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800078e:	d225      	bcs.n	80007dc <Sequence+0x58>
		sInitCnt++;
 8000790:	3301      	adds	r3, #1
 8000792:	4a18      	ldr	r2, [pc, #96]	; (80007f4 <Sequence+0x70>)
 8000794:	8013      	strh	r3, [r2, #0]
		sPosMode = POSMODE_HALL;
 8000796:	4b18      	ldr	r3, [pc, #96]	; (80007f8 <Sequence+0x74>)
 8000798:	2202      	movs	r2, #2
 800079a:	701a      	strb	r2, [r3, #0]
		sDrvMode = DRVMODE_OFFDUTY;
 800079c:	4b17      	ldr	r3, [pc, #92]	; (80007fc <Sequence+0x78>)
 800079e:	2200      	movs	r2, #0
 80007a0:	701a      	strb	r2, [r3, #0]
	slctElectAngleFromPosMode(sPosMode, &sElectAngle, &sElectAngVelo);
 80007a2:	4c17      	ldr	r4, [pc, #92]	; (8000800 <Sequence+0x7c>)
 80007a4:	4d17      	ldr	r5, [pc, #92]	; (8000804 <Sequence+0x80>)
 80007a6:	4622      	mov	r2, r4
 80007a8:	4629      	mov	r1, r5
 80007aa:	4b13      	ldr	r3, [pc, #76]	; (80007f8 <Sequence+0x74>)
 80007ac:	7818      	ldrb	r0, [r3, #0]
 80007ae:	f7ff ff6d 	bl	800068c <slctElectAngleFromPosMode>
	gTheta = sElectAngle;
 80007b2:	682a      	ldr	r2, [r5, #0]
 80007b4:	4b14      	ldr	r3, [pc, #80]	; (8000808 <Sequence+0x84>)
 80007b6:	601a      	str	r2, [r3, #0]
	gElectAngVelo = sElectAngVelo;
 80007b8:	6822      	ldr	r2, [r4, #0]
 80007ba:	4b14      	ldr	r3, [pc, #80]	; (800080c <Sequence+0x88>)
 80007bc:	601a      	str	r2, [r3, #0]
	slctCntlFromDrvMode(sDrvMode, sDuty, sOutputMode);
 80007be:	4d14      	ldr	r5, [pc, #80]	; (8000810 <Sequence+0x8c>)
 80007c0:	4c14      	ldr	r4, [pc, #80]	; (8000814 <Sequence+0x90>)
 80007c2:	462a      	mov	r2, r5
 80007c4:	4621      	mov	r1, r4
 80007c6:	4b0d      	ldr	r3, [pc, #52]	; (80007fc <Sequence+0x78>)
 80007c8:	7818      	ldrb	r0, [r3, #0]
 80007ca:	f7ff ff8d 	bl	80006e8 <slctCntlFromDrvMode>
	writeOutputMode(sOutputMode);
 80007ce:	4628      	mov	r0, r5
 80007d0:	f000 f8e8 	bl	80009a4 <writeOutputMode>
	writeDuty(sDuty);
 80007d4:	4620      	mov	r0, r4
 80007d6:	f000 f91b 	bl	8000a10 <writeDuty>
}
 80007da:	bd38      	pop	{r3, r4, r5, pc}
	slctPosMode(gElectFreq, &sPosMode);
 80007dc:	4c0e      	ldr	r4, [pc, #56]	; (8000818 <Sequence+0x94>)
 80007de:	4806      	ldr	r0, [pc, #24]	; (80007f8 <Sequence+0x74>)
 80007e0:	ed94 0a00 	vldr	s0, [r4]
 80007e4:	f7ff ff17 	bl	8000616 <slctPosMode>
	slctDrvMode(gElectFreq, &sDrvMode);
 80007e8:	4804      	ldr	r0, [pc, #16]	; (80007fc <Sequence+0x78>)
 80007ea:	ed94 0a00 	vldr	s0, [r4]
 80007ee:	f7ff ff2f 	bl	8000650 <slctDrvMode>
 80007f2:	e7d6      	b.n	80007a2 <Sequence+0x1e>
 80007f4:	200000e4 	.word	0x200000e4
 80007f8:	200000eb 	.word	0x200000eb
 80007fc:	200000cc 	.word	0x200000cc
 8000800:	200000dc 	.word	0x200000dc
 8000804:	200000e0 	.word	0x200000e0
 8000808:	200000bc 	.word	0x200000bc
 800080c:	20000094 	.word	0x20000094
 8000810:	200000e8 	.word	0x200000e8
 8000814:	200000d0 	.word	0x200000d0
 8000818:	20000098 	.word	0x20000098

0800081c <readButton1>:
#include "SignalReadWrite.h"


uint16_t Bemf_AD[3];

uint8_t readButton1(void){
 800081c:	b500      	push	{lr}
 800081e:	b083      	sub	sp, #12
	volatile uint8_t B1;

	B1 = HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 8000820:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000824:	4804      	ldr	r0, [pc, #16]	; (8000838 <readButton1+0x1c>)
 8000826:	f003 fb11 	bl	8003e4c <HAL_GPIO_ReadPin>
 800082a:	f88d 0007 	strb.w	r0, [sp, #7]
	return B1;
 800082e:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8000832:	b003      	add	sp, #12
 8000834:	f85d fb04 	ldr.w	pc, [sp], #4
 8000838:	48000800 	.word	0x48000800

0800083c <readInputCaptureCnt>:

uint32_t readInputCaptureCnt(void){
 800083c:	b082      	sub	sp, #8
	// Read Input Capture Count of GPIO
	// CCR1:TIM2 Channel1 = H1, CCR2:Channel2 = H2, CCR3:Channel3 = H3
	volatile uint32_t inputCaptureCnt;

	inputCaptureCnt = TIM2 -> CCR1;
 800083e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000842:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000844:	9301      	str	r3, [sp, #4]

	return inputCaptureCnt;
 8000846:	9801      	ldr	r0, [sp, #4]
}
 8000848:	b002      	add	sp, #8
 800084a:	4770      	bx	lr

0800084c <readTimeInterval>:

float readTimeInterval(uint32_t inputCaptureCnt, uint32_t inputCaptureCnt_pre){
 800084c:	ee07 0a90 	vmov	s15, r0
 8000850:	ee00 1a10 	vmov	s0, r1
	float timeInterval;
	uint32_t inputCaptureCntMax;
	uint32_t inputCaptureCntHalf;

	// TIM2 -> ARR Means Counter Period of TIM2
	inputCaptureCntMax = TIM2 -> ARR;
 8000854:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000858:	6ada      	ldr	r2, [r3, #44]	; 0x2c
	inputCaptureCntHalf = (inputCaptureCntMax + 1) >> 1;
 800085a:	1c53      	adds	r3, r2, #1
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ee07 3a10 	vmov	s14, r3


	inputCaptureCntDiff = (float)inputCaptureCnt - (float)inputCaptureCnt_pre;
 8000862:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000866:	eeb8 0a40 	vcvt.f32.u32	s0, s0
 800086a:	ee77 7ac0 	vsub.f32	s15, s15, s0

	if( inputCaptureCntDiff < - (float)inputCaptureCntHalf)
 800086e:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8000872:	eeb1 7a47 	vneg.f32	s14, s14
 8000876:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800087a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800087e:	dd05      	ble.n	800088c <readTimeInterval+0x40>
	  inputCaptureCntDiff += (float)inputCaptureCntMax;
 8000880:	ee07 2a10 	vmov	s14, r2
 8000884:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8000888:	ee77 7a87 	vadd.f32	s15, s15, s14

	timeInterval = inputCaptureCntDiff * SYSTEMCLOCKCYCLE;

	return timeInterval;
}
 800088c:	ed9f 0a02 	vldr	s0, [pc, #8]	; 8000898 <readTimeInterval+0x4c>
 8000890:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8000894:	4770      	bx	lr
 8000896:	bf00      	nop
 8000898:	4c895440 	.word	0x4c895440

0800089c <readVolume>:
	// P-NUCLEO-IHM001(or 002), Volume is connected to PB1(ADC12)
	// BLM_KIT_Ver1_5, Accel is connected  is connected to PC2(ADC8)
	float Volume;
	uint16_t Volume_ad = gAdcValue[1];

	Volume = ((int16_t)Volume_ad - 99)* 0.0002442f;
 800089c:	4b0a      	ldr	r3, [pc, #40]	; (80008c8 <readVolume+0x2c>)
 800089e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80008a2:	3b63      	subs	r3, #99	; 0x63
 80008a4:	ee00 3a10 	vmov	s0, r3
 80008a8:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 80008ac:	eddf 7a07 	vldr	s15, [pc, #28]	; 80008cc <readVolume+0x30>
 80008b0:	ee20 0a27 	vmul.f32	s0, s0, s15
	//Volume = ((int16_t)Volume_ad - 950) * 0.000573394f;
	if( Volume < 0) Volume = 0;
 80008b4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80008b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008bc:	d400      	bmi.n	80008c0 <readVolume+0x24>
	return Volume;
}
 80008be:	4770      	bx	lr
	if( Volume < 0) Volume = 0;
 80008c0:	ed9f 0a03 	vldr	s0, [pc, #12]	; 80008d0 <readVolume+0x34>
	return Volume;
 80008c4:	e7fb      	b.n	80008be <readVolume+0x22>
 80008c6:	bf00      	nop
 80008c8:	2000008c 	.word	0x2000008c
 80008cc:	398007f8 	.word	0x398007f8
 80008d0:	00000000 	.word	0x00000000

080008d4 <readVdc>:

float readVdc(void){
	// P-NUCLEO-IHM001(or 002), Vdc is connected to PA1(ADC2)
	float Vdc;
	uint16_t Vdc_ad = gAdcValue[0];
 80008d4:	4b05      	ldr	r3, [pc, #20]	; (80008ec <readVdc+0x18>)
 80008d6:	881b      	ldrh	r3, [r3, #0]
 80008d8:	ee07 3a90 	vmov	s15, r3
	Vdc = Vdc_ad * AD2VOLTAGE;
 80008dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	return Vdc;
}
 80008e0:	ed9f 0a03 	vldr	s0, [pc, #12]	; 80008f0 <readVdc+0x1c>
 80008e4:	ee27 0a80 	vmul.f32	s0, s15, s0
 80008e8:	4770      	bx	lr
 80008ea:	bf00      	nop
 80008ec:	2000008c 	.word	0x2000008c
 80008f0:	3c7cd035 	.word	0x3c7cd035

080008f4 <readCurrent>:

void readCurrent(uint16_t* Iuvw_AD, float* Iuvw){
 80008f4:	b410      	push	{r4}
	Iuvw_AD[0] = ADC1 -> JDR1; // Iu
 80008f6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80008fa:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 80008fe:	b29b      	uxth	r3, r3
 8000900:	8003      	strh	r3, [r0, #0]
	Iuvw_AD[1] = ADC1 -> JDR2; // Iv
 8000902:	f8d2 4084 	ldr.w	r4, [r2, #132]	; 0x84
 8000906:	8044      	strh	r4, [r0, #2]
	Iuvw_AD[2] = ADC1 -> JDR3; // Iw
 8000908:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 800090c:	8082      	strh	r2, [r0, #4]

	Iuvw[0] = ((float)Iuvw_AD[0] - IU_ADOffSET) * AD2CURRENT;
 800090e:	ee07 3a90 	vmov	s15, r3
 8000912:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000916:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8000964 <readCurrent+0x70>
 800091a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800091e:	eddf 6a12 	vldr	s13, [pc, #72]	; 8000968 <readCurrent+0x74>
 8000922:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000926:	edc1 7a00 	vstr	s15, [r1]
	Iuvw[1] = ((float)Iuvw_AD[1] - IV_ADOffSET) * AD2CURRENT;
 800092a:	8843      	ldrh	r3, [r0, #2]
 800092c:	ee07 3a10 	vmov	s14, r3
 8000930:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8000934:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800096c <readCurrent+0x78>
 8000938:	ee37 7a67 	vsub.f32	s14, s14, s15
 800093c:	ee27 7a26 	vmul.f32	s14, s14, s13
 8000940:	ed81 7a01 	vstr	s14, [r1, #4]
	Iuvw[2] = ((float)Iuvw_AD[2] - IW_ADOffSET) * AD2CURRENT;
 8000944:	8883      	ldrh	r3, [r0, #4]
 8000946:	ee07 3a90 	vmov	s15, r3
 800094a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800094e:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8000970 <readCurrent+0x7c>
 8000952:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000956:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800095a:	edc1 7a02 	vstr	s15, [r1, #8]
}
 800095e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000962:	4770      	bx	lr
 8000964:	44f24000 	.word	0x44f24000
 8000968:	bafdbcc5 	.word	0xbafdbcc5
 800096c:	44f40000 	.word	0x44f40000
 8000970:	44f30000 	.word	0x44f30000

08000974 <readHallSignal>:

void readHallSignal(uint8_t* Hall){
 8000974:	b538      	push	{r3, r4, r5, lr}
 8000976:	4604      	mov	r4, r0
	//Hall[0] = u, Hall[1] = v, Hall[2] = w
	Hall[0] = HAL_GPIO_ReadPin(H1_GPIO_Port, H1_Pin);
 8000978:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800097c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000980:	f003 fa64 	bl	8003e4c <HAL_GPIO_ReadPin>
 8000984:	7020      	strb	r0, [r4, #0]
	Hall[1] = HAL_GPIO_ReadPin(GPIOB, H2_Pin);
 8000986:	4d06      	ldr	r5, [pc, #24]	; (80009a0 <readHallSignal+0x2c>)
 8000988:	2108      	movs	r1, #8
 800098a:	4628      	mov	r0, r5
 800098c:	f003 fa5e 	bl	8003e4c <HAL_GPIO_ReadPin>
 8000990:	7060      	strb	r0, [r4, #1]
	Hall[2] = HAL_GPIO_ReadPin(GPIOB, H3_Pin);
 8000992:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000996:	4628      	mov	r0, r5
 8000998:	f003 fa58 	bl	8003e4c <HAL_GPIO_ReadPin>
 800099c:	70a0      	strb	r0, [r4, #2]
}
 800099e:	bd38      	pop	{r3, r4, r5, pc}
 80009a0:	48000400 	.word	0x48000400

080009a4 <writeOutputMode>:

void writeOutputMode(int8_t* outputMode){
 80009a4:	b510      	push	{r4, lr}
 80009a6:	4604      	mov	r4, r0

	// if the outputMode is OPEN, set Enable Pin to RESET.
	if(outputMode[0] == OUTPUTMODE_OPEN )
 80009a8:	f990 3000 	ldrsb.w	r3, [r0]
 80009ac:	b9c3      	cbnz	r3, 80009e0 <writeOutputMode+0x3c>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 80009ae:	2200      	movs	r2, #0
 80009b0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009b4:	4815      	ldr	r0, [pc, #84]	; (8000a0c <writeOutputMode+0x68>)
 80009b6:	f003 fa50 	bl	8003e5a <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);

	if(outputMode[1] == OUTPUTMODE_OPEN )
 80009ba:	f994 3001 	ldrsb.w	r3, [r4, #1]
 80009be:	b9b3      	cbnz	r3, 80009ee <writeOutputMode+0x4a>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 80009c0:	2200      	movs	r2, #0
 80009c2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009c6:	4811      	ldr	r0, [pc, #68]	; (8000a0c <writeOutputMode+0x68>)
 80009c8:	f003 fa47 	bl	8003e5a <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);

	if(outputMode[2] == OUTPUTMODE_OPEN )
 80009cc:	f994 3002 	ldrsb.w	r3, [r4, #2]
 80009d0:	b9a3      	cbnz	r3, 80009fc <writeOutputMode+0x58>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 80009d2:	2200      	movs	r2, #0
 80009d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009d8:	480c      	ldr	r0, [pc, #48]	; (8000a0c <writeOutputMode+0x68>)
 80009da:	f003 fa3e 	bl	8003e5a <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
}
 80009de:	bd10      	pop	{r4, pc}
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 80009e0:	2201      	movs	r2, #1
 80009e2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009e6:	4809      	ldr	r0, [pc, #36]	; (8000a0c <writeOutputMode+0x68>)
 80009e8:	f003 fa37 	bl	8003e5a <HAL_GPIO_WritePin>
 80009ec:	e7e5      	b.n	80009ba <writeOutputMode+0x16>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 80009ee:	2201      	movs	r2, #1
 80009f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009f4:	4805      	ldr	r0, [pc, #20]	; (8000a0c <writeOutputMode+0x68>)
 80009f6:	f003 fa30 	bl	8003e5a <HAL_GPIO_WritePin>
 80009fa:	e7e7      	b.n	80009cc <writeOutputMode+0x28>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 80009fc:	2201      	movs	r2, #1
 80009fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a02:	4802      	ldr	r0, [pc, #8]	; (8000a0c <writeOutputMode+0x68>)
 8000a04:	f003 fa29 	bl	8003e5a <HAL_GPIO_WritePin>
}
 8000a08:	e7e9      	b.n	80009de <writeOutputMode+0x3a>
 8000a0a:	bf00      	nop
 8000a0c:	48000800 	.word	0x48000800

08000a10 <writeDuty>:

void writeDuty(float* Duty){
	// TIM1 -> ARR Means Counter Period of TIM1
	TIM1 -> CCR1 = Duty[0] * (TIM1 -> ARR);
 8000a10:	ed90 7a00 	vldr	s14, [r0]
 8000a14:	4b11      	ldr	r3, [pc, #68]	; (8000a5c <writeDuty+0x4c>)
 8000a16:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8000a1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000a26:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
	TIM1 -> CCR2 = Duty[1] * (TIM1 -> ARR);
 8000a2a:	ed90 7a01 	vldr	s14, [r0, #4]
 8000a2e:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8000a32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000a3e:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
	TIM1 -> CCR3 = Duty[2] * (TIM1 -> ARR);
 8000a42:	ed90 7a02 	vldr	s14, [r0, #8]
 8000a46:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8000a4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a4e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a52:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000a56:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
}
 8000a5a:	4770      	bx	lr
 8000a5c:	40012c00 	.word	0x40012c00

08000a60 <calcElectAngle>:
	outputMode[1] = sOutputMode[1];
	outputMode[2] = sOutputMode[2];

}

void calcElectAngle(uint8_t flgPLL, float* electAngle, float* electAngVelo){
 8000a60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000a64:	ed2d 8b02 	vpush	{d8}
 8000a68:	4604      	mov	r4, r0
 8000a6a:	460e      	mov	r6, r1
 8000a6c:	4615      	mov	r5, r2
	float Ki_PLL;
	float Ts_PLL;
	float timeInterval;

	// Read Hall Signals
	readHallSignal(gHall);
 8000a6e:	488b      	ldr	r0, [pc, #556]	; (8000c9c <calcElectAngle+0x23c>)
 8000a70:	f7ff ff80 	bl	8000974 <readHallSignal>

	// Hold & Read Input Capture Count
	gInputCaptureCnt_pre = gInputCaptureCnt;
 8000a74:	4f8a      	ldr	r7, [pc, #552]	; (8000ca0 <calcElectAngle+0x240>)
 8000a76:	f8df 8294 	ldr.w	r8, [pc, #660]	; 8000d0c <calcElectAngle+0x2ac>
 8000a7a:	f8d8 3000 	ldr.w	r3, [r8]
 8000a7e:	603b      	str	r3, [r7, #0]
	gInputCaptureCnt = readInputCaptureCnt();
 8000a80:	f7ff fedc 	bl	800083c <readInputCaptureCnt>
 8000a84:	f8c8 0000 	str.w	r0, [r8]

	// Calculate Electrical Freq From Input Capture Count
	if(gInputCaptureCnt != gInputCaptureCnt_pre){
 8000a88:	6839      	ldr	r1, [r7, #0]
 8000a8a:	4288      	cmp	r0, r1
 8000a8c:	d108      	bne.n	8000aa0 <calcElectAngle+0x40>
		if( timeInterval > 0.0001f)
			gElectFreq = gfDivideAvoidZero(1.0f, timeInterval, SYSTEMCLOCKCYCLE);

		sNoInputCaptureCnt = 0;
	}
	else if(sNoInputCaptureCnt < 2000)
 8000a8e:	4b85      	ldr	r3, [pc, #532]	; (8000ca4 <calcElectAngle+0x244>)
 8000a90:	881b      	ldrh	r3, [r3, #0]
 8000a92:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000a96:	d24e      	bcs.n	8000b36 <calcElectAngle+0xd6>
		sNoInputCaptureCnt ++;
 8000a98:	3301      	adds	r3, #1
 8000a9a:	4a82      	ldr	r2, [pc, #520]	; (8000ca4 <calcElectAngle+0x244>)
 8000a9c:	8013      	strh	r3, [r2, #0]
 8000a9e:	e00b      	b.n	8000ab8 <calcElectAngle+0x58>
		timeInterval = readTimeInterval(gInputCaptureCnt, gInputCaptureCnt_pre);
 8000aa0:	f7ff fed4 	bl	800084c <readTimeInterval>
		if( timeInterval > 0.0001f)
 8000aa4:	eddf 7a80 	vldr	s15, [pc, #512]	; 8000ca8 <calcElectAngle+0x248>
 8000aa8:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8000aac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ab0:	dc35      	bgt.n	8000b1e <calcElectAngle+0xbe>
		sNoInputCaptureCnt = 0;
 8000ab2:	4b7c      	ldr	r3, [pc, #496]	; (8000ca4 <calcElectAngle+0x244>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	801a      	strh	r2, [r3, #0]
	else
		gElectFreq = 0;


	// Calculate PLL Gain based on Electrical Angle Velocity
	wc_PLL = sElectAngVeloEstimate * 0.5f;
 8000ab8:	4b7c      	ldr	r3, [pc, #496]	; (8000cac <calcElectAngle+0x24c>)
 8000aba:	edd3 7a00 	vldr	s15, [r3]
 8000abe:	eef6 8a00 	vmov.f32	s17, #96	; 0x3f000000  0.5
 8000ac2:	ee67 8aa8 	vmul.f32	s17, s15, s17
	Ts_PLL = 1.0f / (sElectAngVeloEstimate * ONEDIVTWOPI * 6.0f);
 8000ac6:	ed9f 7a7a 	vldr	s14, [pc, #488]	; 8000cb0 <calcElectAngle+0x250>
 8000aca:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ace:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 8000ad2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ad6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000ada:	ee87 8a27 	vdiv.f32	s16, s14, s15
	Kp_PLL = wc_PLL;
	Ki_PLL = 0.2f * wc_PLL * wc_PLL * Ts_PLL;
 8000ade:	eddf 7a75 	vldr	s15, [pc, #468]	; 8000cb4 <calcElectAngle+0x254>
 8000ae2:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8000ae6:	ee67 7aa8 	vmul.f32	s15, s15, s17
 8000aea:	ee27 8a88 	vmul.f32	s16, s15, s16


	// Hold & Calculate Voltage Mode Based on Hall Signals
	sVoltageMode_pre = sVoltageMode;
 8000aee:	4b72      	ldr	r3, [pc, #456]	; (8000cb8 <calcElectAngle+0x258>)
 8000af0:	781a      	ldrb	r2, [r3, #0]
 8000af2:	4b72      	ldr	r3, [pc, #456]	; (8000cbc <calcElectAngle+0x25c>)
 8000af4:	701a      	strb	r2, [r3, #0]
static uint8_t calcVoltageMode(uint8_t* Hall){
	uint8_t hallInput;
	uint8_t voltageMode = 0;

	// Convert hall input to digital signal
	hallInput = (Hall[2] << 2) + (Hall[1] << 1) + Hall[0];
 8000af6:	4869      	ldr	r0, [pc, #420]	; (8000c9c <calcElectAngle+0x23c>)
 8000af8:	7883      	ldrb	r3, [r0, #2]
 8000afa:	009b      	lsls	r3, r3, #2
 8000afc:	b2db      	uxtb	r3, r3
 8000afe:	7841      	ldrb	r1, [r0, #1]
 8000b00:	0049      	lsls	r1, r1, #1
 8000b02:	b2c9      	uxtb	r1, r1
 8000b04:	440b      	add	r3, r1
 8000b06:	b2db      	uxtb	r3, r3
 8000b08:	7801      	ldrb	r1, [r0, #0]
 8000b0a:	440b      	add	r3, r1
 8000b0c:	b2db      	uxtb	r3, r3

	// Decode digital signal to voltage mode
	switch(hallInput){
 8000b0e:	1e59      	subs	r1, r3, #1
 8000b10:	2905      	cmp	r1, #5
 8000b12:	d81c      	bhi.n	8000b4e <calcElectAngle+0xee>
 8000b14:	e8df f001 	tbb	[pc, r1]
 8000b18:	151e1d19 	.word	0x151e1d19
 8000b1c:	1317      	.short	0x1317
			gElectFreq = gfDivideAvoidZero(1.0f, timeInterval, SYSTEMCLOCKCYCLE);
 8000b1e:	ed9f 1a68 	vldr	s2, [pc, #416]	; 8000cc0 <calcElectAngle+0x260>
 8000b22:	eef0 0a40 	vmov.f32	s1, s0
 8000b26:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8000b2a:	f7ff fd04 	bl	8000536 <gfDivideAvoidZero>
 8000b2e:	4b65      	ldr	r3, [pc, #404]	; (8000cc4 <calcElectAngle+0x264>)
 8000b30:	ed83 0a00 	vstr	s0, [r3]
 8000b34:	e7bd      	b.n	8000ab2 <calcElectAngle+0x52>
		gElectFreq = 0;
 8000b36:	4b63      	ldr	r3, [pc, #396]	; (8000cc4 <calcElectAngle+0x264>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	601a      	str	r2, [r3, #0]
 8000b3c:	e7bc      	b.n	8000ab8 <calcElectAngle+0x58>
		break;
	  case 2:
		voltageMode = 4;
		break;
	  case 6:
		voltageMode = 5;
 8000b3e:	2305      	movs	r3, #5
		break;
 8000b40:	e008      	b.n	8000b54 <calcElectAngle+0xf4>
	  case 4:
		voltageMode = 6;
 8000b42:	2306      	movs	r3, #6
		break;
 8000b44:	e006      	b.n	8000b54 <calcElectAngle+0xf4>
	  case 5:
		voltageMode = 1;
 8000b46:	2301      	movs	r3, #1
		break;
 8000b48:	e004      	b.n	8000b54 <calcElectAngle+0xf4>
	  case 1:
		voltageMode = 2;
 8000b4a:	2302      	movs	r3, #2
		break;
 8000b4c:	e002      	b.n	8000b54 <calcElectAngle+0xf4>
	  default :
		voltageMode = 0;
 8000b4e:	2300      	movs	r3, #0
	  break;
 8000b50:	e000      	b.n	8000b54 <calcElectAngle+0xf4>
		voltageMode = 4;
 8000b52:	2304      	movs	r3, #4
	sVoltageMode = calcVoltageMode(gHall);
 8000b54:	4958      	ldr	r1, [pc, #352]	; (8000cb8 <calcElectAngle+0x258>)
 8000b56:	700b      	strb	r3, [r1, #0]
	sElectAngleActual_pre = sElectAngleActual;
 8000b58:	495b      	ldr	r1, [pc, #364]	; (8000cc8 <calcElectAngle+0x268>)
 8000b5a:	6808      	ldr	r0, [r1, #0]
 8000b5c:	495b      	ldr	r1, [pc, #364]	; (8000ccc <calcElectAngle+0x26c>)
 8000b5e:	6008      	str	r0, [r1, #0]
	return voltageMode;
}
static void calcRotDirFromVoltageMode(uint8_t voltageMode_pre, uint8_t voltageMode, int8_t* rotDir){
	int8_t voltageMode_Diff;

	voltageMode_Diff = (int8_t)voltageMode - (int8_t)voltageMode_pre;
 8000b60:	1a9a      	subs	r2, r3, r2
 8000b62:	b2d1      	uxtb	r1, r2
 8000b64:	b252      	sxtb	r2, r2

	// Limit voltageMode_Diff minus1-prus1
	if(voltageMode_Diff > 1)
 8000b66:	2a01      	cmp	r2, #1
 8000b68:	dd11      	ble.n	8000b8e <calcElectAngle+0x12e>
		voltageMode_Diff -= 6;
 8000b6a:	1f8a      	subs	r2, r1, #6
 8000b6c:	b252      	sxtb	r2, r2
	else if(voltageMode_Diff < -1)
		voltageMode_Diff += 6;

	// if voltageMode changed, Calculate Rotation direction
	if(voltageMode_Diff != 0)
 8000b6e:	b10a      	cbz	r2, 8000b74 <calcElectAngle+0x114>
		*rotDir = voltageMode_Diff;
 8000b70:	4957      	ldr	r1, [pc, #348]	; (8000cd0 <calcElectAngle+0x270>)
 8000b72:	700a      	strb	r2, [r1, #0]
	sElectAngleActual = calcElectAngleFromVoltageMode(sVoltageMode, sRotDir);
 8000b74:	4a56      	ldr	r2, [pc, #344]	; (8000cd0 <calcElectAngle+0x270>)
 8000b76:	f992 2000 	ldrsb.w	r2, [r2]
 8000b7a:	ee00 2a10 	vmov	s0, r2
		// Calculate ElectAngle in consideration of rotation direction
		float electAngle;
		float electAngle_Center;

		// Calculate Center ElectAngle of the Area
		switch(voltageMode){
 8000b7e:	3b01      	subs	r3, #1
 8000b80:	2b05      	cmp	r3, #5
 8000b82:	d80a      	bhi.n	8000b9a <calcElectAngle+0x13a>
 8000b84:	e8df f003 	tbb	[pc, r3]
 8000b88:	18091512 	.word	0x18091512
 8000b8c:	0f0c      	.short	0x0f0c
	else if(voltageMode_Diff < -1)
 8000b8e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8000b92:	daec      	bge.n	8000b6e <calcElectAngle+0x10e>
		voltageMode_Diff += 6;
 8000b94:	1d8a      	adds	r2, r1, #6
 8000b96:	b252      	sxtb	r2, r2
 8000b98:	e7e9      	b.n	8000b6e <calcElectAngle+0x10e>
		switch(voltageMode){
 8000b9a:	eddf 7a4e 	vldr	s15, [pc, #312]	; 8000cd4 <calcElectAngle+0x274>
 8000b9e:	e00d      	b.n	8000bbc <calcElectAngle+0x15c>
			break;
		  case 4:
			  electAngle_Center = PIDIV3;
			break;
		  case 5:
			  electAngle_Center = PIDIV3 * 2.0f;
 8000ba0:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8000cd8 <calcElectAngle+0x278>
			break;
 8000ba4:	e00a      	b.n	8000bbc <calcElectAngle+0x15c>
		  case 6:
			  electAngle_Center = PI;
 8000ba6:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8000cdc <calcElectAngle+0x27c>
			break;
 8000baa:	e007      	b.n	8000bbc <calcElectAngle+0x15c>
		  case 1:
			  electAngle_Center = -PIDIV3 * 2.0f;
 8000bac:	eddf 7a4c 	vldr	s15, [pc, #304]	; 8000ce0 <calcElectAngle+0x280>
			break;
 8000bb0:	e004      	b.n	8000bbc <calcElectAngle+0x15c>
		  case 2:
			  electAngle_Center = -PIDIV3;
 8000bb2:	eddf 7a4c 	vldr	s15, [pc, #304]	; 8000ce4 <calcElectAngle+0x284>
			break;
 8000bb6:	e001      	b.n	8000bbc <calcElectAngle+0x15c>
			  electAngle_Center = PIDIV3;
 8000bb8:	eddf 7a4b 	vldr	s15, [pc, #300]	; 8000ce8 <calcElectAngle+0x288>
		  default :
			  electAngle_Center = 0.0f;
		  break;
		}

		electAngle = electAngle_Center - PIDIV6 * (float)rotDir;
 8000bbc:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8000bc0:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8000cec <calcElectAngle+0x28c>
 8000bc4:	ee20 0a07 	vmul.f32	s0, s0, s14
 8000bc8:	ee37 0ac0 	vsub.f32	s0, s15, s0
	sElectAngleActual = calcElectAngleFromVoltageMode(sVoltageMode, sRotDir);
 8000bcc:	4f3e      	ldr	r7, [pc, #248]	; (8000cc8 <calcElectAngle+0x268>)
 8000bce:	ed87 0a00 	vstr	s0, [r7]
	sElectAngleActual = gfWrapTheta(sElectAngleActual);
 8000bd2:	f7ff fccf 	bl	8000574 <gfWrapTheta>
 8000bd6:	ed87 0a00 	vstr	s0, [r7]
	sFlgPLL_pre = sFlgPLL;
 8000bda:	4b45      	ldr	r3, [pc, #276]	; (8000cf0 <calcElectAngle+0x290>)
 8000bdc:	781a      	ldrb	r2, [r3, #0]
 8000bde:	4945      	ldr	r1, [pc, #276]	; (8000cf4 <calcElectAngle+0x294>)
 8000be0:	700a      	strb	r2, [r1, #0]
	sFlgPLL = flgPLL;
 8000be2:	701c      	strb	r4, [r3, #0]
	if(flgPLL == 1){
 8000be4:	2c01      	cmp	r4, #1
 8000be6:	d016      	beq.n	8000c16 <calcElectAngle+0x1b6>
		sElectAngleEstimate = sElectAngleActual;
 8000be8:	4b43      	ldr	r3, [pc, #268]	; (8000cf8 <calcElectAngle+0x298>)
 8000bea:	ed83 0a00 	vstr	s0, [r3]
		sElectAngVeloEstimate = gElectFreq * TWOPI;
 8000bee:	4b35      	ldr	r3, [pc, #212]	; (8000cc4 <calcElectAngle+0x264>)
 8000bf0:	edd3 7a00 	vldr	s15, [r3]
 8000bf4:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8000cfc <calcElectAngle+0x29c>
 8000bf8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000bfc:	4b2b      	ldr	r3, [pc, #172]	; (8000cac <calcElectAngle+0x24c>)
 8000bfe:	edc3 7a00 	vstr	s15, [r3]
	*electAngle = sElectAngleEstimate;
 8000c02:	4b3d      	ldr	r3, [pc, #244]	; (8000cf8 <calcElectAngle+0x298>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	6033      	str	r3, [r6, #0]
	*electAngVelo = sElectAngVeloEstimate;
 8000c08:	4b28      	ldr	r3, [pc, #160]	; (8000cac <calcElectAngle+0x24c>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	602b      	str	r3, [r5, #0]
}
 8000c0e:	ecbd 8b02 	vpop	{d8}
 8000c12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if ( sFlgPLL_pre == 0 ){
 8000c16:	b97a      	cbnz	r2, 8000c38 <calcElectAngle+0x1d8>
			sElectAngVeloEstimate = gElectFreq * TWOPI;
 8000c18:	4b2a      	ldr	r3, [pc, #168]	; (8000cc4 <calcElectAngle+0x264>)
 8000c1a:	edd3 7a00 	vldr	s15, [r3]
 8000c1e:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8000cfc <calcElectAngle+0x29c>
 8000c22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c26:	4b21      	ldr	r3, [pc, #132]	; (8000cac <calcElectAngle+0x24c>)
 8000c28:	edc3 7a00 	vstr	s15, [r3]
			sIntegral_ElectAngleErr_Ki = sElectAngVeloEstimate;
 8000c2c:	4b34      	ldr	r3, [pc, #208]	; (8000d00 <calcElectAngle+0x2a0>)
 8000c2e:	edc3 7a00 	vstr	s15, [r3]
			sElectAngleEstimate = sElectAngleActual;
 8000c32:	4b31      	ldr	r3, [pc, #196]	; (8000cf8 <calcElectAngle+0x298>)
 8000c34:	ed83 0a00 	vstr	s0, [r3]
		sElectAngleEstimate += sElectAngVeloEstimate * CARRIERCYCLE;
 8000c38:	4b1c      	ldr	r3, [pc, #112]	; (8000cac <calcElectAngle+0x24c>)
 8000c3a:	ed93 7a00 	vldr	s14, [r3]
 8000c3e:	eddf 7a31 	vldr	s15, [pc, #196]	; 8000d04 <calcElectAngle+0x2a4>
 8000c42:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8000c46:	4c2c      	ldr	r4, [pc, #176]	; (8000cf8 <calcElectAngle+0x298>)
 8000c48:	edd4 7a00 	vldr	s15, [r4]
 8000c4c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8000c50:	ed84 0a00 	vstr	s0, [r4]
		sElectAngleEstimate = gfWrapTheta(sElectAngleEstimate);
 8000c54:	f7ff fc8e 	bl	8000574 <gfWrapTheta>
 8000c58:	ed84 0a00 	vstr	s0, [r4]
		if( sElectAngleActual != sElectAngleActual_pre){
 8000c5c:	4b1a      	ldr	r3, [pc, #104]	; (8000cc8 <calcElectAngle+0x268>)
 8000c5e:	edd3 7a00 	vldr	s15, [r3]
 8000c62:	4b1a      	ldr	r3, [pc, #104]	; (8000ccc <calcElectAngle+0x26c>)
 8000c64:	ed93 7a00 	vldr	s14, [r3]
 8000c68:	eef4 7a47 	vcmp.f32	s15, s14
 8000c6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c70:	d0c7      	beq.n	8000c02 <calcElectAngle+0x1a2>
			sElectAngleErr = sElectAngleActual - sElectAngleEstimate;
 8000c72:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8000c76:	4c24      	ldr	r4, [pc, #144]	; (8000d08 <calcElectAngle+0x2a8>)
 8000c78:	ed84 0a00 	vstr	s0, [r4]
			sElectAngleErr = gfWrapTheta(sElectAngleErr);
 8000c7c:	f7ff fc7a 	bl	8000574 <gfWrapTheta>
 8000c80:	ed84 0a00 	vstr	s0, [r4]
			sElectAngVeloEstimate = cfPhaseLockedLoop(sElectAngleErr, Kp_PLL, Ki_PLL, &sIntegral_ElectAngleErr_Ki);
 8000c84:	481e      	ldr	r0, [pc, #120]	; (8000d00 <calcElectAngle+0x2a0>)
 8000c86:	eeb0 1a48 	vmov.f32	s2, s16
 8000c8a:	eef0 0a68 	vmov.f32	s1, s17
 8000c8e:	f7ff fc45 	bl	800051c <cfPhaseLockedLoop>
 8000c92:	4b06      	ldr	r3, [pc, #24]	; (8000cac <calcElectAngle+0x24c>)
 8000c94:	ed83 0a00 	vstr	s0, [r3]
 8000c98:	e7b3      	b.n	8000c02 <calcElectAngle+0x1a2>
 8000c9a:	bf00      	nop
 8000c9c:	2000009c 	.word	0x2000009c
 8000ca0:	200000a4 	.word	0x200000a4
 8000ca4:	20000108 	.word	0x20000108
 8000ca8:	38d1b717 	.word	0x38d1b717
 8000cac:	200000ec 	.word	0x200000ec
 8000cb0:	3e22f983 	.word	0x3e22f983
 8000cb4:	3e4ccccd 	.word	0x3e4ccccd
 8000cb8:	2000010b 	.word	0x2000010b
 8000cbc:	2000010c 	.word	0x2000010c
 8000cc0:	326e9bfb 	.word	0x326e9bfb
 8000cc4:	20000098 	.word	0x20000098
 8000cc8:	200000f0 	.word	0x200000f0
 8000ccc:	200000f4 	.word	0x200000f4
 8000cd0:	2000010a 	.word	0x2000010a
 8000cd4:	00000000 	.word	0x00000000
 8000cd8:	40060a92 	.word	0x40060a92
 8000cdc:	40490fdb 	.word	0x40490fdb
 8000ce0:	c0060a92 	.word	0xc0060a92
 8000ce4:	bf860a92 	.word	0xbf860a92
 8000ce8:	3f860a92 	.word	0x3f860a92
 8000cec:	3f060a92 	.word	0x3f060a92
 8000cf0:	20000100 	.word	0x20000100
 8000cf4:	20000101 	.word	0x20000101
 8000cf8:	200000fc 	.word	0x200000fc
 8000cfc:	40c90fdb 	.word	0x40c90fdb
 8000d00:	20000104 	.word	0x20000104
 8000d04:	45dac000 	.word	0x45dac000
 8000d08:	200000f8 	.word	0x200000f8
 8000d0c:	200000a0 	.word	0x200000a0

08000d10 <OpenLoopTasks>:

	gLPF(sIdq[1], 125.6f, CARRIERCYCLE, &sIq_LPF);

}

void OpenLoopTasks(float VamRef, float theta, float *Iuvw, float twoDivVdc, float* Duty, int8_t* outputMode){
 8000d10:	b538      	push	{r3, r4, r5, lr}
 8000d12:	ed2d 8b0a 	vpush	{d8-d12}
 8000d16:	eeb0 ba40 	vmov.f32	s22, s0
 8000d1a:	eef0 ba60 	vmov.f32	s23, s1
 8000d1e:	eef0 9a41 	vmov.f32	s19, s2
 8000d22:	460c      	mov	r4, r1
	outputMode[0] = OUTPUTMODE_POSITIVE;
 8000d24:	2301      	movs	r3, #1
 8000d26:	7013      	strb	r3, [r2, #0]
	outputMode[1] = OUTPUTMODE_POSITIVE;
 8000d28:	7053      	strb	r3, [r2, #1]
	outputMode[2] = OUTPUTMODE_POSITIVE;
 8000d2a:	7093      	strb	r3, [r2, #2]
	sIdq_1000[0] = sIdq[0] * 1000.0f;
	sIdq_1000[1] = sIdq[1] * 1000.0f;
}

static void uvw2ab(float* uvw, float* ab){
	ab[0] = SQRT_2DIV3 * ( uvw[0] - 0.5f * uvw[1] - 0.5f * uvw[2] );
 8000d2c:	4b65      	ldr	r3, [pc, #404]	; (8000ec4 <OpenLoopTasks+0x1b4>)
 8000d2e:	ed93 8a00 	vldr	s16, [r3]
 8000d32:	ed93 7a01 	vldr	s14, [r3, #4]
 8000d36:	eeb6 9a00 	vmov.f32	s18, #96	; 0x3f000000  0.5
 8000d3a:	ee67 7a09 	vmul.f32	s15, s14, s18
 8000d3e:	ee38 8a67 	vsub.f32	s16, s16, s15
 8000d42:	edd3 7a02 	vldr	s15, [r3, #8]
 8000d46:	ee67 6a89 	vmul.f32	s13, s15, s18
 8000d4a:	ee38 8a66 	vsub.f32	s16, s16, s13
 8000d4e:	ed9f aa5e 	vldr	s20, [pc, #376]	; 8000ec8 <OpenLoopTasks+0x1b8>
 8000d52:	ee28 8a0a 	vmul.f32	s16, s16, s20
 8000d56:	4b5d      	ldr	r3, [pc, #372]	; (8000ecc <OpenLoopTasks+0x1bc>)
 8000d58:	ed83 8a00 	vstr	s16, [r3]
	ab[1] = SQRT_2DIV3 * ( SQRT3_DIV3 * uvw[1] - SQRT3_DIV3 * uvw[2] );
 8000d5c:	eddf aa5c 	vldr	s21, [pc, #368]	; 8000ed0 <OpenLoopTasks+0x1c0>
 8000d60:	ee67 8a2a 	vmul.f32	s17, s14, s21
 8000d64:	ee67 7aaa 	vmul.f32	s15, s15, s21
 8000d68:	ee78 8ae7 	vsub.f32	s17, s17, s15
 8000d6c:	ee68 8a8a 	vmul.f32	s17, s17, s20
 8000d70:	edc3 8a01 	vstr	s17, [r3, #4]
}

static void ab2dq(float theta, float* ab, float* dq){
	float sinTheta;
	float cosTheta;
	sinTheta = sinf(theta);
 8000d74:	eeb0 0a60 	vmov.f32	s0, s1
 8000d78:	f005 faca 	bl	8006310 <sinf>
 8000d7c:	eeb0 ca40 	vmov.f32	s24, s0
	cosTheta = cosf(theta);
 8000d80:	eeb0 0a6b 	vmov.f32	s0, s23
 8000d84:	f005 fa80 	bl	8006288 <cosf>
	dq[0] = ab[0] * cosTheta + ab[1] * sinTheta;
 8000d88:	ee60 7a08 	vmul.f32	s15, s0, s16
 8000d8c:	ee2c 7a28 	vmul.f32	s14, s24, s17
 8000d90:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000d94:	4d4f      	ldr	r5, [pc, #316]	; (8000ed4 <OpenLoopTasks+0x1c4>)
 8000d96:	edc5 7a00 	vstr	s15, [r5]
	dq[1] = - ab[0] * sinTheta + ab[1] * cosTheta;
 8000d9a:	ee28 8a4c 	vnmul.f32	s16, s16, s24
 8000d9e:	ee60 8a28 	vmul.f32	s17, s0, s17
 8000da2:	ee78 8a28 	vadd.f32	s17, s16, s17
 8000da6:	edc5 8a01 	vstr	s17, [r5, #4]
	sVdq[0] = 0.0f;
 8000daa:	4b4b      	ldr	r3, [pc, #300]	; (8000ed8 <OpenLoopTasks+0x1c8>)
 8000dac:	eddf 8a4b 	vldr	s17, [pc, #300]	; 8000edc <OpenLoopTasks+0x1cc>
 8000db0:	edc3 8a00 	vstr	s17, [r3]
	sVdq[1] = VamRef;
 8000db4:	ed83 ba01 	vstr	s22, [r3, #4]
}

static void dq2ab(float theta, float* dq, float* ab){
	float sinTheta;
	float cosTheta;
	sinTheta = sinf(theta);
 8000db8:	eeb0 0a6b 	vmov.f32	s0, s23
 8000dbc:	f005 faa8 	bl	8006310 <sinf>
 8000dc0:	eeb0 8a40 	vmov.f32	s16, s0
	cosTheta = cosf(theta);
 8000dc4:	eeb0 0a6b 	vmov.f32	s0, s23
 8000dc8:	f005 fa5e 	bl	8006288 <cosf>
	ab[0] = dq[0] * cosTheta - dq[1] * sinTheta;
 8000dcc:	ee60 7a28 	vmul.f32	s15, s0, s17
 8000dd0:	ee28 7a0b 	vmul.f32	s14, s16, s22
 8000dd4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000dd8:	4b41      	ldr	r3, [pc, #260]	; (8000ee0 <OpenLoopTasks+0x1d0>)
 8000dda:	edc3 7a00 	vstr	s15, [r3]
	ab[1] = dq[0] * sinTheta + dq[1] * cosTheta;
 8000dde:	ee28 8a28 	vmul.f32	s16, s16, s17
 8000de2:	ee20 0a0b 	vmul.f32	s0, s0, s22
 8000de6:	ee38 8a00 	vadd.f32	s16, s16, s0
 8000dea:	ed83 8a01 	vstr	s16, [r3, #4]
	uvw[0] = SQRT_2DIV3 * ab[0];
 8000dee:	ee27 0a8a 	vmul.f32	s0, s15, s20
 8000df2:	4b3c      	ldr	r3, [pc, #240]	; (8000ee4 <OpenLoopTasks+0x1d4>)
 8000df4:	ed83 0a00 	vstr	s0, [r3]
	uvw[1] = SQRT_2DIV3 * ( -0.5f * ab[0] + SQRT3_DIV3 * ab[1] );
 8000df8:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 8000dfc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e00:	ee28 8a2a 	vmul.f32	s16, s16, s21
 8000e04:	ee77 7a88 	vadd.f32	s15, s15, s16
 8000e08:	ee67 7a8a 	vmul.f32	s15, s15, s20
 8000e0c:	edc3 7a01 	vstr	s15, [r3, #4]
	uvw[2] = - uvw[0] - uvw[1];
 8000e10:	eeb1 7a40 	vneg.f32	s14, s0
 8000e14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e18:	edc3 7a02 	vstr	s15, [r3, #8]
}

static void Vuvw2Duty(float twoDivVdc, float* Vuvw, float* Duty){
	Duty[0] = (Vuvw[0] * twoDivVdc);
 8000e1c:	ee29 0a80 	vmul.f32	s0, s19, s0
 8000e20:	ed84 0a00 	vstr	s0, [r4]
	Duty[1] = (Vuvw[1] * twoDivVdc);
 8000e24:	ed93 1a01 	vldr	s2, [r3, #4]
 8000e28:	ee69 9a81 	vmul.f32	s19, s19, s2
 8000e2c:	edc4 9a01 	vstr	s19, [r4, #4]
	Duty[2] = -Duty[0] - Duty[1];
 8000e30:	eeb1 1a40 	vneg.f32	s2, s0
 8000e34:	ee71 9a69 	vsub.f32	s19, s2, s19
 8000e38:	edc4 9a02 	vstr	s19, [r4, #8]

	Duty[0] = gUpperLowerLimit(Duty[0], DUTYUPPER, DUTYLOWER);
 8000e3c:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 8000e40:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8000e44:	f7ff fbba 	bl	80005bc <gUpperLowerLimit>
 8000e48:	ed84 0a00 	vstr	s0, [r4]
	Duty[1] = gUpperLowerLimit(Duty[1], DUTYUPPER, DUTYLOWER);
 8000e4c:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 8000e50:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8000e54:	ed94 0a01 	vldr	s0, [r4, #4]
 8000e58:	f7ff fbb0 	bl	80005bc <gUpperLowerLimit>
 8000e5c:	ed84 0a01 	vstr	s0, [r4, #4]
	Duty[2] = gUpperLowerLimit(Duty[2], DUTYUPPER, DUTYLOWER);
 8000e60:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 8000e64:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8000e68:	ed94 0a02 	vldr	s0, [r4, #8]
 8000e6c:	f7ff fba6 	bl	80005bc <gUpperLowerLimit>
 8000e70:	ed84 0a02 	vstr	s0, [r4, #8]

	//50% CENTER
	Duty[0] = Duty[0] * 0.5f + 0.5f;
 8000e74:	edd4 7a00 	vldr	s15, [r4]
 8000e78:	ee67 7a89 	vmul.f32	s15, s15, s18
 8000e7c:	ee77 7a89 	vadd.f32	s15, s15, s18
 8000e80:	edc4 7a00 	vstr	s15, [r4]
	Duty[1] = Duty[1] * 0.5f + 0.5f;
 8000e84:	edd4 7a01 	vldr	s15, [r4, #4]
 8000e88:	ee67 7a89 	vmul.f32	s15, s15, s18
 8000e8c:	ee77 7a89 	vadd.f32	s15, s15, s18
 8000e90:	edc4 7a01 	vstr	s15, [r4, #4]
	Duty[2] = Duty[2] * 0.5f + 0.5f;
 8000e94:	ee20 0a09 	vmul.f32	s0, s0, s18
 8000e98:	ee30 9a09 	vadd.f32	s18, s0, s18
 8000e9c:	ed84 9a02 	vstr	s18, [r4, #8]
	sIdq_1000[0] = sIdq[0] * 1000.0f;
 8000ea0:	ed95 7a00 	vldr	s14, [r5]
 8000ea4:	eddf 6a10 	vldr	s13, [pc, #64]	; 8000ee8 <OpenLoopTasks+0x1d8>
 8000ea8:	ee27 7a26 	vmul.f32	s14, s14, s13
 8000eac:	4b0f      	ldr	r3, [pc, #60]	; (8000eec <OpenLoopTasks+0x1dc>)
 8000eae:	ed83 7a00 	vstr	s14, [r3]
	sIdq_1000[1] = sIdq[1] * 1000.0f;
 8000eb2:	edd5 7a01 	vldr	s15, [r5, #4]
 8000eb6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000eba:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8000ebe:	ecbd 8b0a 	vpop	{d8-d12}
 8000ec2:	bd38      	pop	{r3, r4, r5, pc}
 8000ec4:	200000a8 	.word	0x200000a8
 8000ec8:	3f5105ec 	.word	0x3f5105ec
 8000ecc:	20000110 	.word	0x20000110
 8000ed0:	3f5db3d7 	.word	0x3f5db3d7
 8000ed4:	20000118 	.word	0x20000118
 8000ed8:	20000148 	.word	0x20000148
 8000edc:	00000000 	.word	0x00000000
 8000ee0:	2000013c 	.word	0x2000013c
 8000ee4:	20000158 	.word	0x20000158
 8000ee8:	447a0000 	.word	0x447a0000
 8000eec:	20000120 	.word	0x20000120

08000ef0 <VectorControlTasks>:
void VectorControlTasks(float *Idq_ref, float theta, float electAngVelo, float *Iuvw, float Vdc, float twoDivVdc, uint8_t flgFB, float* Duty, int8_t* outputMode){
 8000ef0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ef2:	ed2d 8b08 	vpush	{d8-d11}
 8000ef6:	b083      	sub	sp, #12
 8000ef8:	eef0 9a40 	vmov.f32	s19, s0
 8000efc:	eef0 8a41 	vmov.f32	s17, s2
 8000f00:	eeb0 9a61 	vmov.f32	s18, s3
 8000f04:	461c      	mov	r4, r3
 8000f06:	9b10      	ldr	r3, [sp, #64]	; 0x40
	if ( flgFB == 0 ){
 8000f08:	bb3a      	cbnz	r2, 8000f5a <VectorControlTasks+0x6a>
 8000f0a:	4608      	mov	r0, r1
		Vq_ref_open = Vdc * SQRT3DIV2_DIV2 * gVolume;
 8000f0c:	ed9f 0ac6 	vldr	s0, [pc, #792]	; 8001228 <VectorControlTasks+0x338>
 8000f10:	ee61 8a00 	vmul.f32	s17, s2, s0
 8000f14:	4ac5      	ldr	r2, [pc, #788]	; (800122c <VectorControlTasks+0x33c>)
 8000f16:	ed92 0a00 	vldr	s0, [r2]
			OpenLoopTasks(Vq_ref_open, theta, Iuvw, twoDivVdc, Duty, outputMode);
 8000f1a:	461a      	mov	r2, r3
 8000f1c:	4621      	mov	r1, r4
 8000f1e:	eeb0 1a61 	vmov.f32	s2, s3
 8000f22:	eef0 0a69 	vmov.f32	s1, s19
 8000f26:	ee28 0a80 	vmul.f32	s0, s17, s0
 8000f2a:	f7ff fef1 	bl	8000d10 <OpenLoopTasks>
			sVdq_i[0] = 0.0f;
 8000f2e:	4bc0      	ldr	r3, [pc, #768]	; (8001230 <VectorControlTasks+0x340>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	601a      	str	r2, [r3, #0]
			sVdq_i[1] = 0.0f;
 8000f34:	605a      	str	r2, [r3, #4]
			sIq_ref_LPF = sIq_LPF;
 8000f36:	4bbf      	ldr	r3, [pc, #764]	; (8001234 <VectorControlTasks+0x344>)
 8000f38:	681a      	ldr	r2, [r3, #0]
 8000f3a:	4bbf      	ldr	r3, [pc, #764]	; (8001238 <VectorControlTasks+0x348>)
 8000f3c:	601a      	str	r2, [r3, #0]
	gLPF(sIdq[1], 125.6f, CARRIERCYCLE, &sIq_LPF);
 8000f3e:	48bd      	ldr	r0, [pc, #756]	; (8001234 <VectorControlTasks+0x344>)
 8000f40:	ed9f 1abe 	vldr	s2, [pc, #760]	; 800123c <VectorControlTasks+0x34c>
 8000f44:	eddf 0abe 	vldr	s1, [pc, #760]	; 8001240 <VectorControlTasks+0x350>
 8000f48:	4bbe      	ldr	r3, [pc, #760]	; (8001244 <VectorControlTasks+0x354>)
 8000f4a:	ed93 0a01 	vldr	s0, [r3, #4]
 8000f4e:	f7ff fb51 	bl	80005f4 <gLPF>
}
 8000f52:	b003      	add	sp, #12
 8000f54:	ecbd 8b08 	vpop	{d8-d11}
 8000f58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f5a:	4605      	mov	r5, r0
 8000f5c:	eef0 aa60 	vmov.f32	s21, s1
		outputMode[0] = OUTPUTMODE_POSITIVE;
 8000f60:	2201      	movs	r2, #1
 8000f62:	701a      	strb	r2, [r3, #0]
		outputMode[1] = OUTPUTMODE_POSITIVE;
 8000f64:	705a      	strb	r2, [r3, #1]
		outputMode[2] = OUTPUTMODE_POSITIVE;
 8000f66:	709a      	strb	r2, [r3, #2]
	ab[0] = SQRT_2DIV3 * ( uvw[0] - 0.5f * uvw[1] - 0.5f * uvw[2] );
 8000f68:	4bb7      	ldr	r3, [pc, #732]	; (8001248 <VectorControlTasks+0x358>)
 8000f6a:	ed93 8a00 	vldr	s16, [r3]
 8000f6e:	edd3 7a01 	vldr	s15, [r3, #4]
 8000f72:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8000f76:	ee27 7aa6 	vmul.f32	s14, s15, s13
 8000f7a:	ee38 8a47 	vsub.f32	s16, s16, s14
 8000f7e:	ed93 7a02 	vldr	s14, [r3, #8]
 8000f82:	ee67 6a26 	vmul.f32	s13, s14, s13
 8000f86:	ee38 8a66 	vsub.f32	s16, s16, s13
 8000f8a:	eddf 6ab0 	vldr	s13, [pc, #704]	; 800124c <VectorControlTasks+0x35c>
 8000f8e:	ee28 8a26 	vmul.f32	s16, s16, s13
 8000f92:	4baf      	ldr	r3, [pc, #700]	; (8001250 <VectorControlTasks+0x360>)
 8000f94:	ed83 8a00 	vstr	s16, [r3]
	ab[1] = SQRT_2DIV3 * ( SQRT3_DIV3 * uvw[1] - SQRT3_DIV3 * uvw[2] );
 8000f98:	ed9f aaae 	vldr	s20, [pc, #696]	; 8001254 <VectorControlTasks+0x364>
 8000f9c:	ee67 7a8a 	vmul.f32	s15, s15, s20
 8000fa0:	ee27 aa0a 	vmul.f32	s20, s14, s20
 8000fa4:	ee37 aaca 	vsub.f32	s20, s15, s20
 8000fa8:	ee2a aa26 	vmul.f32	s20, s20, s13
 8000fac:	ed83 aa01 	vstr	s20, [r3, #4]
	sinTheta = sinf(theta);
 8000fb0:	f005 f9ae 	bl	8006310 <sinf>
 8000fb4:	eeb0 ba40 	vmov.f32	s22, s0
	cosTheta = cosf(theta);
 8000fb8:	eeb0 0a69 	vmov.f32	s0, s19
 8000fbc:	f005 f964 	bl	8006288 <cosf>
	dq[0] = ab[0] * cosTheta + ab[1] * sinTheta;
 8000fc0:	ee60 7a08 	vmul.f32	s15, s0, s16
 8000fc4:	ee2b 7a0a 	vmul.f32	s14, s22, s20
 8000fc8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000fcc:	4e9d      	ldr	r6, [pc, #628]	; (8001244 <VectorControlTasks+0x354>)
 8000fce:	edc6 7a00 	vstr	s15, [r6]
	dq[1] = - ab[0] * sinTheta + ab[1] * cosTheta;
 8000fd2:	ee28 8a4b 	vnmul.f32	s16, s16, s22
 8000fd6:	ee20 0a0a 	vmul.f32	s0, s0, s20
 8000fda:	ee38 8a00 	vadd.f32	s16, s16, s0
 8000fde:	ed86 8a01 	vstr	s16, [r6, #4]
		gLPF(Idq_ref[1], 62.8f, CARRIERCYCLE, &sIq_ref_LPF);
 8000fe2:	4f95      	ldr	r7, [pc, #596]	; (8001238 <VectorControlTasks+0x348>)
 8000fe4:	4638      	mov	r0, r7
 8000fe6:	ed9f 1a95 	vldr	s2, [pc, #596]	; 800123c <VectorControlTasks+0x34c>
 8000fea:	eddf 0a9b 	vldr	s1, [pc, #620]	; 8001258 <VectorControlTasks+0x368>
 8000fee:	ed95 0a01 	vldr	s0, [r5, #4]
 8000ff2:	f7ff faff 	bl	80005f4 <gLPF>
		Idq_ref[1] = sIq_ref_LPF; // zanteisyori
 8000ff6:	edd7 7a00 	vldr	s15, [r7]
 8000ffa:	edc5 7a01 	vstr	s15, [r5, #4]

	Kp = La * wc;
	Kig = Ra * wc * CARRIERCYCLE;
	Kid = Kig;

	Ierr[0] = Igd_ref[0] - Igd[0];
 8000ffe:	edd5 6a00 	vldr	s13, [r5]
 8001002:	edd6 0a00 	vldr	s1, [r6]
 8001006:	ee76 6ae0 	vsub.f32	s13, s13, s1
 800100a:	edcd 6a00 	vstr	s13, [sp]
	Ierr[1] = Igd_ref[1] - Igd[1];
 800100e:	ed96 0a01 	vldr	s0, [r6, #4]
 8001012:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8001016:	edcd 7a01 	vstr	s15, [sp, #4]

	sVdq_i[0] += Kig * Ierr[0];
 800101a:	ed9f 0a90 	vldr	s0, [pc, #576]	; 800125c <VectorControlTasks+0x36c>
 800101e:	ee66 0a80 	vmul.f32	s1, s13, s0
 8001022:	4b83      	ldr	r3, [pc, #524]	; (8001230 <VectorControlTasks+0x340>)
 8001024:	ed93 7a00 	vldr	s14, [r3]
 8001028:	ee30 7a87 	vadd.f32	s14, s1, s14
 800102c:	ed83 7a00 	vstr	s14, [r3]
	sVdq_i[1] += Kid * Ierr[1];
 8001030:	ee27 0a80 	vmul.f32	s0, s15, s0
 8001034:	ed93 6a01 	vldr	s12, [r3, #4]
 8001038:	ee30 0a06 	vadd.f32	s0, s0, s12
 800103c:	ed83 0a01 	vstr	s0, [r3, #4]

	Vgd[0] = Kp * Ierr[0] + sVdq_i[0];
 8001040:	ed9f 6a87 	vldr	s12, [pc, #540]	; 8001260 <VectorControlTasks+0x370>
 8001044:	ee66 0a86 	vmul.f32	s1, s13, s12
 8001048:	ee77 0a20 	vadd.f32	s1, s14, s1
 800104c:	4e85      	ldr	r6, [pc, #532]	; (8001264 <VectorControlTasks+0x374>)
 800104e:	edc6 0a00 	vstr	s1, [r6]
	Vgd[1] = Ke * electAngVelo + Kp * Ierr[1] + sVdq_i[1];// + Vgd[1] + Kid * Ierr[1] + ;
 8001052:	ed9f 7a85 	vldr	s14, [pc, #532]	; 8001268 <VectorControlTasks+0x378>
 8001056:	ee6a aa87 	vmul.f32	s21, s21, s14
 800105a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800105e:	ee7a 7aa7 	vadd.f32	s15, s21, s15
 8001062:	ee30 0a27 	vadd.f32	s0, s0, s15
 8001066:	ed86 0a01 	vstr	s0, [r6, #4]

	Vphase = atan2f(Vgd[1], Vgd[0]);
 800106a:	f005 f997 	bl	800639c <atan2f>
 800106e:	eeb0 8a40 	vmov.f32	s16, s0
	amp2 = Vect[0] * Vect[0] + Vect[1] * Vect[1];
 8001072:	edd6 7a00 	vldr	s15, [r6]
 8001076:	ee27 0aa7 	vmul.f32	s0, s15, s15
 800107a:	edd6 7a01 	vldr	s15, [r6, #4]
 800107e:	ee67 7aa7 	vmul.f32	s15, s15, s15
	amp = sqrtf(amp2);
 8001082:	ee30 0a27 	vadd.f32	s0, s0, s15
 8001086:	f005 f9ab 	bl	80063e0 <sqrtf>

	*Vamp = calcAmpFromVect(Vgd);
 800108a:	4b78      	ldr	r3, [pc, #480]	; (800126c <VectorControlTasks+0x37c>)
 800108c:	ed83 0a00 	vstr	s0, [r3]

	VampLimit = Vdc * SQRT3DIV2_DIV2;
 8001090:	ed9f 1a65 	vldr	s2, [pc, #404]	; 8001228 <VectorControlTasks+0x338>
 8001094:	ee68 8a81 	vmul.f32	s17, s17, s2
	if( *Vamp > VampLimit ){
 8001098:	eef4 8ac0 	vcmpe.f32	s17, s0
 800109c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010a0:	d517      	bpl.n	80010d2 <VectorControlTasks+0x1e2>
		Vgd[0] = VampLimit * cosf(Vphase);
 80010a2:	eeb0 0a48 	vmov.f32	s0, s16
 80010a6:	f005 f8ef 	bl	8006288 <cosf>
 80010aa:	ee28 0a80 	vmul.f32	s0, s17, s0
 80010ae:	4637      	mov	r7, r6
 80010b0:	ed86 0a00 	vstr	s0, [r6]
		sVdq_i[0] = Vgd[0];
 80010b4:	4e5e      	ldr	r6, [pc, #376]	; (8001230 <VectorControlTasks+0x340>)
 80010b6:	ed86 0a00 	vstr	s0, [r6]
		Vgd[1] = VampLimit * sinf(Vphase);
 80010ba:	eeb0 0a48 	vmov.f32	s0, s16
 80010be:	f005 f927 	bl	8006310 <sinf>
 80010c2:	ee68 8a80 	vmul.f32	s17, s17, s0
 80010c6:	edc7 8a01 	vstr	s17, [r7, #4]
		sVdq_i[1] = Vgd[1] -  Ke * electAngVelo;
 80010ca:	ee78 8aea 	vsub.f32	s17, s17, s21
 80010ce:	edc6 8a01 	vstr	s17, [r6, #4]
		sMod = calcModFromVamp(sVamp, gTwoDivVdc);
 80010d2:	4b66      	ldr	r3, [pc, #408]	; (800126c <VectorControlTasks+0x37c>)
 80010d4:	edd3 7a00 	vldr	s15, [r3]
 80010d8:	4b65      	ldr	r3, [pc, #404]	; (8001270 <VectorControlTasks+0x380>)
 80010da:	ed93 7a00 	vldr	s14, [r3]
	mod = Vamp * twoDivVdc * SQRT_2DIV3;
 80010de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010e2:	eddf 8a5a 	vldr	s17, [pc, #360]	; 800124c <VectorControlTasks+0x35c>
 80010e6:	ee67 7aa8 	vmul.f32	s15, s15, s17
		sMod = calcModFromVamp(sVamp, gTwoDivVdc);
 80010ea:	4b62      	ldr	r3, [pc, #392]	; (8001274 <VectorControlTasks+0x384>)
 80010ec:	edc3 7a00 	vstr	s15, [r3]
	sinTheta = sinf(theta);
 80010f0:	eeb0 0a69 	vmov.f32	s0, s19
 80010f4:	f005 f90c 	bl	8006310 <sinf>
 80010f8:	eeb0 8a40 	vmov.f32	s16, s0
	cosTheta = cosf(theta);
 80010fc:	eeb0 0a69 	vmov.f32	s0, s19
 8001100:	f005 f8c2 	bl	8006288 <cosf>
	ab[0] = dq[0] * cosTheta - dq[1] * sinTheta;
 8001104:	4b57      	ldr	r3, [pc, #348]	; (8001264 <VectorControlTasks+0x374>)
 8001106:	edd3 6a00 	vldr	s13, [r3]
 800110a:	ee60 7a26 	vmul.f32	s15, s0, s13
 800110e:	ed93 7a01 	vldr	s14, [r3, #4]
 8001112:	ee28 6a07 	vmul.f32	s12, s16, s14
 8001116:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800111a:	4b57      	ldr	r3, [pc, #348]	; (8001278 <VectorControlTasks+0x388>)
 800111c:	edc3 7a00 	vstr	s15, [r3]
	ab[1] = dq[0] * sinTheta + dq[1] * cosTheta;
 8001120:	ee28 8a26 	vmul.f32	s16, s16, s13
 8001124:	ee20 0a07 	vmul.f32	s0, s0, s14
 8001128:	ee38 8a00 	vadd.f32	s16, s16, s0
 800112c:	ed83 8a01 	vstr	s16, [r3, #4]
	uvw[0] = SQRT_2DIV3 * ab[0];
 8001130:	ee27 0aa8 	vmul.f32	s0, s15, s17
 8001134:	4b51      	ldr	r3, [pc, #324]	; (800127c <VectorControlTasks+0x38c>)
 8001136:	ed83 0a00 	vstr	s0, [r3]
	uvw[1] = SQRT_2DIV3 * ( -0.5f * ab[0] + SQRT3_DIV3 * ab[1] );
 800113a:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 800113e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001142:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8001254 <VectorControlTasks+0x364>
 8001146:	ee28 8a07 	vmul.f32	s16, s16, s14
 800114a:	ee77 7a88 	vadd.f32	s15, s15, s16
 800114e:	ee67 7aa8 	vmul.f32	s15, s15, s17
 8001152:	edc3 7a01 	vstr	s15, [r3, #4]
	uvw[2] = - uvw[0] - uvw[1];
 8001156:	eeb1 7a40 	vneg.f32	s14, s0
 800115a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800115e:	edc3 7a02 	vstr	s15, [r3, #8]
	Duty[0] = (Vuvw[0] * twoDivVdc);
 8001162:	ee29 0a00 	vmul.f32	s0, s18, s0
 8001166:	ed84 0a00 	vstr	s0, [r4]
	Duty[1] = (Vuvw[1] * twoDivVdc);
 800116a:	edd3 1a01 	vldr	s3, [r3, #4]
 800116e:	ee29 9a21 	vmul.f32	s18, s18, s3
 8001172:	ed84 9a01 	vstr	s18, [r4, #4]
	Duty[2] = -Duty[0] - Duty[1];
 8001176:	eef1 1a40 	vneg.f32	s3, s0
 800117a:	ee31 9ac9 	vsub.f32	s18, s3, s18
 800117e:	ed84 9a02 	vstr	s18, [r4, #8]
	Duty[0] = gUpperLowerLimit(Duty[0], DUTYUPPER, DUTYLOWER);
 8001182:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 8001186:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 800118a:	f7ff fa17 	bl	80005bc <gUpperLowerLimit>
 800118e:	ed84 0a00 	vstr	s0, [r4]
	Duty[1] = gUpperLowerLimit(Duty[1], DUTYUPPER, DUTYLOWER);
 8001192:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 8001196:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 800119a:	ed94 0a01 	vldr	s0, [r4, #4]
 800119e:	f7ff fa0d 	bl	80005bc <gUpperLowerLimit>
 80011a2:	ed84 0a01 	vstr	s0, [r4, #4]
	Duty[2] = gUpperLowerLimit(Duty[2], DUTYUPPER, DUTYLOWER);
 80011a6:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 80011aa:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80011ae:	ed94 0a02 	vldr	s0, [r4, #8]
 80011b2:	f7ff fa03 	bl	80005bc <gUpperLowerLimit>
 80011b6:	ed84 0a02 	vstr	s0, [r4, #8]
	Duty[0] = Duty[0] * 0.5f + 0.5f;
 80011ba:	ed94 7a00 	vldr	s14, [r4]
 80011be:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80011c2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011c6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011ca:	ed84 7a00 	vstr	s14, [r4]
	Duty[1] = Duty[1] * 0.5f + 0.5f;
 80011ce:	ed94 7a01 	vldr	s14, [r4, #4]
 80011d2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011d6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011da:	ed84 7a01 	vstr	s14, [r4, #4]
	Duty[2] = Duty[2] * 0.5f + 0.5f;
 80011de:	ee20 0a27 	vmul.f32	s0, s0, s15
 80011e2:	ee30 0a27 	vadd.f32	s0, s0, s15
 80011e6:	ed84 0a02 	vstr	s0, [r4, #8]
		sIdq_ref_1000[0] = Idq_ref[0] * 1000.0f;
 80011ea:	ed95 7a00 	vldr	s14, [r5]
 80011ee:	eddf 7a24 	vldr	s15, [pc, #144]	; 8001280 <VectorControlTasks+0x390>
 80011f2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011f6:	4b23      	ldr	r3, [pc, #140]	; (8001284 <VectorControlTasks+0x394>)
 80011f8:	ed83 7a00 	vstr	s14, [r3]
		sIdq_ref_1000[1] = Idq_ref[1] * 1000.0f;
 80011fc:	ed95 7a01 	vldr	s14, [r5, #4]
 8001200:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001204:	ed83 7a01 	vstr	s14, [r3, #4]
		sIdq_1000[0] = sIdq[0] * 1000.0f;
 8001208:	4a0e      	ldr	r2, [pc, #56]	; (8001244 <VectorControlTasks+0x354>)
 800120a:	ed92 7a00 	vldr	s14, [r2]
 800120e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001212:	4b1d      	ldr	r3, [pc, #116]	; (8001288 <VectorControlTasks+0x398>)
 8001214:	ed83 7a00 	vstr	s14, [r3]
		sIdq_1000[1] = sIdq[1] * 1000.0f;
 8001218:	ed92 7a01 	vldr	s14, [r2, #4]
 800121c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001220:	edc3 7a01 	vstr	s15, [r3, #4]
 8001224:	e68b      	b.n	8000f3e <VectorControlTasks+0x4e>
 8001226:	bf00      	nop
 8001228:	3f1cc471 	.word	0x3f1cc471
 800122c:	200000c8 	.word	0x200000c8
 8001230:	20000150 	.word	0x20000150
 8001234:	20000130 	.word	0x20000130
 8001238:	20000134 	.word	0x20000134
 800123c:	3915cbec 	.word	0x3915cbec
 8001240:	42fb3333 	.word	0x42fb3333
 8001244:	20000118 	.word	0x20000118
 8001248:	200000a8 	.word	0x200000a8
 800124c:	3f5105ec 	.word	0x3f5105ec
 8001250:	20000110 	.word	0x20000110
 8001254:	3f5db3d7 	.word	0x3f5db3d7
 8001258:	427b3333 	.word	0x427b3333
 800125c:	3c772712 	.word	0x3c772712
 8001260:	3cf7109e 	.word	0x3cf7109e
 8001264:	20000148 	.word	0x20000148
 8001268:	3a870111 	.word	0x3a870111
 800126c:	20000144 	.word	0x20000144
 8001270:	200000c0 	.word	0x200000c0
 8001274:	20000138 	.word	0x20000138
 8001278:	2000013c 	.word	0x2000013c
 800127c:	20000158 	.word	0x20000158
 8001280:	447a0000 	.word	0x447a0000
 8001284:	20000128 	.word	0x20000128
 8001288:	20000120 	.word	0x20000120

0800128c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800128c:	b570      	push	{r4, r5, r6, lr}
 800128e:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001290:	2400      	movs	r4, #0
 8001292:	9405      	str	r4, [sp, #20]
 8001294:	9406      	str	r4, [sp, #24]
 8001296:	9407      	str	r4, [sp, #28]
 8001298:	9408      	str	r4, [sp, #32]
 800129a:	9409      	str	r4, [sp, #36]	; 0x24
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800129c:	4b2d      	ldr	r3, [pc, #180]	; (8001354 <MX_GPIO_Init+0xc8>)
 800129e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80012a0:	f042 0204 	orr.w	r2, r2, #4
 80012a4:	64da      	str	r2, [r3, #76]	; 0x4c
 80012a6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80012a8:	f002 0204 	and.w	r2, r2, #4
 80012ac:	9201      	str	r2, [sp, #4]
 80012ae:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80012b0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80012b2:	f042 0220 	orr.w	r2, r2, #32
 80012b6:	64da      	str	r2, [r3, #76]	; 0x4c
 80012b8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80012ba:	f002 0220 	and.w	r2, r2, #32
 80012be:	9202      	str	r2, [sp, #8]
 80012c0:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012c2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80012c4:	f042 0201 	orr.w	r2, r2, #1
 80012c8:	64da      	str	r2, [r3, #76]	; 0x4c
 80012ca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80012cc:	f002 0201 	and.w	r2, r2, #1
 80012d0:	9203      	str	r2, [sp, #12]
 80012d2:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012d4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80012d6:	f042 0202 	orr.w	r2, r2, #2
 80012da:	64da      	str	r2, [r3, #76]	; 0x4c
 80012dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012de:	f003 0302 	and.w	r3, r3, #2
 80012e2:	9304      	str	r3, [sp, #16]
 80012e4:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80012e6:	4622      	mov	r2, r4
 80012e8:	2120      	movs	r1, #32
 80012ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012ee:	f002 fdb4 	bl	8003e5a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, EN1_Pin|EN2_Pin|EN3_Pin, GPIO_PIN_RESET);
 80012f2:	4d19      	ldr	r5, [pc, #100]	; (8001358 <MX_GPIO_Init+0xcc>)
 80012f4:	4622      	mov	r2, r4
 80012f6:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 80012fa:	4628      	mov	r0, r5
 80012fc:	f002 fdad 	bl	8003e5a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001300:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001304:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001306:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800130a:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130c:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800130e:	a905      	add	r1, sp, #20
 8001310:	4628      	mov	r0, r5
 8001312:	f002 fcb1 	bl	8003c78 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001316:	2320      	movs	r3, #32
 8001318:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800131a:	2601      	movs	r6, #1
 800131c:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131e:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001320:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001322:	a905      	add	r1, sp, #20
 8001324:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001328:	f002 fca6 	bl	8003c78 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN1_Pin EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = EN1_Pin|EN2_Pin|EN3_Pin;
 800132c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001330:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001332:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001334:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001336:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001338:	a905      	add	r1, sp, #20
 800133a:	4628      	mov	r0, r5
 800133c:	f002 fc9c 	bl	8003c78 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001340:	4622      	mov	r2, r4
 8001342:	4621      	mov	r1, r4
 8001344:	2028      	movs	r0, #40	; 0x28
 8001346:	f002 f96d 	bl	8003624 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800134a:	2028      	movs	r0, #40	; 0x28
 800134c:	f002 f9a2 	bl	8003694 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001350:	b00a      	add	sp, #40	; 0x28
 8001352:	bd70      	pop	{r4, r5, r6, pc}
 8001354:	40021000 	.word	0x40021000
 8001358:	48000800 	.word	0x48000800

0800135c <MX_DMA_Init>:
{
 800135c:	b500      	push	{lr}
 800135e:	b083      	sub	sp, #12
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001360:	4b12      	ldr	r3, [pc, #72]	; (80013ac <MX_DMA_Init+0x50>)
 8001362:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001364:	f042 0204 	orr.w	r2, r2, #4
 8001368:	649a      	str	r2, [r3, #72]	; 0x48
 800136a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800136c:	f002 0204 	and.w	r2, r2, #4
 8001370:	9200      	str	r2, [sp, #0]
 8001372:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001374:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001376:	f042 0201 	orr.w	r2, r2, #1
 800137a:	649a      	str	r2, [r3, #72]	; 0x48
 800137c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800137e:	f003 0301 	and.w	r3, r3, #1
 8001382:	9301      	str	r3, [sp, #4]
 8001384:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001386:	2200      	movs	r2, #0
 8001388:	4611      	mov	r1, r2
 800138a:	200b      	movs	r0, #11
 800138c:	f002 f94a 	bl	8003624 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001390:	200b      	movs	r0, #11
 8001392:	f002 f97f 	bl	8003694 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001396:	2200      	movs	r2, #0
 8001398:	4611      	mov	r1, r2
 800139a:	200c      	movs	r0, #12
 800139c:	f002 f942 	bl	8003624 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80013a0:	200c      	movs	r0, #12
 80013a2:	f002 f977 	bl	8003694 <HAL_NVIC_EnableIRQ>
}
 80013a6:	b003      	add	sp, #12
 80013a8:	f85d fb04 	ldr.w	pc, [sp], #4
 80013ac:	40021000 	.word	0x40021000

080013b0 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013b0:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013b2:	e7fe      	b.n	80013b2 <Error_Handler+0x2>

080013b4 <MX_LPUART1_UART_Init>:
{
 80013b4:	b508      	push	{r3, lr}
  hlpuart1.Instance = LPUART1;
 80013b6:	4815      	ldr	r0, [pc, #84]	; (800140c <MX_LPUART1_UART_Init+0x58>)
 80013b8:	4b15      	ldr	r3, [pc, #84]	; (8001410 <MX_LPUART1_UART_Init+0x5c>)
 80013ba:	6003      	str	r3, [r0, #0]
  hlpuart1.Init.BaudRate = 115200;
 80013bc:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80013c0:	6043      	str	r3, [r0, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80013c2:	2300      	movs	r3, #0
 80013c4:	6083      	str	r3, [r0, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80013c6:	60c3      	str	r3, [r0, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80013c8:	6103      	str	r3, [r0, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80013ca:	220c      	movs	r2, #12
 80013cc:	6142      	str	r2, [r0, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013ce:	6183      	str	r3, [r0, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013d0:	6203      	str	r3, [r0, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80013d2:	6243      	str	r3, [r0, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013d4:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80013d6:	f004 fe62 	bl	800609e <HAL_UART_Init>
 80013da:	b970      	cbnz	r0, 80013fa <MX_LPUART1_UART_Init+0x46>
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013dc:	2100      	movs	r1, #0
 80013de:	480b      	ldr	r0, [pc, #44]	; (800140c <MX_LPUART1_UART_Init+0x58>)
 80013e0:	f004 fed5 	bl	800618e <HAL_UARTEx_SetTxFifoThreshold>
 80013e4:	b958      	cbnz	r0, 80013fe <MX_LPUART1_UART_Init+0x4a>
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013e6:	2100      	movs	r1, #0
 80013e8:	4808      	ldr	r0, [pc, #32]	; (800140c <MX_LPUART1_UART_Init+0x58>)
 80013ea:	f004 fef5 	bl	80061d8 <HAL_UARTEx_SetRxFifoThreshold>
 80013ee:	b940      	cbnz	r0, 8001402 <MX_LPUART1_UART_Init+0x4e>
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80013f0:	4806      	ldr	r0, [pc, #24]	; (800140c <MX_LPUART1_UART_Init+0x58>)
 80013f2:	f004 fead 	bl	8006150 <HAL_UARTEx_DisableFifoMode>
 80013f6:	b930      	cbnz	r0, 8001406 <MX_LPUART1_UART_Init+0x52>
}
 80013f8:	bd08      	pop	{r3, pc}
    Error_Handler();
 80013fa:	f7ff ffd9 	bl	80013b0 <Error_Handler>
    Error_Handler();
 80013fe:	f7ff ffd7 	bl	80013b0 <Error_Handler>
    Error_Handler();
 8001402:	f7ff ffd5 	bl	80013b0 <Error_Handler>
    Error_Handler();
 8001406:	f7ff ffd3 	bl	80013b0 <Error_Handler>
 800140a:	bf00      	nop
 800140c:	200002a4 	.word	0x200002a4
 8001410:	40008000 	.word	0x40008000

08001414 <MX_ADC1_Init>:
{
 8001414:	b510      	push	{r4, lr}
 8001416:	b09a      	sub	sp, #104	; 0x68
  ADC_MultiModeTypeDef multimode = {0};
 8001418:	2400      	movs	r4, #0
 800141a:	9417      	str	r4, [sp, #92]	; 0x5c
 800141c:	9418      	str	r4, [sp, #96]	; 0x60
 800141e:	9419      	str	r4, [sp, #100]	; 0x64
  ADC_ChannelConfTypeDef sConfig = {0};
 8001420:	2220      	movs	r2, #32
 8001422:	4621      	mov	r1, r4
 8001424:	a80f      	add	r0, sp, #60	; 0x3c
 8001426:	f004 ff27 	bl	8006278 <memset>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 800142a:	223c      	movs	r2, #60	; 0x3c
 800142c:	4621      	mov	r1, r4
 800142e:	4668      	mov	r0, sp
 8001430:	f004 ff22 	bl	8006278 <memset>
  hadc1.Instance = ADC1;
 8001434:	4841      	ldr	r0, [pc, #260]	; (800153c <MX_ADC1_Init+0x128>)
 8001436:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800143a:	6003      	str	r3, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800143c:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8001440:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001442:	6084      	str	r4, [r0, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001444:	60c4      	str	r4, [r0, #12]
  hadc1.Init.GainCompensation = 0;
 8001446:	6104      	str	r4, [r0, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001448:	2301      	movs	r3, #1
 800144a:	6143      	str	r3, [r0, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800144c:	2204      	movs	r2, #4
 800144e:	6182      	str	r2, [r0, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001450:	7704      	strb	r4, [r0, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001452:	7743      	strb	r3, [r0, #29]
  hadc1.Init.NbrOfConversion = 2;
 8001454:	2202      	movs	r2, #2
 8001456:	6202      	str	r2, [r0, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001458:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800145c:	62c4      	str	r4, [r0, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800145e:	6304      	str	r4, [r0, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001460:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001464:	63c4      	str	r4, [r0, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001466:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800146a:	f000 fd43 	bl	8001ef4 <HAL_ADC_Init>
 800146e:	2800      	cmp	r0, #0
 8001470:	d155      	bne.n	800151e <MX_ADC1_Init+0x10a>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001472:	2300      	movs	r3, #0
 8001474:	9317      	str	r3, [sp, #92]	; 0x5c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001476:	a917      	add	r1, sp, #92	; 0x5c
 8001478:	4830      	ldr	r0, [pc, #192]	; (800153c <MX_ADC1_Init+0x128>)
 800147a:	f001 ffd7 	bl	800342c <HAL_ADCEx_MultiModeConfigChannel>
 800147e:	2800      	cmp	r0, #0
 8001480:	d14f      	bne.n	8001522 <MX_ADC1_Init+0x10e>
  sConfig.Channel = ADC_CHANNEL_2;
 8001482:	4b2f      	ldr	r3, [pc, #188]	; (8001540 <MX_ADC1_Init+0x12c>)
 8001484:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001486:	2306      	movs	r3, #6
 8001488:	9310      	str	r3, [sp, #64]	; 0x40
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800148a:	2300      	movs	r3, #0
 800148c:	9311      	str	r3, [sp, #68]	; 0x44
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800148e:	227f      	movs	r2, #127	; 0x7f
 8001490:	9212      	str	r2, [sp, #72]	; 0x48
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001492:	2204      	movs	r2, #4
 8001494:	9213      	str	r2, [sp, #76]	; 0x4c
  sConfig.Offset = 0;
 8001496:	9314      	str	r3, [sp, #80]	; 0x50
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001498:	a90f      	add	r1, sp, #60	; 0x3c
 800149a:	4828      	ldr	r0, [pc, #160]	; (800153c <MX_ADC1_Init+0x128>)
 800149c:	f001 f84c 	bl	8002538 <HAL_ADC_ConfigChannel>
 80014a0:	2800      	cmp	r0, #0
 80014a2:	d140      	bne.n	8001526 <MX_ADC1_Init+0x112>
  sConfig.Channel = ADC_CHANNEL_12;
 80014a4:	4b27      	ldr	r3, [pc, #156]	; (8001544 <MX_ADC1_Init+0x130>)
 80014a6:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80014a8:	230c      	movs	r3, #12
 80014aa:	9310      	str	r3, [sp, #64]	; 0x40
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014ac:	a90f      	add	r1, sp, #60	; 0x3c
 80014ae:	4823      	ldr	r0, [pc, #140]	; (800153c <MX_ADC1_Init+0x128>)
 80014b0:	f001 f842 	bl	8002538 <HAL_ADC_ConfigChannel>
 80014b4:	2800      	cmp	r0, #0
 80014b6:	d138      	bne.n	800152a <MX_ADC1_Init+0x116>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 80014b8:	4b23      	ldr	r3, [pc, #140]	; (8001548 <MX_ADC1_Init+0x134>)
 80014ba:	9300      	str	r3, [sp, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 80014bc:	2309      	movs	r3, #9
 80014be:	9301      	str	r3, [sp, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80014c0:	2300      	movs	r3, #0
 80014c2:	9302      	str	r3, [sp, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 80014c4:	227f      	movs	r2, #127	; 0x7f
 80014c6:	9203      	str	r2, [sp, #12]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 80014c8:	2204      	movs	r2, #4
 80014ca:	9204      	str	r2, [sp, #16]
  sConfigInjected.InjectedOffset = 0;
 80014cc:	9305      	str	r3, [sp, #20]
  sConfigInjected.InjectedNbrOfConversion = 3;
 80014ce:	2203      	movs	r2, #3
 80014d0:	9208      	str	r2, [sp, #32]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 80014d2:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 80014d6:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
  sConfigInjected.QueueInjectedContext = DISABLE;
 80014da:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 80014de:	2280      	movs	r2, #128	; 0x80
 80014e0:	920a      	str	r2, [sp, #40]	; 0x28
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 80014e2:	920b      	str	r2, [sp, #44]	; 0x2c
  sConfigInjected.InjecOversamplingMode = DISABLE;
 80014e4:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80014e8:	4669      	mov	r1, sp
 80014ea:	4814      	ldr	r0, [pc, #80]	; (800153c <MX_ADC1_Init+0x128>)
 80014ec:	f001 fc66 	bl	8002dbc <HAL_ADCEx_InjectedConfigChannel>
 80014f0:	b9e8      	cbnz	r0, 800152e <MX_ADC1_Init+0x11a>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_7;
 80014f2:	4b16      	ldr	r3, [pc, #88]	; (800154c <MX_ADC1_Init+0x138>)
 80014f4:	9300      	str	r3, [sp, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 80014f6:	f240 130f 	movw	r3, #271	; 0x10f
 80014fa:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80014fc:	4669      	mov	r1, sp
 80014fe:	480f      	ldr	r0, [pc, #60]	; (800153c <MX_ADC1_Init+0x128>)
 8001500:	f001 fc5c 	bl	8002dbc <HAL_ADCEx_InjectedConfigChannel>
 8001504:	b9a8      	cbnz	r0, 8001532 <MX_ADC1_Init+0x11e>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_6;
 8001506:	4b12      	ldr	r3, [pc, #72]	; (8001550 <MX_ADC1_Init+0x13c>)
 8001508:	9300      	str	r3, [sp, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 800150a:	f240 2315 	movw	r3, #533	; 0x215
 800150e:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001510:	4669      	mov	r1, sp
 8001512:	480a      	ldr	r0, [pc, #40]	; (800153c <MX_ADC1_Init+0x128>)
 8001514:	f001 fc52 	bl	8002dbc <HAL_ADCEx_InjectedConfigChannel>
 8001518:	b968      	cbnz	r0, 8001536 <MX_ADC1_Init+0x122>
}
 800151a:	b01a      	add	sp, #104	; 0x68
 800151c:	bd10      	pop	{r4, pc}
    Error_Handler();
 800151e:	f7ff ff47 	bl	80013b0 <Error_Handler>
    Error_Handler();
 8001522:	f7ff ff45 	bl	80013b0 <Error_Handler>
    Error_Handler();
 8001526:	f7ff ff43 	bl	80013b0 <Error_Handler>
    Error_Handler();
 800152a:	f7ff ff41 	bl	80013b0 <Error_Handler>
    Error_Handler();
 800152e:	f7ff ff3f 	bl	80013b0 <Error_Handler>
    Error_Handler();
 8001532:	f7ff ff3d 	bl	80013b0 <Error_Handler>
    Error_Handler();
 8001536:	f7ff ff3b 	bl	80013b0 <Error_Handler>
 800153a:	bf00      	nop
 800153c:	20000164 	.word	0x20000164
 8001540:	08600004 	.word	0x08600004
 8001544:	32601000 	.word	0x32601000
 8001548:	04300002 	.word	0x04300002
 800154c:	1d500080 	.word	0x1d500080
 8001550:	19200040 	.word	0x19200040

08001554 <MX_TIM1_Init>:
{
 8001554:	b510      	push	{r4, lr}
 8001556:	b098      	sub	sp, #96	; 0x60
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001558:	2400      	movs	r4, #0
 800155a:	9415      	str	r4, [sp, #84]	; 0x54
 800155c:	9416      	str	r4, [sp, #88]	; 0x58
 800155e:	9417      	str	r4, [sp, #92]	; 0x5c
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001560:	940e      	str	r4, [sp, #56]	; 0x38
 8001562:	940f      	str	r4, [sp, #60]	; 0x3c
 8001564:	9410      	str	r4, [sp, #64]	; 0x40
 8001566:	9411      	str	r4, [sp, #68]	; 0x44
 8001568:	9412      	str	r4, [sp, #72]	; 0x48
 800156a:	9413      	str	r4, [sp, #76]	; 0x4c
 800156c:	9414      	str	r4, [sp, #80]	; 0x50
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800156e:	2234      	movs	r2, #52	; 0x34
 8001570:	4621      	mov	r1, r4
 8001572:	a801      	add	r0, sp, #4
 8001574:	f004 fe80 	bl	8006278 <memset>
  htim1.Instance = TIM1;
 8001578:	4834      	ldr	r0, [pc, #208]	; (800164c <MX_TIM1_Init+0xf8>)
 800157a:	4b35      	ldr	r3, [pc, #212]	; (8001650 <MX_TIM1_Init+0xfc>)
 800157c:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 0;
 800157e:	6044      	str	r4, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001580:	2320      	movs	r3, #32
 8001582:	6083      	str	r3, [r0, #8]
  htim1.Init.Period = 4999;
 8001584:	f241 3387 	movw	r3, #4999	; 0x1387
 8001588:	60c3      	str	r3, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800158a:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 800158c:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800158e:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001590:	f003 fdd2 	bl	8005138 <HAL_TIM_PWM_Init>
 8001594:	2800      	cmp	r0, #0
 8001596:	d14a      	bne.n	800162e <MX_TIM1_Init+0xda>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8001598:	2370      	movs	r3, #112	; 0x70
 800159a:	9315      	str	r3, [sp, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800159c:	2300      	movs	r3, #0
 800159e:	9316      	str	r3, [sp, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015a0:	9317      	str	r3, [sp, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015a2:	a915      	add	r1, sp, #84	; 0x54
 80015a4:	4829      	ldr	r0, [pc, #164]	; (800164c <MX_TIM1_Init+0xf8>)
 80015a6:	f004 f9e9 	bl	800597c <HAL_TIMEx_MasterConfigSynchronization>
 80015aa:	2800      	cmp	r0, #0
 80015ac:	d141      	bne.n	8001632 <MX_TIM1_Init+0xde>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015ae:	2360      	movs	r3, #96	; 0x60
 80015b0:	930e      	str	r3, [sp, #56]	; 0x38
  sConfigOC.Pulse = 0;
 80015b2:	2200      	movs	r2, #0
 80015b4:	920f      	str	r2, [sp, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015b6:	9210      	str	r2, [sp, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80015b8:	9211      	str	r2, [sp, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015ba:	9212      	str	r2, [sp, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80015bc:	9213      	str	r2, [sp, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80015be:	9214      	str	r2, [sp, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015c0:	a90e      	add	r1, sp, #56	; 0x38
 80015c2:	4822      	ldr	r0, [pc, #136]	; (800164c <MX_TIM1_Init+0xf8>)
 80015c4:	f003 fe66 	bl	8005294 <HAL_TIM_PWM_ConfigChannel>
 80015c8:	2800      	cmp	r0, #0
 80015ca:	d134      	bne.n	8001636 <MX_TIM1_Init+0xe2>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80015cc:	2204      	movs	r2, #4
 80015ce:	a90e      	add	r1, sp, #56	; 0x38
 80015d0:	481e      	ldr	r0, [pc, #120]	; (800164c <MX_TIM1_Init+0xf8>)
 80015d2:	f003 fe5f 	bl	8005294 <HAL_TIM_PWM_ConfigChannel>
 80015d6:	2800      	cmp	r0, #0
 80015d8:	d12f      	bne.n	800163a <MX_TIM1_Init+0xe6>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80015da:	2208      	movs	r2, #8
 80015dc:	a90e      	add	r1, sp, #56	; 0x38
 80015de:	481b      	ldr	r0, [pc, #108]	; (800164c <MX_TIM1_Init+0xf8>)
 80015e0:	f003 fe58 	bl	8005294 <HAL_TIM_PWM_ConfigChannel>
 80015e4:	bb58      	cbnz	r0, 800163e <MX_TIM1_Init+0xea>
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 80015e6:	2370      	movs	r3, #112	; 0x70
 80015e8:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80015ea:	220c      	movs	r2, #12
 80015ec:	a90e      	add	r1, sp, #56	; 0x38
 80015ee:	4817      	ldr	r0, [pc, #92]	; (800164c <MX_TIM1_Init+0xf8>)
 80015f0:	f003 fe50 	bl	8005294 <HAL_TIM_PWM_ConfigChannel>
 80015f4:	bb28      	cbnz	r0, 8001642 <MX_TIM1_Init+0xee>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80015f6:	2300      	movs	r3, #0
 80015f8:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80015fa:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80015fc:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80015fe:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001600:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001602:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001606:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001608:	9307      	str	r3, [sp, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800160a:	9308      	str	r3, [sp, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800160c:	9309      	str	r3, [sp, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800160e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001612:	920a      	str	r2, [sp, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001614:	930b      	str	r3, [sp, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001616:	930c      	str	r3, [sp, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001618:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800161a:	a901      	add	r1, sp, #4
 800161c:	480b      	ldr	r0, [pc, #44]	; (800164c <MX_TIM1_Init+0xf8>)
 800161e:	f004 fa03 	bl	8005a28 <HAL_TIMEx_ConfigBreakDeadTime>
 8001622:	b980      	cbnz	r0, 8001646 <MX_TIM1_Init+0xf2>
  HAL_TIM_MspPostInit(&htim1);
 8001624:	4809      	ldr	r0, [pc, #36]	; (800164c <MX_TIM1_Init+0xf8>)
 8001626:	f000 fb37 	bl	8001c98 <HAL_TIM_MspPostInit>
}
 800162a:	b018      	add	sp, #96	; 0x60
 800162c:	bd10      	pop	{r4, pc}
    Error_Handler();
 800162e:	f7ff febf 	bl	80013b0 <Error_Handler>
    Error_Handler();
 8001632:	f7ff febd 	bl	80013b0 <Error_Handler>
    Error_Handler();
 8001636:	f7ff febb 	bl	80013b0 <Error_Handler>
    Error_Handler();
 800163a:	f7ff feb9 	bl	80013b0 <Error_Handler>
    Error_Handler();
 800163e:	f7ff feb7 	bl	80013b0 <Error_Handler>
    Error_Handler();
 8001642:	f7ff feb5 	bl	80013b0 <Error_Handler>
    Error_Handler();
 8001646:	f7ff feb3 	bl	80013b0 <Error_Handler>
 800164a:	bf00      	nop
 800164c:	20000334 	.word	0x20000334
 8001650:	40012c00 	.word	0x40012c00

08001654 <MX_TIM2_Init>:
{
 8001654:	b500      	push	{lr}
 8001656:	b089      	sub	sp, #36	; 0x24
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001658:	2300      	movs	r3, #0
 800165a:	9305      	str	r3, [sp, #20]
 800165c:	9306      	str	r3, [sp, #24]
 800165e:	9307      	str	r3, [sp, #28]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001660:	9301      	str	r3, [sp, #4]
 8001662:	9302      	str	r3, [sp, #8]
 8001664:	9303      	str	r3, [sp, #12]
 8001666:	9304      	str	r3, [sp, #16]
  htim2.Instance = TIM2;
 8001668:	481d      	ldr	r0, [pc, #116]	; (80016e0 <MX_TIM2_Init+0x8c>)
 800166a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800166e:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 0;
 8001670:	6043      	str	r3, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001672:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 4.294967295E9;
 8001674:	f04f 32ff 	mov.w	r2, #4294967295
 8001678:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800167a:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800167c:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800167e:	f003 fd8b 	bl	8005198 <HAL_TIM_IC_Init>
 8001682:	bb10      	cbnz	r0, 80016ca <MX_TIM2_Init+0x76>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001684:	2300      	movs	r3, #0
 8001686:	9305      	str	r3, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001688:	9307      	str	r3, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800168a:	a905      	add	r1, sp, #20
 800168c:	4814      	ldr	r0, [pc, #80]	; (80016e0 <MX_TIM2_Init+0x8c>)
 800168e:	f004 f975 	bl	800597c <HAL_TIMEx_MasterConfigSynchronization>
 8001692:	b9e0      	cbnz	r0, 80016ce <MX_TIM2_Init+0x7a>
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001694:	2200      	movs	r2, #0
 8001696:	9201      	str	r2, [sp, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001698:	2301      	movs	r3, #1
 800169a:	9302      	str	r3, [sp, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800169c:	9203      	str	r2, [sp, #12]
  sConfigIC.ICFilter = 1;
 800169e:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80016a0:	a901      	add	r1, sp, #4
 80016a2:	480f      	ldr	r0, [pc, #60]	; (80016e0 <MX_TIM2_Init+0x8c>)
 80016a4:	f003 fed2 	bl	800544c <HAL_TIM_IC_ConfigChannel>
 80016a8:	b998      	cbnz	r0, 80016d2 <MX_TIM2_Init+0x7e>
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80016aa:	2204      	movs	r2, #4
 80016ac:	eb0d 0102 	add.w	r1, sp, r2
 80016b0:	480b      	ldr	r0, [pc, #44]	; (80016e0 <MX_TIM2_Init+0x8c>)
 80016b2:	f003 fecb 	bl	800544c <HAL_TIM_IC_ConfigChannel>
 80016b6:	b970      	cbnz	r0, 80016d6 <MX_TIM2_Init+0x82>
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80016b8:	2208      	movs	r2, #8
 80016ba:	a901      	add	r1, sp, #4
 80016bc:	4808      	ldr	r0, [pc, #32]	; (80016e0 <MX_TIM2_Init+0x8c>)
 80016be:	f003 fec5 	bl	800544c <HAL_TIM_IC_ConfigChannel>
 80016c2:	b950      	cbnz	r0, 80016da <MX_TIM2_Init+0x86>
}
 80016c4:	b009      	add	sp, #36	; 0x24
 80016c6:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80016ca:	f7ff fe71 	bl	80013b0 <Error_Handler>
    Error_Handler();
 80016ce:	f7ff fe6f 	bl	80013b0 <Error_Handler>
    Error_Handler();
 80016d2:	f7ff fe6d 	bl	80013b0 <Error_Handler>
    Error_Handler();
 80016d6:	f7ff fe6b 	bl	80013b0 <Error_Handler>
    Error_Handler();
 80016da:	f7ff fe69 	bl	80013b0 <Error_Handler>
 80016de:	bf00      	nop
 80016e0:	20000380 	.word	0x20000380

080016e4 <MX_DAC1_Init>:
{
 80016e4:	b500      	push	{lr}
 80016e6:	b08d      	sub	sp, #52	; 0x34
  DAC_ChannelConfTypeDef sConfig = {0};
 80016e8:	2230      	movs	r2, #48	; 0x30
 80016ea:	2100      	movs	r1, #0
 80016ec:	4668      	mov	r0, sp
 80016ee:	f004 fdc3 	bl	8006278 <memset>
  hdac1.Instance = DAC1;
 80016f2:	4810      	ldr	r0, [pc, #64]	; (8001734 <MX_DAC1_Init+0x50>)
 80016f4:	4b10      	ldr	r3, [pc, #64]	; (8001738 <MX_DAC1_Init+0x54>)
 80016f6:	6003      	str	r3, [r0, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80016f8:	f001 ffee 	bl	80036d8 <HAL_DAC_Init>
 80016fc:	b9a8      	cbnz	r0, 800172a <MX_DAC1_Init+0x46>
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80016fe:	2302      	movs	r3, #2
 8001700:	9300      	str	r3, [sp, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001702:	2200      	movs	r2, #0
 8001704:	f88d 2004 	strb.w	r2, [sp, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001708:	f88d 2005 	strb.w	r2, [sp, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800170c:	9202      	str	r2, [sp, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_SOFTWARE;
 800170e:	9303      	str	r3, [sp, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001710:	9204      	str	r2, [sp, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001712:	9205      	str	r2, [sp, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8001714:	2301      	movs	r3, #1
 8001716:	9306      	str	r3, [sp, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001718:	9207      	str	r2, [sp, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800171a:	4669      	mov	r1, sp
 800171c:	4805      	ldr	r0, [pc, #20]	; (8001734 <MX_DAC1_Init+0x50>)
 800171e:	f002 f83b 	bl	8003798 <HAL_DAC_ConfigChannel>
 8001722:	b920      	cbnz	r0, 800172e <MX_DAC1_Init+0x4a>
}
 8001724:	b00d      	add	sp, #52	; 0x34
 8001726:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800172a:	f7ff fe41 	bl	80013b0 <Error_Handler>
    Error_Handler();
 800172e:	f7ff fe3f 	bl	80013b0 <Error_Handler>
 8001732:	bf00      	nop
 8001734:	200001d0 	.word	0x200001d0
 8001738:	50000800 	.word	0x50000800

0800173c <MX_TIM7_Init>:
{
 800173c:	b500      	push	{lr}
 800173e:	b085      	sub	sp, #20
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001740:	2300      	movs	r3, #0
 8001742:	9301      	str	r3, [sp, #4]
 8001744:	9302      	str	r3, [sp, #8]
 8001746:	9303      	str	r3, [sp, #12]
  htim7.Instance = TIM7;
 8001748:	480d      	ldr	r0, [pc, #52]	; (8001780 <MX_TIM7_Init+0x44>)
 800174a:	4a0e      	ldr	r2, [pc, #56]	; (8001784 <MX_TIM7_Init+0x48>)
 800174c:	6002      	str	r2, [r0, #0]
  htim7.Init.Prescaler = 0;
 800174e:	6043      	str	r3, [r0, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001750:	6083      	str	r3, [r0, #8]
  htim7.Init.Period = 4999;
 8001752:	f241 3287 	movw	r2, #4999	; 0x1387
 8001756:	60c2      	str	r2, [r0, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001758:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800175a:	f003 fcbd 	bl	80050d8 <HAL_TIM_Base_Init>
 800175e:	b958      	cbnz	r0, 8001778 <MX_TIM7_Init+0x3c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001760:	2320      	movs	r3, #32
 8001762:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001764:	2300      	movs	r3, #0
 8001766:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001768:	a901      	add	r1, sp, #4
 800176a:	4805      	ldr	r0, [pc, #20]	; (8001780 <MX_TIM7_Init+0x44>)
 800176c:	f004 f906 	bl	800597c <HAL_TIMEx_MasterConfigSynchronization>
 8001770:	b920      	cbnz	r0, 800177c <MX_TIM7_Init+0x40>
}
 8001772:	b005      	add	sp, #20
 8001774:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001778:	f7ff fe1a 	bl	80013b0 <Error_Handler>
    Error_Handler();
 800177c:	f7ff fe18 	bl	80013b0 <Error_Handler>
 8001780:	200003cc 	.word	0x200003cc
 8001784:	40001400 	.word	0x40001400

08001788 <SystemClock_Config>:
{
 8001788:	b500      	push	{lr}
 800178a:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800178c:	2238      	movs	r2, #56	; 0x38
 800178e:	2100      	movs	r1, #0
 8001790:	a806      	add	r0, sp, #24
 8001792:	f004 fd71 	bl	8006278 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001796:	2000      	movs	r0, #0
 8001798:	9001      	str	r0, [sp, #4]
 800179a:	9002      	str	r0, [sp, #8]
 800179c:	9003      	str	r0, [sp, #12]
 800179e:	9004      	str	r0, [sp, #16]
 80017a0:	9005      	str	r0, [sp, #20]
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80017a2:	f002 fb77 	bl	8003e94 <HAL_PWREx_ControlVoltageScaling>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017a6:	2302      	movs	r3, #2
 80017a8:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017aa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80017ae:	9209      	str	r2, [sp, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017b0:	2240      	movs	r2, #64	; 0x40
 80017b2:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017b4:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017b6:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80017b8:	2204      	movs	r2, #4
 80017ba:	920f      	str	r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80017bc:	2255      	movs	r2, #85	; 0x55
 80017be:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017c0:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80017c2:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80017c4:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017c6:	a806      	add	r0, sp, #24
 80017c8:	f002 fc1e 	bl	8004008 <HAL_RCC_OscConfig>
 80017cc:	b980      	cbnz	r0, 80017f0 <SystemClock_Config+0x68>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017ce:	230f      	movs	r3, #15
 80017d0:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017d2:	2303      	movs	r3, #3
 80017d4:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017d6:	2300      	movs	r3, #0
 80017d8:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80017da:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017dc:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80017de:	2104      	movs	r1, #4
 80017e0:	eb0d 0001 	add.w	r0, sp, r1
 80017e4:	f002 fec8 	bl	8004578 <HAL_RCC_ClockConfig>
 80017e8:	b920      	cbnz	r0, 80017f4 <SystemClock_Config+0x6c>
}
 80017ea:	b015      	add	sp, #84	; 0x54
 80017ec:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80017f0:	f7ff fdde 	bl	80013b0 <Error_Handler>
    Error_Handler();
 80017f4:	f7ff fddc 	bl	80013b0 <Error_Handler>

080017f8 <main>:
{
 80017f8:	b570      	push	{r4, r5, r6, lr}
  HAL_Init();
 80017fa:	f000 fb45 	bl	8001e88 <HAL_Init>
  SystemClock_Config();
 80017fe:	f7ff ffc3 	bl	8001788 <SystemClock_Config>
  MX_GPIO_Init();
 8001802:	f7ff fd43 	bl	800128c <MX_GPIO_Init>
  MX_DMA_Init();
 8001806:	f7ff fda9 	bl	800135c <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 800180a:	f7ff fdd3 	bl	80013b4 <MX_LPUART1_UART_Init>
  MX_ADC1_Init();
 800180e:	f7ff fe01 	bl	8001414 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001812:	f7ff fe9f 	bl	8001554 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001816:	f7ff ff1d 	bl	8001654 <MX_TIM2_Init>
  MX_DAC1_Init();
 800181a:	f7ff ff63 	bl	80016e4 <MX_DAC1_Init>
  MX_TIM7_Init();
 800181e:	f7ff ff8d 	bl	800173c <MX_TIM7_Init>
  HAL_TIM_Base_Start_IT(&htim1);
 8001822:	4c3d      	ldr	r4, [pc, #244]	; (8001918 <main+0x120>)
 8001824:	4620      	mov	r0, r4
 8001826:	f003 fb87 	bl	8004f38 <HAL_TIM_Base_Start_IT>
  HAL_ADCEx_InjectedStart_IT(&hadc1);
 800182a:	4d3c      	ldr	r5, [pc, #240]	; (800191c <main+0x124>)
 800182c:	4628      	mov	r0, r5
 800182e:	f001 fa07 	bl	8002c40 <HAL_ADCEx_InjectedStart_IT>
  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8001832:	4e3b      	ldr	r6, [pc, #236]	; (8001920 <main+0x128>)
 8001834:	2201      	movs	r2, #1
 8001836:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800183a:	4630      	mov	r0, r6
 800183c:	f002 fb0d 	bl	8003e5a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8001840:	2201      	movs	r2, #1
 8001842:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001846:	4630      	mov	r0, r6
 8001848:	f002 fb07 	bl	8003e5a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 800184c:	2201      	movs	r2, #1
 800184e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001852:	4630      	mov	r0, r6
 8001854:	f002 fb01 	bl	8003e5a <HAL_GPIO_WritePin>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001858:	2100      	movs	r1, #0
 800185a:	4620      	mov	r0, r4
 800185c:	f003 fe68 	bl	8005530 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8001860:	2100      	movs	r1, #0
 8001862:	4620      	mov	r0, r4
 8001864:	f004 f808 	bl	8005878 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001868:	2104      	movs	r1, #4
 800186a:	4620      	mov	r0, r4
 800186c:	f003 fe60 	bl	8005530 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8001870:	2104      	movs	r1, #4
 8001872:	4620      	mov	r0, r4
 8001874:	f004 f800 	bl	8005878 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001878:	2108      	movs	r1, #8
 800187a:	4620      	mov	r0, r4
 800187c:	f003 fe58 	bl	8005530 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8001880:	2108      	movs	r1, #8
 8001882:	4620      	mov	r0, r4
 8001884:	f003 fff8 	bl	8005878 <HAL_TIMEx_PWMN_Start>
  TIM1 -> RCR = 1;
 8001888:	4b26      	ldr	r3, [pc, #152]	; (8001924 <main+0x12c>)
 800188a:	2601      	movs	r6, #1
 800188c:	631e      	str	r6, [r3, #48]	; 0x30
  TIM1 -> EGR  |= TIM_EGR_UG;
 800188e:	695a      	ldr	r2, [r3, #20]
 8001890:	4332      	orrs	r2, r6
 8001892:	615a      	str	r2, [r3, #20]
  TIM1 -> CNT = TIM1 -> ARR;
 8001894:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001896:	625a      	str	r2, [r3, #36]	; 0x24
  TIM1 -> CR1 &= ~(TIM_CR1_CMS);
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800189e:	601a      	str	r2, [r3, #0]
  TIM1 -> CR1 |= TIM_CR1_DIR;
 80018a0:	681a      	ldr	r2, [r3, #0]
 80018a2:	f042 0210 	orr.w	r2, r2, #16
 80018a6:	601a      	str	r2, [r3, #0]
  TIM1 -> CR1 |= TIM_CR1_CMS;
 80018a8:	681a      	ldr	r2, [r3, #0]
 80018aa:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 80018ae:	601a      	str	r2, [r3, #0]
  TIM1 -> CCR4 = (TIM1 -> ARR) - 40;//for Carrier Top Interrupt
 80018b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018b2:	3a28      	subs	r2, #40	; 0x28
 80018b4:	641a      	str	r2, [r3, #64]	; 0x40
  HAL_TIM_Base_Start_IT(&htim2);
 80018b6:	4c1c      	ldr	r4, [pc, #112]	; (8001928 <main+0x130>)
 80018b8:	4620      	mov	r0, r4
 80018ba:	f003 fb3d 	bl	8004f38 <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 80018be:	2100      	movs	r1, #0
 80018c0:	4620      	mov	r0, r4
 80018c2:	f003 feed 	bl	80056a0 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 80018c6:	2104      	movs	r1, #4
 80018c8:	4620      	mov	r0, r4
 80018ca:	f003 fee9 	bl	80056a0 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_3);
 80018ce:	2108      	movs	r1, #8
 80018d0:	4620      	mov	r0, r4
 80018d2:	f003 fee5 	bl	80056a0 <HAL_TIM_IC_Start_IT>
  HAL_TIM_Base_Start(&htim7);
 80018d6:	4c15      	ldr	r4, [pc, #84]	; (800192c <main+0x134>)
 80018d8:	4620      	mov	r0, r4
 80018da:	f003 fae7 	bl	8004eac <HAL_TIM_Base_Start>
  HAL_TIM_GenerateEvent(&htim7, TIM_EVENTSOURCE_UPDATE);
 80018de:	4631      	mov	r1, r6
 80018e0:	4620      	mov	r0, r4
 80018e2:	f003 fb73 	bl	8004fcc <HAL_TIM_GenerateEvent>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)gAdcValue, 2);
 80018e6:	2202      	movs	r2, #2
 80018e8:	4911      	ldr	r1, [pc, #68]	; (8001930 <main+0x138>)
 80018ea:	4628      	mov	r0, r5
 80018ec:	f001 f90c 	bl	8002b08 <HAL_ADC_Start_DMA>
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 80018f0:	4c10      	ldr	r4, [pc, #64]	; (8001934 <main+0x13c>)
 80018f2:	2100      	movs	r1, #0
 80018f4:	4620      	mov	r0, r4
 80018f6:	f001 ff01 	bl	80036fc <HAL_DAC_Start>
  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, data);
 80018fa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80018fe:	2200      	movs	r2, #0
 8001900:	4611      	mov	r1, r2
 8001902:	4620      	mov	r0, r4
 8001904:	f001 ff2f 	bl	8003766 <HAL_DAC_SetValue>
	  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, data);
 8001908:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800190c:	2200      	movs	r2, #0
 800190e:	4611      	mov	r1, r2
 8001910:	4808      	ldr	r0, [pc, #32]	; (8001934 <main+0x13c>)
 8001912:	f001 ff28 	bl	8003766 <HAL_DAC_SetValue>
  while (1)
 8001916:	e7f7      	b.n	8001908 <main+0x110>
 8001918:	20000334 	.word	0x20000334
 800191c:	20000164 	.word	0x20000164
 8001920:	48000800 	.word	0x48000800
 8001924:	40012c00 	.word	0x40012c00
 8001928:	20000380 	.word	0x20000380
 800192c:	200003cc 	.word	0x200003cc
 8001930:	2000008c 	.word	0x2000008c
 8001934:	200001d0 	.word	0x200001d0

08001938 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001938:	b500      	push	{lr}
 800193a:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800193c:	4b0b      	ldr	r3, [pc, #44]	; (800196c <HAL_MspInit+0x34>)
 800193e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001940:	f042 0201 	orr.w	r2, r2, #1
 8001944:	661a      	str	r2, [r3, #96]	; 0x60
 8001946:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001948:	f002 0201 	and.w	r2, r2, #1
 800194c:	9200      	str	r2, [sp, #0]
 800194e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001950:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001952:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001956:	659a      	str	r2, [r3, #88]	; 0x58
 8001958:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800195a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800195e:	9301      	str	r3, [sp, #4]
 8001960:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001962:	f002 fb1d 	bl	8003fa0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001966:	b003      	add	sp, #12
 8001968:	f85d fb04 	ldr.w	pc, [sp], #4
 800196c:	40021000 	.word	0x40021000

08001970 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001970:	b570      	push	{r4, r5, r6, lr}
 8001972:	b09e      	sub	sp, #120	; 0x78
 8001974:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001976:	2100      	movs	r1, #0
 8001978:	9119      	str	r1, [sp, #100]	; 0x64
 800197a:	911a      	str	r1, [sp, #104]	; 0x68
 800197c:	911b      	str	r1, [sp, #108]	; 0x6c
 800197e:	911c      	str	r1, [sp, #112]	; 0x70
 8001980:	911d      	str	r1, [sp, #116]	; 0x74
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001982:	2254      	movs	r2, #84	; 0x54
 8001984:	a804      	add	r0, sp, #16
 8001986:	f004 fc77 	bl	8006278 <memset>
  if(hadc->Instance==ADC1)
 800198a:	6823      	ldr	r3, [r4, #0]
 800198c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001990:	d001      	beq.n	8001996 <HAL_ADC_MspInit+0x26>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001992:	b01e      	add	sp, #120	; 0x78
 8001994:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001996:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800199a:	9304      	str	r3, [sp, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800199c:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80019a0:	9315      	str	r3, [sp, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019a2:	a804      	add	r0, sp, #16
 80019a4:	f002 ff0e 	bl	80047c4 <HAL_RCCEx_PeriphCLKConfig>
 80019a8:	2800      	cmp	r0, #0
 80019aa:	d15f      	bne.n	8001a6c <HAL_ADC_MspInit+0xfc>
    __HAL_RCC_ADC12_CLK_ENABLE();
 80019ac:	4b32      	ldr	r3, [pc, #200]	; (8001a78 <HAL_ADC_MspInit+0x108>)
 80019ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80019b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80019b4:	64da      	str	r2, [r3, #76]	; 0x4c
 80019b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80019b8:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80019bc:	9200      	str	r2, [sp, #0]
 80019be:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019c0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80019c2:	f042 0204 	orr.w	r2, r2, #4
 80019c6:	64da      	str	r2, [r3, #76]	; 0x4c
 80019c8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80019ca:	f002 0204 	and.w	r2, r2, #4
 80019ce:	9201      	str	r2, [sp, #4]
 80019d0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019d2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80019d4:	f042 0201 	orr.w	r2, r2, #1
 80019d8:	64da      	str	r2, [r3, #76]	; 0x4c
 80019da:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80019dc:	f002 0201 	and.w	r2, r2, #1
 80019e0:	9202      	str	r2, [sp, #8]
 80019e2:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019e4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80019e6:	f042 0202 	orr.w	r2, r2, #2
 80019ea:	64da      	str	r2, [r3, #76]	; 0x4c
 80019ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019ee:	f003 0302 	and.w	r3, r3, #2
 80019f2:	9303      	str	r3, [sp, #12]
 80019f4:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80019f6:	2307      	movs	r3, #7
 80019f8:	9319      	str	r3, [sp, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019fa:	2603      	movs	r6, #3
 80019fc:	961a      	str	r6, [sp, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fe:	2500      	movs	r5, #0
 8001a00:	951b      	str	r5, [sp, #108]	; 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a02:	a919      	add	r1, sp, #100	; 0x64
 8001a04:	481d      	ldr	r0, [pc, #116]	; (8001a7c <HAL_ADC_MspInit+0x10c>)
 8001a06:	f002 f937 	bl	8003c78 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001a0a:	9619      	str	r6, [sp, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a0c:	961a      	str	r6, [sp, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0e:	951b      	str	r5, [sp, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a10:	a919      	add	r1, sp, #100	; 0x64
 8001a12:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a16:	f002 f92f 	bl	8003c78 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001a1a:	2302      	movs	r3, #2
 8001a1c:	9319      	str	r3, [sp, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a1e:	961a      	str	r6, [sp, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a20:	951b      	str	r5, [sp, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a22:	a919      	add	r1, sp, #100	; 0x64
 8001a24:	4816      	ldr	r0, [pc, #88]	; (8001a80 <HAL_ADC_MspInit+0x110>)
 8001a26:	f002 f927 	bl	8003c78 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 8001a2a:	4816      	ldr	r0, [pc, #88]	; (8001a84 <HAL_ADC_MspInit+0x114>)
 8001a2c:	4b16      	ldr	r3, [pc, #88]	; (8001a88 <HAL_ADC_MspInit+0x118>)
 8001a2e:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001a30:	2305      	movs	r3, #5
 8001a32:	6043      	str	r3, [r0, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a34:	6085      	str	r5, [r0, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a36:	60c5      	str	r5, [r0, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001a38:	2380      	movs	r3, #128	; 0x80
 8001a3a:	6103      	str	r3, [r0, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001a3c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a40:	6143      	str	r3, [r0, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001a42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a46:	6183      	str	r3, [r0, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001a48:	2320      	movs	r3, #32
 8001a4a:	61c3      	str	r3, [r0, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001a4c:	6205      	str	r5, [r0, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001a4e:	f001 fffb 	bl	8003a48 <HAL_DMA_Init>
 8001a52:	b970      	cbnz	r0, 8001a72 <HAL_ADC_MspInit+0x102>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001a54:	4b0b      	ldr	r3, [pc, #44]	; (8001a84 <HAL_ADC_MspInit+0x114>)
 8001a56:	6563      	str	r3, [r4, #84]	; 0x54
 8001a58:	629c      	str	r4, [r3, #40]	; 0x28
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	4611      	mov	r1, r2
 8001a5e:	2012      	movs	r0, #18
 8001a60:	f001 fde0 	bl	8003624 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001a64:	2012      	movs	r0, #18
 8001a66:	f001 fe15 	bl	8003694 <HAL_NVIC_EnableIRQ>
}
 8001a6a:	e792      	b.n	8001992 <HAL_ADC_MspInit+0x22>
      Error_Handler();
 8001a6c:	f7ff fca0 	bl	80013b0 <Error_Handler>
 8001a70:	e79c      	b.n	80019ac <HAL_ADC_MspInit+0x3c>
      Error_Handler();
 8001a72:	f7ff fc9d 	bl	80013b0 <Error_Handler>
 8001a76:	e7ed      	b.n	8001a54 <HAL_ADC_MspInit+0xe4>
 8001a78:	40021000 	.word	0x40021000
 8001a7c:	48000800 	.word	0x48000800
 8001a80:	48000400 	.word	0x48000400
 8001a84:	200001e4 	.word	0x200001e4
 8001a88:	40020008 	.word	0x40020008

08001a8c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001a8c:	b530      	push	{r4, r5, lr}
 8001a8e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a90:	2300      	movs	r3, #0
 8001a92:	9303      	str	r3, [sp, #12]
 8001a94:	9304      	str	r3, [sp, #16]
 8001a96:	9305      	str	r3, [sp, #20]
 8001a98:	9306      	str	r3, [sp, #24]
 8001a9a:	9307      	str	r3, [sp, #28]
  if(hdac->Instance==DAC1)
 8001a9c:	6802      	ldr	r2, [r0, #0]
 8001a9e:	4b21      	ldr	r3, [pc, #132]	; (8001b24 <HAL_DAC_MspInit+0x98>)
 8001aa0:	429a      	cmp	r2, r3
 8001aa2:	d001      	beq.n	8001aa8 <HAL_DAC_MspInit+0x1c>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8001aa4:	b009      	add	sp, #36	; 0x24
 8001aa6:	bd30      	pop	{r4, r5, pc}
 8001aa8:	4604      	mov	r4, r0
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001aaa:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8001aae:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8001ab2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001ab4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001ab8:	64da      	str	r2, [r3, #76]	; 0x4c
 8001aba:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001abc:	f402 3280 	and.w	r2, r2, #65536	; 0x10000
 8001ac0:	9201      	str	r2, [sp, #4]
 8001ac2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ac4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001ac6:	f042 0201 	orr.w	r2, r2, #1
 8001aca:	64da      	str	r2, [r3, #76]	; 0x4c
 8001acc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ace:	f003 0301 	and.w	r3, r3, #1
 8001ad2:	9302      	str	r3, [sp, #8]
 8001ad4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001ad6:	2510      	movs	r5, #16
 8001ad8:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ada:	2303      	movs	r3, #3
 8001adc:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ade:	a903      	add	r1, sp, #12
 8001ae0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ae4:	f002 f8c8 	bl	8003c78 <HAL_GPIO_Init>
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 8001ae8:	480f      	ldr	r0, [pc, #60]	; (8001b28 <HAL_DAC_MspInit+0x9c>)
 8001aea:	4b10      	ldr	r3, [pc, #64]	; (8001b2c <HAL_DAC_MspInit+0xa0>)
 8001aec:	6003      	str	r3, [r0, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 8001aee:	2306      	movs	r3, #6
 8001af0:	6043      	str	r3, [r0, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001af2:	6085      	str	r5, [r0, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001af4:	2300      	movs	r3, #0
 8001af6:	60c3      	str	r3, [r0, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001af8:	2280      	movs	r2, #128	; 0x80
 8001afa:	6102      	str	r2, [r0, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001afc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b00:	6142      	str	r2, [r0, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001b02:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b06:	6182      	str	r2, [r0, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8001b08:	2220      	movs	r2, #32
 8001b0a:	61c2      	str	r2, [r0, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001b0c:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8001b0e:	f001 ff9b 	bl	8003a48 <HAL_DMA_Init>
 8001b12:	b918      	cbnz	r0, 8001b1c <HAL_DAC_MspInit+0x90>
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8001b14:	4b04      	ldr	r3, [pc, #16]	; (8001b28 <HAL_DAC_MspInit+0x9c>)
 8001b16:	60a3      	str	r3, [r4, #8]
 8001b18:	629c      	str	r4, [r3, #40]	; 0x28
}
 8001b1a:	e7c3      	b.n	8001aa4 <HAL_DAC_MspInit+0x18>
      Error_Handler();
 8001b1c:	f7ff fc48 	bl	80013b0 <Error_Handler>
 8001b20:	e7f8      	b.n	8001b14 <HAL_DAC_MspInit+0x88>
 8001b22:	bf00      	nop
 8001b24:	50000800 	.word	0x50000800
 8001b28:	20000244 	.word	0x20000244
 8001b2c:	4002001c 	.word	0x4002001c

08001b30 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b30:	b510      	push	{r4, lr}
 8001b32:	b09c      	sub	sp, #112	; 0x70
 8001b34:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b36:	2100      	movs	r1, #0
 8001b38:	9117      	str	r1, [sp, #92]	; 0x5c
 8001b3a:	9118      	str	r1, [sp, #96]	; 0x60
 8001b3c:	9119      	str	r1, [sp, #100]	; 0x64
 8001b3e:	911a      	str	r1, [sp, #104]	; 0x68
 8001b40:	911b      	str	r1, [sp, #108]	; 0x6c
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b42:	2254      	movs	r2, #84	; 0x54
 8001b44:	a802      	add	r0, sp, #8
 8001b46:	f004 fb97 	bl	8006278 <memset>
  if(huart->Instance==LPUART1)
 8001b4a:	6822      	ldr	r2, [r4, #0]
 8001b4c:	4b17      	ldr	r3, [pc, #92]	; (8001bac <HAL_UART_MspInit+0x7c>)
 8001b4e:	429a      	cmp	r2, r3
 8001b50:	d001      	beq.n	8001b56 <HAL_UART_MspInit+0x26>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8001b52:	b01c      	add	sp, #112	; 0x70
 8001b54:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001b56:	2320      	movs	r3, #32
 8001b58:	9302      	str	r3, [sp, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b5a:	a802      	add	r0, sp, #8
 8001b5c:	f002 fe32 	bl	80047c4 <HAL_RCCEx_PeriphCLKConfig>
 8001b60:	bb00      	cbnz	r0, 8001ba4 <HAL_UART_MspInit+0x74>
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001b62:	4b13      	ldr	r3, [pc, #76]	; (8001bb0 <HAL_UART_MspInit+0x80>)
 8001b64:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001b66:	f042 0201 	orr.w	r2, r2, #1
 8001b6a:	65da      	str	r2, [r3, #92]	; 0x5c
 8001b6c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001b6e:	f002 0201 	and.w	r2, r2, #1
 8001b72:	9200      	str	r2, [sp, #0]
 8001b74:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b76:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b78:	f042 0201 	orr.w	r2, r2, #1
 8001b7c:	64da      	str	r2, [r3, #76]	; 0x4c
 8001b7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b80:	f003 0301 	and.w	r3, r3, #1
 8001b84:	9301      	str	r3, [sp, #4]
 8001b86:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8001b88:	230c      	movs	r3, #12
 8001b8a:	9317      	str	r3, [sp, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b8c:	2202      	movs	r2, #2
 8001b8e:	9218      	str	r2, [sp, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b90:	2200      	movs	r2, #0
 8001b92:	9219      	str	r2, [sp, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b94:	921a      	str	r2, [sp, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001b96:	931b      	str	r3, [sp, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b98:	a917      	add	r1, sp, #92	; 0x5c
 8001b9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b9e:	f002 f86b 	bl	8003c78 <HAL_GPIO_Init>
}
 8001ba2:	e7d6      	b.n	8001b52 <HAL_UART_MspInit+0x22>
      Error_Handler();
 8001ba4:	f7ff fc04 	bl	80013b0 <Error_Handler>
 8001ba8:	e7db      	b.n	8001b62 <HAL_UART_MspInit+0x32>
 8001baa:	bf00      	nop
 8001bac:	40008000 	.word	0x40008000
 8001bb0:	40021000 	.word	0x40021000

08001bb4 <HAL_TIM_PWM_MspInit>:
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
  if(htim_pwm->Instance==TIM1)
 8001bb4:	6802      	ldr	r2, [r0, #0]
 8001bb6:	4b09      	ldr	r3, [pc, #36]	; (8001bdc <HAL_TIM_PWM_MspInit+0x28>)
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	d000      	beq.n	8001bbe <HAL_TIM_PWM_MspInit+0xa>
 8001bbc:	4770      	bx	lr
{
 8001bbe:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001bc0:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8001bc4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001bc6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001bca:	661a      	str	r2, [r3, #96]	; 0x60
 8001bcc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001bd2:	9301      	str	r3, [sp, #4]
 8001bd4:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001bd6:	b002      	add	sp, #8
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop
 8001bdc:	40012c00 	.word	0x40012c00

08001be0 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001be0:	b530      	push	{r4, r5, lr}
 8001be2:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be4:	2300      	movs	r3, #0
 8001be6:	9303      	str	r3, [sp, #12]
 8001be8:	9304      	str	r3, [sp, #16]
 8001bea:	9305      	str	r3, [sp, #20]
 8001bec:	9306      	str	r3, [sp, #24]
 8001bee:	9307      	str	r3, [sp, #28]
  if(htim_ic->Instance==TIM2)
 8001bf0:	6803      	ldr	r3, [r0, #0]
 8001bf2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bf6:	d001      	beq.n	8001bfc <HAL_TIM_IC_MspInit+0x1c>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001bf8:	b009      	add	sp, #36	; 0x24
 8001bfa:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001bfc:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001c00:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001c02:	f042 0201 	orr.w	r2, r2, #1
 8001c06:	659a      	str	r2, [r3, #88]	; 0x58
 8001c08:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001c0a:	f002 0201 	and.w	r2, r2, #1
 8001c0e:	9200      	str	r2, [sp, #0]
 8001c10:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c12:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c14:	f042 0202 	orr.w	r2, r2, #2
 8001c18:	64da      	str	r2, [r3, #76]	; 0x4c
 8001c1a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c1c:	f002 0202 	and.w	r2, r2, #2
 8001c20:	9201      	str	r2, [sp, #4]
 8001c22:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c24:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c26:	f042 0201 	orr.w	r2, r2, #1
 8001c2a:	64da      	str	r2, [r3, #76]	; 0x4c
 8001c2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c2e:	f003 0301 	and.w	r3, r3, #1
 8001c32:	9302      	str	r3, [sp, #8]
 8001c34:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = H3_Pin|H2_Pin;
 8001c36:	f44f 6381 	mov.w	r3, #1032	; 0x408
 8001c3a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c3c:	2502      	movs	r5, #2
 8001c3e:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001c40:	2401      	movs	r4, #1
 8001c42:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c44:	a903      	add	r1, sp, #12
 8001c46:	4808      	ldr	r0, [pc, #32]	; (8001c68 <HAL_TIM_IC_MspInit+0x88>)
 8001c48:	f002 f816 	bl	8003c78 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = H1_Pin;
 8001c4c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001c50:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c52:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c54:	2300      	movs	r3, #0
 8001c56:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c58:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001c5a:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(H1_GPIO_Port, &GPIO_InitStruct);
 8001c5c:	a903      	add	r1, sp, #12
 8001c5e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c62:	f002 f809 	bl	8003c78 <HAL_GPIO_Init>
}
 8001c66:	e7c7      	b.n	8001bf8 <HAL_TIM_IC_MspInit+0x18>
 8001c68:	48000400 	.word	0x48000400

08001c6c <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM7)
 8001c6c:	6802      	ldr	r2, [r0, #0]
 8001c6e:	4b09      	ldr	r3, [pc, #36]	; (8001c94 <HAL_TIM_Base_MspInit+0x28>)
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d000      	beq.n	8001c76 <HAL_TIM_Base_MspInit+0xa>
 8001c74:	4770      	bx	lr
{
 8001c76:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001c78:	f503 33fe 	add.w	r3, r3, #130048	; 0x1fc00
 8001c7c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001c7e:	f042 0220 	orr.w	r2, r2, #32
 8001c82:	659a      	str	r2, [r3, #88]	; 0x58
 8001c84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c86:	f003 0320 	and.w	r3, r3, #32
 8001c8a:	9301      	str	r3, [sp, #4]
 8001c8c:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8001c8e:	b002      	add	sp, #8
 8001c90:	4770      	bx	lr
 8001c92:	bf00      	nop
 8001c94:	40001400 	.word	0x40001400

08001c98 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001c98:	b510      	push	{r4, lr}
 8001c9a:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	9303      	str	r3, [sp, #12]
 8001ca0:	9304      	str	r3, [sp, #16]
 8001ca2:	9305      	str	r3, [sp, #20]
 8001ca4:	9306      	str	r3, [sp, #24]
 8001ca6:	9307      	str	r3, [sp, #28]
  if(htim->Instance==TIM1)
 8001ca8:	6802      	ldr	r2, [r0, #0]
 8001caa:	4b18      	ldr	r3, [pc, #96]	; (8001d0c <HAL_TIM_MspPostInit+0x74>)
 8001cac:	429a      	cmp	r2, r3
 8001cae:	d001      	beq.n	8001cb4 <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001cb0:	b008      	add	sp, #32
 8001cb2:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cb4:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8001cb8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001cba:	f042 0204 	orr.w	r2, r2, #4
 8001cbe:	64da      	str	r2, [r3, #76]	; 0x4c
 8001cc0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001cc2:	f002 0204 	and.w	r2, r2, #4
 8001cc6:	9201      	str	r2, [sp, #4]
 8001cc8:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001ccc:	f042 0201 	orr.w	r2, r2, #1
 8001cd0:	64da      	str	r2, [r3, #76]	; 0x4c
 8001cd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cd4:	f003 0301 	and.w	r3, r3, #1
 8001cd8:	9302      	str	r3, [sp, #8]
 8001cda:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001cdc:	2308      	movs	r3, #8
 8001cde:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ce0:	2402      	movs	r4, #2
 8001ce2:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001ce4:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ce6:	a903      	add	r1, sp, #12
 8001ce8:	4809      	ldr	r0, [pc, #36]	; (8001d10 <HAL_TIM_MspPostInit+0x78>)
 8001cea:	f001 ffc5 	bl	8003c78 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8001cee:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001cf2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cf4:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cfa:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001cfc:	2306      	movs	r3, #6
 8001cfe:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d00:	a903      	add	r1, sp, #12
 8001d02:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d06:	f001 ffb7 	bl	8003c78 <HAL_GPIO_Init>
}
 8001d0a:	e7d1      	b.n	8001cb0 <HAL_TIM_MspPostInit+0x18>
 8001d0c:	40012c00 	.word	0x40012c00
 8001d10:	48000800 	.word	0x48000800

08001d14 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d14:	e7fe      	b.n	8001d14 <NMI_Handler>

08001d16 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d16:	e7fe      	b.n	8001d16 <HardFault_Handler>

08001d18 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d18:	e7fe      	b.n	8001d18 <MemManage_Handler>

08001d1a <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d1a:	e7fe      	b.n	8001d1a <BusFault_Handler>

08001d1c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d1c:	e7fe      	b.n	8001d1c <UsageFault_Handler>

08001d1e <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d1e:	4770      	bx	lr

08001d20 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d20:	4770      	bx	lr

08001d22 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d22:	4770      	bx	lr

08001d24 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d24:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d26:	f000 f8bf 	bl	8001ea8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d2a:	bd08      	pop	{r3, pc}

08001d2c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001d2c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001d2e:	4802      	ldr	r0, [pc, #8]	; (8001d38 <DMA1_Channel1_IRQHandler+0xc>)
 8001d30:	f001 ff40 	bl	8003bb4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001d34:	bd08      	pop	{r3, pc}
 8001d36:	bf00      	nop
 8001d38:	200001e4 	.word	0x200001e4

08001d3c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001d3c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8001d3e:	4802      	ldr	r0, [pc, #8]	; (8001d48 <DMA1_Channel2_IRQHandler+0xc>)
 8001d40:	f001 ff38 	bl	8003bb4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001d44:	bd08      	pop	{r3, pc}
 8001d46:	bf00      	nop
 8001d48:	20000244 	.word	0x20000244

08001d4c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8001d4c:	b508      	push	{r3, lr}
	float Idq_ref[2];
	uint8_t leadAngleModeFlg;
	uint8_t flgFB;
  int8_t outputMode[3];
  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001d4e:	4816      	ldr	r0, [pc, #88]	; (8001da8 <ADC1_2_IRQHandler+0x5c>)
 8001d50:	f000 fa2e 	bl	80021b0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001d54:	2120      	movs	r1, #32
 8001d56:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d5a:	f002 f883 	bl	8003e64 <HAL_GPIO_TogglePin>

	//read IO signals
	gButton1 = readButton1();
 8001d5e:	f7fe fd5d 	bl	800081c <readButton1>
 8001d62:	4b12      	ldr	r3, [pc, #72]	; (8001dac <ADC1_2_IRQHandler+0x60>)
 8001d64:	7018      	strb	r0, [r3, #0]
	gVolume = readVolume();
 8001d66:	f7fe fd99 	bl	800089c <readVolume>
 8001d6a:	4b11      	ldr	r3, [pc, #68]	; (8001db0 <ADC1_2_IRQHandler+0x64>)
 8001d6c:	ed83 0a00 	vstr	s0, [r3]
	readCurrent(gIuvw_AD, gIuvw);
 8001d70:	4910      	ldr	r1, [pc, #64]	; (8001db4 <ADC1_2_IRQHandler+0x68>)
 8001d72:	4811      	ldr	r0, [pc, #68]	; (8001db8 <ADC1_2_IRQHandler+0x6c>)
 8001d74:	f7fe fdbe 	bl	80008f4 <readCurrent>
	gVdc = readVdc();
 8001d78:	f7fe fdac 	bl	80008d4 <readVdc>
 8001d7c:	eef0 0a40 	vmov.f32	s1, s0
 8001d80:	4b0e      	ldr	r3, [pc, #56]	; (8001dbc <ADC1_2_IRQHandler+0x70>)
 8001d82:	ed83 0a00 	vstr	s0, [r3]
	gTwoDivVdc = gfDivideAvoidZero(2.0f, gVdc, 1.0f);
 8001d86:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 8001d8a:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8001d8e:	f7fe fbd2 	bl	8000536 <gfDivideAvoidZero>
 8001d92:	4b0b      	ldr	r3, [pc, #44]	; (8001dc0 <ADC1_2_IRQHandler+0x74>)
 8001d94:	ed83 0a00 	vstr	s0, [r3]

	// Sequence Control
	Sequence();
 8001d98:	f7fe fcf4 	bl	8000784 <Sequence>

	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001d9c:	2120      	movs	r1, #32
 8001d9e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001da2:	f002 f85f 	bl	8003e64 <HAL_GPIO_TogglePin>

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001da6:	bd08      	pop	{r3, pc}
 8001da8:	20000164 	.word	0x20000164
 8001dac:	20000090 	.word	0x20000090
 8001db0:	200000c8 	.word	0x200000c8
 8001db4:	200000a8 	.word	0x200000a8
 8001db8:	200000b4 	.word	0x200000b4
 8001dbc:	200000c4 	.word	0x200000c4
 8001dc0:	200000c0 	.word	0x200000c0

08001dc4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001dc4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001dc6:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001dca:	f002 f855 	bl	8003e78 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001dce:	bd08      	pop	{r3, pc}

08001dd0 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001dd0:	4a03      	ldr	r2, [pc, #12]	; (8001de0 <SystemInit+0x10>)
 8001dd2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001dd6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001dda:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001dde:	4770      	bx	lr
 8001de0:	e000ed00 	.word	0xe000ed00

08001de4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001de4:	480d      	ldr	r0, [pc, #52]	; (8001e1c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001de6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001de8:	480d      	ldr	r0, [pc, #52]	; (8001e20 <LoopForever+0x6>)
  ldr r1, =_edata
 8001dea:	490e      	ldr	r1, [pc, #56]	; (8001e24 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001dec:	4a0e      	ldr	r2, [pc, #56]	; (8001e28 <LoopForever+0xe>)
  movs r3, #0
 8001dee:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001df0:	e002      	b.n	8001df8 <LoopCopyDataInit>

08001df2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001df2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001df4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001df6:	3304      	adds	r3, #4

08001df8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001df8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dfa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dfc:	d3f9      	bcc.n	8001df2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dfe:	4a0b      	ldr	r2, [pc, #44]	; (8001e2c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e00:	4c0b      	ldr	r4, [pc, #44]	; (8001e30 <LoopForever+0x16>)
  movs r3, #0
 8001e02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e04:	e001      	b.n	8001e0a <LoopFillZerobss>

08001e06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e08:	3204      	adds	r2, #4

08001e0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e0c:	d3fb      	bcc.n	8001e06 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001e0e:	f7ff ffdf 	bl	8001dd0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e12:	f004 fa0d 	bl	8006230 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e16:	f7ff fcef 	bl	80017f8 <main>

08001e1a <LoopForever>:

LoopForever:
    b LoopForever
 8001e1a:	e7fe      	b.n	8001e1a <LoopForever>
  ldr   r0, =_estack
 8001e1c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001e20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e24:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001e28:	080076b4 	.word	0x080076b4
  ldr r2, =_sbss
 8001e2c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001e30:	2000041c 	.word	0x2000041c

08001e34 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e34:	e7fe      	b.n	8001e34 <ADC3_IRQHandler>
	...

08001e38 <HAL_InitTick>:
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8001e38:	4b10      	ldr	r3, [pc, #64]	; (8001e7c <HAL_InitTick+0x44>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	b90b      	cbnz	r3, 8001e42 <HAL_InitTick+0xa>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8001e3e:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8001e40:	4770      	bx	lr
{
 8001e42:	b510      	push	{r4, lr}
 8001e44:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001e46:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e4e:	4a0c      	ldr	r2, [pc, #48]	; (8001e80 <HAL_InitTick+0x48>)
 8001e50:	6810      	ldr	r0, [r2, #0]
 8001e52:	fbb0 f0f3 	udiv	r0, r0, r3
 8001e56:	f001 fc2b 	bl	80036b0 <HAL_SYSTICK_Config>
 8001e5a:	b968      	cbnz	r0, 8001e78 <HAL_InitTick+0x40>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e5c:	2c0f      	cmp	r4, #15
 8001e5e:	d901      	bls.n	8001e64 <HAL_InitTick+0x2c>
        status = HAL_ERROR;
 8001e60:	2001      	movs	r0, #1
 8001e62:	e00a      	b.n	8001e7a <HAL_InitTick+0x42>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e64:	2200      	movs	r2, #0
 8001e66:	4621      	mov	r1, r4
 8001e68:	f04f 30ff 	mov.w	r0, #4294967295
 8001e6c:	f001 fbda 	bl	8003624 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e70:	4b04      	ldr	r3, [pc, #16]	; (8001e84 <HAL_InitTick+0x4c>)
 8001e72:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 8001e74:	2000      	movs	r0, #0
 8001e76:	e000      	b.n	8001e7a <HAL_InitTick+0x42>
      status = HAL_ERROR;
 8001e78:	2001      	movs	r0, #1
}
 8001e7a:	bd10      	pop	{r4, pc}
 8001e7c:	20000004 	.word	0x20000004
 8001e80:	20000000 	.word	0x20000000
 8001e84:	20000008 	.word	0x20000008

08001e88 <HAL_Init>:
{
 8001e88:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e8a:	2003      	movs	r0, #3
 8001e8c:	f001 fbb8 	bl	8003600 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e90:	2000      	movs	r0, #0
 8001e92:	f7ff ffd1 	bl	8001e38 <HAL_InitTick>
 8001e96:	b110      	cbz	r0, 8001e9e <HAL_Init+0x16>
    status = HAL_ERROR;
 8001e98:	2401      	movs	r4, #1
}
 8001e9a:	4620      	mov	r0, r4
 8001e9c:	bd10      	pop	{r4, pc}
 8001e9e:	4604      	mov	r4, r0
    HAL_MspInit();
 8001ea0:	f7ff fd4a 	bl	8001938 <HAL_MspInit>
 8001ea4:	e7f9      	b.n	8001e9a <HAL_Init+0x12>
	...

08001ea8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001ea8:	4a03      	ldr	r2, [pc, #12]	; (8001eb8 <HAL_IncTick+0x10>)
 8001eaa:	6813      	ldr	r3, [r2, #0]
 8001eac:	4903      	ldr	r1, [pc, #12]	; (8001ebc <HAL_IncTick+0x14>)
 8001eae:	6809      	ldr	r1, [r1, #0]
 8001eb0:	440b      	add	r3, r1
 8001eb2:	6013      	str	r3, [r2, #0]
}
 8001eb4:	4770      	bx	lr
 8001eb6:	bf00      	nop
 8001eb8:	20000418 	.word	0x20000418
 8001ebc:	20000004 	.word	0x20000004

08001ec0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001ec0:	4b01      	ldr	r3, [pc, #4]	; (8001ec8 <HAL_GetTick+0x8>)
 8001ec2:	6818      	ldr	r0, [r3, #0]
}
 8001ec4:	4770      	bx	lr
 8001ec6:	bf00      	nop
 8001ec8:	20000418 	.word	0x20000418

08001ecc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ecc:	b538      	push	{r3, r4, r5, lr}
 8001ece:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001ed0:	f7ff fff6 	bl	8001ec0 <HAL_GetTick>
 8001ed4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ed6:	f1b4 3fff 	cmp.w	r4, #4294967295
 8001eda:	d002      	beq.n	8001ee2 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8001edc:	4b04      	ldr	r3, [pc, #16]	; (8001ef0 <HAL_Delay+0x24>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ee2:	f7ff ffed 	bl	8001ec0 <HAL_GetTick>
 8001ee6:	1b40      	subs	r0, r0, r5
 8001ee8:	42a0      	cmp	r0, r4
 8001eea:	d3fa      	bcc.n	8001ee2 <HAL_Delay+0x16>
  {
  }
}
 8001eec:	bd38      	pop	{r3, r4, r5, pc}
 8001eee:	bf00      	nop
 8001ef0:	20000004 	.word	0x20000004

08001ef4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001ef4:	b530      	push	{r4, r5, lr}
 8001ef6:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001efc:	2800      	cmp	r0, #0
 8001efe:	f000 8138 	beq.w	8002172 <HAL_ADC_Init+0x27e>
 8001f02:	4604      	mov	r4, r0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f04:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8001f06:	b313      	cbz	r3, 8001f4e <HAL_ADC_Init+0x5a>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001f08:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001f0a:	689a      	ldr	r2, [r3, #8]
 8001f0c:	f012 5f00 	tst.w	r2, #536870912	; 0x20000000
 8001f10:	d005      	beq.n	8001f1e <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001f12:	689a      	ldr	r2, [r3, #8]
 8001f14:	f022 4220 	bic.w	r2, r2, #2684354560	; 0xa0000000
 8001f18:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8001f1c:	609a      	str	r2, [r3, #8]
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001f1e:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001f20:	6893      	ldr	r3, [r2, #8]
 8001f22:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001f26:	d11f      	bne.n	8001f68 <HAL_ADC_Init+0x74>
  MODIFY_REG(ADCx->CR,
 8001f28:	6893      	ldr	r3, [r2, #8]
 8001f2a:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001f2e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001f32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f36:	6093      	str	r3, [r2, #8]
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001f38:	4b8f      	ldr	r3, [pc, #572]	; (8002178 <HAL_ADC_Init+0x284>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	099b      	lsrs	r3, r3, #6
 8001f3e:	4a8f      	ldr	r2, [pc, #572]	; (800217c <HAL_ADC_Init+0x288>)
 8001f40:	fba2 2303 	umull	r2, r3, r2, r3
 8001f44:	099b      	lsrs	r3, r3, #6
 8001f46:	3301      	adds	r3, #1
 8001f48:	005b      	lsls	r3, r3, #1
 8001f4a:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8001f4c:	e009      	b.n	8001f62 <HAL_ADC_Init+0x6e>
    HAL_ADC_MspInit(hadc);
 8001f4e:	f7ff fd0f 	bl	8001970 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8001f52:	2300      	movs	r3, #0
 8001f54:	6623      	str	r3, [r4, #96]	; 0x60
    hadc->Lock = HAL_UNLOCKED;
 8001f56:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
 8001f5a:	e7d5      	b.n	8001f08 <HAL_ADC_Init+0x14>
    {
      wait_loop_index--;
 8001f5c:	9b01      	ldr	r3, [sp, #4]
 8001f5e:	3b01      	subs	r3, #1
 8001f60:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8001f62:	9b01      	ldr	r3, [sp, #4]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d1f9      	bne.n	8001f5c <HAL_ADC_Init+0x68>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001f68:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001f6a:	6893      	ldr	r3, [r2, #8]
 8001f6c:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001f70:	d13d      	bne.n	8001fee <HAL_ADC_Init+0xfa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f72:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001f74:	f043 0310 	orr.w	r3, r3, #16
 8001f78:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f7a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001f7c:	f043 0301 	orr.w	r3, r3, #1
 8001f80:	6623      	str	r3, [r4, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8001f82:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001f84:	6893      	ldr	r3, [r2, #8]
 8001f86:	f013 0304 	ands.w	r3, r3, #4
 8001f8a:	d000      	beq.n	8001f8e <HAL_ADC_Init+0x9a>
 8001f8c:	2301      	movs	r3, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001f8e:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8001f90:	f011 0f10 	tst.w	r1, #16
 8001f94:	f040 80e6 	bne.w	8002164 <HAL_ADC_Init+0x270>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	f040 80e3 	bne.w	8002164 <HAL_ADC_Init+0x270>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f9e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001fa0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001fa4:	f043 0302 	orr.w	r3, r3, #2
 8001fa8:	65e3      	str	r3, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001faa:	6893      	ldr	r3, [r2, #8]
 8001fac:	f013 0f01 	tst.w	r3, #1
 8001fb0:	d13e      	bne.n	8002030 <HAL_ADC_Init+0x13c>
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001fb2:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8001fb6:	d01c      	beq.n	8001ff2 <HAL_ADC_Init+0xfe>
 8001fb8:	4b71      	ldr	r3, [pc, #452]	; (8002180 <HAL_ADC_Init+0x28c>)
 8001fba:	429a      	cmp	r2, r3
 8001fbc:	d019      	beq.n	8001ff2 <HAL_ADC_Init+0xfe>
 8001fbe:	4b71      	ldr	r3, [pc, #452]	; (8002184 <HAL_ADC_Init+0x290>)
 8001fc0:	6899      	ldr	r1, [r3, #8]
 8001fc2:	f011 0101 	ands.w	r1, r1, #1
 8001fc6:	d000      	beq.n	8001fca <HAL_ADC_Init+0xd6>
 8001fc8:	2101      	movs	r1, #1
 8001fca:	4b6f      	ldr	r3, [pc, #444]	; (8002188 <HAL_ADC_Init+0x294>)
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	f013 0301 	ands.w	r3, r3, #1
 8001fd2:	d000      	beq.n	8001fd6 <HAL_ADC_Init+0xe2>
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	430b      	orrs	r3, r1
 8001fd8:	496c      	ldr	r1, [pc, #432]	; (800218c <HAL_ADC_Init+0x298>)
 8001fda:	6889      	ldr	r1, [r1, #8]
 8001fdc:	f011 0101 	ands.w	r1, r1, #1
 8001fe0:	d000      	beq.n	8001fe4 <HAL_ADC_Init+0xf0>
 8001fe2:	2101      	movs	r1, #1
 8001fe4:	430b      	orrs	r3, r1
 8001fe6:	bf0c      	ite	eq
 8001fe8:	2301      	moveq	r3, #1
 8001fea:	2300      	movne	r3, #0
 8001fec:	e012      	b.n	8002014 <HAL_ADC_Init+0x120>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fee:	2000      	movs	r0, #0
 8001ff0:	e7c8      	b.n	8001f84 <HAL_ADC_Init+0x90>
 8001ff2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001ff6:	689b      	ldr	r3, [r3, #8]
 8001ff8:	f013 0301 	ands.w	r3, r3, #1
 8001ffc:	d000      	beq.n	8002000 <HAL_ADC_Init+0x10c>
 8001ffe:	2301      	movs	r3, #1
 8002000:	495f      	ldr	r1, [pc, #380]	; (8002180 <HAL_ADC_Init+0x28c>)
 8002002:	6889      	ldr	r1, [r1, #8]
 8002004:	f011 0101 	ands.w	r1, r1, #1
 8002008:	d000      	beq.n	800200c <HAL_ADC_Init+0x118>
 800200a:	2101      	movs	r1, #1
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800200c:	430b      	orrs	r3, r1
 800200e:	bf0c      	ite	eq
 8002010:	2301      	moveq	r3, #1
 8002012:	2300      	movne	r3, #0
 8002014:	b163      	cbz	r3, 8002030 <HAL_ADC_Init+0x13c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002016:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 800201a:	d072      	beq.n	8002102 <HAL_ADC_Init+0x20e>
 800201c:	4b58      	ldr	r3, [pc, #352]	; (8002180 <HAL_ADC_Init+0x28c>)
 800201e:	429a      	cmp	r2, r3
 8002020:	d06d      	beq.n	80020fe <HAL_ADC_Init+0x20a>
 8002022:	495b      	ldr	r1, [pc, #364]	; (8002190 <HAL_ADC_Init+0x29c>)
 8002024:	6863      	ldr	r3, [r4, #4]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002026:	688a      	ldr	r2, [r1, #8]
 8002028:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 800202c:	4313      	orrs	r3, r2
 800202e:	608b      	str	r3, [r1, #8]
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002030:	7f62      	ldrb	r2, [r4, #29]
                hadc->Init.Overrun                                                     |
 8002032:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002034:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                hadc->Init.DataAlign                                                   |
 8002038:	68e2      	ldr	r2, [r4, #12]
                hadc->Init.Overrun                                                     |
 800203a:	4313      	orrs	r3, r2
                hadc->Init.Resolution                                                  |
 800203c:	68a2      	ldr	r2, [r4, #8]
                hadc->Init.DataAlign                                                   |
 800203e:	4313      	orrs	r3, r2
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002040:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002044:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002048:	2a01      	cmp	r2, #1
 800204a:	d05c      	beq.n	8002106 <HAL_ADC_Init+0x212>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800204c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800204e:	b122      	cbz	r2, 800205a <HAL_ADC_Init+0x166>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002050:	f402 7278 	and.w	r2, r2, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002054:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002056:	430a      	orrs	r2, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002058:	4313      	orrs	r3, r2
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800205a:	6821      	ldr	r1, [r4, #0]
 800205c:	68cd      	ldr	r5, [r1, #12]
 800205e:	4a4d      	ldr	r2, [pc, #308]	; (8002194 <HAL_ADC_Init+0x2a0>)
 8002060:	402a      	ands	r2, r5
 8002062:	4313      	orrs	r3, r2
 8002064:	60cb      	str	r3, [r1, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002066:	6822      	ldr	r2, [r4, #0]
 8002068:	6913      	ldr	r3, [r2, #16]
 800206a:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800206e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002070:	430b      	orrs	r3, r1
 8002072:	6113      	str	r3, [r2, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002074:	6821      	ldr	r1, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002076:	688b      	ldr	r3, [r1, #8]
 8002078:	f013 0304 	ands.w	r3, r3, #4
 800207c:	d000      	beq.n	8002080 <HAL_ADC_Init+0x18c>
 800207e:	2301      	movs	r3, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002080:	688a      	ldr	r2, [r1, #8]
 8002082:	f012 0208 	ands.w	r2, r2, #8
 8002086:	d000      	beq.n	800208a <HAL_ADC_Init+0x196>
 8002088:	2201      	movs	r2, #1
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800208a:	bb4b      	cbnz	r3, 80020e0 <HAL_ADC_Init+0x1ec>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800208c:	bb42      	cbnz	r2, 80020e0 <HAL_ADC_Init+0x1ec>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800208e:	7f22      	ldrb	r2, [r4, #28]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002090:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8002094:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002096:	ea43 3282 	orr.w	r2, r3, r2, lsl #14

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800209a:	68cb      	ldr	r3, [r1, #12]
 800209c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80020a0:	f023 0302 	bic.w	r3, r3, #2
 80020a4:	4313      	orrs	r3, r2
 80020a6:	60cb      	str	r3, [r1, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80020a8:	6923      	ldr	r3, [r4, #16]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d030      	beq.n	8002110 <HAL_ADC_Init+0x21c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80020ae:	6822      	ldr	r2, [r4, #0]
 80020b0:	6913      	ldr	r3, [r2, #16]
 80020b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020b6:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80020b8:	6822      	ldr	r2, [r4, #0]
 80020ba:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 80020be:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80020c2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80020c6:	6921      	ldr	r1, [r4, #16]
 80020c8:	430b      	orrs	r3, r1
 80020ca:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80020ce:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d02b      	beq.n	800212e <HAL_ADC_Init+0x23a>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80020d6:	6822      	ldr	r2, [r4, #0]
 80020d8:	6913      	ldr	r3, [r2, #16]
 80020da:	f023 0301 	bic.w	r3, r3, #1
 80020de:	6113      	str	r3, [r2, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80020e0:	6963      	ldr	r3, [r4, #20]
 80020e2:	2b01      	cmp	r3, #1
 80020e4:	d035      	beq.n	8002152 <HAL_ADC_Init+0x25e>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80020e6:	6822      	ldr	r2, [r4, #0]
 80020e8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80020ea:	f023 030f 	bic.w	r3, r3, #15
 80020ee:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80020f0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80020f2:	f023 0303 	bic.w	r3, r3, #3
 80020f6:	f043 0301 	orr.w	r3, r3, #1
 80020fa:	65e3      	str	r3, [r4, #92]	; 0x5c
 80020fc:	e037      	b.n	800216e <HAL_ADC_Init+0x27a>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80020fe:	4926      	ldr	r1, [pc, #152]	; (8002198 <HAL_ADC_Init+0x2a4>)
 8002100:	e790      	b.n	8002024 <HAL_ADC_Init+0x130>
 8002102:	4925      	ldr	r1, [pc, #148]	; (8002198 <HAL_ADC_Init+0x2a4>)
 8002104:	e78e      	b.n	8002024 <HAL_ADC_Init+0x130>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002106:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002108:	3a01      	subs	r2, #1
 800210a:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 800210e:	e79d      	b.n	800204c <HAL_ADC_Init+0x158>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002110:	6822      	ldr	r2, [r4, #0]
 8002112:	6913      	ldr	r3, [r2, #16]
 8002114:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002118:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800211a:	6822      	ldr	r2, [r4, #0]
 800211c:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8002120:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002124:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002128:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 800212c:	e7cf      	b.n	80020ce <HAL_ADC_Init+0x1da>
        MODIFY_REG(hadc->Instance->CFGR2,
 800212e:	6821      	ldr	r1, [r4, #0]
 8002130:	690b      	ldr	r3, [r1, #16]
 8002132:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002136:	f023 0304 	bic.w	r3, r3, #4
 800213a:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800213c:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 800213e:	432a      	orrs	r2, r5
 8002140:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8002142:	432a      	orrs	r2, r5
 8002144:	6d25      	ldr	r5, [r4, #80]	; 0x50
 8002146:	432a      	orrs	r2, r5
 8002148:	4313      	orrs	r3, r2
 800214a:	f043 0301 	orr.w	r3, r3, #1
 800214e:	610b      	str	r3, [r1, #16]
 8002150:	e7c6      	b.n	80020e0 <HAL_ADC_Init+0x1ec>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002152:	6821      	ldr	r1, [r4, #0]
 8002154:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8002156:	f023 030f 	bic.w	r3, r3, #15
 800215a:	6a22      	ldr	r2, [r4, #32]
 800215c:	3a01      	subs	r2, #1
 800215e:	4313      	orrs	r3, r2
 8002160:	630b      	str	r3, [r1, #48]	; 0x30
 8002162:	e7c5      	b.n	80020f0 <HAL_ADC_Init+0x1fc>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002164:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002166:	f043 0310 	orr.w	r3, r3, #16
 800216a:	65e3      	str	r3, [r4, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800216c:	2001      	movs	r0, #1
  }

  /* Return function status */
  return tmp_hal_status;
}
 800216e:	b003      	add	sp, #12
 8002170:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8002172:	2001      	movs	r0, #1
 8002174:	e7fb      	b.n	800216e <HAL_ADC_Init+0x27a>
 8002176:	bf00      	nop
 8002178:	20000000 	.word	0x20000000
 800217c:	053e2d63 	.word	0x053e2d63
 8002180:	50000100 	.word	0x50000100
 8002184:	50000400 	.word	0x50000400
 8002188:	50000500 	.word	0x50000500
 800218c:	50000600 	.word	0x50000600
 8002190:	50000700 	.word	0x50000700
 8002194:	fff04007 	.word	0xfff04007
 8002198:	50000300 	.word	0x50000300

0800219c <HAL_ADC_ConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800219c:	4770      	bx	lr

0800219e <HAL_ADC_ConvHalfCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800219e:	4770      	bx	lr

080021a0 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80021a0:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80021a2:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80021a4:	f7ff fffb 	bl	800219e <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80021a8:	bd08      	pop	{r3, pc}

080021aa <HAL_ADC_LevelOutOfWindowCallback>:
}
 80021aa:	4770      	bx	lr

080021ac <HAL_ADC_ErrorCallback>:
}
 80021ac:	4770      	bx	lr
	...

080021b0 <HAL_ADC_IRQHandler>:
{
 80021b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021b2:	4604      	mov	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 80021b4:	6803      	ldr	r3, [r0, #0]
 80021b6:	681e      	ldr	r6, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 80021b8:	685f      	ldr	r7, [r3, #4]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80021ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80021be:	d046      	beq.n	800224e <HAL_ADC_IRQHandler+0x9e>
 80021c0:	4a97      	ldr	r2, [pc, #604]	; (8002420 <HAL_ADC_IRQHandler+0x270>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d041      	beq.n	800224a <HAL_ADC_IRQHandler+0x9a>
 80021c6:	4b97      	ldr	r3, [pc, #604]	; (8002424 <HAL_ADC_IRQHandler+0x274>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80021c8:	689d      	ldr	r5, [r3, #8]
 80021ca:	f005 051f 	and.w	r5, r5, #31
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80021ce:	f016 0f02 	tst.w	r6, #2
 80021d2:	d010      	beq.n	80021f6 <HAL_ADC_IRQHandler+0x46>
 80021d4:	f017 0f02 	tst.w	r7, #2
 80021d8:	d00d      	beq.n	80021f6 <HAL_ADC_IRQHandler+0x46>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80021da:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80021dc:	f013 0f10 	tst.w	r3, #16
 80021e0:	d103      	bne.n	80021ea <HAL_ADC_IRQHandler+0x3a>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80021e2:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80021e4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80021e8:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80021ea:	4620      	mov	r0, r4
 80021ec:	f000 fde4 	bl	8002db8 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80021f0:	6823      	ldr	r3, [r4, #0]
 80021f2:	2202      	movs	r2, #2
 80021f4:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80021f6:	f016 0f04 	tst.w	r6, #4
 80021fa:	d002      	beq.n	8002202 <HAL_ADC_IRQHandler+0x52>
 80021fc:	f017 0f04 	tst.w	r7, #4
 8002200:	d105      	bne.n	800220e <HAL_ADC_IRQHandler+0x5e>
 8002202:	f016 0f08 	tst.w	r6, #8
 8002206:	d055      	beq.n	80022b4 <HAL_ADC_IRQHandler+0x104>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002208:	f017 0f08 	tst.w	r7, #8
 800220c:	d052      	beq.n	80022b4 <HAL_ADC_IRQHandler+0x104>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800220e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002210:	f013 0f10 	tst.w	r3, #16
 8002214:	d103      	bne.n	800221e <HAL_ADC_IRQHandler+0x6e>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002216:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002218:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800221c:	65e3      	str	r3, [r4, #92]	; 0x5c
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800221e:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002220:	68da      	ldr	r2, [r3, #12]
 8002222:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8002226:	d13f      	bne.n	80022a8 <HAL_ADC_IRQHandler+0xf8>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002228:	4a7d      	ldr	r2, [pc, #500]	; (8002420 <HAL_ADC_IRQHandler+0x270>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d014      	beq.n	8002258 <HAL_ADC_IRQHandler+0xa8>
 800222e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002232:	4293      	cmp	r3, r2
 8002234:	d00d      	beq.n	8002252 <HAL_ADC_IRQHandler+0xa2>
 8002236:	461a      	mov	r2, r3
 8002238:	4293      	cmp	r3, r2
 800223a:	d010      	beq.n	800225e <HAL_ADC_IRQHandler+0xae>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800223c:	b17d      	cbz	r5, 800225e <HAL_ADC_IRQHandler+0xae>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800223e:	2d05      	cmp	r5, #5
 8002240:	d00d      	beq.n	800225e <HAL_ADC_IRQHandler+0xae>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002242:	2d09      	cmp	r5, #9
 8002244:	d00b      	beq.n	800225e <HAL_ADC_IRQHandler+0xae>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002246:	68d2      	ldr	r2, [r2, #12]
 8002248:	e00a      	b.n	8002260 <HAL_ADC_IRQHandler+0xb0>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800224a:	4b77      	ldr	r3, [pc, #476]	; (8002428 <HAL_ADC_IRQHandler+0x278>)
 800224c:	e7bc      	b.n	80021c8 <HAL_ADC_IRQHandler+0x18>
 800224e:	4b76      	ldr	r3, [pc, #472]	; (8002428 <HAL_ADC_IRQHandler+0x278>)
 8002250:	e7ba      	b.n	80021c8 <HAL_ADC_IRQHandler+0x18>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002252:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 8002256:	e7ef      	b.n	8002238 <HAL_ADC_IRQHandler+0x88>
 8002258:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800225c:	e7ec      	b.n	8002238 <HAL_ADC_IRQHandler+0x88>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800225e:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002260:	f412 5f00 	tst.w	r2, #8192	; 0x2000
 8002264:	d120      	bne.n	80022a8 <HAL_ADC_IRQHandler+0xf8>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002266:	681a      	ldr	r2, [r3, #0]
 8002268:	f012 0f08 	tst.w	r2, #8
 800226c:	d01c      	beq.n	80022a8 <HAL_ADC_IRQHandler+0xf8>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800226e:	689a      	ldr	r2, [r3, #8]
 8002270:	f012 0f04 	tst.w	r2, #4
 8002274:	d110      	bne.n	8002298 <HAL_ADC_IRQHandler+0xe8>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002276:	685a      	ldr	r2, [r3, #4]
 8002278:	f022 020c 	bic.w	r2, r2, #12
 800227c:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800227e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002280:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002284:	65e3      	str	r3, [r4, #92]	; 0x5c
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002286:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002288:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 800228c:	d10c      	bne.n	80022a8 <HAL_ADC_IRQHandler+0xf8>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800228e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002290:	f043 0301 	orr.w	r3, r3, #1
 8002294:	65e3      	str	r3, [r4, #92]	; 0x5c
 8002296:	e007      	b.n	80022a8 <HAL_ADC_IRQHandler+0xf8>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002298:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800229a:	f043 0310 	orr.w	r3, r3, #16
 800229e:	65e3      	str	r3, [r4, #92]	; 0x5c
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022a0:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80022a2:	f043 0301 	orr.w	r3, r3, #1
 80022a6:	6623      	str	r3, [r4, #96]	; 0x60
    HAL_ADC_ConvCpltCallback(hadc);
 80022a8:	4620      	mov	r0, r4
 80022aa:	f7ff ff77 	bl	800219c <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80022ae:	6823      	ldr	r3, [r4, #0]
 80022b0:	220c      	movs	r2, #12
 80022b2:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80022b4:	f016 0f20 	tst.w	r6, #32
 80022b8:	d002      	beq.n	80022c0 <HAL_ADC_IRQHandler+0x110>
 80022ba:	f017 0f20 	tst.w	r7, #32
 80022be:	d105      	bne.n	80022cc <HAL_ADC_IRQHandler+0x11c>
 80022c0:	f016 0f40 	tst.w	r6, #64	; 0x40
 80022c4:	d063      	beq.n	800238e <HAL_ADC_IRQHandler+0x1de>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80022c6:	f017 0f40 	tst.w	r7, #64	; 0x40
 80022ca:	d060      	beq.n	800238e <HAL_ADC_IRQHandler+0x1de>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80022cc:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80022ce:	f013 0f10 	tst.w	r3, #16
 80022d2:	d103      	bne.n	80022dc <HAL_ADC_IRQHandler+0x12c>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80022d4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80022d6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80022da:	65e3      	str	r3, [r4, #92]	; 0x5c
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80022dc:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80022de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80022e0:	f412 7fc0 	tst.w	r2, #384	; 0x180
 80022e4:	d116      	bne.n	8002314 <HAL_ADC_IRQHandler+0x164>
 80022e6:	2101      	movs	r1, #1
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80022e8:	68da      	ldr	r2, [r3, #12]
 80022ea:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 80022ee:	d113      	bne.n	8002318 <HAL_ADC_IRQHandler+0x168>
 80022f0:	2001      	movs	r0, #1
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80022f2:	4a4b      	ldr	r2, [pc, #300]	; (8002420 <HAL_ADC_IRQHandler+0x270>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d014      	beq.n	8002322 <HAL_ADC_IRQHandler+0x172>
 80022f8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d00d      	beq.n	800231c <HAL_ADC_IRQHandler+0x16c>
 8002300:	461a      	mov	r2, r3
 8002302:	4293      	cmp	r3, r2
 8002304:	d010      	beq.n	8002328 <HAL_ADC_IRQHandler+0x178>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002306:	b17d      	cbz	r5, 8002328 <HAL_ADC_IRQHandler+0x178>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002308:	2d06      	cmp	r5, #6
 800230a:	d00d      	beq.n	8002328 <HAL_ADC_IRQHandler+0x178>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800230c:	2d07      	cmp	r5, #7
 800230e:	d00b      	beq.n	8002328 <HAL_ADC_IRQHandler+0x178>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002310:	68d2      	ldr	r2, [r2, #12]
 8002312:	e00a      	b.n	800232a <HAL_ADC_IRQHandler+0x17a>
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002314:	2100      	movs	r1, #0
 8002316:	e7e7      	b.n	80022e8 <HAL_ADC_IRQHandler+0x138>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002318:	2000      	movs	r0, #0
 800231a:	e7ea      	b.n	80022f2 <HAL_ADC_IRQHandler+0x142>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800231c:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 8002320:	e7ef      	b.n	8002302 <HAL_ADC_IRQHandler+0x152>
 8002322:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8002326:	e7ec      	b.n	8002302 <HAL_ADC_IRQHandler+0x152>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002328:	68da      	ldr	r2, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800232a:	b351      	cbz	r1, 8002382 <HAL_ADC_IRQHandler+0x1d2>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800232c:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8002330:	d003      	beq.n	800233a <HAL_ADC_IRQHandler+0x18a>
 8002332:	b330      	cbz	r0, 8002382 <HAL_ADC_IRQHandler+0x1d2>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002334:	f412 5f00 	tst.w	r2, #8192	; 0x2000
 8002338:	d123      	bne.n	8002382 <HAL_ADC_IRQHandler+0x1d2>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800233a:	6819      	ldr	r1, [r3, #0]
 800233c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002340:	d01f      	beq.n	8002382 <HAL_ADC_IRQHandler+0x1d2>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002342:	f412 1f00 	tst.w	r2, #2097152	; 0x200000
 8002346:	d11c      	bne.n	8002382 <HAL_ADC_IRQHandler+0x1d2>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002348:	689a      	ldr	r2, [r3, #8]
 800234a:	f012 0f08 	tst.w	r2, #8
 800234e:	d110      	bne.n	8002372 <HAL_ADC_IRQHandler+0x1c2>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002350:	685a      	ldr	r2, [r3, #4]
 8002352:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002356:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002358:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800235a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800235e:	65e3      	str	r3, [r4, #92]	; 0x5c
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002360:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002362:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002366:	d10c      	bne.n	8002382 <HAL_ADC_IRQHandler+0x1d2>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002368:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800236a:	f043 0301 	orr.w	r3, r3, #1
 800236e:	65e3      	str	r3, [r4, #92]	; 0x5c
 8002370:	e007      	b.n	8002382 <HAL_ADC_IRQHandler+0x1d2>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002372:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002374:	f043 0310 	orr.w	r3, r3, #16
 8002378:	65e3      	str	r3, [r4, #92]	; 0x5c
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800237a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800237c:	f043 0301 	orr.w	r3, r3, #1
 8002380:	6623      	str	r3, [r4, #96]	; 0x60
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002382:	4620      	mov	r0, r4
 8002384:	f000 fd14 	bl	8002db0 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002388:	6823      	ldr	r3, [r4, #0]
 800238a:	2260      	movs	r2, #96	; 0x60
 800238c:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800238e:	f016 0f80 	tst.w	r6, #128	; 0x80
 8002392:	d002      	beq.n	800239a <HAL_ADC_IRQHandler+0x1ea>
 8002394:	f017 0f80 	tst.w	r7, #128	; 0x80
 8002398:	d136      	bne.n	8002408 <HAL_ADC_IRQHandler+0x258>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800239a:	f416 7f80 	tst.w	r6, #256	; 0x100
 800239e:	d002      	beq.n	80023a6 <HAL_ADC_IRQHandler+0x1f6>
 80023a0:	f417 7f80 	tst.w	r7, #256	; 0x100
 80023a4:	d142      	bne.n	800242c <HAL_ADC_IRQHandler+0x27c>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80023a6:	f416 7f00 	tst.w	r6, #512	; 0x200
 80023aa:	d002      	beq.n	80023b2 <HAL_ADC_IRQHandler+0x202>
 80023ac:	f417 7f00 	tst.w	r7, #512	; 0x200
 80023b0:	d148      	bne.n	8002444 <HAL_ADC_IRQHandler+0x294>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80023b2:	f016 0f10 	tst.w	r6, #16
 80023b6:	d020      	beq.n	80023fa <HAL_ADC_IRQHandler+0x24a>
 80023b8:	f017 0f10 	tst.w	r7, #16
 80023bc:	d01d      	beq.n	80023fa <HAL_ADC_IRQHandler+0x24a>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80023be:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80023c0:	b16b      	cbz	r3, 80023de <HAL_ADC_IRQHandler+0x22e>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80023c2:	2d00      	cmp	r5, #0
 80023c4:	d04e      	beq.n	8002464 <HAL_ADC_IRQHandler+0x2b4>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80023c6:	6823      	ldr	r3, [r4, #0]
 80023c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80023cc:	d048      	beq.n	8002460 <HAL_ADC_IRQHandler+0x2b0>
 80023ce:	4a14      	ldr	r2, [pc, #80]	; (8002420 <HAL_ADC_IRQHandler+0x270>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d043      	beq.n	800245c <HAL_ADC_IRQHandler+0x2ac>
 80023d4:	4b13      	ldr	r3, [pc, #76]	; (8002424 <HAL_ADC_IRQHandler+0x274>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80023d6:	689b      	ldr	r3, [r3, #8]
 80023d8:	f413 4f60 	tst.w	r3, #57344	; 0xe000
 80023dc:	d00a      	beq.n	80023f4 <HAL_ADC_IRQHandler+0x244>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80023de:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80023e0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80023e4:	65e3      	str	r3, [r4, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80023e6:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80023e8:	f043 0302 	orr.w	r3, r3, #2
 80023ec:	6623      	str	r3, [r4, #96]	; 0x60
      HAL_ADC_ErrorCallback(hadc);
 80023ee:	4620      	mov	r0, r4
 80023f0:	f7ff fedc 	bl	80021ac <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80023f4:	6823      	ldr	r3, [r4, #0]
 80023f6:	2210      	movs	r2, #16
 80023f8:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80023fa:	f416 6f80 	tst.w	r6, #1024	; 0x400
 80023fe:	d002      	beq.n	8002406 <HAL_ADC_IRQHandler+0x256>
 8002400:	f417 6f80 	tst.w	r7, #1024	; 0x400
 8002404:	d134      	bne.n	8002470 <HAL_ADC_IRQHandler+0x2c0>
}
 8002406:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002408:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800240a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800240e:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002410:	4620      	mov	r0, r4
 8002412:	f7ff feca 	bl	80021aa <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002416:	6823      	ldr	r3, [r4, #0]
 8002418:	2280      	movs	r2, #128	; 0x80
 800241a:	601a      	str	r2, [r3, #0]
 800241c:	e7bd      	b.n	800239a <HAL_ADC_IRQHandler+0x1ea>
 800241e:	bf00      	nop
 8002420:	50000100 	.word	0x50000100
 8002424:	50000700 	.word	0x50000700
 8002428:	50000300 	.word	0x50000300
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800242c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800242e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002432:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002434:	4620      	mov	r0, r4
 8002436:	f000 fcbd 	bl	8002db4 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800243a:	6823      	ldr	r3, [r4, #0]
 800243c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002440:	601a      	str	r2, [r3, #0]
 8002442:	e7b0      	b.n	80023a6 <HAL_ADC_IRQHandler+0x1f6>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002444:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002446:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800244a:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800244c:	4620      	mov	r0, r4
 800244e:	f000 fcb2 	bl	8002db6 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002452:	6823      	ldr	r3, [r4, #0]
 8002454:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002458:	601a      	str	r2, [r3, #0]
 800245a:	e7aa      	b.n	80023b2 <HAL_ADC_IRQHandler+0x202>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800245c:	4b0c      	ldr	r3, [pc, #48]	; (8002490 <HAL_ADC_IRQHandler+0x2e0>)
 800245e:	e7ba      	b.n	80023d6 <HAL_ADC_IRQHandler+0x226>
 8002460:	4b0b      	ldr	r3, [pc, #44]	; (8002490 <HAL_ADC_IRQHandler+0x2e0>)
 8002462:	e7b8      	b.n	80023d6 <HAL_ADC_IRQHandler+0x226>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002464:	6823      	ldr	r3, [r4, #0]
 8002466:	68db      	ldr	r3, [r3, #12]
 8002468:	f013 0f01 	tst.w	r3, #1
 800246c:	d0c2      	beq.n	80023f4 <HAL_ADC_IRQHandler+0x244>
 800246e:	e7b6      	b.n	80023de <HAL_ADC_IRQHandler+0x22e>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002470:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002472:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002476:	65e3      	str	r3, [r4, #92]	; 0x5c
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002478:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800247a:	f043 0308 	orr.w	r3, r3, #8
 800247e:	6623      	str	r3, [r4, #96]	; 0x60
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002480:	6823      	ldr	r3, [r4, #0]
 8002482:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002486:	601a      	str	r2, [r3, #0]
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002488:	4620      	mov	r0, r4
 800248a:	f000 fc92 	bl	8002db2 <HAL_ADCEx_InjectedQueueOverflowCallback>
}
 800248e:	e7ba      	b.n	8002406 <HAL_ADC_IRQHandler+0x256>
 8002490:	50000300 	.word	0x50000300

08002494 <ADC_DMAConvCplt>:
{
 8002494:	b508      	push	{r3, lr}
 8002496:	4603      	mov	r3, r0
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002498:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800249a:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 800249c:	f012 0f50 	tst.w	r2, #80	; 0x50
 80024a0:	d130      	bne.n	8002504 <ADC_DMAConvCplt+0x70>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80024a2:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80024a4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024a8:	65c3      	str	r3, [r0, #92]	; 0x5c
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80024aa:	6803      	ldr	r3, [r0, #0]
 80024ac:	681a      	ldr	r2, [r3, #0]
 80024ae:	f012 0f08 	tst.w	r2, #8
 80024b2:	d014      	beq.n	80024de <ADC_DMAConvCplt+0x4a>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80024b4:	68da      	ldr	r2, [r3, #12]
 80024b6:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 80024ba:	d120      	bne.n	80024fe <ADC_DMAConvCplt+0x6a>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80024bc:	68db      	ldr	r3, [r3, #12]
 80024be:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 80024c2:	d11c      	bne.n	80024fe <ADC_DMAConvCplt+0x6a>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80024c4:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80024c6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80024ca:	65c3      	str	r3, [r0, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80024cc:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80024ce:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80024d2:	d114      	bne.n	80024fe <ADC_DMAConvCplt+0x6a>
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80024d4:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80024d6:	f043 0301 	orr.w	r3, r3, #1
 80024da:	65c3      	str	r3, [r0, #92]	; 0x5c
 80024dc:	e00f      	b.n	80024fe <ADC_DMAConvCplt+0x6a>
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80024de:	68db      	ldr	r3, [r3, #12]
 80024e0:	f013 0f02 	tst.w	r3, #2
 80024e4:	d10b      	bne.n	80024fe <ADC_DMAConvCplt+0x6a>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80024e6:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80024e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80024ec:	65c3      	str	r3, [r0, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80024ee:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80024f0:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80024f4:	d103      	bne.n	80024fe <ADC_DMAConvCplt+0x6a>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80024f6:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80024f8:	f043 0301 	orr.w	r3, r3, #1
 80024fc:	65c3      	str	r3, [r0, #92]	; 0x5c
    HAL_ADC_ConvCpltCallback(hadc);
 80024fe:	f7ff fe4d 	bl	800219c <HAL_ADC_ConvCpltCallback>
}
 8002502:	bd08      	pop	{r3, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002504:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8002506:	f012 0f10 	tst.w	r2, #16
 800250a:	d104      	bne.n	8002516 <ADC_DMAConvCplt+0x82>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800250c:	6d42      	ldr	r2, [r0, #84]	; 0x54
 800250e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002510:	4618      	mov	r0, r3
 8002512:	4790      	blx	r2
}
 8002514:	e7f5      	b.n	8002502 <ADC_DMAConvCplt+0x6e>
      HAL_ADC_ErrorCallback(hadc);
 8002516:	f7ff fe49 	bl	80021ac <HAL_ADC_ErrorCallback>
 800251a:	e7f2      	b.n	8002502 <ADC_DMAConvCplt+0x6e>

0800251c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800251c:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800251e:	6a80      	ldr	r0, [r0, #40]	; 0x28

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002520:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8002522:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002526:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002528:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800252a:	f043 0304 	orr.w	r3, r3, #4
 800252e:	6603      	str	r3, [r0, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002530:	f7ff fe3c 	bl	80021ac <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002534:	bd08      	pop	{r3, pc}
	...

08002538 <HAL_ADC_ConfigChannel>:
{
 8002538:	b5f0      	push	{r4, r5, r6, r7, lr}
 800253a:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 800253c:	2200      	movs	r2, #0
 800253e:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8002540:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
 8002544:	2a01      	cmp	r2, #1
 8002546:	f000 8284 	beq.w	8002a52 <HAL_ADC_ConfigChannel+0x51a>
 800254a:	4603      	mov	r3, r0
 800254c:	2201      	movs	r2, #1
 800254e:	f880 2058 	strb.w	r2, [r0, #88]	; 0x58
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002552:	6805      	ldr	r5, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002554:	68a8      	ldr	r0, [r5, #8]
 8002556:	f010 0f04 	tst.w	r0, #4
 800255a:	d009      	beq.n	8002570 <HAL_ADC_ConfigChannel+0x38>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800255c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800255e:	f042 0220 	orr.w	r2, r2, #32
 8002562:	65da      	str	r2, [r3, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 8002564:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8002566:	2200      	movs	r2, #0
 8002568:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
}
 800256c:	b003      	add	sp, #12
 800256e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002570:	684c      	ldr	r4, [r1, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002572:	3530      	adds	r5, #48	; 0x30
 8002574:	0a22      	lsrs	r2, r4, #8
 8002576:	0092      	lsls	r2, r2, #2
 8002578:	f002 020c 	and.w	r2, r2, #12
  MODIFY_REG(*preg,
 800257c:	58a8      	ldr	r0, [r5, r2]
 800257e:	f004 0e1f 	and.w	lr, r4, #31
 8002582:	241f      	movs	r4, #31
 8002584:	fa04 f40e 	lsl.w	r4, r4, lr
 8002588:	ea20 0004 	bic.w	r0, r0, r4
 800258c:	680c      	ldr	r4, [r1, #0]
 800258e:	f3c4 6c84 	ubfx	ip, r4, #26, #5
 8002592:	fa0c fc0e 	lsl.w	ip, ip, lr
 8002596:	ea40 000c 	orr.w	r0, r0, ip
 800259a:	50a8      	str	r0, [r5, r2]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800259c:	6818      	ldr	r0, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800259e:	6882      	ldr	r2, [r0, #8]
 80025a0:	f012 0204 	ands.w	r2, r2, #4
 80025a4:	d000      	beq.n	80025a8 <HAL_ADC_ConfigChannel+0x70>
 80025a6:	2201      	movs	r2, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80025a8:	6884      	ldr	r4, [r0, #8]
 80025aa:	f014 0408 	ands.w	r4, r4, #8
 80025ae:	d000      	beq.n	80025b2 <HAL_ADC_ConfigChannel+0x7a>
 80025b0:	2401      	movs	r4, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80025b2:	2a00      	cmp	r2, #0
 80025b4:	d150      	bne.n	8002658 <HAL_ADC_ConfigChannel+0x120>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80025b6:	2c00      	cmp	r4, #0
 80025b8:	d14e      	bne.n	8002658 <HAL_ADC_ConfigChannel+0x120>
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80025ba:	688f      	ldr	r7, [r1, #8]
 80025bc:	f1b7 4f00 	cmp.w	r7, #2147483648	; 0x80000000
 80025c0:	f000 8086 	beq.w	80026d0 <HAL_ADC_ConfigChannel+0x198>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80025c4:	680e      	ldr	r6, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80025c6:	3014      	adds	r0, #20
 80025c8:	0e72      	lsrs	r2, r6, #25
 80025ca:	0092      	lsls	r2, r2, #2
 80025cc:	f002 0204 	and.w	r2, r2, #4
  MODIFY_REG(*preg,
 80025d0:	5885      	ldr	r5, [r0, r2]
 80025d2:	f3c6 5e04 	ubfx	lr, r6, #20, #5
 80025d6:	f04f 0c07 	mov.w	ip, #7
 80025da:	fa0c fc0e 	lsl.w	ip, ip, lr
 80025de:	ea25 0c0c 	bic.w	ip, r5, ip
 80025e2:	fa07 f50e 	lsl.w	r5, r7, lr
 80025e6:	ea4c 0505 	orr.w	r5, ip, r5
 80025ea:	5085      	str	r5, [r0, r2]
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80025ec:	6818      	ldr	r0, [r3, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80025ee:	6942      	ldr	r2, [r0, #20]
 80025f0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80025f4:	6142      	str	r2, [r0, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80025f6:	694d      	ldr	r5, [r1, #20]
 80025f8:	6818      	ldr	r0, [r3, #0]
 80025fa:	68c2      	ldr	r2, [r0, #12]
 80025fc:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8002600:	0052      	lsls	r2, r2, #1
 8002602:	fa05 f202 	lsl.w	r2, r5, r2
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002606:	690e      	ldr	r6, [r1, #16]
 8002608:	2e04      	cmp	r6, #4
 800260a:	d079      	beq.n	8002700 <HAL_ADC_ConfigChannel+0x1c8>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800260c:	3060      	adds	r0, #96	; 0x60
  MODIFY_REG(*preg,
 800260e:	f850 7026 	ldr.w	r7, [r0, r6, lsl #2]
 8002612:	4dae      	ldr	r5, [pc, #696]	; (80028cc <HAL_ADC_ConfigChannel+0x394>)
 8002614:	403d      	ands	r5, r7
 8002616:	680f      	ldr	r7, [r1, #0]
 8002618:	f007 47f8 	and.w	r7, r7, #2080374784	; 0x7c000000
 800261c:	433a      	orrs	r2, r7
 800261e:	4315      	orrs	r5, r2
 8002620:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 8002624:	f840 5026 	str.w	r5, [r0, r6, lsl #2]
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	690e      	ldr	r6, [r1, #16]
 800262c:	6988      	ldr	r0, [r1, #24]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800262e:	3260      	adds	r2, #96	; 0x60
  MODIFY_REG(*preg,
 8002630:	f852 5026 	ldr.w	r5, [r2, r6, lsl #2]
 8002634:	f025 7580 	bic.w	r5, r5, #16777216	; 0x1000000
 8002638:	4328      	orrs	r0, r5
 800263a:	f842 0026 	str.w	r0, [r2, r6, lsl #2]
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800263e:	681a      	ldr	r2, [r3, #0]
 8002640:	690d      	ldr	r5, [r1, #16]
 8002642:	7f08      	ldrb	r0, [r1, #28]
 8002644:	2801      	cmp	r0, #1
 8002646:	d058      	beq.n	80026fa <HAL_ADC_ConfigChannel+0x1c2>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002648:	3260      	adds	r2, #96	; 0x60
  MODIFY_REG(*preg,
 800264a:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 800264e:	f020 7000 	bic.w	r0, r0, #33554432	; 0x2000000
 8002652:	4304      	orrs	r4, r0
 8002654:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002658:	681a      	ldr	r2, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800265a:	6890      	ldr	r0, [r2, #8]
 800265c:	f010 0f01 	tst.w	r0, #1
 8002660:	d112      	bne.n	8002688 <HAL_ADC_ConfigChannel+0x150>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002662:	6808      	ldr	r0, [r1, #0]
 8002664:	68cd      	ldr	r5, [r1, #12]
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8002666:	4c9a      	ldr	r4, [pc, #616]	; (80028d0 <HAL_ADC_ConfigChannel+0x398>)
 8002668:	42a5      	cmp	r5, r4
 800266a:	f000 80b1 	beq.w	80027d0 <HAL_ADC_ConfigChannel+0x298>
    CLEAR_BIT(ADCx->DIFSEL,
 800266e:	f8d2 40b0 	ldr.w	r4, [r2, #176]	; 0xb0
 8002672:	f3c0 0012 	ubfx	r0, r0, #0, #19
 8002676:	ea24 0000 	bic.w	r0, r4, r0
 800267a:	f8c2 00b0 	str.w	r0, [r2, #176]	; 0xb0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800267e:	68c8      	ldr	r0, [r1, #12]
 8002680:	4a93      	ldr	r2, [pc, #588]	; (80028d0 <HAL_ADC_ConfigChannel+0x398>)
 8002682:	4290      	cmp	r0, r2
 8002684:	f000 80ac 	beq.w	80027e0 <HAL_ADC_ConfigChannel+0x2a8>
    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002688:	680a      	ldr	r2, [r1, #0]
 800268a:	4992      	ldr	r1, [pc, #584]	; (80028d4 <HAL_ADC_ConfigChannel+0x39c>)
 800268c:	420a      	tst	r2, r1
 800268e:	f000 81da 	beq.w	8002a46 <HAL_ADC_ConfigChannel+0x50e>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002692:	6819      	ldr	r1, [r3, #0]
 8002694:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 8002698:	f000 8173 	beq.w	8002982 <HAL_ADC_ConfigChannel+0x44a>
 800269c:	488e      	ldr	r0, [pc, #568]	; (80028d8 <HAL_ADC_ConfigChannel+0x3a0>)
 800269e:	4281      	cmp	r1, r0
 80026a0:	f000 816c 	beq.w	800297c <HAL_ADC_ConfigChannel+0x444>
 80026a4:	488d      	ldr	r0, [pc, #564]	; (80028dc <HAL_ADC_ConfigChannel+0x3a4>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80026a6:	6880      	ldr	r0, [r0, #8]
 80026a8:	f000 74e0 	and.w	r4, r0, #29360128	; 0x1c00000
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80026ac:	4d8c      	ldr	r5, [pc, #560]	; (80028e0 <HAL_ADC_ConfigChannel+0x3a8>)
 80026ae:	42aa      	cmp	r2, r5
 80026b0:	f000 8169 	beq.w	8002986 <HAL_ADC_ConfigChannel+0x44e>
 80026b4:	4d8b      	ldr	r5, [pc, #556]	; (80028e4 <HAL_ADC_ConfigChannel+0x3ac>)
 80026b6:	42aa      	cmp	r2, r5
 80026b8:	f000 8165 	beq.w	8002986 <HAL_ADC_ConfigChannel+0x44e>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80026bc:	4d8a      	ldr	r5, [pc, #552]	; (80028e8 <HAL_ADC_ConfigChannel+0x3b0>)
 80026be:	42aa      	cmp	r2, r5
 80026c0:	f000 8194 	beq.w	80029ec <HAL_ADC_ConfigChannel+0x4b4>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80026c4:	4d89      	ldr	r5, [pc, #548]	; (80028ec <HAL_ADC_ConfigChannel+0x3b4>)
 80026c6:	42aa      	cmp	r2, r5
 80026c8:	f000 81a8 	beq.w	8002a1c <HAL_ADC_ConfigChannel+0x4e4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026cc:	2000      	movs	r0, #0
 80026ce:	e74a      	b.n	8002566 <HAL_ADC_ConfigChannel+0x2e>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80026d0:	680d      	ldr	r5, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80026d2:	3014      	adds	r0, #20
 80026d4:	0e6a      	lsrs	r2, r5, #25
 80026d6:	0092      	lsls	r2, r2, #2
 80026d8:	f002 0204 	and.w	r2, r2, #4
  MODIFY_REG(*preg,
 80026dc:	5886      	ldr	r6, [r0, r2]
 80026de:	f3c5 5504 	ubfx	r5, r5, #20, #5
 80026e2:	2707      	movs	r7, #7
 80026e4:	fa07 f505 	lsl.w	r5, r7, r5
 80026e8:	ea26 0505 	bic.w	r5, r6, r5
 80026ec:	5085      	str	r5, [r0, r2]
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80026ee:	6818      	ldr	r0, [r3, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80026f0:	6942      	ldr	r2, [r0, #20]
 80026f2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80026f6:	6142      	str	r2, [r0, #20]
}
 80026f8:	e77d      	b.n	80025f6 <HAL_ADC_ConfigChannel+0xbe>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80026fa:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 80026fe:	e7a3      	b.n	8002648 <HAL_ADC_ConfigChannel+0x110>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002700:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8002702:	6e04      	ldr	r4, [r0, #96]	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002704:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002708:	680a      	ldr	r2, [r1, #0]
 800270a:	f3c2 0512 	ubfx	r5, r2, #0, #19
 800270e:	bb85      	cbnz	r5, 8002772 <HAL_ADC_ConfigChannel+0x23a>
 8002710:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002714:	4294      	cmp	r4, r2
 8002716:	d034      	beq.n	8002782 <HAL_ADC_ConfigChannel+0x24a>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002718:	681c      	ldr	r4, [r3, #0]
 800271a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800271c:	6e60      	ldr	r0, [r4, #100]	; 0x64
 800271e:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002722:	680a      	ldr	r2, [r1, #0]
 8002724:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8002728:	bb85      	cbnz	r5, 800278c <HAL_ADC_ConfigChannel+0x254>
 800272a:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800272e:	4290      	cmp	r0, r2
 8002730:	d034      	beq.n	800279c <HAL_ADC_ConfigChannel+0x264>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002732:	681c      	ldr	r4, [r3, #0]
 8002734:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 8002736:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8002738:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800273c:	680a      	ldr	r2, [r1, #0]
 800273e:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8002742:	bb85      	cbnz	r5, 80027a6 <HAL_ADC_ConfigChannel+0x26e>
 8002744:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002748:	4290      	cmp	r0, r2
 800274a:	d034      	beq.n	80027b6 <HAL_ADC_ConfigChannel+0x27e>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800274c:	681c      	ldr	r4, [r3, #0]
 800274e:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8002750:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8002752:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002756:	680a      	ldr	r2, [r1, #0]
 8002758:	f3c2 0512 	ubfx	r5, r2, #0, #19
 800275c:	bb85      	cbnz	r5, 80027c0 <HAL_ADC_ConfigChannel+0x288>
 800275e:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002762:	4290      	cmp	r0, r2
 8002764:	f47f af78 	bne.w	8002658 <HAL_ADC_ConfigChannel+0x120>
  MODIFY_REG(*preg,
 8002768:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800276a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800276e:	66e2      	str	r2, [r4, #108]	; 0x6c
}
 8002770:	e772      	b.n	8002658 <HAL_ADC_ConfigChannel+0x120>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002772:	fa92 f2a2 	rbit	r2, r2
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002776:	b112      	cbz	r2, 800277e <HAL_ADC_ConfigChannel+0x246>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8002778:	fab2 f282 	clz	r2, r2
 800277c:	e7ca      	b.n	8002714 <HAL_ADC_ConfigChannel+0x1dc>
    return 32U;
 800277e:	2220      	movs	r2, #32
 8002780:	e7c8      	b.n	8002714 <HAL_ADC_ConfigChannel+0x1dc>
  MODIFY_REG(*preg,
 8002782:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8002784:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002788:	6602      	str	r2, [r0, #96]	; 0x60
}
 800278a:	e7c5      	b.n	8002718 <HAL_ADC_ConfigChannel+0x1e0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800278c:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8002790:	b112      	cbz	r2, 8002798 <HAL_ADC_ConfigChannel+0x260>
  return __builtin_clz(value);
 8002792:	fab2 f282 	clz	r2, r2
 8002796:	e7ca      	b.n	800272e <HAL_ADC_ConfigChannel+0x1f6>
    return 32U;
 8002798:	2220      	movs	r2, #32
 800279a:	e7c8      	b.n	800272e <HAL_ADC_ConfigChannel+0x1f6>
  MODIFY_REG(*preg,
 800279c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800279e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80027a2:	6662      	str	r2, [r4, #100]	; 0x64
}
 80027a4:	e7c5      	b.n	8002732 <HAL_ADC_ConfigChannel+0x1fa>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027a6:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80027aa:	b112      	cbz	r2, 80027b2 <HAL_ADC_ConfigChannel+0x27a>
  return __builtin_clz(value);
 80027ac:	fab2 f282 	clz	r2, r2
 80027b0:	e7ca      	b.n	8002748 <HAL_ADC_ConfigChannel+0x210>
    return 32U;
 80027b2:	2220      	movs	r2, #32
 80027b4:	e7c8      	b.n	8002748 <HAL_ADC_ConfigChannel+0x210>
  MODIFY_REG(*preg,
 80027b6:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 80027b8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80027bc:	66a2      	str	r2, [r4, #104]	; 0x68
}
 80027be:	e7c5      	b.n	800274c <HAL_ADC_ConfigChannel+0x214>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027c0:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80027c4:	b112      	cbz	r2, 80027cc <HAL_ADC_ConfigChannel+0x294>
  return __builtin_clz(value);
 80027c6:	fab2 f282 	clz	r2, r2
 80027ca:	e7ca      	b.n	8002762 <HAL_ADC_ConfigChannel+0x22a>
    return 32U;
 80027cc:	2220      	movs	r2, #32
 80027ce:	e7c8      	b.n	8002762 <HAL_ADC_ConfigChannel+0x22a>
    SET_BIT(ADCx->DIFSEL,
 80027d0:	f8d2 40b0 	ldr.w	r4, [r2, #176]	; 0xb0
 80027d4:	f3c0 0012 	ubfx	r0, r0, #0, #19
 80027d8:	4320      	orrs	r0, r4
 80027da:	f8c2 00b0 	str.w	r0, [r2, #176]	; 0xb0
 80027de:	e74e      	b.n	800267e <HAL_ADC_ConfigChannel+0x146>
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80027e0:	681c      	ldr	r4, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80027e2:	680a      	ldr	r2, [r1, #0]
 80027e4:	f3c2 0512 	ubfx	r5, r2, #0, #19
 80027e8:	2d00      	cmp	r5, #0
 80027ea:	d138      	bne.n	800285e <HAL_ADC_ConfigChannel+0x326>
 80027ec:	0e90      	lsrs	r0, r2, #26
 80027ee:	3001      	adds	r0, #1
 80027f0:	f000 001f 	and.w	r0, r0, #31
 80027f4:	2809      	cmp	r0, #9
 80027f6:	bf8c      	ite	hi
 80027f8:	2000      	movhi	r0, #0
 80027fa:	2001      	movls	r0, #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80027fc:	2800      	cmp	r0, #0
 80027fe:	d077      	beq.n	80028f0 <HAL_ADC_ConfigChannel+0x3b8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002800:	2d00      	cmp	r5, #0
 8002802:	d13b      	bne.n	800287c <HAL_ADC_ConfigChannel+0x344>
 8002804:	0e90      	lsrs	r0, r2, #26
 8002806:	3001      	adds	r0, #1
 8002808:	0680      	lsls	r0, r0, #26
 800280a:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 800280e:	2d00      	cmp	r5, #0
 8002810:	d140      	bne.n	8002894 <HAL_ADC_ConfigChannel+0x35c>
 8002812:	0e96      	lsrs	r6, r2, #26
 8002814:	3601      	adds	r6, #1
 8002816:	f006 071f 	and.w	r7, r6, #31
 800281a:	2601      	movs	r6, #1
 800281c:	40be      	lsls	r6, r7
 800281e:	4330      	orrs	r0, r6
 8002820:	2d00      	cmp	r5, #0
 8002822:	d145      	bne.n	80028b0 <HAL_ADC_ConfigChannel+0x378>
 8002824:	0e92      	lsrs	r2, r2, #26
 8002826:	3201      	adds	r2, #1
 8002828:	f002 021f 	and.w	r2, r2, #31
 800282c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002830:	0512      	lsls	r2, r2, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002832:	4302      	orrs	r2, r0
 8002834:	6888      	ldr	r0, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002836:	f104 0614 	add.w	r6, r4, #20
 800283a:	0e55      	lsrs	r5, r2, #25
 800283c:	00ad      	lsls	r5, r5, #2
 800283e:	f005 0504 	and.w	r5, r5, #4
  MODIFY_REG(*preg,
 8002842:	5974      	ldr	r4, [r6, r5]
 8002844:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8002848:	f04f 0c07 	mov.w	ip, #7
 800284c:	fa0c fc02 	lsl.w	ip, ip, r2
 8002850:	ea24 0c0c 	bic.w	ip, r4, ip
 8002854:	4090      	lsls	r0, r2
 8002856:	ea4c 0000 	orr.w	r0, ip, r0
 800285a:	5170      	str	r0, [r6, r5]
}
 800285c:	e714      	b.n	8002688 <HAL_ADC_ConfigChannel+0x150>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800285e:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8002862:	b148      	cbz	r0, 8002878 <HAL_ADC_ConfigChannel+0x340>
  return __builtin_clz(value);
 8002864:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002868:	3001      	adds	r0, #1
 800286a:	f000 001f 	and.w	r0, r0, #31
 800286e:	2809      	cmp	r0, #9
 8002870:	bf8c      	ite	hi
 8002872:	2000      	movhi	r0, #0
 8002874:	2001      	movls	r0, #1
 8002876:	e7c1      	b.n	80027fc <HAL_ADC_ConfigChannel+0x2c4>
    return 32U;
 8002878:	2020      	movs	r0, #32
 800287a:	e7f5      	b.n	8002868 <HAL_ADC_ConfigChannel+0x330>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800287c:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8002880:	b130      	cbz	r0, 8002890 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8002882:	fab0 f080 	clz	r0, r0
 8002886:	3001      	adds	r0, #1
 8002888:	0680      	lsls	r0, r0, #26
 800288a:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 800288e:	e7be      	b.n	800280e <HAL_ADC_ConfigChannel+0x2d6>
    return 32U;
 8002890:	2020      	movs	r0, #32
 8002892:	e7f8      	b.n	8002886 <HAL_ADC_ConfigChannel+0x34e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002894:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8002898:	b146      	cbz	r6, 80028ac <HAL_ADC_ConfigChannel+0x374>
  return __builtin_clz(value);
 800289a:	fab6 f686 	clz	r6, r6
 800289e:	3601      	adds	r6, #1
 80028a0:	f006 061f 	and.w	r6, r6, #31
 80028a4:	2701      	movs	r7, #1
 80028a6:	fa07 f606 	lsl.w	r6, r7, r6
 80028aa:	e7b8      	b.n	800281e <HAL_ADC_ConfigChannel+0x2e6>
    return 32U;
 80028ac:	2620      	movs	r6, #32
 80028ae:	e7f6      	b.n	800289e <HAL_ADC_ConfigChannel+0x366>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028b0:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80028b4:	b142      	cbz	r2, 80028c8 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 80028b6:	fab2 f282 	clz	r2, r2
 80028ba:	3201      	adds	r2, #1
 80028bc:	f002 021f 	and.w	r2, r2, #31
 80028c0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80028c4:	0512      	lsls	r2, r2, #20
 80028c6:	e7b4      	b.n	8002832 <HAL_ADC_ConfigChannel+0x2fa>
    return 32U;
 80028c8:	2220      	movs	r2, #32
 80028ca:	e7f6      	b.n	80028ba <HAL_ADC_ConfigChannel+0x382>
 80028cc:	03fff000 	.word	0x03fff000
 80028d0:	407f0000 	.word	0x407f0000
 80028d4:	80080000 	.word	0x80080000
 80028d8:	50000100 	.word	0x50000100
 80028dc:	50000700 	.word	0x50000700
 80028e0:	c3210000 	.word	0xc3210000
 80028e4:	90c00010 	.word	0x90c00010
 80028e8:	c7520000 	.word	0xc7520000
 80028ec:	cb840000 	.word	0xcb840000
 80028f0:	b9cd      	cbnz	r5, 8002926 <HAL_ADC_ConfigChannel+0x3ee>
 80028f2:	0e90      	lsrs	r0, r2, #26
 80028f4:	3001      	adds	r0, #1
 80028f6:	0680      	lsls	r0, r0, #26
 80028f8:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80028fc:	b9fd      	cbnz	r5, 800293e <HAL_ADC_ConfigChannel+0x406>
 80028fe:	0e96      	lsrs	r6, r2, #26
 8002900:	3601      	adds	r6, #1
 8002902:	f006 071f 	and.w	r7, r6, #31
 8002906:	2601      	movs	r6, #1
 8002908:	40be      	lsls	r6, r7
 800290a:	4330      	orrs	r0, r6
 800290c:	bb2d      	cbnz	r5, 800295a <HAL_ADC_ConfigChannel+0x422>
 800290e:	0e92      	lsrs	r2, r2, #26
 8002910:	3201      	adds	r2, #1
 8002912:	f002 021f 	and.w	r2, r2, #31
 8002916:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800291a:	3a1e      	subs	r2, #30
 800291c:	0512      	lsls	r2, r2, #20
 800291e:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002922:	4302      	orrs	r2, r0
 8002924:	e786      	b.n	8002834 <HAL_ADC_ConfigChannel+0x2fc>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002926:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 800292a:	b130      	cbz	r0, 800293a <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 800292c:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002930:	3001      	adds	r0, #1
 8002932:	0680      	lsls	r0, r0, #26
 8002934:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8002938:	e7e0      	b.n	80028fc <HAL_ADC_ConfigChannel+0x3c4>
    return 32U;
 800293a:	2020      	movs	r0, #32
 800293c:	e7f8      	b.n	8002930 <HAL_ADC_ConfigChannel+0x3f8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800293e:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8002942:	b146      	cbz	r6, 8002956 <HAL_ADC_ConfigChannel+0x41e>
  return __builtin_clz(value);
 8002944:	fab6 f686 	clz	r6, r6
 8002948:	3601      	adds	r6, #1
 800294a:	f006 061f 	and.w	r6, r6, #31
 800294e:	2701      	movs	r7, #1
 8002950:	fa07 f606 	lsl.w	r6, r7, r6
 8002954:	e7d9      	b.n	800290a <HAL_ADC_ConfigChannel+0x3d2>
    return 32U;
 8002956:	2620      	movs	r6, #32
 8002958:	e7f6      	b.n	8002948 <HAL_ADC_ConfigChannel+0x410>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800295a:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 800295e:	b15a      	cbz	r2, 8002978 <HAL_ADC_ConfigChannel+0x440>
  return __builtin_clz(value);
 8002960:	fab2 f282 	clz	r2, r2
 8002964:	3201      	adds	r2, #1
 8002966:	f002 021f 	and.w	r2, r2, #31
 800296a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800296e:	3a1e      	subs	r2, #30
 8002970:	0512      	lsls	r2, r2, #20
 8002972:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8002976:	e7d4      	b.n	8002922 <HAL_ADC_ConfigChannel+0x3ea>
    return 32U;
 8002978:	2220      	movs	r2, #32
 800297a:	e7f3      	b.n	8002964 <HAL_ADC_ConfigChannel+0x42c>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800297c:	f500 7000 	add.w	r0, r0, #512	; 0x200
 8002980:	e691      	b.n	80026a6 <HAL_ADC_ConfigChannel+0x16e>
 8002982:	4835      	ldr	r0, [pc, #212]	; (8002a58 <HAL_ADC_ConfigChannel+0x520>)
 8002984:	e68f      	b.n	80026a6 <HAL_ADC_ConfigChannel+0x16e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002986:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 800298a:	f47f ae97 	bne.w	80026bc <HAL_ADC_ConfigChannel+0x184>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800298e:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 8002992:	d004      	beq.n	800299e <HAL_ADC_ConfigChannel+0x466>
 8002994:	4a31      	ldr	r2, [pc, #196]	; (8002a5c <HAL_ADC_ConfigChannel+0x524>)
 8002996:	4291      	cmp	r1, r2
 8002998:	d001      	beq.n	800299e <HAL_ADC_ConfigChannel+0x466>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800299a:	2000      	movs	r0, #0
 800299c:	e5e3      	b.n	8002566 <HAL_ADC_ConfigChannel+0x2e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800299e:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 80029a2:	d019      	beq.n	80029d8 <HAL_ADC_ConfigChannel+0x4a0>
 80029a4:	4a2e      	ldr	r2, [pc, #184]	; (8002a60 <HAL_ADC_ConfigChannel+0x528>)
 80029a6:	4291      	cmp	r1, r2
 80029a8:	d014      	beq.n	80029d4 <HAL_ADC_ConfigChannel+0x49c>
 80029aa:	492e      	ldr	r1, [pc, #184]	; (8002a64 <HAL_ADC_ConfigChannel+0x52c>)
 80029ac:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80029b0:	688a      	ldr	r2, [r1, #8]
 80029b2:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 80029b6:	4314      	orrs	r4, r2
 80029b8:	608c      	str	r4, [r1, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80029ba:	4a2b      	ldr	r2, [pc, #172]	; (8002a68 <HAL_ADC_ConfigChannel+0x530>)
 80029bc:	6812      	ldr	r2, [r2, #0]
 80029be:	0992      	lsrs	r2, r2, #6
 80029c0:	492a      	ldr	r1, [pc, #168]	; (8002a6c <HAL_ADC_ConfigChannel+0x534>)
 80029c2:	fba1 1202 	umull	r1, r2, r1, r2
 80029c6:	0992      	lsrs	r2, r2, #6
 80029c8:	3201      	adds	r2, #1
 80029ca:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80029ce:	0092      	lsls	r2, r2, #2
 80029d0:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 80029d2:	e006      	b.n	80029e2 <HAL_ADC_ConfigChannel+0x4aa>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80029d4:	4920      	ldr	r1, [pc, #128]	; (8002a58 <HAL_ADC_ConfigChannel+0x520>)
 80029d6:	e7e9      	b.n	80029ac <HAL_ADC_ConfigChannel+0x474>
 80029d8:	491f      	ldr	r1, [pc, #124]	; (8002a58 <HAL_ADC_ConfigChannel+0x520>)
 80029da:	e7e7      	b.n	80029ac <HAL_ADC_ConfigChannel+0x474>
            wait_loop_index--;
 80029dc:	9a01      	ldr	r2, [sp, #4]
 80029de:	3a01      	subs	r2, #1
 80029e0:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 80029e2:	9a01      	ldr	r2, [sp, #4]
 80029e4:	2a00      	cmp	r2, #0
 80029e6:	d1f9      	bne.n	80029dc <HAL_ADC_ConfigChannel+0x4a4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029e8:	2000      	movs	r0, #0
 80029ea:	e5bc      	b.n	8002566 <HAL_ADC_ConfigChannel+0x2e>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80029ec:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
 80029f0:	f47f ae68 	bne.w	80026c4 <HAL_ADC_ConfigChannel+0x18c>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80029f4:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 80029f8:	d00e      	beq.n	8002a18 <HAL_ADC_ConfigChannel+0x4e0>
 80029fa:	4a19      	ldr	r2, [pc, #100]	; (8002a60 <HAL_ADC_ConfigChannel+0x528>)
 80029fc:	4291      	cmp	r1, r2
 80029fe:	d009      	beq.n	8002a14 <HAL_ADC_ConfigChannel+0x4dc>
 8002a00:	4918      	ldr	r1, [pc, #96]	; (8002a64 <HAL_ADC_ConfigChannel+0x52c>)
 8002a02:	f044 7480 	orr.w	r4, r4, #16777216	; 0x1000000
 8002a06:	688a      	ldr	r2, [r1, #8]
 8002a08:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8002a0c:	4314      	orrs	r4, r2
 8002a0e:	608c      	str	r4, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a10:	2000      	movs	r0, #0
}
 8002a12:	e5a8      	b.n	8002566 <HAL_ADC_ConfigChannel+0x2e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a14:	4910      	ldr	r1, [pc, #64]	; (8002a58 <HAL_ADC_ConfigChannel+0x520>)
 8002a16:	e7f4      	b.n	8002a02 <HAL_ADC_ConfigChannel+0x4ca>
 8002a18:	490f      	ldr	r1, [pc, #60]	; (8002a58 <HAL_ADC_ConfigChannel+0x520>)
 8002a1a:	e7f2      	b.n	8002a02 <HAL_ADC_ConfigChannel+0x4ca>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002a1c:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
 8002a20:	d113      	bne.n	8002a4a <HAL_ADC_ConfigChannel+0x512>
        if (ADC_VREFINT_INSTANCE(hadc))
 8002a22:	4a0f      	ldr	r2, [pc, #60]	; (8002a60 <HAL_ADC_ConfigChannel+0x528>)
 8002a24:	4291      	cmp	r1, r2
 8002a26:	d012      	beq.n	8002a4e <HAL_ADC_ConfigChannel+0x516>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a28:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 8002a2c:	d009      	beq.n	8002a42 <HAL_ADC_ConfigChannel+0x50a>
 8002a2e:	480d      	ldr	r0, [pc, #52]	; (8002a64 <HAL_ADC_ConfigChannel+0x52c>)
 8002a30:	f444 0280 	orr.w	r2, r4, #4194304	; 0x400000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002a34:	6881      	ldr	r1, [r0, #8]
 8002a36:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8002a3a:	430a      	orrs	r2, r1
 8002a3c:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a3e:	2000      	movs	r0, #0
}
 8002a40:	e591      	b.n	8002566 <HAL_ADC_ConfigChannel+0x2e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a42:	4805      	ldr	r0, [pc, #20]	; (8002a58 <HAL_ADC_ConfigChannel+0x520>)
 8002a44:	e7f4      	b.n	8002a30 <HAL_ADC_ConfigChannel+0x4f8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a46:	2000      	movs	r0, #0
 8002a48:	e58d      	b.n	8002566 <HAL_ADC_ConfigChannel+0x2e>
 8002a4a:	2000      	movs	r0, #0
 8002a4c:	e58b      	b.n	8002566 <HAL_ADC_ConfigChannel+0x2e>
 8002a4e:	2000      	movs	r0, #0
 8002a50:	e589      	b.n	8002566 <HAL_ADC_ConfigChannel+0x2e>
  __HAL_LOCK(hadc);
 8002a52:	2002      	movs	r0, #2
 8002a54:	e58a      	b.n	800256c <HAL_ADC_ConfigChannel+0x34>
 8002a56:	bf00      	nop
 8002a58:	50000300 	.word	0x50000300
 8002a5c:	50000600 	.word	0x50000600
 8002a60:	50000100 	.word	0x50000100
 8002a64:	50000700 	.word	0x50000700
 8002a68:	20000000 	.word	0x20000000
 8002a6c:	053e2d63 	.word	0x053e2d63

08002a70 <ADC_Enable>:
{
 8002a70:	b538      	push	{r3, r4, r5, lr}
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002a72:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002a74:	689a      	ldr	r2, [r3, #8]
 8002a76:	f012 0f01 	tst.w	r2, #1
 8002a7a:	d140      	bne.n	8002afe <ADC_Enable+0x8e>
 8002a7c:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002a7e:	6899      	ldr	r1, [r3, #8]
 8002a80:	4a20      	ldr	r2, [pc, #128]	; (8002b04 <ADC_Enable+0x94>)
 8002a82:	4211      	tst	r1, r2
 8002a84:	d009      	beq.n	8002a9a <ADC_Enable+0x2a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a86:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8002a88:	f043 0310 	orr.w	r3, r3, #16
 8002a8c:	65c3      	str	r3, [r0, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a8e:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8002a90:	f043 0301 	orr.w	r3, r3, #1
 8002a94:	6603      	str	r3, [r0, #96]	; 0x60
      return HAL_ERROR;
 8002a96:	2001      	movs	r0, #1
 8002a98:	e032      	b.n	8002b00 <ADC_Enable+0x90>
  MODIFY_REG(ADCx->CR,
 8002a9a:	689a      	ldr	r2, [r3, #8]
 8002a9c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002aa0:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002aa4:	f042 0201 	orr.w	r2, r2, #1
 8002aa8:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8002aaa:	f7ff fa09 	bl	8001ec0 <HAL_GetTick>
 8002aae:	4605      	mov	r5, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002ab0:	6823      	ldr	r3, [r4, #0]
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	f012 0f01 	tst.w	r2, #1
 8002ab8:	d11f      	bne.n	8002afa <ADC_Enable+0x8a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002aba:	689a      	ldr	r2, [r3, #8]
 8002abc:	f012 0f01 	tst.w	r2, #1
 8002ac0:	d107      	bne.n	8002ad2 <ADC_Enable+0x62>
  MODIFY_REG(ADCx->CR,
 8002ac2:	689a      	ldr	r2, [r3, #8]
 8002ac4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002ac8:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002acc:	f042 0201 	orr.w	r2, r2, #1
 8002ad0:	609a      	str	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002ad2:	f7ff f9f5 	bl	8001ec0 <HAL_GetTick>
 8002ad6:	1b43      	subs	r3, r0, r5
 8002ad8:	2b02      	cmp	r3, #2
 8002ada:	d9e9      	bls.n	8002ab0 <ADC_Enable+0x40>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002adc:	6823      	ldr	r3, [r4, #0]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f013 0f01 	tst.w	r3, #1
 8002ae4:	d1e4      	bne.n	8002ab0 <ADC_Enable+0x40>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ae6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002ae8:	f043 0310 	orr.w	r3, r3, #16
 8002aec:	65e3      	str	r3, [r4, #92]	; 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002aee:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002af0:	f043 0301 	orr.w	r3, r3, #1
 8002af4:	6623      	str	r3, [r4, #96]	; 0x60
          return HAL_ERROR;
 8002af6:	2001      	movs	r0, #1
 8002af8:	e002      	b.n	8002b00 <ADC_Enable+0x90>
  return HAL_OK;
 8002afa:	2000      	movs	r0, #0
 8002afc:	e000      	b.n	8002b00 <ADC_Enable+0x90>
 8002afe:	2000      	movs	r0, #0
}
 8002b00:	bd38      	pop	{r3, r4, r5, pc}
 8002b02:	bf00      	nop
 8002b04:	8000003f 	.word	0x8000003f

08002b08 <HAL_ADC_Start_DMA>:
{
 8002b08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b0c:	4604      	mov	r4, r0
 8002b0e:	460f      	mov	r7, r1
 8002b10:	4690      	mov	r8, r2
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002b12:	6800      	ldr	r0, [r0, #0]
 8002b14:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8002b18:	d021      	beq.n	8002b5e <HAL_ADC_Start_DMA+0x56>
 8002b1a:	4b42      	ldr	r3, [pc, #264]	; (8002c24 <HAL_ADC_Start_DMA+0x11c>)
 8002b1c:	4298      	cmp	r0, r3
 8002b1e:	d01b      	beq.n	8002b58 <HAL_ADC_Start_DMA+0x50>
 8002b20:	4b41      	ldr	r3, [pc, #260]	; (8002c28 <HAL_ADC_Start_DMA+0x120>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002b22:	689e      	ldr	r6, [r3, #8]
 8002b24:	f006 061f 	and.w	r6, r6, #31
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002b28:	6885      	ldr	r5, [r0, #8]
 8002b2a:	f015 0f04 	tst.w	r5, #4
 8002b2e:	d174      	bne.n	8002c1a <HAL_ADC_Start_DMA+0x112>
    __HAL_LOCK(hadc);
 8002b30:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
 8002b34:	2b01      	cmp	r3, #1
 8002b36:	d073      	beq.n	8002c20 <HAL_ADC_Start_DMA+0x118>
 8002b38:	2301      	movs	r3, #1
 8002b3a:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002b3e:	4b3b      	ldr	r3, [pc, #236]	; (8002c2c <HAL_ADC_Start_DMA+0x124>)
 8002b40:	4298      	cmp	r0, r3
 8002b42:	d00e      	beq.n	8002b62 <HAL_ADC_Start_DMA+0x5a>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002b44:	b16e      	cbz	r6, 8002b62 <HAL_ADC_Start_DMA+0x5a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002b46:	2e05      	cmp	r6, #5
 8002b48:	d00b      	beq.n	8002b62 <HAL_ADC_Start_DMA+0x5a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002b4a:	2e09      	cmp	r6, #9
 8002b4c:	d009      	beq.n	8002b62 <HAL_ADC_Start_DMA+0x5a>
      __HAL_UNLOCK(hadc);
 8002b4e:	2300      	movs	r3, #0
 8002b50:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
      tmp_hal_status = HAL_ERROR;
 8002b54:	2001      	movs	r0, #1
 8002b56:	e061      	b.n	8002c1c <HAL_ADC_Start_DMA+0x114>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002b58:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002b5c:	e7e1      	b.n	8002b22 <HAL_ADC_Start_DMA+0x1a>
 8002b5e:	4b34      	ldr	r3, [pc, #208]	; (8002c30 <HAL_ADC_Start_DMA+0x128>)
 8002b60:	e7df      	b.n	8002b22 <HAL_ADC_Start_DMA+0x1a>
      tmp_hal_status = ADC_Enable(hadc);
 8002b62:	4620      	mov	r0, r4
 8002b64:	f7ff ff84 	bl	8002a70 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8002b68:	2800      	cmp	r0, #0
 8002b6a:	d152      	bne.n	8002c12 <HAL_ADC_Start_DMA+0x10a>
        ADC_STATE_CLR_SET(hadc->State,
 8002b6c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002b6e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002b72:	f023 0301 	bic.w	r3, r3, #1
 8002b76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b7a:	65e3      	str	r3, [r4, #92]	; 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002b7c:	6823      	ldr	r3, [r4, #0]
 8002b7e:	4a29      	ldr	r2, [pc, #164]	; (8002c24 <HAL_ADC_Start_DMA+0x11c>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d040      	beq.n	8002c06 <HAL_ADC_Start_DMA+0xfe>
 8002b84:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d039      	beq.n	8002c00 <HAL_ADC_Start_DMA+0xf8>
 8002b8c:	461a      	mov	r2, r3
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d000      	beq.n	8002b94 <HAL_ADC_Start_DMA+0x8c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002b92:	b91e      	cbnz	r6, 8002b9c <HAL_ADC_Start_DMA+0x94>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002b94:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002b96:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8002b9a:	65e3      	str	r3, [r4, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002b9c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002b9e:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8002ba2:	d033      	beq.n	8002c0c <HAL_ADC_Start_DMA+0x104>
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002ba4:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002ba6:	f023 0306 	bic.w	r3, r3, #6
 8002baa:	6623      	str	r3, [r4, #96]	; 0x60
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002bac:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002bae:	4a21      	ldr	r2, [pc, #132]	; (8002c34 <HAL_ADC_Start_DMA+0x12c>)
 8002bb0:	62da      	str	r2, [r3, #44]	; 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002bb2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002bb4:	4a20      	ldr	r2, [pc, #128]	; (8002c38 <HAL_ADC_Start_DMA+0x130>)
 8002bb6:	631a      	str	r2, [r3, #48]	; 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002bb8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002bba:	4a20      	ldr	r2, [pc, #128]	; (8002c3c <HAL_ADC_Start_DMA+0x134>)
 8002bbc:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002bbe:	6823      	ldr	r3, [r4, #0]
 8002bc0:	221c      	movs	r2, #28
 8002bc2:	601a      	str	r2, [r3, #0]
        __HAL_UNLOCK(hadc);
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002bca:	6822      	ldr	r2, [r4, #0]
 8002bcc:	6853      	ldr	r3, [r2, #4]
 8002bce:	f043 0310 	orr.w	r3, r3, #16
 8002bd2:	6053      	str	r3, [r2, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002bd4:	6822      	ldr	r2, [r4, #0]
 8002bd6:	68d3      	ldr	r3, [r2, #12]
 8002bd8:	f043 0301 	orr.w	r3, r3, #1
 8002bdc:	60d3      	str	r3, [r2, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002bde:	6821      	ldr	r1, [r4, #0]
 8002be0:	4643      	mov	r3, r8
 8002be2:	463a      	mov	r2, r7
 8002be4:	3140      	adds	r1, #64	; 0x40
 8002be6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002be8:	f000 ff9a 	bl	8003b20 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002bec:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8002bee:	6893      	ldr	r3, [r2, #8]
 8002bf0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002bf4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002bf8:	f043 0304 	orr.w	r3, r3, #4
 8002bfc:	6093      	str	r3, [r2, #8]
}
 8002bfe:	e00d      	b.n	8002c1c <HAL_ADC_Start_DMA+0x114>
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002c00:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 8002c04:	e7c3      	b.n	8002b8e <HAL_ADC_Start_DMA+0x86>
 8002c06:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8002c0a:	e7c0      	b.n	8002b8e <HAL_ADC_Start_DMA+0x86>
          ADC_CLEAR_ERRORCODE(hadc);
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	6623      	str	r3, [r4, #96]	; 0x60
 8002c10:	e7cc      	b.n	8002bac <HAL_ADC_Start_DMA+0xa4>
        __HAL_UNLOCK(hadc);
 8002c12:	2300      	movs	r3, #0
 8002c14:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
 8002c18:	e000      	b.n	8002c1c <HAL_ADC_Start_DMA+0x114>
    tmp_hal_status = HAL_BUSY;
 8002c1a:	2002      	movs	r0, #2
}
 8002c1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_LOCK(hadc);
 8002c20:	2002      	movs	r0, #2
 8002c22:	e7fb      	b.n	8002c1c <HAL_ADC_Start_DMA+0x114>
 8002c24:	50000100 	.word	0x50000100
 8002c28:	50000700 	.word	0x50000700
 8002c2c:	50000600 	.word	0x50000600
 8002c30:	50000300 	.word	0x50000300
 8002c34:	08002495 	.word	0x08002495
 8002c38:	080021a1 	.word	0x080021a1
 8002c3c:	0800251d 	.word	0x0800251d

08002c40 <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
{
 8002c40:	b538      	push	{r3, r4, r5, lr}
 8002c42:	4604      	mov	r4, r0
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002c44:	6803      	ldr	r3, [r0, #0]
 8002c46:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c4a:	d073      	beq.n	8002d34 <HAL_ADCEx_InjectedStart_IT+0xf4>
 8002c4c:	4a55      	ldr	r2, [pc, #340]	; (8002da4 <HAL_ADCEx_InjectedStart_IT+0x164>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d06d      	beq.n	8002d2e <HAL_ADCEx_InjectedStart_IT+0xee>
 8002c52:	4a55      	ldr	r2, [pc, #340]	; (8002da8 <HAL_ADCEx_InjectedStart_IT+0x168>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002c54:	6895      	ldr	r5, [r2, #8]
 8002c56:	f005 051f 	and.w	r5, r5, #31
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002c5a:	689a      	ldr	r2, [r3, #8]
 8002c5c:	f012 0f08 	tst.w	r2, #8
 8002c60:	f040 809b 	bne.w	8002d9a <HAL_ADCEx_InjectedStart_IT+0x15a>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 8002c64:	68da      	ldr	r2, [r3, #12]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 8002c66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c68:	f413 7fc0 	tst.w	r3, #384	; 0x180
 8002c6c:	d101      	bne.n	8002c72 <HAL_ADCEx_InjectedStart_IT+0x32>
        && (tmp_config_injected_queue == 0UL)
 8002c6e:	2a00      	cmp	r2, #0
 8002c70:	da62      	bge.n	8002d38 <HAL_ADCEx_InjectedStart_IT+0xf8>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
      return HAL_ERROR;
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 8002c72:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
 8002c76:	2b01      	cmp	r3, #1
 8002c78:	f000 8091 	beq.w	8002d9e <HAL_ADCEx_InjectedStart_IT+0x15e>
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002c82:	4620      	mov	r0, r4
 8002c84:	f7ff fef4 	bl	8002a70 <ADC_Enable>

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002c88:	2800      	cmp	r0, #0
 8002c8a:	f040 8082 	bne.w	8002d92 <HAL_ADCEx_InjectedStart_IT+0x152>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 8002c8e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002c90:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002c94:	d056      	beq.n	8002d44 <HAL_ADCEx_InjectedStart_IT+0x104>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002c96:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002c98:	f023 0308 	bic.w	r3, r3, #8
 8002c9c:	6623      	str	r3, [r4, #96]	; 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 8002c9e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002ca0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002ca4:	f023 0301 	bic.w	r3, r3, #1
 8002ca8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002cac:	65e3      	str	r3, [r4, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002cae:	6823      	ldr	r3, [r4, #0]
 8002cb0:	4a3c      	ldr	r2, [pc, #240]	; (8002da4 <HAL_ADCEx_InjectedStart_IT+0x164>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d04c      	beq.n	8002d50 <HAL_ADCEx_InjectedStart_IT+0x110>
 8002cb6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d045      	beq.n	8002d4a <HAL_ADCEx_InjectedStart_IT+0x10a>
 8002cbe:	461a      	mov	r2, r3
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d000      	beq.n	8002cc6 <HAL_ADCEx_InjectedStart_IT+0x86>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002cc4:	b91d      	cbnz	r5, 8002cce <HAL_ADCEx_InjectedStart_IT+0x8e>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002cc6:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002cc8:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8002ccc:	65e2      	str	r2, [r4, #92]	; 0x5c
      }
#endif

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8002cce:	2260      	movs	r2, #96	; 0x60
 8002cd0:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58

      /* Enable ADC Injected context queue overflow interrupt if this feature   */
      /* is enabled.                                                            */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != 0UL)
 8002cd8:	6823      	ldr	r3, [r4, #0]
 8002cda:	68da      	ldr	r2, [r3, #12]
 8002cdc:	f412 1f00 	tst.w	r2, #2097152	; 0x200000
 8002ce0:	d003      	beq.n	8002cea <HAL_ADCEx_InjectedStart_IT+0xaa>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 8002ce2:	685a      	ldr	r2, [r3, #4]
 8002ce4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002ce8:	605a      	str	r2, [r3, #4]
      }

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8002cea:	69a3      	ldr	r3, [r4, #24]
 8002cec:	2b08      	cmp	r3, #8
 8002cee:	d032      	beq.n	8002d56 <HAL_ADCEx_InjectedStart_IT+0x116>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
          break;
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002cf0:	6822      	ldr	r2, [r4, #0]
 8002cf2:	6853      	ldr	r3, [r2, #4]
 8002cf4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002cf8:	6053      	str	r3, [r2, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8002cfa:	6822      	ldr	r2, [r4, #0]
 8002cfc:	6853      	ldr	r3, [r2, #4]
 8002cfe:	f043 0320 	orr.w	r3, r3, #32
 8002d02:	6053      	str	r3, [r2, #4]
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002d04:	6823      	ldr	r3, [r4, #0]
 8002d06:	4a27      	ldr	r2, [pc, #156]	; (8002da4 <HAL_ADCEx_InjectedStart_IT+0x164>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d032      	beq.n	8002d72 <HAL_ADCEx_InjectedStart_IT+0x132>
 8002d0c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d02b      	beq.n	8002d6c <HAL_ADCEx_InjectedStart_IT+0x12c>
 8002d14:	461a      	mov	r2, r3
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d02e      	beq.n	8002d78 <HAL_ADCEx_InjectedStart_IT+0x138>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002d1a:	b36d      	cbz	r5, 8002d78 <HAL_ADCEx_InjectedStart_IT+0x138>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002d1c:	2d06      	cmp	r5, #6
 8002d1e:	d02b      	beq.n	8002d78 <HAL_ADCEx_InjectedStart_IT+0x138>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002d20:	2d07      	cmp	r5, #7
 8002d22:	d029      	beq.n	8002d78 <HAL_ADCEx_InjectedStart_IT+0x138>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002d24:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002d26:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002d2a:	65e3      	str	r3, [r4, #92]	; 0x5c
 8002d2c:	e036      	b.n	8002d9c <HAL_ADCEx_InjectedStart_IT+0x15c>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002d2e:	f502 7200 	add.w	r2, r2, #512	; 0x200
 8002d32:	e78f      	b.n	8002c54 <HAL_ADCEx_InjectedStart_IT+0x14>
 8002d34:	4a1d      	ldr	r2, [pc, #116]	; (8002dac <HAL_ADCEx_InjectedStart_IT+0x16c>)
 8002d36:	e78d      	b.n	8002c54 <HAL_ADCEx_InjectedStart_IT+0x14>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d38:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002d3a:	f043 0320 	orr.w	r3, r3, #32
 8002d3e:	65e3      	str	r3, [r4, #92]	; 0x5c
      return HAL_ERROR;
 8002d40:	2001      	movs	r0, #1
 8002d42:	e02b      	b.n	8002d9c <HAL_ADCEx_InjectedStart_IT+0x15c>
        ADC_CLEAR_ERRORCODE(hadc);
 8002d44:	2300      	movs	r3, #0
 8002d46:	6623      	str	r3, [r4, #96]	; 0x60
 8002d48:	e7a9      	b.n	8002c9e <HAL_ADCEx_InjectedStart_IT+0x5e>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002d4a:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 8002d4e:	e7b7      	b.n	8002cc0 <HAL_ADCEx_InjectedStart_IT+0x80>
 8002d50:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8002d54:	e7b4      	b.n	8002cc0 <HAL_ADCEx_InjectedStart_IT+0x80>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002d56:	6822      	ldr	r2, [r4, #0]
 8002d58:	6853      	ldr	r3, [r2, #4]
 8002d5a:	f023 0320 	bic.w	r3, r3, #32
 8002d5e:	6053      	str	r3, [r2, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8002d60:	6822      	ldr	r2, [r4, #0]
 8002d62:	6853      	ldr	r3, [r2, #4]
 8002d64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d68:	6053      	str	r3, [r2, #4]
          break;
 8002d6a:	e7cb      	b.n	8002d04 <HAL_ADCEx_InjectedStart_IT+0xc4>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002d6c:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 8002d70:	e7d1      	b.n	8002d16 <HAL_ADCEx_InjectedStart_IT+0xd6>
 8002d72:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8002d76:	e7ce      	b.n	8002d16 <HAL_ADCEx_InjectedStart_IT+0xd6>
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 8002d78:	68da      	ldr	r2, [r3, #12]
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8002d7a:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8002d7e:	d10d      	bne.n	8002d9c <HAL_ADCEx_InjectedStart_IT+0x15c>
  MODIFY_REG(ADCx->CR,
 8002d80:	689a      	ldr	r2, [r3, #8]
 8002d82:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002d86:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002d8a:	f042 0208 	orr.w	r2, r2, #8
 8002d8e:	609a      	str	r2, [r3, #8]
}
 8002d90:	e004      	b.n	8002d9c <HAL_ADCEx_InjectedStart_IT+0x15c>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002d92:	2300      	movs	r3, #0
 8002d94:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 8002d98:	e000      	b.n	8002d9c <HAL_ADCEx_InjectedStart_IT+0x15c>
    return HAL_BUSY;
 8002d9a:	2002      	movs	r0, #2
  }
}
 8002d9c:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_LOCK(hadc);
 8002d9e:	2002      	movs	r0, #2
 8002da0:	e7fc      	b.n	8002d9c <HAL_ADCEx_InjectedStart_IT+0x15c>
 8002da2:	bf00      	nop
 8002da4:	50000100 	.word	0x50000100
 8002da8:	50000700 	.word	0x50000700
 8002dac:	50000300 	.word	0x50000300

08002db0 <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002db0:	4770      	bx	lr

08002db2 <HAL_ADCEx_InjectedQueueOverflowCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8002db2:	4770      	bx	lr

08002db4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002db4:	4770      	bx	lr

08002db6 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002db6:	4770      	bx	lr

08002db8 <HAL_ADCEx_EndOfSamplingCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002db8:	4770      	bx	lr
	...

08002dbc <HAL_ADCEx_InjectedConfigChannel>:
  * @param sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc, ADC_InjectionConfTypeDef *sConfigInjected)
{
 8002dbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	4603      	mov	r3, r0
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	9201      	str	r2, [sp, #4]
  assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), sConfigInjected->InjectedOffset));
  assert_param(IS_ADC_OFFSET_SIGN(sConfigInjected->InjectedOffsetSign));
  assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->InjectedOffsetSaturation));
  assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->InjecOversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002dc6:	6940      	ldr	r0, [r0, #20]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002dc8:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8002dcc:	2a01      	cmp	r2, #1
 8002dce:	f000 831f 	beq.w	8003410 <HAL_ADCEx_InjectedConfigChannel+0x654>
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8002dd8:	b1a8      	cbz	r0, 8002e06 <HAL_ADCEx_InjectedConfigChannel+0x4a>
      (sConfigInjected->InjectedNbrOfConversion == 1U))
 8002dda:	6a0a      	ldr	r2, [r1, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8002ddc:	2a01      	cmp	r2, #1
 8002dde:	d012      	beq.n	8002e06 <HAL_ADCEx_InjectedConfigChannel+0x4a>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8002de0:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8002de2:	2800      	cmp	r0, #0
 8002de4:	f040 80cd 	bne.w	8002f82 <HAL_ADCEx_InjectedConfigChannel+0x1c6>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = sConfigInjected->InjectedNbrOfConversion;
 8002de8:	669a      	str	r2, [r3, #104]	; 0x68
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8002dea:	2200      	movs	r2, #0
 8002dec:	665a      	str	r2, [r3, #100]	; 0x64
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8002dee:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 8002df0:	2c00      	cmp	r4, #0
 8002df2:	f000 80c3 	beq.w	8002f7c <HAL_ADCEx_InjectedConfigChannel+0x1c0>
      {
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8002df6:	6a0a      	ldr	r2, [r1, #32]
 8002df8:	3a01      	subs	r2, #1
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8002dfa:	f004 047c 	and.w	r4, r4, #124	; 0x7c
 8002dfe:	4322      	orrs	r2, r4
                                           | sConfigInjected->ExternalTrigInjecConvEdge
 8002e00:	6acc      	ldr	r4, [r1, #44]	; 0x2c
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8002e02:	4314      	orrs	r4, r2
 8002e04:	e0be      	b.n	8002f84 <HAL_ADCEx_InjectedConfigChannel+0x1c8>
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8002e06:	684a      	ldr	r2, [r1, #4]
 8002e08:	2a09      	cmp	r2, #9
 8002e0a:	f000 8097 	beq.w	8002f3c <HAL_ADCEx_InjectedConfigChannel+0x180>
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002e0e:	681a      	ldr	r2, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002e10:	6890      	ldr	r0, [r2, #8]
 8002e12:	f010 0f08 	tst.w	r0, #8
 8002e16:	d110      	bne.n	8002e3a <HAL_ADCEx_InjectedConfigChannel+0x7e>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8002e18:	f891 0025 	ldrb.w	r0, [r1, #37]	; 0x25
 8002e1c:	2800      	cmp	r0, #0
 8002e1e:	f040 80d0 	bne.w	8002fc2 <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8002e22:	68d0      	ldr	r0, [r2, #12]
 8002e24:	f420 1040 	bic.w	r0, r0, #3145728	; 0x300000
 8002e28:	f891 5026 	ldrb.w	r5, [r1, #38]	; 0x26
 8002e2c:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
 8002e30:	0524      	lsls	r4, r4, #20
 8002e32:	ea44 5445 	orr.w	r4, r4, r5, lsl #21
 8002e36:	4320      	orrs	r0, r4
 8002e38:	60d0      	str	r0, [r2, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002e3a:	681c      	ldr	r4, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002e3c:	68a2      	ldr	r2, [r4, #8]
 8002e3e:	f012 0204 	ands.w	r2, r2, #4
 8002e42:	d000      	beq.n	8002e46 <HAL_ADCEx_InjectedConfigChannel+0x8a>
 8002e44:	2201      	movs	r2, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002e46:	68a5      	ldr	r5, [r4, #8]
 8002e48:	f015 0508 	ands.w	r5, r5, #8
 8002e4c:	d000      	beq.n	8002e50 <HAL_ADCEx_InjectedConfigChannel+0x94>
 8002e4e:	2501      	movs	r5, #1
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002e50:	2a00      	cmp	r2, #0
 8002e52:	f040 8161 	bne.w	8003118 <HAL_ADCEx_InjectedConfigChannel+0x35c>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002e56:	2d00      	cmp	r5, #0
 8002e58:	f040 819b 	bne.w	8003192 <HAL_ADCEx_InjectedConfigChannel+0x3d6>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8002e5c:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 8002e5e:	b11a      	cbz	r2, 8002e68 <HAL_ADCEx_InjectedConfigChannel+0xac>
        || (sConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8002e60:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8002e62:	2a00      	cmp	r2, #0
 8002e64:	f040 80bc 	bne.w	8002fe0 <HAL_ADCEx_InjectedConfigChannel+0x224>
    {
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8002e68:	f891 2025 	ldrb.w	r2, [r1, #37]	; 0x25
 8002e6c:	2a01      	cmp	r2, #1
 8002e6e:	f000 80b1 	beq.w	8002fd4 <HAL_ADCEx_InjectedConfigChannel+0x218>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8002e72:	68e2      	ldr	r2, [r4, #12]
 8002e74:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8002e78:	60e2      	str	r2, [r4, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e7a:	2000      	movs	r0, #0
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
      }
    }

    if (sConfigInjected->InjecOversamplingMode == ENABLE)
 8002e7c:	f891 2030 	ldrb.w	r2, [r1, #48]	; 0x30
 8002e80:	2a01      	cmp	r2, #1
 8002e82:	f000 80bc 	beq.w	8002ffe <HAL_ADCEx_InjectedConfigChannel+0x242>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8002e86:	681c      	ldr	r4, [r3, #0]
 8002e88:	6922      	ldr	r2, [r4, #16]
 8002e8a:	f022 0202 	bic.w	r2, r2, #2
 8002e8e:	6122      	str	r2, [r4, #16]
    }

    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (sConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002e90:	688a      	ldr	r2, [r1, #8]
 8002e92:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8002e96:	f000 80be 	beq.w	8003016 <HAL_ADCEx_InjectedConfigChannel+0x25a>
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSamplingTime);
 8002e9a:	681c      	ldr	r4, [r3, #0]
 8002e9c:	680e      	ldr	r6, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002e9e:	f104 0c14 	add.w	ip, r4, #20
 8002ea2:	0e77      	lsrs	r7, r6, #25
 8002ea4:	00bf      	lsls	r7, r7, #2
 8002ea6:	f007 0704 	and.w	r7, r7, #4
  MODIFY_REG(*preg,
 8002eaa:	f85c 4007 	ldr.w	r4, [ip, r7]
 8002eae:	f3c6 5604 	ubfx	r6, r6, #20, #5
 8002eb2:	f04f 0e07 	mov.w	lr, #7
 8002eb6:	fa0e fe06 	lsl.w	lr, lr, r6
 8002eba:	ea24 040e 	bic.w	r4, r4, lr
 8002ebe:	40b2      	lsls	r2, r6
 8002ec0:	4322      	orrs	r2, r4
 8002ec2:	f84c 2007 	str.w	r2, [ip, r7]

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002ec6:	681c      	ldr	r4, [r3, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002ec8:	6962      	ldr	r2, [r4, #20]
 8002eca:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002ece:	6162      	str	r2, [r4, #20]

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8002ed0:	694c      	ldr	r4, [r1, #20]
 8002ed2:	681e      	ldr	r6, [r3, #0]
 8002ed4:	68f2      	ldr	r2, [r6, #12]
 8002ed6:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8002eda:	0052      	lsls	r2, r2, #1
 8002edc:	fa04 f202 	lsl.w	r2, r4, r2

    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8002ee0:	f8d1 c010 	ldr.w	ip, [r1, #16]
 8002ee4:	f1bc 0f04 	cmp.w	ip, #4
 8002ee8:	f000 80af 	beq.w	800304a <HAL_ADCEx_InjectedConfigChannel+0x28e>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002eec:	3660      	adds	r6, #96	; 0x60
  MODIFY_REG(*preg,
 8002eee:	f856 402c 	ldr.w	r4, [r6, ip, lsl #2]
 8002ef2:	4fa9      	ldr	r7, [pc, #676]	; (8003198 <HAL_ADCEx_InjectedConfigChannel+0x3dc>)
 8002ef4:	4027      	ands	r7, r4
 8002ef6:	680c      	ldr	r4, [r1, #0]
 8002ef8:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8002efc:	4322      	orrs	r2, r4
 8002efe:	4317      	orrs	r7, r2
 8002f00:	f047 4700 	orr.w	r7, r7, #2147483648	; 0x80000000
 8002f04:	f846 702c 	str.w	r7, [r6, ip, lsl #2]
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, sConfigInjected->InjectedOffsetNumber, sConfigInjected->InjectedChannel,
                       tmpOffsetShifted);

      /* Set ADC selected offset sign & saturation */
      LL_ADC_SetOffsetSign(hadc->Instance, sConfigInjected->InjectedOffsetNumber, sConfigInjected->InjectedOffsetSign);
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	690f      	ldr	r7, [r1, #16]
 8002f0c:	698c      	ldr	r4, [r1, #24]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f0e:	3260      	adds	r2, #96	; 0x60
  MODIFY_REG(*preg,
 8002f10:	f852 6027 	ldr.w	r6, [r2, r7, lsl #2]
 8002f14:	f026 7680 	bic.w	r6, r6, #16777216	; 0x1000000
 8002f18:	4334      	orrs	r4, r6
 8002f1a:	f842 4027 	str.w	r4, [r2, r7, lsl #2]
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 8002f1e:	681a      	ldr	r2, [r3, #0]
 8002f20:	690e      	ldr	r6, [r1, #16]
                                 (sConfigInjected->InjectedOffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8002f22:	7f0c      	ldrb	r4, [r1, #28]
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 8002f24:	2c01      	cmp	r4, #1
 8002f26:	f000 808d 	beq.w	8003044 <HAL_ADCEx_InjectedConfigChannel+0x288>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f2a:	3260      	adds	r2, #96	; 0x60
  MODIFY_REG(*preg,
 8002f2c:	f852 4026 	ldr.w	r4, [r2, r6, lsl #2]
 8002f30:	f024 7400 	bic.w	r4, r4, #33554432	; 0x2000000
 8002f34:	4325      	orrs	r5, r4
 8002f36:	f842 5026 	str.w	r5, [r2, r6, lsl #2]
}
 8002f3a:	e0ee      	b.n	800311a <HAL_ADCEx_InjectedConfigChannel+0x35e>
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8002f3c:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 8002f3e:	b1bc      	cbz	r4, 8002f70 <HAL_ADCEx_InjectedConfigChannel+0x1b4>
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8002f40:	6808      	ldr	r0, [r1, #0]
 8002f42:	0e82      	lsrs	r2, r0, #26
 8002f44:	0252      	lsls	r2, r2, #9
 8002f46:	f402 5278 	and.w	r2, r2, #15872	; 0x3e00
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8002f4a:	f004 047c 	and.w	r4, r4, #124	; 0x7c
 8002f4e:	4322      	orrs	r2, r4
                                           | sConfigInjected->ExternalTrigInjecConvEdge
 8002f50:	6ac8      	ldr	r0, [r1, #44]	; 0x2c
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8002f52:	4302      	orrs	r2, r0
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_JSQR_ContextQueueBeingBuilt);
 8002f54:	681c      	ldr	r4, [r3, #0]
 8002f56:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8002f58:	f020 407b 	bic.w	r0, r0, #4211081216	; 0xfb000000
 8002f5c:	f420 006f 	bic.w	r0, r0, #15663104	; 0xef0000
 8002f60:	f420 403f 	bic.w	r0, r0, #48896	; 0xbf00
 8002f64:	f020 00ff 	bic.w	r0, r0, #255	; 0xff
 8002f68:	4310      	orrs	r0, r2
 8002f6a:	64e0      	str	r0, [r4, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 8002f6c:	665a      	str	r2, [r3, #100]	; 0x64
 8002f6e:	e74e      	b.n	8002e0e <HAL_ADCEx_InjectedConfigChannel+0x52>
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 8002f70:	680a      	ldr	r2, [r1, #0]
 8002f72:	0e92      	lsrs	r2, r2, #26
 8002f74:	0252      	lsls	r2, r2, #9
 8002f76:	f402 5278 	and.w	r2, r2, #15872	; 0x3e00
 8002f7a:	e7eb      	b.n	8002f54 <HAL_ADCEx_InjectedConfigChannel+0x198>
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U));
 8002f7c:	6a0a      	ldr	r2, [r1, #32]
 8002f7e:	1e54      	subs	r4, r2, #1
 8002f80:	e000      	b.n	8002f84 <HAL_ADCEx_InjectedConfigChannel+0x1c8>
  uint32_t tmp_JSQR_ContextQueueBeingBuilt = 0U;
 8002f82:	2400      	movs	r4, #0
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8002f84:	6808      	ldr	r0, [r1, #0]
 8002f86:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8002f8a:	684a      	ldr	r2, [r1, #4]
 8002f8c:	f002 021f 	and.w	r2, r2, #31
 8002f90:	fa00 f202 	lsl.w	r2, r0, r2
 8002f94:	4322      	orrs	r2, r4
    hadc->InjectionConfig.ChannelCount--;
 8002f96:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8002f98:	3801      	subs	r0, #1
 8002f9a:	6698      	str	r0, [r3, #104]	; 0x68
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8002f9c:	6e5c      	ldr	r4, [r3, #100]	; 0x64
 8002f9e:	4322      	orrs	r2, r4
 8002fa0:	665a      	str	r2, [r3, #100]	; 0x64
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8002fa2:	2800      	cmp	r0, #0
 8002fa4:	f47f af33 	bne.w	8002e0e <HAL_ADCEx_InjectedConfigChannel+0x52>
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8002fa8:	681c      	ldr	r4, [r3, #0]
 8002faa:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8002fac:	f020 407b 	bic.w	r0, r0, #4211081216	; 0xfb000000
 8002fb0:	f420 006f 	bic.w	r0, r0, #15663104	; 0xef0000
 8002fb4:	f420 403f 	bic.w	r0, r0, #48896	; 0xbf00
 8002fb8:	f020 00ff 	bic.w	r0, r0, #255	; 0xff
 8002fbc:	4302      	orrs	r2, r0
 8002fbe:	64e2      	str	r2, [r4, #76]	; 0x4c
 8002fc0:	e725      	b.n	8002e0e <HAL_ADCEx_InjectedConfigChannel+0x52>
      MODIFY_REG(hadc->Instance->CFGR,
 8002fc2:	68d0      	ldr	r0, [r2, #12]
 8002fc4:	f420 1040 	bic.w	r0, r0, #3145728	; 0x300000
 8002fc8:	f891 4026 	ldrb.w	r4, [r1, #38]	; 0x26
 8002fcc:	ea40 5044 	orr.w	r0, r0, r4, lsl #21
 8002fd0:	60d0      	str	r0, [r2, #12]
 8002fd2:	e732      	b.n	8002e3a <HAL_ADCEx_InjectedConfigChannel+0x7e>
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8002fd4:	68e2      	ldr	r2, [r4, #12]
 8002fd6:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8002fda:	60e2      	str	r2, [r4, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fdc:	2000      	movs	r0, #0
 8002fde:	e74d      	b.n	8002e7c <HAL_ADCEx_InjectedConfigChannel+0xc0>
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8002fe0:	f891 0025 	ldrb.w	r0, [r1, #37]	; 0x25
 8002fe4:	2801      	cmp	r0, #1
 8002fe6:	d005      	beq.n	8002ff4 <HAL_ADCEx_InjectedConfigChannel+0x238>
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8002fe8:	68e2      	ldr	r2, [r4, #12]
 8002fea:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8002fee:	60e2      	str	r2, [r4, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ff0:	2000      	movs	r0, #0
 8002ff2:	e743      	b.n	8002e7c <HAL_ADCEx_InjectedConfigChannel+0xc0>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ff4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002ff6:	f042 0220 	orr.w	r2, r2, #32
 8002ffa:	65da      	str	r2, [r3, #92]	; 0x5c
        tmp_hal_status = HAL_ERROR;
 8002ffc:	e73e      	b.n	8002e7c <HAL_ADCEx_InjectedConfigChannel+0xc0>
      MODIFY_REG(hadc->Instance->CFGR2,
 8002ffe:	681e      	ldr	r6, [r3, #0]
 8003000:	6932      	ldr	r2, [r6, #16]
 8003002:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8003006:	6b4c      	ldr	r4, [r1, #52]	; 0x34
 8003008:	6b8f      	ldr	r7, [r1, #56]	; 0x38
 800300a:	433c      	orrs	r4, r7
 800300c:	4322      	orrs	r2, r4
 800300e:	f042 0202 	orr.w	r2, r2, #2
 8003012:	6132      	str	r2, [r6, #16]
 8003014:	e73c      	b.n	8002e90 <HAL_ADCEx_InjectedConfigChannel+0xd4>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003016:	681c      	ldr	r4, [r3, #0]
 8003018:	680e      	ldr	r6, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800301a:	3414      	adds	r4, #20
 800301c:	0e72      	lsrs	r2, r6, #25
 800301e:	0092      	lsls	r2, r2, #2
 8003020:	f002 0204 	and.w	r2, r2, #4
  MODIFY_REG(*preg,
 8003024:	58a7      	ldr	r7, [r4, r2]
 8003026:	f3c6 5604 	ubfx	r6, r6, #20, #5
 800302a:	f04f 0c07 	mov.w	ip, #7
 800302e:	fa0c f606 	lsl.w	r6, ip, r6
 8003032:	ea27 0606 	bic.w	r6, r7, r6
 8003036:	50a6      	str	r6, [r4, r2]
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003038:	681c      	ldr	r4, [r3, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800303a:	6962      	ldr	r2, [r4, #20]
 800303c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003040:	6162      	str	r2, [r4, #20]
}
 8003042:	e745      	b.n	8002ed0 <HAL_ADCEx_InjectedConfigChannel+0x114>
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 8003044:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8003048:	e76f      	b.n	8002f2a <HAL_ADCEx_InjectedConfigChannel+0x16e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800304a:	6e32      	ldr	r2, [r6, #96]	; 0x60
 800304c:	6e34      	ldr	r4, [r6, #96]	; 0x60
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800304e:	f3c4 6484 	ubfx	r4, r4, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8003052:	680a      	ldr	r2, [r1, #0]
 8003054:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8003058:	bb7d      	cbnz	r5, 80030ba <HAL_ADCEx_InjectedConfigChannel+0x2fe>
 800305a:	f3c2 6284 	ubfx	r2, r2, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800305e:	4294      	cmp	r4, r2
 8003060:	d033      	beq.n	80030ca <HAL_ADCEx_InjectedConfigChannel+0x30e>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003062:	681d      	ldr	r5, [r3, #0]
 8003064:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 8003066:	6e6c      	ldr	r4, [r5, #100]	; 0x64
 8003068:	f3c4 6484 	ubfx	r4, r4, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 800306c:	680a      	ldr	r2, [r1, #0]
 800306e:	f3c2 0612 	ubfx	r6, r2, #0, #19
 8003072:	bb7e      	cbnz	r6, 80030d4 <HAL_ADCEx_InjectedConfigChannel+0x318>
 8003074:	f3c2 6284 	ubfx	r2, r2, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003078:	4294      	cmp	r4, r2
 800307a:	d033      	beq.n	80030e4 <HAL_ADCEx_InjectedConfigChannel+0x328>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800307c:	681d      	ldr	r5, [r3, #0]
 800307e:	6eaa      	ldr	r2, [r5, #104]	; 0x68
 8003080:	6eac      	ldr	r4, [r5, #104]	; 0x68
 8003082:	f3c4 6484 	ubfx	r4, r4, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8003086:	680a      	ldr	r2, [r1, #0]
 8003088:	f3c2 0612 	ubfx	r6, r2, #0, #19
 800308c:	bb7e      	cbnz	r6, 80030ee <HAL_ADCEx_InjectedConfigChannel+0x332>
 800308e:	f3c2 6284 	ubfx	r2, r2, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003092:	4294      	cmp	r4, r2
 8003094:	d033      	beq.n	80030fe <HAL_ADCEx_InjectedConfigChannel+0x342>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003096:	681d      	ldr	r5, [r3, #0]
 8003098:	6eea      	ldr	r2, [r5, #108]	; 0x6c
 800309a:	6eec      	ldr	r4, [r5, #108]	; 0x6c
 800309c:	f3c4 6484 	ubfx	r4, r4, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80030a0:	680a      	ldr	r2, [r1, #0]
 80030a2:	f3c2 0612 	ubfx	r6, r2, #0, #19
 80030a6:	bb7e      	cbnz	r6, 8003108 <HAL_ADCEx_InjectedConfigChannel+0x34c>
 80030a8:	f3c2 6284 	ubfx	r2, r2, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80030ac:	4294      	cmp	r4, r2
 80030ae:	d134      	bne.n	800311a <HAL_ADCEx_InjectedConfigChannel+0x35e>
  MODIFY_REG(*preg,
 80030b0:	6eea      	ldr	r2, [r5, #108]	; 0x6c
 80030b2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80030b6:	66ea      	str	r2, [r5, #108]	; 0x6c
}
 80030b8:	e02f      	b.n	800311a <HAL_ADCEx_InjectedConfigChannel+0x35e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ba:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80030be:	b112      	cbz	r2, 80030c6 <HAL_ADCEx_InjectedConfigChannel+0x30a>
  return __builtin_clz(value);
 80030c0:	fab2 f282 	clz	r2, r2
 80030c4:	e7cb      	b.n	800305e <HAL_ADCEx_InjectedConfigChannel+0x2a2>
    return 32U;
 80030c6:	2220      	movs	r2, #32
 80030c8:	e7c9      	b.n	800305e <HAL_ADCEx_InjectedConfigChannel+0x2a2>
  MODIFY_REG(*preg,
 80030ca:	6e32      	ldr	r2, [r6, #96]	; 0x60
 80030cc:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80030d0:	6632      	str	r2, [r6, #96]	; 0x60
}
 80030d2:	e7c6      	b.n	8003062 <HAL_ADCEx_InjectedConfigChannel+0x2a6>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030d4:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80030d8:	b112      	cbz	r2, 80030e0 <HAL_ADCEx_InjectedConfigChannel+0x324>
  return __builtin_clz(value);
 80030da:	fab2 f282 	clz	r2, r2
 80030de:	e7cb      	b.n	8003078 <HAL_ADCEx_InjectedConfigChannel+0x2bc>
    return 32U;
 80030e0:	2220      	movs	r2, #32
 80030e2:	e7c9      	b.n	8003078 <HAL_ADCEx_InjectedConfigChannel+0x2bc>
  MODIFY_REG(*preg,
 80030e4:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 80030e6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80030ea:	666a      	str	r2, [r5, #100]	; 0x64
}
 80030ec:	e7c6      	b.n	800307c <HAL_ADCEx_InjectedConfigChannel+0x2c0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ee:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80030f2:	b112      	cbz	r2, 80030fa <HAL_ADCEx_InjectedConfigChannel+0x33e>
  return __builtin_clz(value);
 80030f4:	fab2 f282 	clz	r2, r2
 80030f8:	e7cb      	b.n	8003092 <HAL_ADCEx_InjectedConfigChannel+0x2d6>
    return 32U;
 80030fa:	2220      	movs	r2, #32
 80030fc:	e7c9      	b.n	8003092 <HAL_ADCEx_InjectedConfigChannel+0x2d6>
  MODIFY_REG(*preg,
 80030fe:	6eaa      	ldr	r2, [r5, #104]	; 0x68
 8003100:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003104:	66aa      	str	r2, [r5, #104]	; 0x68
}
 8003106:	e7c6      	b.n	8003096 <HAL_ADCEx_InjectedConfigChannel+0x2da>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003108:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 800310c:	b112      	cbz	r2, 8003114 <HAL_ADCEx_InjectedConfigChannel+0x358>
  return __builtin_clz(value);
 800310e:	fab2 f282 	clz	r2, r2
 8003112:	e7cb      	b.n	80030ac <HAL_ADCEx_InjectedConfigChannel+0x2f0>
    return 32U;
 8003114:	2220      	movs	r2, #32
 8003116:	e7c9      	b.n	80030ac <HAL_ADCEx_InjectedConfigChannel+0x2f0>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003118:	2000      	movs	r0, #0
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800311a:	681a      	ldr	r2, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800311c:	6894      	ldr	r4, [r2, #8]
 800311e:	f014 0f01 	tst.w	r4, #1
 8003122:	d110      	bne.n	8003146 <HAL_ADCEx_InjectedConfigChannel+0x38a>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSingleDiff);
 8003124:	680c      	ldr	r4, [r1, #0]
 8003126:	68ce      	ldr	r6, [r1, #12]
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8003128:	4d1c      	ldr	r5, [pc, #112]	; (800319c <HAL_ADCEx_InjectedConfigChannel+0x3e0>)
 800312a:	42ae      	cmp	r6, r5
 800312c:	d046      	beq.n	80031bc <HAL_ADCEx_InjectedConfigChannel+0x400>
    CLEAR_BIT(ADCx->DIFSEL,
 800312e:	f8d2 50b0 	ldr.w	r5, [r2, #176]	; 0xb0
 8003132:	f3c4 0412 	ubfx	r4, r4, #0, #19
 8003136:	ea25 0404 	bic.w	r4, r5, r4
 800313a:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (sConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 800313e:	68cc      	ldr	r4, [r1, #12]
 8003140:	4a16      	ldr	r2, [pc, #88]	; (800319c <HAL_ADCEx_InjectedConfigChannel+0x3e0>)
 8003142:	4294      	cmp	r4, r2
 8003144:	d042      	beq.n	80031cc <HAL_ADCEx_InjectedConfigChannel+0x410>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfigInjected->InjectedChannel))
 8003146:	680a      	ldr	r2, [r1, #0]
 8003148:	4915      	ldr	r1, [pc, #84]	; (80031a0 <HAL_ADCEx_InjectedConfigChannel+0x3e4>)
 800314a:	420a      	tst	r2, r1
 800314c:	d01c      	beq.n	8003188 <HAL_ADCEx_InjectedConfigChannel+0x3cc>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800314e:	6819      	ldr	r1, [r3, #0]
 8003150:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 8003154:	f000 80fb 	beq.w	800334e <HAL_ADCEx_InjectedConfigChannel+0x592>
 8003158:	4c12      	ldr	r4, [pc, #72]	; (80031a4 <HAL_ADCEx_InjectedConfigChannel+0x3e8>)
 800315a:	42a1      	cmp	r1, r4
 800315c:	f000 80f4 	beq.w	8003348 <HAL_ADCEx_InjectedConfigChannel+0x58c>
 8003160:	4c11      	ldr	r4, [pc, #68]	; (80031a8 <HAL_ADCEx_InjectedConfigChannel+0x3ec>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003162:	68a4      	ldr	r4, [r4, #8]
 8003164:	f004 75e0 	and.w	r5, r4, #29360128	; 0x1c00000

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8003168:	4e10      	ldr	r6, [pc, #64]	; (80031ac <HAL_ADCEx_InjectedConfigChannel+0x3f0>)
 800316a:	42b2      	cmp	r2, r6
 800316c:	f000 80f1 	beq.w	8003352 <HAL_ADCEx_InjectedConfigChannel+0x596>
         || (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003170:	4e0f      	ldr	r6, [pc, #60]	; (80031b0 <HAL_ADCEx_InjectedConfigChannel+0x3f4>)
 8003172:	42b2      	cmp	r2, r6
 8003174:	f000 80ed 	beq.w	8003352 <HAL_ADCEx_InjectedConfigChannel+0x596>
        {
          wait_loop_index--;
        }
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8003178:	4e0e      	ldr	r6, [pc, #56]	; (80031b4 <HAL_ADCEx_InjectedConfigChannel+0x3f8>)
 800317a:	42b2      	cmp	r2, r6
 800317c:	f000 811a 	beq.w	80033b4 <HAL_ADCEx_InjectedConfigChannel+0x5f8>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8003180:	4e0d      	ldr	r6, [pc, #52]	; (80031b8 <HAL_ADCEx_InjectedConfigChannel+0x3fc>)
 8003182:	42b2      	cmp	r2, r6
 8003184:	f000 812d 	beq.w	80033e2 <HAL_ADCEx_InjectedConfigChannel+0x626>
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003188:	2200      	movs	r2, #0
 800318a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 800318e:	b003      	add	sp, #12
 8003190:	bdf0      	pop	{r4, r5, r6, r7, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003192:	2000      	movs	r0, #0
 8003194:	e7c1      	b.n	800311a <HAL_ADCEx_InjectedConfigChannel+0x35e>
 8003196:	bf00      	nop
 8003198:	03fff000 	.word	0x03fff000
 800319c:	407f0000 	.word	0x407f0000
 80031a0:	80080000 	.word	0x80080000
 80031a4:	50000100 	.word	0x50000100
 80031a8:	50000700 	.word	0x50000700
 80031ac:	c3210000 	.word	0xc3210000
 80031b0:	90c00010 	.word	0x90c00010
 80031b4:	c7520000 	.word	0xc7520000
 80031b8:	cb840000 	.word	0xcb840000
    SET_BIT(ADCx->DIFSEL,
 80031bc:	f8d2 50b0 	ldr.w	r5, [r2, #176]	; 0xb0
 80031c0:	f3c4 0412 	ubfx	r4, r4, #0, #19
 80031c4:	432c      	orrs	r4, r5
 80031c6:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
 80031ca:	e7b8      	b.n	800313e <HAL_ADCEx_InjectedConfigChannel+0x382>
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031cc:	681d      	ldr	r5, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 80031ce:	680a      	ldr	r2, [r1, #0]
 80031d0:	f3c2 0612 	ubfx	r6, r2, #0, #19
 80031d4:	2e00      	cmp	r6, #0
 80031d6:	d137      	bne.n	8003248 <HAL_ADCEx_InjectedConfigChannel+0x48c>
 80031d8:	0e94      	lsrs	r4, r2, #26
 80031da:	3401      	adds	r4, #1
 80031dc:	f004 041f 	and.w	r4, r4, #31
 80031e0:	2c09      	cmp	r4, #9
 80031e2:	bf8c      	ite	hi
 80031e4:	2400      	movhi	r4, #0
 80031e6:	2401      	movls	r4, #1
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031e8:	2c00      	cmp	r4, #0
 80031ea:	d065      	beq.n	80032b8 <HAL_ADCEx_InjectedConfigChannel+0x4fc>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 80031ec:	2e00      	cmp	r6, #0
 80031ee:	d13a      	bne.n	8003266 <HAL_ADCEx_InjectedConfigChannel+0x4aa>
 80031f0:	0e94      	lsrs	r4, r2, #26
 80031f2:	3401      	adds	r4, #1
 80031f4:	06a4      	lsls	r4, r4, #26
 80031f6:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 80031fa:	2e00      	cmp	r6, #0
 80031fc:	d13f      	bne.n	800327e <HAL_ADCEx_InjectedConfigChannel+0x4c2>
 80031fe:	0e97      	lsrs	r7, r2, #26
 8003200:	3701      	adds	r7, #1
 8003202:	f007 0c1f 	and.w	ip, r7, #31
 8003206:	2701      	movs	r7, #1
 8003208:	fa07 f70c 	lsl.w	r7, r7, ip
 800320c:	433c      	orrs	r4, r7
 800320e:	2e00      	cmp	r6, #0
 8003210:	d144      	bne.n	800329c <HAL_ADCEx_InjectedConfigChannel+0x4e0>
 8003212:	0e92      	lsrs	r2, r2, #26
 8003214:	3201      	adds	r2, #1
 8003216:	f002 021f 	and.w	r2, r2, #31
 800321a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800321e:	0512      	lsls	r2, r2, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003220:	4322      	orrs	r2, r4
 8003222:	688c      	ldr	r4, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003224:	3514      	adds	r5, #20
 8003226:	0e56      	lsrs	r6, r2, #25
 8003228:	00b6      	lsls	r6, r6, #2
 800322a:	f006 0604 	and.w	r6, r6, #4
  MODIFY_REG(*preg,
 800322e:	59af      	ldr	r7, [r5, r6]
 8003230:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8003234:	f04f 0c07 	mov.w	ip, #7
 8003238:	fa0c fc02 	lsl.w	ip, ip, r2
 800323c:	ea27 070c 	bic.w	r7, r7, ip
 8003240:	4094      	lsls	r4, r2
 8003242:	433c      	orrs	r4, r7
 8003244:	51ac      	str	r4, [r5, r6]
}
 8003246:	e77e      	b.n	8003146 <HAL_ADCEx_InjectedConfigChannel+0x38a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003248:	fa92 f4a2 	rbit	r4, r2
  if (value == 0U)
 800324c:	b14c      	cbz	r4, 8003262 <HAL_ADCEx_InjectedConfigChannel+0x4a6>
  return __builtin_clz(value);
 800324e:	fab4 f484 	clz	r4, r4
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8003252:	3401      	adds	r4, #1
 8003254:	f004 041f 	and.w	r4, r4, #31
 8003258:	2c09      	cmp	r4, #9
 800325a:	bf8c      	ite	hi
 800325c:	2400      	movhi	r4, #0
 800325e:	2401      	movls	r4, #1
 8003260:	e7c2      	b.n	80031e8 <HAL_ADCEx_InjectedConfigChannel+0x42c>
    return 32U;
 8003262:	2420      	movs	r4, #32
 8003264:	e7f5      	b.n	8003252 <HAL_ADCEx_InjectedConfigChannel+0x496>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003266:	fa92 f4a2 	rbit	r4, r2
  if (value == 0U)
 800326a:	b134      	cbz	r4, 800327a <HAL_ADCEx_InjectedConfigChannel+0x4be>
  return __builtin_clz(value);
 800326c:	fab4 f484 	clz	r4, r4
 8003270:	3401      	adds	r4, #1
 8003272:	06a4      	lsls	r4, r4, #26
 8003274:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8003278:	e7bf      	b.n	80031fa <HAL_ADCEx_InjectedConfigChannel+0x43e>
    return 32U;
 800327a:	2420      	movs	r4, #32
 800327c:	e7f8      	b.n	8003270 <HAL_ADCEx_InjectedConfigChannel+0x4b4>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800327e:	fa92 f7a2 	rbit	r7, r2
  if (value == 0U)
 8003282:	b14f      	cbz	r7, 8003298 <HAL_ADCEx_InjectedConfigChannel+0x4dc>
  return __builtin_clz(value);
 8003284:	fab7 f787 	clz	r7, r7
 8003288:	3701      	adds	r7, #1
 800328a:	f007 071f 	and.w	r7, r7, #31
 800328e:	f04f 0c01 	mov.w	ip, #1
 8003292:	fa0c f707 	lsl.w	r7, ip, r7
 8003296:	e7b9      	b.n	800320c <HAL_ADCEx_InjectedConfigChannel+0x450>
    return 32U;
 8003298:	2720      	movs	r7, #32
 800329a:	e7f5      	b.n	8003288 <HAL_ADCEx_InjectedConfigChannel+0x4cc>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800329c:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80032a0:	b142      	cbz	r2, 80032b4 <HAL_ADCEx_InjectedConfigChannel+0x4f8>
  return __builtin_clz(value);
 80032a2:	fab2 f282 	clz	r2, r2
 80032a6:	3201      	adds	r2, #1
 80032a8:	f002 021f 	and.w	r2, r2, #31
 80032ac:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80032b0:	0512      	lsls	r2, r2, #20
 80032b2:	e7b5      	b.n	8003220 <HAL_ADCEx_InjectedConfigChannel+0x464>
    return 32U;
 80032b4:	2220      	movs	r2, #32
 80032b6:	e7f6      	b.n	80032a6 <HAL_ADCEx_InjectedConfigChannel+0x4ea>
 80032b8:	b9d6      	cbnz	r6, 80032f0 <HAL_ADCEx_InjectedConfigChannel+0x534>
 80032ba:	0e94      	lsrs	r4, r2, #26
 80032bc:	3401      	adds	r4, #1
 80032be:	06a4      	lsls	r4, r4, #26
 80032c0:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 80032c4:	bb06      	cbnz	r6, 8003308 <HAL_ADCEx_InjectedConfigChannel+0x54c>
 80032c6:	0e97      	lsrs	r7, r2, #26
 80032c8:	3701      	adds	r7, #1
 80032ca:	f007 0c1f 	and.w	ip, r7, #31
 80032ce:	2701      	movs	r7, #1
 80032d0:	fa07 f70c 	lsl.w	r7, r7, ip
 80032d4:	433c      	orrs	r4, r7
 80032d6:	bb36      	cbnz	r6, 8003326 <HAL_ADCEx_InjectedConfigChannel+0x56a>
 80032d8:	0e92      	lsrs	r2, r2, #26
 80032da:	3201      	adds	r2, #1
 80032dc:	f002 021f 	and.w	r2, r2, #31
 80032e0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80032e4:	3a1e      	subs	r2, #30
 80032e6:	0512      	lsls	r2, r2, #20
 80032e8:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80032ec:	4322      	orrs	r2, r4
 80032ee:	e798      	b.n	8003222 <HAL_ADCEx_InjectedConfigChannel+0x466>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032f0:	fa92 f4a2 	rbit	r4, r2
  if (value == 0U)
 80032f4:	b134      	cbz	r4, 8003304 <HAL_ADCEx_InjectedConfigChannel+0x548>
  return __builtin_clz(value);
 80032f6:	fab4 f484 	clz	r4, r4
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 80032fa:	3401      	adds	r4, #1
 80032fc:	06a4      	lsls	r4, r4, #26
 80032fe:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8003302:	e7df      	b.n	80032c4 <HAL_ADCEx_InjectedConfigChannel+0x508>
    return 32U;
 8003304:	2420      	movs	r4, #32
 8003306:	e7f8      	b.n	80032fa <HAL_ADCEx_InjectedConfigChannel+0x53e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003308:	fa92 f7a2 	rbit	r7, r2
  if (value == 0U)
 800330c:	b14f      	cbz	r7, 8003322 <HAL_ADCEx_InjectedConfigChannel+0x566>
  return __builtin_clz(value);
 800330e:	fab7 f787 	clz	r7, r7
 8003312:	3701      	adds	r7, #1
 8003314:	f007 071f 	and.w	r7, r7, #31
 8003318:	f04f 0c01 	mov.w	ip, #1
 800331c:	fa0c f707 	lsl.w	r7, ip, r7
 8003320:	e7d8      	b.n	80032d4 <HAL_ADCEx_InjectedConfigChannel+0x518>
    return 32U;
 8003322:	2720      	movs	r7, #32
 8003324:	e7f5      	b.n	8003312 <HAL_ADCEx_InjectedConfigChannel+0x556>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003326:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 800332a:	b15a      	cbz	r2, 8003344 <HAL_ADCEx_InjectedConfigChannel+0x588>
  return __builtin_clz(value);
 800332c:	fab2 f282 	clz	r2, r2
 8003330:	3201      	adds	r2, #1
 8003332:	f002 021f 	and.w	r2, r2, #31
 8003336:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800333a:	3a1e      	subs	r2, #30
 800333c:	0512      	lsls	r2, r2, #20
 800333e:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8003342:	e7d3      	b.n	80032ec <HAL_ADCEx_InjectedConfigChannel+0x530>
    return 32U;
 8003344:	2220      	movs	r2, #32
 8003346:	e7f3      	b.n	8003330 <HAL_ADCEx_InjectedConfigChannel+0x574>
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003348:	f504 7400 	add.w	r4, r4, #512	; 0x200
 800334c:	e709      	b.n	8003162 <HAL_ADCEx_InjectedConfigChannel+0x3a6>
 800334e:	4c31      	ldr	r4, [pc, #196]	; (8003414 <HAL_ADCEx_InjectedConfigChannel+0x658>)
 8003350:	e707      	b.n	8003162 <HAL_ADCEx_InjectedConfigChannel+0x3a6>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003352:	f414 0f00 	tst.w	r4, #8388608	; 0x800000
 8003356:	f47f af0f 	bne.w	8003178 <HAL_ADCEx_InjectedConfigChannel+0x3bc>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800335a:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 800335e:	d003      	beq.n	8003368 <HAL_ADCEx_InjectedConfigChannel+0x5ac>
 8003360:	4a2d      	ldr	r2, [pc, #180]	; (8003418 <HAL_ADCEx_InjectedConfigChannel+0x65c>)
 8003362:	4291      	cmp	r1, r2
 8003364:	f47f af10 	bne.w	8003188 <HAL_ADCEx_InjectedConfigChannel+0x3cc>
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003368:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 800336c:	d019      	beq.n	80033a2 <HAL_ADCEx_InjectedConfigChannel+0x5e6>
 800336e:	4a2b      	ldr	r2, [pc, #172]	; (800341c <HAL_ADCEx_InjectedConfigChannel+0x660>)
 8003370:	4291      	cmp	r1, r2
 8003372:	d014      	beq.n	800339e <HAL_ADCEx_InjectedConfigChannel+0x5e2>
 8003374:	492a      	ldr	r1, [pc, #168]	; (8003420 <HAL_ADCEx_InjectedConfigChannel+0x664>)
 8003376:	f445 0500 	orr.w	r5, r5, #8388608	; 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800337a:	688a      	ldr	r2, [r1, #8]
 800337c:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8003380:	4315      	orrs	r5, r2
 8003382:	608d      	str	r5, [r1, #8]
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8003384:	4a27      	ldr	r2, [pc, #156]	; (8003424 <HAL_ADCEx_InjectedConfigChannel+0x668>)
 8003386:	6812      	ldr	r2, [r2, #0]
 8003388:	0992      	lsrs	r2, r2, #6
 800338a:	4927      	ldr	r1, [pc, #156]	; (8003428 <HAL_ADCEx_InjectedConfigChannel+0x66c>)
 800338c:	fba1 1202 	umull	r1, r2, r1, r2
 8003390:	0992      	lsrs	r2, r2, #6
 8003392:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003396:	0092      	lsls	r2, r2, #2
 8003398:	3218      	adds	r2, #24
 800339a:	9201      	str	r2, [sp, #4]
        while (wait_loop_index != 0UL)
 800339c:	e006      	b.n	80033ac <HAL_ADCEx_InjectedConfigChannel+0x5f0>
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800339e:	491d      	ldr	r1, [pc, #116]	; (8003414 <HAL_ADCEx_InjectedConfigChannel+0x658>)
 80033a0:	e7e9      	b.n	8003376 <HAL_ADCEx_InjectedConfigChannel+0x5ba>
 80033a2:	491c      	ldr	r1, [pc, #112]	; (8003414 <HAL_ADCEx_InjectedConfigChannel+0x658>)
 80033a4:	e7e7      	b.n	8003376 <HAL_ADCEx_InjectedConfigChannel+0x5ba>
          wait_loop_index--;
 80033a6:	9a01      	ldr	r2, [sp, #4]
 80033a8:	3a01      	subs	r2, #1
 80033aa:	9201      	str	r2, [sp, #4]
        while (wait_loop_index != 0UL)
 80033ac:	9a01      	ldr	r2, [sp, #4]
 80033ae:	2a00      	cmp	r2, #0
 80033b0:	d1f9      	bne.n	80033a6 <HAL_ADCEx_InjectedConfigChannel+0x5ea>
 80033b2:	e6e9      	b.n	8003188 <HAL_ADCEx_InjectedConfigChannel+0x3cc>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80033b4:	f014 7f80 	tst.w	r4, #16777216	; 0x1000000
 80033b8:	f47f aee2 	bne.w	8003180 <HAL_ADCEx_InjectedConfigChannel+0x3c4>
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80033bc:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 80033c0:	d00d      	beq.n	80033de <HAL_ADCEx_InjectedConfigChannel+0x622>
 80033c2:	4a16      	ldr	r2, [pc, #88]	; (800341c <HAL_ADCEx_InjectedConfigChannel+0x660>)
 80033c4:	4291      	cmp	r1, r2
 80033c6:	d008      	beq.n	80033da <HAL_ADCEx_InjectedConfigChannel+0x61e>
 80033c8:	4915      	ldr	r1, [pc, #84]	; (8003420 <HAL_ADCEx_InjectedConfigChannel+0x664>)
 80033ca:	f045 7580 	orr.w	r5, r5, #16777216	; 0x1000000
 80033ce:	688a      	ldr	r2, [r1, #8]
 80033d0:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 80033d4:	4315      	orrs	r5, r2
 80033d6:	608d      	str	r5, [r1, #8]
}
 80033d8:	e6d6      	b.n	8003188 <HAL_ADCEx_InjectedConfigChannel+0x3cc>
 80033da:	490e      	ldr	r1, [pc, #56]	; (8003414 <HAL_ADCEx_InjectedConfigChannel+0x658>)
 80033dc:	e7f5      	b.n	80033ca <HAL_ADCEx_InjectedConfigChannel+0x60e>
 80033de:	490d      	ldr	r1, [pc, #52]	; (8003414 <HAL_ADCEx_InjectedConfigChannel+0x658>)
 80033e0:	e7f3      	b.n	80033ca <HAL_ADCEx_InjectedConfigChannel+0x60e>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80033e2:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
 80033e6:	f47f aecf 	bne.w	8003188 <HAL_ADCEx_InjectedConfigChannel+0x3cc>
      if (ADC_VREFINT_INSTANCE(hadc))
 80033ea:	4a0c      	ldr	r2, [pc, #48]	; (800341c <HAL_ADCEx_InjectedConfigChannel+0x660>)
 80033ec:	4291      	cmp	r1, r2
 80033ee:	f43f aecb 	beq.w	8003188 <HAL_ADCEx_InjectedConfigChannel+0x3cc>
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80033f2:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 80033f6:	d008      	beq.n	800340a <HAL_ADCEx_InjectedConfigChannel+0x64e>
 80033f8:	4909      	ldr	r1, [pc, #36]	; (8003420 <HAL_ADCEx_InjectedConfigChannel+0x664>)
 80033fa:	f445 0580 	orr.w	r5, r5, #4194304	; 0x400000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80033fe:	688a      	ldr	r2, [r1, #8]
 8003400:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8003404:	4315      	orrs	r5, r2
 8003406:	608d      	str	r5, [r1, #8]
}
 8003408:	e6be      	b.n	8003188 <HAL_ADCEx_InjectedConfigChannel+0x3cc>
 800340a:	f501 7140 	add.w	r1, r1, #768	; 0x300
 800340e:	e7f4      	b.n	80033fa <HAL_ADCEx_InjectedConfigChannel+0x63e>
  __HAL_LOCK(hadc);
 8003410:	2002      	movs	r0, #2
 8003412:	e6bc      	b.n	800318e <HAL_ADCEx_InjectedConfigChannel+0x3d2>
 8003414:	50000300 	.word	0x50000300
 8003418:	50000600 	.word	0x50000600
 800341c:	50000100 	.word	0x50000100
 8003420:	50000700 	.word	0x50000700
 8003424:	20000000 	.word	0x20000000
 8003428:	053e2d63 	.word	0x053e2d63

0800342c <HAL_ADCEx_MultiModeConfigChannel>:
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800342c:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
 8003430:	2a01      	cmp	r2, #1
 8003432:	f000 80d6 	beq.w	80035e2 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
{
 8003436:	b410      	push	{r4}
 8003438:	b09d      	sub	sp, #116	; 0x74
 800343a:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 800343c:	2201      	movs	r2, #1
 800343e:	f880 2058 	strb.w	r2, [r0, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8003442:	2200      	movs	r2, #0
 8003444:	9218      	str	r2, [sp, #96]	; 0x60
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8003446:	9219      	str	r2, [sp, #100]	; 0x64

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003448:	6800      	ldr	r0, [r0, #0]
 800344a:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 800344e:	d047      	beq.n	80034e0 <HAL_ADCEx_MultiModeConfigChannel+0xb4>
 8003450:	4a65      	ldr	r2, [pc, #404]	; (80035e8 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8003452:	4290      	cmp	r0, r2
 8003454:	d047      	beq.n	80034e6 <HAL_ADCEx_MultiModeConfigChannel+0xba>
 8003456:	2200      	movs	r2, #0
 8003458:	9201      	str	r2, [sp, #4]

  if (tmphadcSlave.Instance == NULL)
 800345a:	9a01      	ldr	r2, [sp, #4]
 800345c:	2a00      	cmp	r2, #0
 800345e:	d046      	beq.n	80034ee <HAL_ADCEx_MultiModeConfigChannel+0xc2>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003460:	6892      	ldr	r2, [r2, #8]
 8003462:	f012 0204 	ands.w	r2, r2, #4
 8003466:	d000      	beq.n	800346a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003468:	2201      	movs	r2, #1
 800346a:	6884      	ldr	r4, [r0, #8]
 800346c:	f014 0f04 	tst.w	r4, #4
 8003470:	f040 80a7 	bne.w	80035c2 <HAL_ADCEx_MultiModeConfigChannel+0x196>
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003474:	2a00      	cmp	r2, #0
 8003476:	f040 80a4 	bne.w	80035c2 <HAL_ADCEx_MultiModeConfigChannel+0x196>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800347a:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 800347e:	d042      	beq.n	8003506 <HAL_ADCEx_MultiModeConfigChannel+0xda>
 8003480:	4a5a      	ldr	r2, [pc, #360]	; (80035ec <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8003482:	4290      	cmp	r0, r2
 8003484:	d03c      	beq.n	8003500 <HAL_ADCEx_MultiModeConfigChannel+0xd4>
 8003486:	4a5a      	ldr	r2, [pc, #360]	; (80035f0 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>)

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003488:	6808      	ldr	r0, [r1, #0]
 800348a:	2800      	cmp	r0, #0
 800348c:	d05c      	beq.n	8003548 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800348e:	6890      	ldr	r0, [r2, #8]
 8003490:	f420 4060 	bic.w	r0, r0, #57344	; 0xe000
 8003494:	684c      	ldr	r4, [r1, #4]
 8003496:	f893 c038 	ldrb.w	ip, [r3, #56]	; 0x38
 800349a:	ea44 344c 	orr.w	r4, r4, ip, lsl #13
 800349e:	4320      	orrs	r0, r4
 80034a0:	6090      	str	r0, [r2, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80034a2:	6818      	ldr	r0, [r3, #0]
 80034a4:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 80034a8:	d02f      	beq.n	800350a <HAL_ADCEx_MultiModeConfigChannel+0xde>
 80034aa:	4c50      	ldr	r4, [pc, #320]	; (80035ec <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80034ac:	42a0      	cmp	r0, r4
 80034ae:	d02c      	beq.n	800350a <HAL_ADCEx_MultiModeConfigChannel+0xde>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80034b0:	484d      	ldr	r0, [pc, #308]	; (80035e8 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 80034b2:	6884      	ldr	r4, [r0, #8]
 80034b4:	f014 0401 	ands.w	r4, r4, #1
 80034b8:	d000      	beq.n	80034bc <HAL_ADCEx_MultiModeConfigChannel+0x90>
 80034ba:	2401      	movs	r4, #1
 80034bc:	484d      	ldr	r0, [pc, #308]	; (80035f4 <HAL_ADCEx_MultiModeConfigChannel+0x1c8>)
 80034be:	6880      	ldr	r0, [r0, #8]
 80034c0:	f010 0001 	ands.w	r0, r0, #1
 80034c4:	d000      	beq.n	80034c8 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
 80034c6:	2001      	movs	r0, #1
 80034c8:	4320      	orrs	r0, r4
 80034ca:	4c4b      	ldr	r4, [pc, #300]	; (80035f8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 80034cc:	68a4      	ldr	r4, [r4, #8]
 80034ce:	f014 0401 	ands.w	r4, r4, #1
 80034d2:	d000      	beq.n	80034d6 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 80034d4:	2401      	movs	r4, #1
 80034d6:	4320      	orrs	r0, r4
 80034d8:	bf0c      	ite	eq
 80034da:	2001      	moveq	r0, #1
 80034dc:	2000      	movne	r0, #0
 80034de:	e025      	b.n	800352c <HAL_ADCEx_MultiModeConfigChannel+0x100>
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80034e0:	4a42      	ldr	r2, [pc, #264]	; (80035ec <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80034e2:	9201      	str	r2, [sp, #4]
 80034e4:	e7b9      	b.n	800345a <HAL_ADCEx_MultiModeConfigChannel+0x2e>
 80034e6:	f502 7280 	add.w	r2, r2, #256	; 0x100
 80034ea:	9201      	str	r2, [sp, #4]
 80034ec:	e7b5      	b.n	800345a <HAL_ADCEx_MultiModeConfigChannel+0x2e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034ee:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80034f0:	f042 0220 	orr.w	r2, r2, #32
 80034f4:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_UNLOCK(hadc);
 80034f6:	2200      	movs	r2, #0
 80034f8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
    return HAL_ERROR;
 80034fc:	2001      	movs	r0, #1
 80034fe:	e068      	b.n	80035d2 <HAL_ADCEx_MultiModeConfigChannel+0x1a6>
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003500:	f502 7200 	add.w	r2, r2, #512	; 0x200
 8003504:	e7c0      	b.n	8003488 <HAL_ADCEx_MultiModeConfigChannel+0x5c>
 8003506:	4a3d      	ldr	r2, [pc, #244]	; (80035fc <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8003508:	e7be      	b.n	8003488 <HAL_ADCEx_MultiModeConfigChannel+0x5c>
 800350a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800350e:	6880      	ldr	r0, [r0, #8]
 8003510:	f010 0001 	ands.w	r0, r0, #1
 8003514:	d000      	beq.n	8003518 <HAL_ADCEx_MultiModeConfigChannel+0xec>
 8003516:	2001      	movs	r0, #1
 8003518:	4c34      	ldr	r4, [pc, #208]	; (80035ec <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800351a:	68a4      	ldr	r4, [r4, #8]
 800351c:	f014 0401 	ands.w	r4, r4, #1
 8003520:	d000      	beq.n	8003524 <HAL_ADCEx_MultiModeConfigChannel+0xf8>
 8003522:	2401      	movs	r4, #1
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003524:	4320      	orrs	r0, r4
 8003526:	bf0c      	ite	eq
 8003528:	2001      	moveq	r0, #1
 800352a:	2000      	movne	r0, #0
 800352c:	2800      	cmp	r0, #0
 800352e:	d054      	beq.n	80035da <HAL_ADCEx_MultiModeConfigChannel+0x1ae>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003530:	6890      	ldr	r0, [r2, #8]
 8003532:	f420 6071 	bic.w	r0, r0, #3856	; 0xf10
 8003536:	f020 000f 	bic.w	r0, r0, #15
 800353a:	680c      	ldr	r4, [r1, #0]
 800353c:	6889      	ldr	r1, [r1, #8]
 800353e:	4321      	orrs	r1, r4
 8003540:	4308      	orrs	r0, r1
 8003542:	6090      	str	r0, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003544:	2000      	movs	r0, #0
 8003546:	e041      	b.n	80035cc <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003548:	6891      	ldr	r1, [r2, #8]
 800354a:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 800354e:	6091      	str	r1, [r2, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003550:	6819      	ldr	r1, [r3, #0]
 8003552:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 8003556:	d01a      	beq.n	800358e <HAL_ADCEx_MultiModeConfigChannel+0x162>
 8003558:	4824      	ldr	r0, [pc, #144]	; (80035ec <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800355a:	4281      	cmp	r1, r0
 800355c:	d017      	beq.n	800358e <HAL_ADCEx_MultiModeConfigChannel+0x162>
 800355e:	4922      	ldr	r1, [pc, #136]	; (80035e8 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8003560:	6888      	ldr	r0, [r1, #8]
 8003562:	f010 0001 	ands.w	r0, r0, #1
 8003566:	d000      	beq.n	800356a <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8003568:	2001      	movs	r0, #1
 800356a:	4922      	ldr	r1, [pc, #136]	; (80035f4 <HAL_ADCEx_MultiModeConfigChannel+0x1c8>)
 800356c:	6889      	ldr	r1, [r1, #8]
 800356e:	f011 0101 	ands.w	r1, r1, #1
 8003572:	d000      	beq.n	8003576 <HAL_ADCEx_MultiModeConfigChannel+0x14a>
 8003574:	2101      	movs	r1, #1
 8003576:	4301      	orrs	r1, r0
 8003578:	481f      	ldr	r0, [pc, #124]	; (80035f8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 800357a:	6880      	ldr	r0, [r0, #8]
 800357c:	f010 0001 	ands.w	r0, r0, #1
 8003580:	d000      	beq.n	8003584 <HAL_ADCEx_MultiModeConfigChannel+0x158>
 8003582:	2001      	movs	r0, #1
 8003584:	4301      	orrs	r1, r0
 8003586:	bf0c      	ite	eq
 8003588:	2101      	moveq	r1, #1
 800358a:	2100      	movne	r1, #0
 800358c:	e010      	b.n	80035b0 <HAL_ADCEx_MultiModeConfigChannel+0x184>
 800358e:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 8003592:	6889      	ldr	r1, [r1, #8]
 8003594:	f011 0101 	ands.w	r1, r1, #1
 8003598:	d000      	beq.n	800359c <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800359a:	2101      	movs	r1, #1
 800359c:	4813      	ldr	r0, [pc, #76]	; (80035ec <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800359e:	6880      	ldr	r0, [r0, #8]
 80035a0:	f010 0001 	ands.w	r0, r0, #1
 80035a4:	d000      	beq.n	80035a8 <HAL_ADCEx_MultiModeConfigChannel+0x17c>
 80035a6:	2001      	movs	r0, #1
 80035a8:	4301      	orrs	r1, r0
 80035aa:	bf0c      	ite	eq
 80035ac:	2101      	moveq	r1, #1
 80035ae:	2100      	movne	r1, #0
 80035b0:	b1a9      	cbz	r1, 80035de <HAL_ADCEx_MultiModeConfigChannel+0x1b2>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80035b2:	6891      	ldr	r1, [r2, #8]
 80035b4:	f421 6171 	bic.w	r1, r1, #3856	; 0xf10
 80035b8:	f021 010f 	bic.w	r1, r1, #15
 80035bc:	6091      	str	r1, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035be:	2000      	movs	r0, #0
 80035c0:	e004      	b.n	80035cc <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035c2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80035c4:	f042 0220 	orr.w	r2, r2, #32
 80035c8:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80035ca:	2001      	movs	r0, #1
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035cc:	2200      	movs	r2, #0
 80035ce:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 80035d2:	b01d      	add	sp, #116	; 0x74
 80035d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80035d8:	4770      	bx	lr
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035da:	2000      	movs	r0, #0
 80035dc:	e7f6      	b.n	80035cc <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
 80035de:	2000      	movs	r0, #0
 80035e0:	e7f4      	b.n	80035cc <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  __HAL_LOCK(hadc);
 80035e2:	2002      	movs	r0, #2
}
 80035e4:	4770      	bx	lr
 80035e6:	bf00      	nop
 80035e8:	50000400 	.word	0x50000400
 80035ec:	50000100 	.word	0x50000100
 80035f0:	50000700 	.word	0x50000700
 80035f4:	50000500 	.word	0x50000500
 80035f8:	50000600 	.word	0x50000600
 80035fc:	50000300 	.word	0x50000300

08003600 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003600:	4a07      	ldr	r2, [pc, #28]	; (8003620 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8003602:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003604:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003608:	041b      	lsls	r3, r3, #16
 800360a:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800360c:	0200      	lsls	r0, r0, #8
 800360e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003612:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8003614:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003618:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 800361c:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800361e:	4770      	bx	lr
 8003620:	e000ed00 	.word	0xe000ed00

08003624 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003624:	b500      	push	{lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003626:	4b19      	ldr	r3, [pc, #100]	; (800368c <HAL_NVIC_SetPriority+0x68>)
 8003628:	68db      	ldr	r3, [r3, #12]
 800362a:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800362e:	f1c3 0c07 	rsb	ip, r3, #7
 8003632:	f1bc 0f04 	cmp.w	ip, #4
 8003636:	bf28      	it	cs
 8003638:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800363c:	f103 0e04 	add.w	lr, r3, #4
 8003640:	f1be 0f06 	cmp.w	lr, #6
 8003644:	d918      	bls.n	8003678 <HAL_NVIC_SetPriority+0x54>
 8003646:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003648:	f04f 3eff 	mov.w	lr, #4294967295
 800364c:	fa0e fc0c 	lsl.w	ip, lr, ip
 8003650:	ea21 010c 	bic.w	r1, r1, ip
 8003654:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003656:	fa0e f303 	lsl.w	r3, lr, r3
 800365a:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800365e:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8003660:	2800      	cmp	r0, #0
 8003662:	db0b      	blt.n	800367c <HAL_NVIC_SetPriority+0x58>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003664:	0109      	lsls	r1, r1, #4
 8003666:	b2c9      	uxtb	r1, r1
 8003668:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800366c:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8003670:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8003674:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003678:	2300      	movs	r3, #0
 800367a:	e7e5      	b.n	8003648 <HAL_NVIC_SetPriority+0x24>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800367c:	f000 000f 	and.w	r0, r0, #15
 8003680:	0109      	lsls	r1, r1, #4
 8003682:	b2c9      	uxtb	r1, r1
 8003684:	4b02      	ldr	r3, [pc, #8]	; (8003690 <HAL_NVIC_SetPriority+0x6c>)
 8003686:	5419      	strb	r1, [r3, r0]
 8003688:	e7f4      	b.n	8003674 <HAL_NVIC_SetPriority+0x50>
 800368a:	bf00      	nop
 800368c:	e000ed00 	.word	0xe000ed00
 8003690:	e000ed14 	.word	0xe000ed14

08003694 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003694:	2800      	cmp	r0, #0
 8003696:	db07      	blt.n	80036a8 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003698:	f000 021f 	and.w	r2, r0, #31
 800369c:	0940      	lsrs	r0, r0, #5
 800369e:	2301      	movs	r3, #1
 80036a0:	4093      	lsls	r3, r2
 80036a2:	4a02      	ldr	r2, [pc, #8]	; (80036ac <HAL_NVIC_EnableIRQ+0x18>)
 80036a4:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80036a8:	4770      	bx	lr
 80036aa:	bf00      	nop
 80036ac:	e000e100 	.word	0xe000e100

080036b0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036b0:	3801      	subs	r0, #1
 80036b2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80036b6:	d20b      	bcs.n	80036d0 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80036b8:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80036bc:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036be:	4a05      	ldr	r2, [pc, #20]	; (80036d4 <HAL_SYSTICK_Config+0x24>)
 80036c0:	21f0      	movs	r1, #240	; 0xf0
 80036c2:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036c6:	2000      	movs	r0, #0
 80036c8:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80036ca:	2207      	movs	r2, #7
 80036cc:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80036ce:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80036d0:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80036d2:	4770      	bx	lr
 80036d4:	e000ed00 	.word	0xe000ed00

080036d8 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 80036d8:	b170      	cbz	r0, 80036f8 <HAL_DAC_Init+0x20>
{
 80036da:	b510      	push	{r4, lr}
 80036dc:	4604      	mov	r4, r0
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80036de:	7903      	ldrb	r3, [r0, #4]
 80036e0:	b133      	cbz	r3, 80036f0 <HAL_DAC_Init+0x18>
    HAL_DAC_MspInit(hdac);
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80036e2:	2302      	movs	r3, #2
 80036e4:	7123      	strb	r3, [r4, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80036e6:	2000      	movs	r0, #0
 80036e8:	6120      	str	r0, [r4, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80036ea:	2301      	movs	r3, #1
 80036ec:	7123      	strb	r3, [r4, #4]

  /* Return function status */
  return HAL_OK;
}
 80036ee:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 80036f0:	7143      	strb	r3, [r0, #5]
    HAL_DAC_MspInit(hdac);
 80036f2:	f7fe f9cb 	bl	8001a8c <HAL_DAC_MspInit>
 80036f6:	e7f4      	b.n	80036e2 <HAL_DAC_Init+0xa>
    return HAL_ERROR;
 80036f8:	2001      	movs	r0, #1
}
 80036fa:	4770      	bx	lr

080036fc <HAL_DAC_Start>:
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80036fc:	7943      	ldrb	r3, [r0, #5]
 80036fe:	2b01      	cmp	r3, #1
 8003700:	d02f      	beq.n	8003762 <HAL_DAC_Start+0x66>
{
 8003702:	b570      	push	{r4, r5, r6, lr}
 8003704:	4604      	mov	r4, r0
 8003706:	460d      	mov	r5, r1
  __HAL_LOCK(hdac);
 8003708:	2001      	movs	r0, #1
 800370a:	7160      	strb	r0, [r4, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800370c:	2302      	movs	r3, #2
 800370e:	7123      	strb	r3, [r4, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8003710:	6822      	ldr	r2, [r4, #0]
 8003712:	6813      	ldr	r3, [r2, #0]
 8003714:	f001 0610 	and.w	r6, r1, #16
 8003718:	fa00 f106 	lsl.w	r1, r0, r6
 800371c:	430b      	orrs	r3, r1
 800371e:	6013      	str	r3, [r2, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 8003720:	f7fe fbd4 	bl	8001ecc <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
 8003724:	b97d      	cbnz	r5, 8003746 <HAL_DAC_Start+0x4a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8003726:	6822      	ldr	r2, [r4, #0]
 8003728:	6813      	ldr	r3, [r2, #0]
 800372a:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800372e:	2b02      	cmp	r3, #2
 8003730:	d004      	beq.n	800373c <HAL_DAC_Start+0x40>
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003732:	2301      	movs	r3, #1
 8003734:	7123      	strb	r3, [r4, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003736:	2000      	movs	r0, #0
 8003738:	7160      	strb	r0, [r4, #5]

  /* Return function status */
  return HAL_OK;
}
 800373a:	bd70      	pop	{r4, r5, r6, pc}
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800373c:	6853      	ldr	r3, [r2, #4]
 800373e:	f043 0301 	orr.w	r3, r3, #1
 8003742:	6053      	str	r3, [r2, #4]
 8003744:	e7f5      	b.n	8003732 <HAL_DAC_Start+0x36>
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8003746:	6821      	ldr	r1, [r4, #0]
 8003748:	680a      	ldr	r2, [r1, #0]
 800374a:	f402 1278 	and.w	r2, r2, #4063232	; 0x3e0000
 800374e:	2302      	movs	r3, #2
 8003750:	fa03 f606 	lsl.w	r6, r3, r6
 8003754:	42b2      	cmp	r2, r6
 8003756:	d1ec      	bne.n	8003732 <HAL_DAC_Start+0x36>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8003758:	684b      	ldr	r3, [r1, #4]
 800375a:	f043 0302 	orr.w	r3, r3, #2
 800375e:	604b      	str	r3, [r1, #4]
 8003760:	e7e7      	b.n	8003732 <HAL_DAC_Start+0x36>
  __HAL_LOCK(hdac);
 8003762:	2002      	movs	r0, #2
}
 8003764:	4770      	bx	lr

08003766 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8003766:	b410      	push	{r4}
 8003768:	b083      	sub	sp, #12
  __IO uint32_t tmp = 0UL;
 800376a:	2400      	movs	r4, #0
 800376c:	9401      	str	r4, [sp, #4]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 800376e:	6800      	ldr	r0, [r0, #0]
 8003770:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8003772:	9001      	str	r0, [sp, #4]
  if (Channel == DAC_CHANNEL_1)
 8003774:	b951      	cbnz	r1, 800378c <HAL_DAC_SetValue+0x26>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8003776:	9901      	ldr	r1, [sp, #4]
 8003778:	440a      	add	r2, r1
 800377a:	3208      	adds	r2, #8
 800377c:	9201      	str	r2, [sp, #4]
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800377e:	9a01      	ldr	r2, [sp, #4]
 8003780:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
}
 8003782:	2000      	movs	r0, #0
 8003784:	b003      	add	sp, #12
 8003786:	f85d 4b04 	ldr.w	r4, [sp], #4
 800378a:	4770      	bx	lr
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800378c:	9901      	ldr	r1, [sp, #4]
 800378e:	440a      	add	r2, r1
 8003790:	3214      	adds	r2, #20
 8003792:	9201      	str	r2, [sp, #4]
 8003794:	e7f3      	b.n	800377e <HAL_DAC_SetValue+0x18>
	...

08003798 <HAL_DAC_ConfigChannel>:
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003798:	7943      	ldrb	r3, [r0, #5]
 800379a:	2b01      	cmp	r3, #1
 800379c:	f000 80f4 	beq.w	8003988 <HAL_DAC_ConfigChannel+0x1f0>
{
 80037a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80037a4:	4604      	mov	r4, r0
 80037a6:	460e      	mov	r6, r1
 80037a8:	4615      	mov	r5, r2
  __HAL_LOCK(hdac);
 80037aa:	2301      	movs	r3, #1
 80037ac:	7143      	strb	r3, [r0, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80037ae:	2302      	movs	r3, #2
 80037b0:	7103      	strb	r3, [r0, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80037b2:	688b      	ldr	r3, [r1, #8]
 80037b4:	2b04      	cmp	r3, #4
 80037b6:	d017      	beq.n	80037e8 <HAL_DAC_ConfigChannel+0x50>
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80037b8:	69f3      	ldr	r3, [r6, #28]
 80037ba:	2b01      	cmp	r3, #1
 80037bc:	d05e      	beq.n	800387c <HAL_DAC_ConfigChannel+0xe4>
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80037be:	6823      	ldr	r3, [r4, #0]
 80037c0:	6bdf      	ldr	r7, [r3, #60]	; 0x3c
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80037c2:	f005 0510 	and.w	r5, r5, #16
 80037c6:	2307      	movs	r3, #7
 80037c8:	40ab      	lsls	r3, r5
 80037ca:	ea27 0703 	bic.w	r7, r7, r3
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80037ce:	69b3      	ldr	r3, [r6, #24]
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	d060      	beq.n	8003896 <HAL_DAC_ConfigChannel+0xfe>
  {
    connectOnChip = 0x00000000UL;
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80037d4:	2b02      	cmp	r3, #2
 80037d6:	f000 80bd 	beq.w	8003954 <HAL_DAC_ConfigChannel+0x1bc>
  {
    connectOnChip = DAC_MCR_MODE1_0;
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80037da:	6973      	ldr	r3, [r6, #20]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	f040 80bc 	bne.w	800395a <HAL_DAC_ConfigChannel+0x1c2>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80037e2:	f04f 0801 	mov.w	r8, #1
 80037e6:	e058      	b.n	800389a <HAL_DAC_ConfigChannel+0x102>
    tickstart = HAL_GetTick();
 80037e8:	f7fe fb6a 	bl	8001ec0 <HAL_GetTick>
 80037ec:	4607      	mov	r7, r0
    if (Channel == DAC_CHANNEL_1)
 80037ee:	b17d      	cbz	r5, 8003810 <HAL_DAC_ConfigChannel+0x78>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80037f0:	6823      	ldr	r3, [r4, #0]
 80037f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	da3a      	bge.n	800386e <HAL_DAC_ConfigChannel+0xd6>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80037f8:	f7fe fb62 	bl	8001ec0 <HAL_GetTick>
 80037fc:	1bc0      	subs	r0, r0, r7
 80037fe:	2801      	cmp	r0, #1
 8003800:	d9f6      	bls.n	80037f0 <HAL_DAC_ConfigChannel+0x58>
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003802:	6923      	ldr	r3, [r4, #16]
 8003804:	f043 0308 	orr.w	r3, r3, #8
 8003808:	6123      	str	r3, [r4, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800380a:	2003      	movs	r0, #3
 800380c:	7120      	strb	r0, [r4, #4]
          return HAL_TIMEOUT;
 800380e:	e09f      	b.n	8003950 <HAL_DAC_ConfigChannel+0x1b8>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003810:	6823      	ldr	r3, [r4, #0]
 8003812:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003814:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8003818:	d00b      	beq.n	8003832 <HAL_DAC_ConfigChannel+0x9a>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800381a:	f7fe fb51 	bl	8001ec0 <HAL_GetTick>
 800381e:	1bc0      	subs	r0, r0, r7
 8003820:	2801      	cmp	r0, #1
 8003822:	d9f5      	bls.n	8003810 <HAL_DAC_ConfigChannel+0x78>
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003824:	6923      	ldr	r3, [r4, #16]
 8003826:	f043 0308 	orr.w	r3, r3, #8
 800382a:	6123      	str	r3, [r4, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800382c:	2003      	movs	r0, #3
 800382e:	7120      	strb	r0, [r4, #4]
          return HAL_TIMEOUT;
 8003830:	e08e      	b.n	8003950 <HAL_DAC_ConfigChannel+0x1b8>
      HAL_Delay(1);
 8003832:	2001      	movs	r0, #1
 8003834:	f7fe fb4a 	bl	8001ecc <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003838:	6823      	ldr	r3, [r4, #0]
 800383a:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800383c:	641a      	str	r2, [r3, #64]	; 0x40
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800383e:	6820      	ldr	r0, [r4, #0]
 8003840:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8003842:	f005 0110 	and.w	r1, r5, #16
 8003846:	f240 33ff 	movw	r3, #1023	; 0x3ff
 800384a:	408b      	lsls	r3, r1
 800384c:	ea22 0203 	bic.w	r2, r2, r3
 8003850:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 8003852:	408b      	lsls	r3, r1
 8003854:	431a      	orrs	r2, r3
 8003856:	6482      	str	r2, [r0, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8003858:	6820      	ldr	r0, [r4, #0]
 800385a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800385c:	22ff      	movs	r2, #255	; 0xff
 800385e:	408a      	lsls	r2, r1
 8003860:	ea23 0302 	bic.w	r3, r3, r2
 8003864:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 8003866:	408a      	lsls	r2, r1
 8003868:	4313      	orrs	r3, r2
 800386a:	64c3      	str	r3, [r0, #76]	; 0x4c
 800386c:	e7a4      	b.n	80037b8 <HAL_DAC_ConfigChannel+0x20>
      HAL_Delay(1U);
 800386e:	2001      	movs	r0, #1
 8003870:	f7fe fb2c 	bl	8001ecc <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003874:	6823      	ldr	r3, [r4, #0]
 8003876:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8003878:	645a      	str	r2, [r3, #68]	; 0x44
 800387a:	e7e0      	b.n	800383e <HAL_DAC_ConfigChannel+0xa6>
    tmpreg1 = hdac->Instance->CCR;
 800387c:	6821      	ldr	r1, [r4, #0]
 800387e:	6b8a      	ldr	r2, [r1, #56]	; 0x38
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003880:	f005 0010 	and.w	r0, r5, #16
 8003884:	231f      	movs	r3, #31
 8003886:	4083      	lsls	r3, r0
 8003888:	ea22 0203 	bic.w	r2, r2, r3
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800388c:	6a33      	ldr	r3, [r6, #32]
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800388e:	4083      	lsls	r3, r0
 8003890:	4313      	orrs	r3, r2
    hdac->Instance->CCR = tmpreg1;
 8003892:	638b      	str	r3, [r1, #56]	; 0x38
 8003894:	e793      	b.n	80037be <HAL_DAC_ConfigChannel+0x26>
    connectOnChip = 0x00000000UL;
 8003896:	f04f 0800 	mov.w	r8, #0
    else
    {
      connectOnChip = 0x00000000UL;
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800389a:	68b3      	ldr	r3, [r6, #8]
 800389c:	6972      	ldr	r2, [r6, #20]
 800389e:	4313      	orrs	r3, r2
 80038a0:	ea43 0308 	orr.w	r3, r3, r8
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 80038a4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80038a8:	40aa      	lsls	r2, r5
 80038aa:	ea27 0702 	bic.w	r7, r7, r2
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80038ae:	7932      	ldrb	r2, [r6, #4]
 80038b0:	2a01      	cmp	r2, #1
 80038b2:	d055      	beq.n	8003960 <HAL_DAC_ConfigChannel+0x1c8>
 80038b4:	f04f 0800 	mov.w	r8, #0
 80038b8:	ea48 0303 	orr.w	r3, r8, r3
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 80038bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038c0:	40aa      	lsls	r2, r5
 80038c2:	ea27 0702 	bic.w	r7, r7, r2
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80038c6:	7972      	ldrb	r2, [r6, #5]
 80038c8:	2a01      	cmp	r2, #1
 80038ca:	d04c      	beq.n	8003966 <HAL_DAC_ConfigChannel+0x1ce>
 80038cc:	f04f 0800 	mov.w	r8, #0
 80038d0:	ea48 0803 	orr.w	r8, r8, r3
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80038d4:	f427 4740 	bic.w	r7, r7, #49152	; 0xc000
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80038d8:	6833      	ldr	r3, [r6, #0]
 80038da:	2b02      	cmp	r3, #2
 80038dc:	d046      	beq.n	800396c <HAL_DAC_ConfigChannel+0x1d4>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80038de:	431f      	orrs	r7, r3
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80038e0:	fa08 f805 	lsl.w	r8, r8, r5
 80038e4:	ea48 0707 	orr.w	r7, r8, r7
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80038e8:	6823      	ldr	r3, [r4, #0]
 80038ea:	63df      	str	r7, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80038ec:	6821      	ldr	r1, [r4, #0]
 80038ee:	680b      	ldr	r3, [r1, #0]
 80038f0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80038f4:	40aa      	lsls	r2, r5
 80038f6:	ea23 0302 	bic.w	r3, r3, r2
 80038fa:	600b      	str	r3, [r1, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80038fc:	6821      	ldr	r1, [r4, #0]
 80038fe:	680b      	ldr	r3, [r1, #0]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003900:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003904:	40aa      	lsls	r2, r5
 8003906:	ea23 0202 	bic.w	r2, r3, r2
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800390a:	68f3      	ldr	r3, [r6, #12]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800390c:	40ab      	lsls	r3, r5
 800390e:	4313      	orrs	r3, r2
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003910:	600b      	str	r3, [r1, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003912:	6821      	ldr	r1, [r4, #0]
 8003914:	680b      	ldr	r3, [r1, #0]
 8003916:	22c0      	movs	r2, #192	; 0xc0
 8003918:	40aa      	lsls	r2, r5
 800391a:	ea23 0302 	bic.w	r3, r3, r2
 800391e:	600b      	str	r3, [r1, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8003920:	68f2      	ldr	r2, [r6, #12]
 8003922:	f3c2 0383 	ubfx	r3, r2, #2, #4
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8003926:	6932      	ldr	r2, [r6, #16]
 8003928:	0892      	lsrs	r2, r2, #2
 800392a:	0212      	lsls	r2, r2, #8
 800392c:	f402 6270 	and.w	r2, r2, #3840	; 0xf00
 8003930:	431a      	orrs	r2, r3
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8003932:	6820      	ldr	r0, [r4, #0]
 8003934:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8003936:	f640 710f 	movw	r1, #3855	; 0xf0f
 800393a:	40a9      	lsls	r1, r5
 800393c:	ea23 0301 	bic.w	r3, r3, r1
 8003940:	fa02 f505 	lsl.w	r5, r2, r5
 8003944:	431d      	orrs	r5, r3
 8003946:	6605      	str	r5, [r0, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003948:	2301      	movs	r3, #1
 800394a:	7123      	strb	r3, [r4, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800394c:	2000      	movs	r0, #0
 800394e:	7160      	strb	r0, [r4, #5]

  /* Return function status */
  return HAL_OK;
}
 8003950:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    connectOnChip = DAC_MCR_MODE1_0;
 8003954:	f04f 0801 	mov.w	r8, #1
 8003958:	e79f      	b.n	800389a <HAL_DAC_ConfigChannel+0x102>
      connectOnChip = 0x00000000UL;
 800395a:	f04f 0800 	mov.w	r8, #0
 800395e:	e79c      	b.n	800389a <HAL_DAC_ConfigChannel+0x102>
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8003960:	f44f 7880 	mov.w	r8, #256	; 0x100
 8003964:	e7a8      	b.n	80038b8 <HAL_DAC_ConfigChannel+0x120>
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8003966:	f44f 7800 	mov.w	r8, #512	; 0x200
 800396a:	e7b1      	b.n	80038d0 <HAL_DAC_ConfigChannel+0x138>
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800396c:	f000 ff00 	bl	8004770 <HAL_RCC_GetHCLKFreq>
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8003970:	4b06      	ldr	r3, [pc, #24]	; (800398c <HAL_DAC_ConfigChannel+0x1f4>)
 8003972:	4298      	cmp	r0, r3
 8003974:	d902      	bls.n	800397c <HAL_DAC_ConfigChannel+0x1e4>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8003976:	f447 4700 	orr.w	r7, r7, #32768	; 0x8000
 800397a:	e7b1      	b.n	80038e0 <HAL_DAC_ConfigChannel+0x148>
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800397c:	4b04      	ldr	r3, [pc, #16]	; (8003990 <HAL_DAC_ConfigChannel+0x1f8>)
 800397e:	4298      	cmp	r0, r3
 8003980:	d9ae      	bls.n	80038e0 <HAL_DAC_ConfigChannel+0x148>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8003982:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8003986:	e7ab      	b.n	80038e0 <HAL_DAC_ConfigChannel+0x148>
  __HAL_LOCK(hdac);
 8003988:	2002      	movs	r0, #2
}
 800398a:	4770      	bx	lr
 800398c:	09896800 	.word	0x09896800
 8003990:	04c4b400 	.word	0x04c4b400

08003994 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003994:	b430      	push	{r4, r5}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003996:	6cc4      	ldr	r4, [r0, #76]	; 0x4c
 8003998:	6d05      	ldr	r5, [r0, #80]	; 0x50
 800399a:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800399c:	6d44      	ldr	r4, [r0, #84]	; 0x54
 800399e:	b114      	cbz	r4, 80039a6 <DMA_SetConfig+0x12>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80039a0:	6d84      	ldr	r4, [r0, #88]	; 0x58
 80039a2:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 80039a4:	6065      	str	r5, [r4, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80039a6:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80039a8:	f004 0c1f 	and.w	ip, r4, #31
 80039ac:	2401      	movs	r4, #1
 80039ae:	fa04 f40c 	lsl.w	r4, r4, ip
 80039b2:	6c05      	ldr	r5, [r0, #64]	; 0x40
 80039b4:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80039b6:	6804      	ldr	r4, [r0, #0]
 80039b8:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80039ba:	6883      	ldr	r3, [r0, #8]
 80039bc:	2b10      	cmp	r3, #16
 80039be:	d005      	beq.n	80039cc <DMA_SetConfig+0x38>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80039c0:	6803      	ldr	r3, [r0, #0]
 80039c2:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80039c4:	6803      	ldr	r3, [r0, #0]
 80039c6:	60da      	str	r2, [r3, #12]
  }
}
 80039c8:	bc30      	pop	{r4, r5}
 80039ca:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 80039cc:	6803      	ldr	r3, [r0, #0]
 80039ce:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 80039d0:	6803      	ldr	r3, [r0, #0]
 80039d2:	60d9      	str	r1, [r3, #12]
 80039d4:	e7f8      	b.n	80039c8 <DMA_SetConfig+0x34>
	...

080039d8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80039d8:	6803      	ldr	r3, [r0, #0]
 80039da:	4a0c      	ldr	r2, [pc, #48]	; (8003a0c <DMA_CalcDMAMUXChannelBaseAndMask+0x34>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d813      	bhi.n	8003a08 <DMA_CalcDMAMUXChannelBaseAndMask+0x30>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80039e0:	490b      	ldr	r1, [pc, #44]	; (8003a10 <DMA_CalcDMAMUXChannelBaseAndMask+0x38>)
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80039e2:	b2db      	uxtb	r3, r3
 80039e4:	3b08      	subs	r3, #8
 80039e6:	4a0b      	ldr	r2, [pc, #44]	; (8003a14 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>)
 80039e8:	fba2 2303 	umull	r2, r3, r2, r3
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80039ec:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80039ee:	f022 0203 	bic.w	r2, r2, #3
 80039f2:	440a      	add	r2, r1
 80039f4:	6482      	str	r2, [r0, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80039f6:	4a08      	ldr	r2, [pc, #32]	; (8003a18 <DMA_CalcDMAMUXChannelBaseAndMask+0x40>)
 80039f8:	64c2      	str	r2, [r0, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80039fa:	f3c3 1304 	ubfx	r3, r3, #4, #5
 80039fe:	2201      	movs	r2, #1
 8003a00:	fa02 f303 	lsl.w	r3, r2, r3
 8003a04:	6503      	str	r3, [r0, #80]	; 0x50
}
 8003a06:	4770      	bx	lr
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8003a08:	4904      	ldr	r1, [pc, #16]	; (8003a1c <DMA_CalcDMAMUXChannelBaseAndMask+0x44>)
 8003a0a:	e7ea      	b.n	80039e2 <DMA_CalcDMAMUXChannelBaseAndMask+0xa>
 8003a0c:	40020407 	.word	0x40020407
 8003a10:	40020800 	.word	0x40020800
 8003a14:	cccccccd 	.word	0xcccccccd
 8003a18:	40020880 	.word	0x40020880
 8003a1c:	40020820 	.word	0x40020820

08003a20 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003a20:	7903      	ldrb	r3, [r0, #4]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003a22:	4a07      	ldr	r2, [pc, #28]	; (8003a40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x20>)
 8003a24:	441a      	add	r2, r3
 8003a26:	0092      	lsls	r2, r2, #2
 8003a28:	6542      	str	r2, [r0, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003a2a:	4a06      	ldr	r2, [pc, #24]	; (8003a44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x24>)
 8003a2c:	6582      	str	r2, [r0, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8003a2e:	3b01      	subs	r3, #1
 8003a30:	f003 031f 	and.w	r3, r3, #31
 8003a34:	2201      	movs	r2, #1
 8003a36:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3a:	65c3      	str	r3, [r0, #92]	; 0x5c
}
 8003a3c:	4770      	bx	lr
 8003a3e:	bf00      	nop
 8003a40:	1000823f 	.word	0x1000823f
 8003a44:	40020940 	.word	0x40020940

08003a48 <HAL_DMA_Init>:
  if (hdma == NULL)
 8003a48:	2800      	cmp	r0, #0
 8003a4a:	d05b      	beq.n	8003b04 <HAL_DMA_Init+0xbc>
{
 8003a4c:	b510      	push	{r4, lr}
 8003a4e:	4604      	mov	r4, r0
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003a50:	6801      	ldr	r1, [r0, #0]
 8003a52:	4b2d      	ldr	r3, [pc, #180]	; (8003b08 <HAL_DMA_Init+0xc0>)
 8003a54:	4299      	cmp	r1, r3
 8003a56:	d83d      	bhi.n	8003ad4 <HAL_DMA_Init+0x8c>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003a58:	4b2c      	ldr	r3, [pc, #176]	; (8003b0c <HAL_DMA_Init+0xc4>)
 8003a5a:	440b      	add	r3, r1
 8003a5c:	4a2c      	ldr	r2, [pc, #176]	; (8003b10 <HAL_DMA_Init+0xc8>)
 8003a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a62:	091b      	lsrs	r3, r3, #4
 8003a64:	009b      	lsls	r3, r3, #2
 8003a66:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003a68:	4b2a      	ldr	r3, [pc, #168]	; (8003b14 <HAL_DMA_Init+0xcc>)
 8003a6a:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 8003a6c:	2302      	movs	r3, #2
 8003a6e:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  tmp = hdma->Instance->CCR;
 8003a72:	680a      	ldr	r2, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003a74:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
 8003a78:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmp |=  hdma->Init.Direction        |
 8003a7c:	68a3      	ldr	r3, [r4, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a7e:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Direction        |
 8003a80:	4303      	orrs	r3, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a82:	6920      	ldr	r0, [r4, #16]
 8003a84:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a86:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a88:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a8a:	69a0      	ldr	r0, [r4, #24]
 8003a8c:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a8e:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a90:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a92:	6a20      	ldr	r0, [r4, #32]
 8003a94:	4303      	orrs	r3, r0
  tmp |=  hdma->Init.Direction        |
 8003a96:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;
 8003a98:	600b      	str	r3, [r1, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003a9a:	4620      	mov	r0, r4
 8003a9c:	f7ff ff9c 	bl	80039d8 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003aa0:	68a3      	ldr	r3, [r4, #8]
 8003aa2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003aa6:	d020      	beq.n	8003aea <HAL_DMA_Init+0xa2>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003aa8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8003aaa:	7922      	ldrb	r2, [r4, #4]
 8003aac:	601a      	str	r2, [r3, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003aae:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003ab0:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003ab2:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003ab4:	6863      	ldr	r3, [r4, #4]
 8003ab6:	3b01      	subs	r3, #1
 8003ab8:	2b03      	cmp	r3, #3
 8003aba:	d919      	bls.n	8003af0 <HAL_DMA_Init+0xa8>
    hdma->DMAmuxRequestGen = 0U;
 8003abc:	2300      	movs	r3, #0
 8003abe:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003ac0:	65a3      	str	r3, [r4, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003ac2:	65e3      	str	r3, [r4, #92]	; 0x5c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ac4:	2000      	movs	r0, #0
 8003ac6:	63e0      	str	r0, [r4, #60]	; 0x3c
  hdma->State  = HAL_DMA_STATE_READY;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  hdma->Lock = HAL_UNLOCKED;
 8003ace:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
}
 8003ad2:	bd10      	pop	{r4, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003ad4:	4b10      	ldr	r3, [pc, #64]	; (8003b18 <HAL_DMA_Init+0xd0>)
 8003ad6:	440b      	add	r3, r1
 8003ad8:	4a0d      	ldr	r2, [pc, #52]	; (8003b10 <HAL_DMA_Init+0xc8>)
 8003ada:	fba2 2303 	umull	r2, r3, r2, r3
 8003ade:	091b      	lsrs	r3, r3, #4
 8003ae0:	009b      	lsls	r3, r3, #2
 8003ae2:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003ae4:	4b0d      	ldr	r3, [pc, #52]	; (8003b1c <HAL_DMA_Init+0xd4>)
 8003ae6:	6403      	str	r3, [r0, #64]	; 0x40
 8003ae8:	e7c0      	b.n	8003a6c <HAL_DMA_Init+0x24>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003aea:	2300      	movs	r3, #0
 8003aec:	6063      	str	r3, [r4, #4]
 8003aee:	e7db      	b.n	8003aa8 <HAL_DMA_Init+0x60>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003af0:	4620      	mov	r0, r4
 8003af2:	f7ff ff95 	bl	8003a20 <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003af6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003af8:	2200      	movs	r2, #0
 8003afa:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003afc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003afe:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8003b00:	605a      	str	r2, [r3, #4]
 8003b02:	e7df      	b.n	8003ac4 <HAL_DMA_Init+0x7c>
    return HAL_ERROR;
 8003b04:	2001      	movs	r0, #1
}
 8003b06:	4770      	bx	lr
 8003b08:	40020407 	.word	0x40020407
 8003b0c:	bffdfff8 	.word	0xbffdfff8
 8003b10:	cccccccd 	.word	0xcccccccd
 8003b14:	40020000 	.word	0x40020000
 8003b18:	bffdfbf8 	.word	0xbffdfbf8
 8003b1c:	40020400 	.word	0x40020400

08003b20 <HAL_DMA_Start_IT>:
{
 8003b20:	b538      	push	{r3, r4, r5, lr}
 8003b22:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8003b24:	f890 0024 	ldrb.w	r0, [r0, #36]	; 0x24
 8003b28:	2801      	cmp	r0, #1
 8003b2a:	d041      	beq.n	8003bb0 <HAL_DMA_Start_IT+0x90>
 8003b2c:	2001      	movs	r0, #1
 8003b2e:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 8003b32:	f894 0025 	ldrb.w	r0, [r4, #37]	; 0x25
 8003b36:	b2c0      	uxtb	r0, r0
 8003b38:	2801      	cmp	r0, #1
 8003b3a:	d004      	beq.n	8003b46 <HAL_DMA_Start_IT+0x26>
    __HAL_UNLOCK(hdma);
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    status = HAL_BUSY;
 8003b42:	2002      	movs	r0, #2
}
 8003b44:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8003b46:	2002      	movs	r0, #2
 8003b48:	f884 0025 	strb.w	r0, [r4, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b4c:	2000      	movs	r0, #0
 8003b4e:	63e0      	str	r0, [r4, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 8003b50:	6825      	ldr	r5, [r4, #0]
 8003b52:	6828      	ldr	r0, [r5, #0]
 8003b54:	f020 0001 	bic.w	r0, r0, #1
 8003b58:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003b5a:	4620      	mov	r0, r4
 8003b5c:	f7ff ff1a 	bl	8003994 <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 8003b60:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003b62:	b1d3      	cbz	r3, 8003b9a <HAL_DMA_Start_IT+0x7a>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b64:	6822      	ldr	r2, [r4, #0]
 8003b66:	6813      	ldr	r3, [r2, #0]
 8003b68:	f043 030e 	orr.w	r3, r3, #14
 8003b6c:	6013      	str	r3, [r2, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003b6e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8003b70:	681a      	ldr	r2, [r3, #0]
 8003b72:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 8003b76:	d003      	beq.n	8003b80 <HAL_DMA_Start_IT+0x60>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b7e:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8003b80:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003b82:	b11b      	cbz	r3, 8003b8c <HAL_DMA_Start_IT+0x6c>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003b84:	681a      	ldr	r2, [r3, #0]
 8003b86:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b8a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8003b8c:	6822      	ldr	r2, [r4, #0]
 8003b8e:	6813      	ldr	r3, [r2, #0]
 8003b90:	f043 0301 	orr.w	r3, r3, #1
 8003b94:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b96:	2000      	movs	r0, #0
 8003b98:	e7d4      	b.n	8003b44 <HAL_DMA_Start_IT+0x24>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003b9a:	6822      	ldr	r2, [r4, #0]
 8003b9c:	6813      	ldr	r3, [r2, #0]
 8003b9e:	f023 0304 	bic.w	r3, r3, #4
 8003ba2:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003ba4:	6822      	ldr	r2, [r4, #0]
 8003ba6:	6813      	ldr	r3, [r2, #0]
 8003ba8:	f043 030a 	orr.w	r3, r3, #10
 8003bac:	6013      	str	r3, [r2, #0]
 8003bae:	e7de      	b.n	8003b6e <HAL_DMA_Start_IT+0x4e>
  __HAL_LOCK(hdma);
 8003bb0:	2002      	movs	r0, #2
 8003bb2:	e7c7      	b.n	8003b44 <HAL_DMA_Start_IT+0x24>

08003bb4 <HAL_DMA_IRQHandler>:
{
 8003bb4:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003bb6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8003bb8:	6819      	ldr	r1, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8003bba:	6804      	ldr	r4, [r0, #0]
 8003bbc:	6825      	ldr	r5, [r4, #0]
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8003bbe:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8003bc0:	f003 031f 	and.w	r3, r3, #31
 8003bc4:	2204      	movs	r2, #4
 8003bc6:	409a      	lsls	r2, r3
 8003bc8:	420a      	tst	r2, r1
 8003bca:	d015      	beq.n	8003bf8 <HAL_DMA_IRQHandler+0x44>
 8003bcc:	f015 0f04 	tst.w	r5, #4
 8003bd0:	d012      	beq.n	8003bf8 <HAL_DMA_IRQHandler+0x44>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003bd2:	6823      	ldr	r3, [r4, #0]
 8003bd4:	f013 0f20 	tst.w	r3, #32
 8003bd8:	d103      	bne.n	8003be2 <HAL_DMA_IRQHandler+0x2e>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003bda:	6823      	ldr	r3, [r4, #0]
 8003bdc:	f023 0304 	bic.w	r3, r3, #4
 8003be0:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8003be2:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8003be4:	f003 021f 	and.w	r2, r3, #31
 8003be8:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8003bea:	2304      	movs	r3, #4
 8003bec:	4093      	lsls	r3, r2
 8003bee:	604b      	str	r3, [r1, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8003bf0:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8003bf2:	b103      	cbz	r3, 8003bf6 <HAL_DMA_IRQHandler+0x42>
      hdma->XferHalfCpltCallback(hdma);
 8003bf4:	4798      	blx	r3
}
 8003bf6:	bd38      	pop	{r3, r4, r5, pc}
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8003bf8:	2202      	movs	r2, #2
 8003bfa:	409a      	lsls	r2, r3
 8003bfc:	420a      	tst	r2, r1
 8003bfe:	d01c      	beq.n	8003c3a <HAL_DMA_IRQHandler+0x86>
           && (0U != (source_it & DMA_IT_TC)))
 8003c00:	f015 0f02 	tst.w	r5, #2
 8003c04:	d019      	beq.n	8003c3a <HAL_DMA_IRQHandler+0x86>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003c06:	6823      	ldr	r3, [r4, #0]
 8003c08:	f013 0f20 	tst.w	r3, #32
 8003c0c:	d106      	bne.n	8003c1c <HAL_DMA_IRQHandler+0x68>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003c0e:	6823      	ldr	r3, [r4, #0]
 8003c10:	f023 030a 	bic.w	r3, r3, #10
 8003c14:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8003c16:	2301      	movs	r3, #1
 8003c18:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8003c1c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8003c1e:	f003 021f 	and.w	r2, r3, #31
 8003c22:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8003c24:	2302      	movs	r3, #2
 8003c26:	4093      	lsls	r3, r2
 8003c28:	604b      	str	r3, [r1, #4]
    __HAL_UNLOCK(hdma);
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferCpltCallback != NULL)
 8003c30:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d0df      	beq.n	8003bf6 <HAL_DMA_IRQHandler+0x42>
      hdma->XferCpltCallback(hdma);
 8003c36:	4798      	blx	r3
 8003c38:	e7dd      	b.n	8003bf6 <HAL_DMA_IRQHandler+0x42>
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8003c3a:	2208      	movs	r2, #8
 8003c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c40:	420b      	tst	r3, r1
 8003c42:	d0d8      	beq.n	8003bf6 <HAL_DMA_IRQHandler+0x42>
           && (0U != (source_it & DMA_IT_TE)))
 8003c44:	f015 0f08 	tst.w	r5, #8
 8003c48:	d0d5      	beq.n	8003bf6 <HAL_DMA_IRQHandler+0x42>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c4a:	6823      	ldr	r3, [r4, #0]
 8003c4c:	f023 030e 	bic.w	r3, r3, #14
 8003c50:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003c52:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8003c54:	f003 031f 	and.w	r3, r3, #31
 8003c58:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8003c5a:	2201      	movs	r2, #1
 8003c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c60:	604b      	str	r3, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003c62:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8003c64:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8003c68:	2300      	movs	r3, #0
 8003c6a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 8003c6e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d0c0      	beq.n	8003bf6 <HAL_DMA_IRQHandler+0x42>
      hdma->XferErrorCallback(hdma);
 8003c74:	4798      	blx	r3
  return;
 8003c76:	e7be      	b.n	8003bf6 <HAL_DMA_IRQHandler+0x42>

08003c78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c7a:	b083      	sub	sp, #12
  uint32_t position = 0x00U;
 8003c7c:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003c7e:	e062      	b.n	8003d46 <HAL_GPIO_Init+0xce>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003c80:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003c82:	005e      	lsls	r6, r3, #1
 8003c84:	2403      	movs	r4, #3
 8003c86:	40b4      	lsls	r4, r6
 8003c88:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003c8c:	68cc      	ldr	r4, [r1, #12]
 8003c8e:	40b4      	lsls	r4, r6
 8003c90:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8003c92:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c94:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003c96:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c9a:	684c      	ldr	r4, [r1, #4]
 8003c9c:	f3c4 1400 	ubfx	r4, r4, #4, #1
 8003ca0:	409c      	lsls	r4, r3
 8003ca2:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->OTYPER = temp;
 8003ca6:	6044      	str	r4, [r0, #4]
 8003ca8:	e05e      	b.n	8003d68 <HAL_GPIO_Init+0xf0>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003caa:	08dd      	lsrs	r5, r3, #3
 8003cac:	3508      	adds	r5, #8
 8003cae:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003cb2:	f003 0407 	and.w	r4, r3, #7
 8003cb6:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8003cba:	240f      	movs	r4, #15
 8003cbc:	fa04 f40c 	lsl.w	r4, r4, ip
 8003cc0:	ea26 0e04 	bic.w	lr, r6, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003cc4:	690c      	ldr	r4, [r1, #16]
 8003cc6:	fa04 f40c 	lsl.w	r4, r4, ip
 8003cca:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3U] = temp;
 8003cce:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 8003cd2:	e060      	b.n	8003d96 <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003cd4:	2405      	movs	r4, #5
 8003cd6:	e000      	b.n	8003cda <HAL_GPIO_Init+0x62>
 8003cd8:	2400      	movs	r4, #0
 8003cda:	fa04 f40e 	lsl.w	r4, r4, lr
 8003cde:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003ce0:	f10c 0c02 	add.w	ip, ip, #2
 8003ce4:	4d55      	ldr	r5, [pc, #340]	; (8003e3c <HAL_GPIO_Init+0x1c4>)
 8003ce6:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003cea:	4c55      	ldr	r4, [pc, #340]	; (8003e40 <HAL_GPIO_Init+0x1c8>)
 8003cec:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 8003cee:	43d4      	mvns	r4, r2
 8003cf0:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003cf4:	684f      	ldr	r7, [r1, #4]
 8003cf6:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8003cfa:	d001      	beq.n	8003d00 <HAL_GPIO_Init+0x88>
        {
          temp |= iocurrent;
 8003cfc:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 8003d00:	4d4f      	ldr	r5, [pc, #316]	; (8003e40 <HAL_GPIO_Init+0x1c8>)
 8003d02:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR1;
 8003d04:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(iocurrent);
 8003d06:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003d0a:	684f      	ldr	r7, [r1, #4]
 8003d0c:	f417 1f00 	tst.w	r7, #2097152	; 0x200000
 8003d10:	d001      	beq.n	8003d16 <HAL_GPIO_Init+0x9e>
        {
          temp |= iocurrent;
 8003d12:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 8003d16:	4d4a      	ldr	r5, [pc, #296]	; (8003e40 <HAL_GPIO_Init+0x1c8>)
 8003d18:	60ee      	str	r6, [r5, #12]

        temp = EXTI->EMR1;
 8003d1a:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8003d1c:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003d20:	684f      	ldr	r7, [r1, #4]
 8003d22:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8003d26:	d001      	beq.n	8003d2c <HAL_GPIO_Init+0xb4>
        {
          temp |= iocurrent;
 8003d28:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR1 = temp;
 8003d2c:	4d44      	ldr	r5, [pc, #272]	; (8003e40 <HAL_GPIO_Init+0x1c8>)
 8003d2e:	606e      	str	r6, [r5, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003d30:	682d      	ldr	r5, [r5, #0]
        temp &= ~(iocurrent);
 8003d32:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003d34:	684e      	ldr	r6, [r1, #4]
 8003d36:	f416 3f80 	tst.w	r6, #65536	; 0x10000
 8003d3a:	d001      	beq.n	8003d40 <HAL_GPIO_Init+0xc8>
        {
          temp |= iocurrent;
 8003d3c:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->IMR1 = temp;
 8003d40:	4a3f      	ldr	r2, [pc, #252]	; (8003e40 <HAL_GPIO_Init+0x1c8>)
 8003d42:	6014      	str	r4, [r2, #0]
      }
    }

    position++;
 8003d44:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003d46:	680a      	ldr	r2, [r1, #0]
 8003d48:	fa32 f403 	lsrs.w	r4, r2, r3
 8003d4c:	d074      	beq.n	8003e38 <HAL_GPIO_Init+0x1c0>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003d4e:	f04f 0c01 	mov.w	ip, #1
 8003d52:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00u)
 8003d56:	ea1c 0202 	ands.w	r2, ip, r2
 8003d5a:	d0f3      	beq.n	8003d44 <HAL_GPIO_Init+0xcc>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003d5c:	684c      	ldr	r4, [r1, #4]
 8003d5e:	f004 0403 	and.w	r4, r4, #3
 8003d62:	3c01      	subs	r4, #1
 8003d64:	2c01      	cmp	r4, #1
 8003d66:	d98b      	bls.n	8003c80 <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d68:	684c      	ldr	r4, [r1, #4]
 8003d6a:	f004 0403 	and.w	r4, r4, #3
 8003d6e:	2c03      	cmp	r4, #3
 8003d70:	d00c      	beq.n	8003d8c <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 8003d72:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003d74:	005d      	lsls	r5, r3, #1
 8003d76:	f04f 0c03 	mov.w	ip, #3
 8003d7a:	fa0c fc05 	lsl.w	ip, ip, r5
 8003d7e:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d82:	688c      	ldr	r4, [r1, #8]
 8003d84:	40ac      	lsls	r4, r5
 8003d86:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 8003d8a:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d8c:	684c      	ldr	r4, [r1, #4]
 8003d8e:	f004 0403 	and.w	r4, r4, #3
 8003d92:	2c02      	cmp	r4, #2
 8003d94:	d089      	beq.n	8003caa <HAL_GPIO_Init+0x32>
      temp = GPIOx->MODER;
 8003d96:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003d98:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8003d9c:	f04f 0c03 	mov.w	ip, #3
 8003da0:	fa0c fc0e 	lsl.w	ip, ip, lr
 8003da4:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003da8:	684c      	ldr	r4, [r1, #4]
 8003daa:	f004 0403 	and.w	r4, r4, #3
 8003dae:	fa04 f40e 	lsl.w	r4, r4, lr
 8003db2:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 8003db6:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003db8:	684c      	ldr	r4, [r1, #4]
 8003dba:	f414 3f40 	tst.w	r4, #196608	; 0x30000
 8003dbe:	d0c1      	beq.n	8003d44 <HAL_GPIO_Init+0xcc>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003dc0:	4c20      	ldr	r4, [pc, #128]	; (8003e44 <HAL_GPIO_Init+0x1cc>)
 8003dc2:	6e25      	ldr	r5, [r4, #96]	; 0x60
 8003dc4:	f045 0501 	orr.w	r5, r5, #1
 8003dc8:	6625      	str	r5, [r4, #96]	; 0x60
 8003dca:	6e24      	ldr	r4, [r4, #96]	; 0x60
 8003dcc:	f004 0401 	and.w	r4, r4, #1
 8003dd0:	9401      	str	r4, [sp, #4]
 8003dd2:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8003dd4:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8003dd8:	f10c 0502 	add.w	r5, ip, #2
 8003ddc:	4c17      	ldr	r4, [pc, #92]	; (8003e3c <HAL_GPIO_Init+0x1c4>)
 8003dde:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003de2:	f003 0403 	and.w	r4, r3, #3
 8003de6:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8003dea:	240f      	movs	r4, #15
 8003dec:	fa04 f40e 	lsl.w	r4, r4, lr
 8003df0:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003df4:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 8003df8:	f43f af6e 	beq.w	8003cd8 <HAL_GPIO_Init+0x60>
 8003dfc:	4c12      	ldr	r4, [pc, #72]	; (8003e48 <HAL_GPIO_Init+0x1d0>)
 8003dfe:	42a0      	cmp	r0, r4
 8003e00:	d012      	beq.n	8003e28 <HAL_GPIO_Init+0x1b0>
 8003e02:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003e06:	42a0      	cmp	r0, r4
 8003e08:	d010      	beq.n	8003e2c <HAL_GPIO_Init+0x1b4>
 8003e0a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003e0e:	42a0      	cmp	r0, r4
 8003e10:	d00e      	beq.n	8003e30 <HAL_GPIO_Init+0x1b8>
 8003e12:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003e16:	42a0      	cmp	r0, r4
 8003e18:	d00c      	beq.n	8003e34 <HAL_GPIO_Init+0x1bc>
 8003e1a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003e1e:	42a0      	cmp	r0, r4
 8003e20:	f43f af58 	beq.w	8003cd4 <HAL_GPIO_Init+0x5c>
 8003e24:	2406      	movs	r4, #6
 8003e26:	e758      	b.n	8003cda <HAL_GPIO_Init+0x62>
 8003e28:	2401      	movs	r4, #1
 8003e2a:	e756      	b.n	8003cda <HAL_GPIO_Init+0x62>
 8003e2c:	2402      	movs	r4, #2
 8003e2e:	e754      	b.n	8003cda <HAL_GPIO_Init+0x62>
 8003e30:	2403      	movs	r4, #3
 8003e32:	e752      	b.n	8003cda <HAL_GPIO_Init+0x62>
 8003e34:	2404      	movs	r4, #4
 8003e36:	e750      	b.n	8003cda <HAL_GPIO_Init+0x62>
  }
}
 8003e38:	b003      	add	sp, #12
 8003e3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e3c:	40010000 	.word	0x40010000
 8003e40:	40010400 	.word	0x40010400
 8003e44:	40021000 	.word	0x40021000
 8003e48:	48000400 	.word	0x48000400

08003e4c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8003e4c:	6903      	ldr	r3, [r0, #16]
 8003e4e:	4219      	tst	r1, r3
 8003e50:	d001      	beq.n	8003e56 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 8003e52:	2001      	movs	r0, #1
 8003e54:	4770      	bx	lr
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003e56:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8003e58:	4770      	bx	lr

08003e5a <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003e5a:	b10a      	cbz	r2, 8003e60 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003e5c:	6181      	str	r1, [r0, #24]
 8003e5e:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003e60:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8003e62:	4770      	bx	lr

08003e64 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003e64:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003e66:	ea01 0203 	and.w	r2, r1, r3
 8003e6a:	ea21 0103 	bic.w	r1, r1, r3
 8003e6e:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8003e72:	6181      	str	r1, [r0, #24]
}
 8003e74:	4770      	bx	lr

08003e76 <HAL_GPIO_EXTI_Callback>:
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003e76:	4770      	bx	lr

08003e78 <HAL_GPIO_EXTI_IRQHandler>:
{
 8003e78:	b508      	push	{r3, lr}
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003e7a:	4b05      	ldr	r3, [pc, #20]	; (8003e90 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8003e7c:	695b      	ldr	r3, [r3, #20]
 8003e7e:	4203      	tst	r3, r0
 8003e80:	d100      	bne.n	8003e84 <HAL_GPIO_EXTI_IRQHandler+0xc>
}
 8003e82:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003e84:	4b02      	ldr	r3, [pc, #8]	; (8003e90 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8003e86:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003e88:	f7ff fff5 	bl	8003e76 <HAL_GPIO_EXTI_Callback>
}
 8003e8c:	e7f9      	b.n	8003e82 <HAL_GPIO_EXTI_IRQHandler+0xa>
 8003e8e:	bf00      	nop
 8003e90:	40010400 	.word	0x40010400

08003e94 <HAL_PWREx_ControlVoltageScaling>:
{
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003e94:	2800      	cmp	r0, #0
 8003e96:	d136      	bne.n	8003f06 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003e98:	4b3e      	ldr	r3, [pc, #248]	; (8003f94 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003ea0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ea4:	d008      	beq.n	8003eb8 <HAL_PWREx_ControlVoltageScaling+0x24>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003ea6:	4a3b      	ldr	r2, [pc, #236]	; (8003f94 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8003ea8:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8003eac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003eb0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003eb4:	2000      	movs	r0, #0
 8003eb6:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003eb8:	4a36      	ldr	r2, [pc, #216]	; (8003f94 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8003eba:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8003ebe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ec2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003ec6:	6813      	ldr	r3, [r2, #0]
 8003ec8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003ecc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ed0:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003ed2:	4b31      	ldr	r3, [pc, #196]	; (8003f98 <HAL_PWREx_ControlVoltageScaling+0x104>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	2232      	movs	r2, #50	; 0x32
 8003ed8:	fb02 f303 	mul.w	r3, r2, r3
 8003edc:	4a2f      	ldr	r2, [pc, #188]	; (8003f9c <HAL_PWREx_ControlVoltageScaling+0x108>)
 8003ede:	fba2 2303 	umull	r2, r3, r2, r3
 8003ee2:	0c9b      	lsrs	r3, r3, #18
 8003ee4:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ee6:	e000      	b.n	8003eea <HAL_PWREx_ControlVoltageScaling+0x56>
        wait_loop_index--;
 8003ee8:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003eea:	4a2a      	ldr	r2, [pc, #168]	; (8003f94 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8003eec:	6952      	ldr	r2, [r2, #20]
 8003eee:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8003ef2:	d001      	beq.n	8003ef8 <HAL_PWREx_ControlVoltageScaling+0x64>
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d1f7      	bne.n	8003ee8 <HAL_PWREx_ControlVoltageScaling+0x54>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003ef8:	4b26      	ldr	r3, [pc, #152]	; (8003f94 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8003efa:	695b      	ldr	r3, [r3, #20]
 8003efc:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8003f00:	d144      	bne.n	8003f8c <HAL_PWREx_ControlVoltageScaling+0xf8>
  return HAL_OK;
 8003f02:	2000      	movs	r0, #0
 8003f04:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f06:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8003f0a:	d008      	beq.n	8003f1e <HAL_PWREx_ControlVoltageScaling+0x8a>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003f0c:	4a21      	ldr	r2, [pc, #132]	; (8003f94 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8003f0e:	6813      	ldr	r3, [r2, #0]
 8003f10:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003f14:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003f18:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8003f1a:	2000      	movs	r0, #0
 8003f1c:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003f1e:	4b1d      	ldr	r3, [pc, #116]	; (8003f94 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003f26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f2a:	d008      	beq.n	8003f3e <HAL_PWREx_ControlVoltageScaling+0xaa>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003f2c:	4a19      	ldr	r2, [pc, #100]	; (8003f94 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8003f2e:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8003f32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f36:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  return HAL_OK;
 8003f3a:	2000      	movs	r0, #0
 8003f3c:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003f3e:	4a15      	ldr	r2, [pc, #84]	; (8003f94 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8003f40:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8003f44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f48:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003f4c:	6813      	ldr	r3, [r2, #0]
 8003f4e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003f52:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003f56:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003f58:	4b0f      	ldr	r3, [pc, #60]	; (8003f98 <HAL_PWREx_ControlVoltageScaling+0x104>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	2232      	movs	r2, #50	; 0x32
 8003f5e:	fb02 f303 	mul.w	r3, r2, r3
 8003f62:	4a0e      	ldr	r2, [pc, #56]	; (8003f9c <HAL_PWREx_ControlVoltageScaling+0x108>)
 8003f64:	fba2 2303 	umull	r2, r3, r2, r3
 8003f68:	0c9b      	lsrs	r3, r3, #18
 8003f6a:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f6c:	e000      	b.n	8003f70 <HAL_PWREx_ControlVoltageScaling+0xdc>
        wait_loop_index--;
 8003f6e:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f70:	4a08      	ldr	r2, [pc, #32]	; (8003f94 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8003f72:	6952      	ldr	r2, [r2, #20]
 8003f74:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8003f78:	d001      	beq.n	8003f7e <HAL_PWREx_ControlVoltageScaling+0xea>
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d1f7      	bne.n	8003f6e <HAL_PWREx_ControlVoltageScaling+0xda>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003f7e:	4b05      	ldr	r3, [pc, #20]	; (8003f94 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8003f80:	695b      	ldr	r3, [r3, #20]
 8003f82:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8003f86:	d103      	bne.n	8003f90 <HAL_PWREx_ControlVoltageScaling+0xfc>
  return HAL_OK;
 8003f88:	2000      	movs	r0, #0
 8003f8a:	4770      	bx	lr
        return HAL_TIMEOUT;
 8003f8c:	2003      	movs	r0, #3
 8003f8e:	4770      	bx	lr
        return HAL_TIMEOUT;
 8003f90:	2003      	movs	r0, #3
}
 8003f92:	4770      	bx	lr
 8003f94:	40007000 	.word	0x40007000
 8003f98:	20000000 	.word	0x20000000
 8003f9c:	431bde83 	.word	0x431bde83

08003fa0 <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003fa0:	4a02      	ldr	r2, [pc, #8]	; (8003fac <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8003fa2:	6893      	ldr	r3, [r2, #8]
 8003fa4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003fa8:	6093      	str	r3, [r2, #8]
}
 8003faa:	4770      	bx	lr
 8003fac:	40007000 	.word	0x40007000

08003fb0 <RCC_GetSysClockFreqFromPLLSource>:
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003fb0:	4b12      	ldr	r3, [pc, #72]	; (8003ffc <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8003fb2:	68da      	ldr	r2, [r3, #12]
 8003fb4:	f002 0203 	and.w	r2, r2, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003fb8:	68d8      	ldr	r0, [r3, #12]
 8003fba:	f3c0 1003 	ubfx	r0, r0, #4, #4
 8003fbe:	1c43      	adds	r3, r0, #1

  switch (pllsource)
 8003fc0:	2a03      	cmp	r2, #3
 8003fc2:	d011      	beq.n	8003fe8 <RCC_GetSysClockFreqFromPLLSource+0x38>
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003fc4:	480e      	ldr	r0, [pc, #56]	; (8004000 <RCC_GetSysClockFreqFromPLLSource+0x50>)
 8003fc6:	fbb0 f0f3 	udiv	r0, r0, r3
 8003fca:	4b0c      	ldr	r3, [pc, #48]	; (8003ffc <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8003fcc:	68db      	ldr	r3, [r3, #12]
 8003fce:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8003fd2:	fb03 f000 	mul.w	r0, r3, r0
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003fd6:	4b09      	ldr	r3, [pc, #36]	; (8003ffc <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8003fd8:	68db      	ldr	r3, [r3, #12]
 8003fda:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8003fde:	3301      	adds	r3, #1
 8003fe0:	005b      	lsls	r3, r3, #1
  sysclockfreq = pllvco/pllr;

  return sysclockfreq;
}
 8003fe2:	fbb0 f0f3 	udiv	r0, r0, r3
 8003fe6:	4770      	bx	lr
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003fe8:	4806      	ldr	r0, [pc, #24]	; (8004004 <RCC_GetSysClockFreqFromPLLSource+0x54>)
 8003fea:	fbb0 f0f3 	udiv	r0, r0, r3
 8003fee:	4b03      	ldr	r3, [pc, #12]	; (8003ffc <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8003ff0:	68db      	ldr	r3, [r3, #12]
 8003ff2:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8003ff6:	fb03 f000 	mul.w	r0, r3, r0
    break;
 8003ffa:	e7ec      	b.n	8003fd6 <RCC_GetSysClockFreqFromPLLSource+0x26>
 8003ffc:	40021000 	.word	0x40021000
 8004000:	00f42400 	.word	0x00f42400
 8004004:	016e3600 	.word	0x016e3600

08004008 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8004008:	2800      	cmp	r0, #0
 800400a:	f000 8254 	beq.w	80044b6 <HAL_RCC_OscConfig+0x4ae>
{
 800400e:	b570      	push	{r4, r5, r6, lr}
 8004010:	b082      	sub	sp, #8
 8004012:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004014:	6803      	ldr	r3, [r0, #0]
 8004016:	f013 0f01 	tst.w	r3, #1
 800401a:	d037      	beq.n	800408c <HAL_RCC_OscConfig+0x84>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800401c:	4aa4      	ldr	r2, [pc, #656]	; (80042b0 <HAL_RCC_OscConfig+0x2a8>)
 800401e:	6893      	ldr	r3, [r2, #8]
 8004020:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004024:	68d2      	ldr	r2, [r2, #12]
 8004026:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800402a:	2b0c      	cmp	r3, #12
 800402c:	d023      	beq.n	8004076 <HAL_RCC_OscConfig+0x6e>
 800402e:	2b08      	cmp	r3, #8
 8004030:	d023      	beq.n	800407a <HAL_RCC_OscConfig+0x72>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004032:	6863      	ldr	r3, [r4, #4]
 8004034:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004038:	d04e      	beq.n	80040d8 <HAL_RCC_OscConfig+0xd0>
 800403a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800403e:	d051      	beq.n	80040e4 <HAL_RCC_OscConfig+0xdc>
 8004040:	4b9b      	ldr	r3, [pc, #620]	; (80042b0 <HAL_RCC_OscConfig+0x2a8>)
 8004042:	681a      	ldr	r2, [r3, #0]
 8004044:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004048:	601a      	str	r2, [r3, #0]
 800404a:	681a      	ldr	r2, [r3, #0]
 800404c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004050:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004052:	6863      	ldr	r3, [r4, #4]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d052      	beq.n	80040fe <HAL_RCC_OscConfig+0xf6>
        tickstart = HAL_GetTick();
 8004058:	f7fd ff32 	bl	8001ec0 <HAL_GetTick>
 800405c:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800405e:	4b94      	ldr	r3, [pc, #592]	; (80042b0 <HAL_RCC_OscConfig+0x2a8>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004066:	d111      	bne.n	800408c <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004068:	f7fd ff2a 	bl	8001ec0 <HAL_GetTick>
 800406c:	1b40      	subs	r0, r0, r5
 800406e:	2864      	cmp	r0, #100	; 0x64
 8004070:	d9f5      	bls.n	800405e <HAL_RCC_OscConfig+0x56>
            return HAL_TIMEOUT;
 8004072:	2003      	movs	r0, #3
 8004074:	e228      	b.n	80044c8 <HAL_RCC_OscConfig+0x4c0>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004076:	2a03      	cmp	r2, #3
 8004078:	d1d9      	bne.n	800402e <HAL_RCC_OscConfig+0x26>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800407a:	4b8d      	ldr	r3, [pc, #564]	; (80042b0 <HAL_RCC_OscConfig+0x2a8>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004082:	d003      	beq.n	800408c <HAL_RCC_OscConfig+0x84>
 8004084:	6863      	ldr	r3, [r4, #4]
 8004086:	2b00      	cmp	r3, #0
 8004088:	f000 8217 	beq.w	80044ba <HAL_RCC_OscConfig+0x4b2>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800408c:	6823      	ldr	r3, [r4, #0]
 800408e:	f013 0f02 	tst.w	r3, #2
 8004092:	d05d      	beq.n	8004150 <HAL_RCC_OscConfig+0x148>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004094:	4a86      	ldr	r2, [pc, #536]	; (80042b0 <HAL_RCC_OscConfig+0x2a8>)
 8004096:	6893      	ldr	r3, [r2, #8]
 8004098:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800409c:	68d2      	ldr	r2, [r2, #12]
 800409e:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80040a2:	2b0c      	cmp	r3, #12
 80040a4:	d03a      	beq.n	800411c <HAL_RCC_OscConfig+0x114>
 80040a6:	2b04      	cmp	r3, #4
 80040a8:	d03a      	beq.n	8004120 <HAL_RCC_OscConfig+0x118>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80040aa:	68e3      	ldr	r3, [r4, #12]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d075      	beq.n	800419c <HAL_RCC_OscConfig+0x194>
        __HAL_RCC_HSI_ENABLE();
 80040b0:	4a7f      	ldr	r2, [pc, #508]	; (80042b0 <HAL_RCC_OscConfig+0x2a8>)
 80040b2:	6813      	ldr	r3, [r2, #0]
 80040b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040b8:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80040ba:	f7fd ff01 	bl	8001ec0 <HAL_GetTick>
 80040be:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80040c0:	4b7b      	ldr	r3, [pc, #492]	; (80042b0 <HAL_RCC_OscConfig+0x2a8>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80040c8:	d15f      	bne.n	800418a <HAL_RCC_OscConfig+0x182>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040ca:	f7fd fef9 	bl	8001ec0 <HAL_GetTick>
 80040ce:	1b40      	subs	r0, r0, r5
 80040d0:	2802      	cmp	r0, #2
 80040d2:	d9f5      	bls.n	80040c0 <HAL_RCC_OscConfig+0xb8>
            return HAL_TIMEOUT;
 80040d4:	2003      	movs	r0, #3
 80040d6:	e1f7      	b.n	80044c8 <HAL_RCC_OscConfig+0x4c0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040d8:	4a75      	ldr	r2, [pc, #468]	; (80042b0 <HAL_RCC_OscConfig+0x2a8>)
 80040da:	6813      	ldr	r3, [r2, #0]
 80040dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040e0:	6013      	str	r3, [r2, #0]
 80040e2:	e7b6      	b.n	8004052 <HAL_RCC_OscConfig+0x4a>
 80040e4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80040e8:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 80040ec:	681a      	ldr	r2, [r3, #0]
 80040ee:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80040f2:	601a      	str	r2, [r3, #0]
 80040f4:	681a      	ldr	r2, [r3, #0]
 80040f6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80040fa:	601a      	str	r2, [r3, #0]
 80040fc:	e7a9      	b.n	8004052 <HAL_RCC_OscConfig+0x4a>
        tickstart = HAL_GetTick();
 80040fe:	f7fd fedf 	bl	8001ec0 <HAL_GetTick>
 8004102:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004104:	4b6a      	ldr	r3, [pc, #424]	; (80042b0 <HAL_RCC_OscConfig+0x2a8>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800410c:	d0be      	beq.n	800408c <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800410e:	f7fd fed7 	bl	8001ec0 <HAL_GetTick>
 8004112:	1b40      	subs	r0, r0, r5
 8004114:	2864      	cmp	r0, #100	; 0x64
 8004116:	d9f5      	bls.n	8004104 <HAL_RCC_OscConfig+0xfc>
            return HAL_TIMEOUT;
 8004118:	2003      	movs	r0, #3
 800411a:	e1d5      	b.n	80044c8 <HAL_RCC_OscConfig+0x4c0>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800411c:	2a02      	cmp	r2, #2
 800411e:	d1c2      	bne.n	80040a6 <HAL_RCC_OscConfig+0x9e>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004120:	4b63      	ldr	r3, [pc, #396]	; (80042b0 <HAL_RCC_OscConfig+0x2a8>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004128:	d003      	beq.n	8004132 <HAL_RCC_OscConfig+0x12a>
 800412a:	68e3      	ldr	r3, [r4, #12]
 800412c:	2b00      	cmp	r3, #0
 800412e:	f000 81c6 	beq.w	80044be <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004132:	4a5f      	ldr	r2, [pc, #380]	; (80042b0 <HAL_RCC_OscConfig+0x2a8>)
 8004134:	6853      	ldr	r3, [r2, #4]
 8004136:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800413a:	6921      	ldr	r1, [r4, #16]
 800413c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004140:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004142:	4b5c      	ldr	r3, [pc, #368]	; (80042b4 <HAL_RCC_OscConfig+0x2ac>)
 8004144:	6818      	ldr	r0, [r3, #0]
 8004146:	f7fd fe77 	bl	8001e38 <HAL_InitTick>
 800414a:	2800      	cmp	r0, #0
 800414c:	f040 81b9 	bne.w	80044c2 <HAL_RCC_OscConfig+0x4ba>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004150:	6823      	ldr	r3, [r4, #0]
 8004152:	f013 0f08 	tst.w	r3, #8
 8004156:	d04c      	beq.n	80041f2 <HAL_RCC_OscConfig+0x1ea>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004158:	6963      	ldr	r3, [r4, #20]
 800415a:	b39b      	cbz	r3, 80041c4 <HAL_RCC_OscConfig+0x1bc>
      __HAL_RCC_LSI_ENABLE();
 800415c:	4a54      	ldr	r2, [pc, #336]	; (80042b0 <HAL_RCC_OscConfig+0x2a8>)
 800415e:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8004162:	f043 0301 	orr.w	r3, r3, #1
 8004166:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 800416a:	f7fd fea9 	bl	8001ec0 <HAL_GetTick>
 800416e:	4605      	mov	r5, r0
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004170:	4b4f      	ldr	r3, [pc, #316]	; (80042b0 <HAL_RCC_OscConfig+0x2a8>)
 8004172:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004176:	f013 0f02 	tst.w	r3, #2
 800417a:	d13a      	bne.n	80041f2 <HAL_RCC_OscConfig+0x1ea>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800417c:	f7fd fea0 	bl	8001ec0 <HAL_GetTick>
 8004180:	1b40      	subs	r0, r0, r5
 8004182:	2802      	cmp	r0, #2
 8004184:	d9f4      	bls.n	8004170 <HAL_RCC_OscConfig+0x168>
          return HAL_TIMEOUT;
 8004186:	2003      	movs	r0, #3
 8004188:	e19e      	b.n	80044c8 <HAL_RCC_OscConfig+0x4c0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800418a:	4a49      	ldr	r2, [pc, #292]	; (80042b0 <HAL_RCC_OscConfig+0x2a8>)
 800418c:	6853      	ldr	r3, [r2, #4]
 800418e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004192:	6921      	ldr	r1, [r4, #16]
 8004194:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004198:	6053      	str	r3, [r2, #4]
 800419a:	e7d9      	b.n	8004150 <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_HSI_DISABLE();
 800419c:	4a44      	ldr	r2, [pc, #272]	; (80042b0 <HAL_RCC_OscConfig+0x2a8>)
 800419e:	6813      	ldr	r3, [r2, #0]
 80041a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80041a4:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80041a6:	f7fd fe8b 	bl	8001ec0 <HAL_GetTick>
 80041aa:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80041ac:	4b40      	ldr	r3, [pc, #256]	; (80042b0 <HAL_RCC_OscConfig+0x2a8>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80041b4:	d0cc      	beq.n	8004150 <HAL_RCC_OscConfig+0x148>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041b6:	f7fd fe83 	bl	8001ec0 <HAL_GetTick>
 80041ba:	1b40      	subs	r0, r0, r5
 80041bc:	2802      	cmp	r0, #2
 80041be:	d9f5      	bls.n	80041ac <HAL_RCC_OscConfig+0x1a4>
            return HAL_TIMEOUT;
 80041c0:	2003      	movs	r0, #3
 80041c2:	e181      	b.n	80044c8 <HAL_RCC_OscConfig+0x4c0>
      __HAL_RCC_LSI_DISABLE();
 80041c4:	4a3a      	ldr	r2, [pc, #232]	; (80042b0 <HAL_RCC_OscConfig+0x2a8>)
 80041c6:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 80041ca:	f023 0301 	bic.w	r3, r3, #1
 80041ce:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 80041d2:	f7fd fe75 	bl	8001ec0 <HAL_GetTick>
 80041d6:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80041d8:	4b35      	ldr	r3, [pc, #212]	; (80042b0 <HAL_RCC_OscConfig+0x2a8>)
 80041da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80041de:	f013 0f02 	tst.w	r3, #2
 80041e2:	d006      	beq.n	80041f2 <HAL_RCC_OscConfig+0x1ea>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041e4:	f7fd fe6c 	bl	8001ec0 <HAL_GetTick>
 80041e8:	1b40      	subs	r0, r0, r5
 80041ea:	2802      	cmp	r0, #2
 80041ec:	d9f4      	bls.n	80041d8 <HAL_RCC_OscConfig+0x1d0>
          return HAL_TIMEOUT;
 80041ee:	2003      	movs	r0, #3
 80041f0:	e16a      	b.n	80044c8 <HAL_RCC_OscConfig+0x4c0>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041f2:	6823      	ldr	r3, [r4, #0]
 80041f4:	f013 0f04 	tst.w	r3, #4
 80041f8:	f000 8081 	beq.w	80042fe <HAL_RCC_OscConfig+0x2f6>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80041fc:	4b2c      	ldr	r3, [pc, #176]	; (80042b0 <HAL_RCC_OscConfig+0x2a8>)
 80041fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004200:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8004204:	d136      	bne.n	8004274 <HAL_RCC_OscConfig+0x26c>
      __HAL_RCC_PWR_CLK_ENABLE();
 8004206:	4b2a      	ldr	r3, [pc, #168]	; (80042b0 <HAL_RCC_OscConfig+0x2a8>)
 8004208:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800420a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800420e:	659a      	str	r2, [r3, #88]	; 0x58
 8004210:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004212:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004216:	9301      	str	r3, [sp, #4]
 8004218:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800421a:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800421c:	4b26      	ldr	r3, [pc, #152]	; (80042b8 <HAL_RCC_OscConfig+0x2b0>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004224:	d028      	beq.n	8004278 <HAL_RCC_OscConfig+0x270>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004226:	68a3      	ldr	r3, [r4, #8]
 8004228:	2b01      	cmp	r3, #1
 800422a:	d039      	beq.n	80042a0 <HAL_RCC_OscConfig+0x298>
 800422c:	2b05      	cmp	r3, #5
 800422e:	d045      	beq.n	80042bc <HAL_RCC_OscConfig+0x2b4>
 8004230:	4b1f      	ldr	r3, [pc, #124]	; (80042b0 <HAL_RCC_OscConfig+0x2a8>)
 8004232:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004236:	f022 0201 	bic.w	r2, r2, #1
 800423a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800423e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004242:	f022 0204 	bic.w	r2, r2, #4
 8004246:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800424a:	68a3      	ldr	r3, [r4, #8]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d043      	beq.n	80042d8 <HAL_RCC_OscConfig+0x2d0>
      tickstart = HAL_GetTick();
 8004250:	f7fd fe36 	bl	8001ec0 <HAL_GetTick>
 8004254:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004256:	4b16      	ldr	r3, [pc, #88]	; (80042b0 <HAL_RCC_OscConfig+0x2a8>)
 8004258:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800425c:	f013 0f02 	tst.w	r3, #2
 8004260:	d14c      	bne.n	80042fc <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004262:	f7fd fe2d 	bl	8001ec0 <HAL_GetTick>
 8004266:	1b80      	subs	r0, r0, r6
 8004268:	f241 3388 	movw	r3, #5000	; 0x1388
 800426c:	4298      	cmp	r0, r3
 800426e:	d9f2      	bls.n	8004256 <HAL_RCC_OscConfig+0x24e>
          return HAL_TIMEOUT;
 8004270:	2003      	movs	r0, #3
 8004272:	e129      	b.n	80044c8 <HAL_RCC_OscConfig+0x4c0>
    FlagStatus       pwrclkchanged = RESET;
 8004274:	2500      	movs	r5, #0
 8004276:	e7d1      	b.n	800421c <HAL_RCC_OscConfig+0x214>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004278:	4a0f      	ldr	r2, [pc, #60]	; (80042b8 <HAL_RCC_OscConfig+0x2b0>)
 800427a:	6813      	ldr	r3, [r2, #0]
 800427c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004280:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8004282:	f7fd fe1d 	bl	8001ec0 <HAL_GetTick>
 8004286:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004288:	4b0b      	ldr	r3, [pc, #44]	; (80042b8 <HAL_RCC_OscConfig+0x2b0>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004290:	d1c9      	bne.n	8004226 <HAL_RCC_OscConfig+0x21e>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004292:	f7fd fe15 	bl	8001ec0 <HAL_GetTick>
 8004296:	1b80      	subs	r0, r0, r6
 8004298:	2802      	cmp	r0, #2
 800429a:	d9f5      	bls.n	8004288 <HAL_RCC_OscConfig+0x280>
          return HAL_TIMEOUT;
 800429c:	2003      	movs	r0, #3
 800429e:	e113      	b.n	80044c8 <HAL_RCC_OscConfig+0x4c0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042a0:	4a03      	ldr	r2, [pc, #12]	; (80042b0 <HAL_RCC_OscConfig+0x2a8>)
 80042a2:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80042a6:	f043 0301 	orr.w	r3, r3, #1
 80042aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80042ae:	e7cc      	b.n	800424a <HAL_RCC_OscConfig+0x242>
 80042b0:	40021000 	.word	0x40021000
 80042b4:	20000008 	.word	0x20000008
 80042b8:	40007000 	.word	0x40007000
 80042bc:	4b8a      	ldr	r3, [pc, #552]	; (80044e8 <HAL_RCC_OscConfig+0x4e0>)
 80042be:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80042c2:	f042 0204 	orr.w	r2, r2, #4
 80042c6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 80042ca:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80042ce:	f042 0201 	orr.w	r2, r2, #1
 80042d2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 80042d6:	e7b8      	b.n	800424a <HAL_RCC_OscConfig+0x242>
      tickstart = HAL_GetTick();
 80042d8:	f7fd fdf2 	bl	8001ec0 <HAL_GetTick>
 80042dc:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80042de:	4b82      	ldr	r3, [pc, #520]	; (80044e8 <HAL_RCC_OscConfig+0x4e0>)
 80042e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042e4:	f013 0f02 	tst.w	r3, #2
 80042e8:	d008      	beq.n	80042fc <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042ea:	f7fd fde9 	bl	8001ec0 <HAL_GetTick>
 80042ee:	1b80      	subs	r0, r0, r6
 80042f0:	f241 3388 	movw	r3, #5000	; 0x1388
 80042f4:	4298      	cmp	r0, r3
 80042f6:	d9f2      	bls.n	80042de <HAL_RCC_OscConfig+0x2d6>
          return HAL_TIMEOUT;
 80042f8:	2003      	movs	r0, #3
 80042fa:	e0e5      	b.n	80044c8 <HAL_RCC_OscConfig+0x4c0>
    if (pwrclkchanged == SET)
 80042fc:	b9e5      	cbnz	r5, 8004338 <HAL_RCC_OscConfig+0x330>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80042fe:	6823      	ldr	r3, [r4, #0]
 8004300:	f013 0f20 	tst.w	r3, #32
 8004304:	d035      	beq.n	8004372 <HAL_RCC_OscConfig+0x36a>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004306:	69a3      	ldr	r3, [r4, #24]
 8004308:	b1e3      	cbz	r3, 8004344 <HAL_RCC_OscConfig+0x33c>
      __HAL_RCC_HSI48_ENABLE();
 800430a:	4a77      	ldr	r2, [pc, #476]	; (80044e8 <HAL_RCC_OscConfig+0x4e0>)
 800430c:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 8004310:	f043 0301 	orr.w	r3, r3, #1
 8004314:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 8004318:	f7fd fdd2 	bl	8001ec0 <HAL_GetTick>
 800431c:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800431e:	4b72      	ldr	r3, [pc, #456]	; (80044e8 <HAL_RCC_OscConfig+0x4e0>)
 8004320:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004324:	f013 0f02 	tst.w	r3, #2
 8004328:	d123      	bne.n	8004372 <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800432a:	f7fd fdc9 	bl	8001ec0 <HAL_GetTick>
 800432e:	1b40      	subs	r0, r0, r5
 8004330:	2802      	cmp	r0, #2
 8004332:	d9f4      	bls.n	800431e <HAL_RCC_OscConfig+0x316>
          return HAL_TIMEOUT;
 8004334:	2003      	movs	r0, #3
 8004336:	e0c7      	b.n	80044c8 <HAL_RCC_OscConfig+0x4c0>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004338:	4a6b      	ldr	r2, [pc, #428]	; (80044e8 <HAL_RCC_OscConfig+0x4e0>)
 800433a:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800433c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004340:	6593      	str	r3, [r2, #88]	; 0x58
 8004342:	e7dc      	b.n	80042fe <HAL_RCC_OscConfig+0x2f6>
      __HAL_RCC_HSI48_DISABLE();
 8004344:	4a68      	ldr	r2, [pc, #416]	; (80044e8 <HAL_RCC_OscConfig+0x4e0>)
 8004346:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 800434a:	f023 0301 	bic.w	r3, r3, #1
 800434e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 8004352:	f7fd fdb5 	bl	8001ec0 <HAL_GetTick>
 8004356:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004358:	4b63      	ldr	r3, [pc, #396]	; (80044e8 <HAL_RCC_OscConfig+0x4e0>)
 800435a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800435e:	f013 0f02 	tst.w	r3, #2
 8004362:	d006      	beq.n	8004372 <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004364:	f7fd fdac 	bl	8001ec0 <HAL_GetTick>
 8004368:	1b40      	subs	r0, r0, r5
 800436a:	2802      	cmp	r0, #2
 800436c:	d9f4      	bls.n	8004358 <HAL_RCC_OscConfig+0x350>
          return HAL_TIMEOUT;
 800436e:	2003      	movs	r0, #3
 8004370:	e0aa      	b.n	80044c8 <HAL_RCC_OscConfig+0x4c0>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004372:	69e3      	ldr	r3, [r4, #28]
 8004374:	2b00      	cmp	r3, #0
 8004376:	f000 80a6 	beq.w	80044c6 <HAL_RCC_OscConfig+0x4be>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800437a:	4a5b      	ldr	r2, [pc, #364]	; (80044e8 <HAL_RCC_OscConfig+0x4e0>)
 800437c:	6892      	ldr	r2, [r2, #8]
 800437e:	f002 020c 	and.w	r2, r2, #12
 8004382:	2a0c      	cmp	r2, #12
 8004384:	d069      	beq.n	800445a <HAL_RCC_OscConfig+0x452>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004386:	2b02      	cmp	r3, #2
 8004388:	d01d      	beq.n	80043c6 <HAL_RCC_OscConfig+0x3be>
        __HAL_RCC_PLL_DISABLE();
 800438a:	4b57      	ldr	r3, [pc, #348]	; (80044e8 <HAL_RCC_OscConfig+0x4e0>)
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8004392:	601a      	str	r2, [r3, #0]
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004394:	68da      	ldr	r2, [r3, #12]
 8004396:	f022 0203 	bic.w	r2, r2, #3
 800439a:	60da      	str	r2, [r3, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800439c:	68da      	ldr	r2, [r3, #12]
 800439e:	f022 7288 	bic.w	r2, r2, #17825792	; 0x1100000
 80043a2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80043a6:	60da      	str	r2, [r3, #12]
        tickstart = HAL_GetTick();
 80043a8:	f7fd fd8a 	bl	8001ec0 <HAL_GetTick>
 80043ac:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80043ae:	4b4e      	ldr	r3, [pc, #312]	; (80044e8 <HAL_RCC_OscConfig+0x4e0>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80043b6:	d04e      	beq.n	8004456 <HAL_RCC_OscConfig+0x44e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043b8:	f7fd fd82 	bl	8001ec0 <HAL_GetTick>
 80043bc:	1b00      	subs	r0, r0, r4
 80043be:	2802      	cmp	r0, #2
 80043c0:	d9f5      	bls.n	80043ae <HAL_RCC_OscConfig+0x3a6>
            return HAL_TIMEOUT;
 80043c2:	2003      	movs	r0, #3
 80043c4:	e080      	b.n	80044c8 <HAL_RCC_OscConfig+0x4c0>
        __HAL_RCC_PLL_DISABLE();
 80043c6:	4a48      	ldr	r2, [pc, #288]	; (80044e8 <HAL_RCC_OscConfig+0x4e0>)
 80043c8:	6813      	ldr	r3, [r2, #0]
 80043ca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80043ce:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80043d0:	f7fd fd76 	bl	8001ec0 <HAL_GetTick>
 80043d4:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80043d6:	4b44      	ldr	r3, [pc, #272]	; (80044e8 <HAL_RCC_OscConfig+0x4e0>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80043de:	d006      	beq.n	80043ee <HAL_RCC_OscConfig+0x3e6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043e0:	f7fd fd6e 	bl	8001ec0 <HAL_GetTick>
 80043e4:	1b40      	subs	r0, r0, r5
 80043e6:	2802      	cmp	r0, #2
 80043e8:	d9f5      	bls.n	80043d6 <HAL_RCC_OscConfig+0x3ce>
            return HAL_TIMEOUT;
 80043ea:	2003      	movs	r0, #3
 80043ec:	e06c      	b.n	80044c8 <HAL_RCC_OscConfig+0x4c0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80043ee:	4a3e      	ldr	r2, [pc, #248]	; (80044e8 <HAL_RCC_OscConfig+0x4e0>)
 80043f0:	68d3      	ldr	r3, [r2, #12]
 80043f2:	493e      	ldr	r1, [pc, #248]	; (80044ec <HAL_RCC_OscConfig+0x4e4>)
 80043f4:	4019      	ands	r1, r3
 80043f6:	6a23      	ldr	r3, [r4, #32]
 80043f8:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80043fa:	3801      	subs	r0, #1
 80043fc:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8004400:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8004402:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8004406:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8004408:	0840      	lsrs	r0, r0, #1
 800440a:	3801      	subs	r0, #1
 800440c:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
 8004410:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8004412:	0840      	lsrs	r0, r0, #1
 8004414:	3801      	subs	r0, #1
 8004416:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 800441a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800441c:	ea43 63c0 	orr.w	r3, r3, r0, lsl #27
 8004420:	430b      	orrs	r3, r1
 8004422:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLL_ENABLE();
 8004424:	6813      	ldr	r3, [r2, #0]
 8004426:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800442a:	6013      	str	r3, [r2, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800442c:	68d3      	ldr	r3, [r2, #12]
 800442e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004432:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 8004434:	f7fd fd44 	bl	8001ec0 <HAL_GetTick>
 8004438:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800443a:	4b2b      	ldr	r3, [pc, #172]	; (80044e8 <HAL_RCC_OscConfig+0x4e0>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8004442:	d106      	bne.n	8004452 <HAL_RCC_OscConfig+0x44a>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004444:	f7fd fd3c 	bl	8001ec0 <HAL_GetTick>
 8004448:	1b00      	subs	r0, r0, r4
 800444a:	2802      	cmp	r0, #2
 800444c:	d9f5      	bls.n	800443a <HAL_RCC_OscConfig+0x432>
            return HAL_TIMEOUT;
 800444e:	2003      	movs	r0, #3
 8004450:	e03a      	b.n	80044c8 <HAL_RCC_OscConfig+0x4c0>
  return HAL_OK;
 8004452:	2000      	movs	r0, #0
 8004454:	e038      	b.n	80044c8 <HAL_RCC_OscConfig+0x4c0>
 8004456:	2000      	movs	r0, #0
 8004458:	e036      	b.n	80044c8 <HAL_RCC_OscConfig+0x4c0>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800445a:	2b01      	cmp	r3, #1
 800445c:	d036      	beq.n	80044cc <HAL_RCC_OscConfig+0x4c4>
      temp_pllckcfg = RCC->PLLCFGR;
 800445e:	4b22      	ldr	r3, [pc, #136]	; (80044e8 <HAL_RCC_OscConfig+0x4e0>)
 8004460:	68db      	ldr	r3, [r3, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004462:	f003 0103 	and.w	r1, r3, #3
 8004466:	6a22      	ldr	r2, [r4, #32]
 8004468:	4291      	cmp	r1, r2
 800446a:	d131      	bne.n	80044d0 <HAL_RCC_OscConfig+0x4c8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800446c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004470:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004472:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004474:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8004478:	d12c      	bne.n	80044d4 <HAL_RCC_OscConfig+0x4cc>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800447a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800447e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004480:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8004484:	d128      	bne.n	80044d8 <HAL_RCC_OscConfig+0x4d0>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004486:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800448a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800448c:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8004490:	d124      	bne.n	80044dc <HAL_RCC_OscConfig+0x4d4>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004492:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 8004496:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004498:	0852      	lsrs	r2, r2, #1
 800449a:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800449c:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 80044a0:	d11e      	bne.n	80044e0 <HAL_RCC_OscConfig+0x4d8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80044a2:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 80044a6:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80044a8:	0852      	lsrs	r2, r2, #1
 80044aa:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80044ac:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 80044b0:	d118      	bne.n	80044e4 <HAL_RCC_OscConfig+0x4dc>
  return HAL_OK;
 80044b2:	2000      	movs	r0, #0
 80044b4:	e008      	b.n	80044c8 <HAL_RCC_OscConfig+0x4c0>
    return HAL_ERROR;
 80044b6:	2001      	movs	r0, #1
}
 80044b8:	4770      	bx	lr
        return HAL_ERROR;
 80044ba:	2001      	movs	r0, #1
 80044bc:	e004      	b.n	80044c8 <HAL_RCC_OscConfig+0x4c0>
        return HAL_ERROR;
 80044be:	2001      	movs	r0, #1
 80044c0:	e002      	b.n	80044c8 <HAL_RCC_OscConfig+0x4c0>
          return HAL_ERROR;
 80044c2:	2001      	movs	r0, #1
 80044c4:	e000      	b.n	80044c8 <HAL_RCC_OscConfig+0x4c0>
  return HAL_OK;
 80044c6:	2000      	movs	r0, #0
}
 80044c8:	b002      	add	sp, #8
 80044ca:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 80044cc:	2001      	movs	r0, #1
 80044ce:	e7fb      	b.n	80044c8 <HAL_RCC_OscConfig+0x4c0>
        return HAL_ERROR;
 80044d0:	2001      	movs	r0, #1
 80044d2:	e7f9      	b.n	80044c8 <HAL_RCC_OscConfig+0x4c0>
 80044d4:	2001      	movs	r0, #1
 80044d6:	e7f7      	b.n	80044c8 <HAL_RCC_OscConfig+0x4c0>
 80044d8:	2001      	movs	r0, #1
 80044da:	e7f5      	b.n	80044c8 <HAL_RCC_OscConfig+0x4c0>
 80044dc:	2001      	movs	r0, #1
 80044de:	e7f3      	b.n	80044c8 <HAL_RCC_OscConfig+0x4c0>
 80044e0:	2001      	movs	r0, #1
 80044e2:	e7f1      	b.n	80044c8 <HAL_RCC_OscConfig+0x4c0>
 80044e4:	2001      	movs	r0, #1
 80044e6:	e7ef      	b.n	80044c8 <HAL_RCC_OscConfig+0x4c0>
 80044e8:	40021000 	.word	0x40021000
 80044ec:	019f800c 	.word	0x019f800c

080044f0 <HAL_RCC_GetSysClockFreq>:
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80044f0:	4b1e      	ldr	r3, [pc, #120]	; (800456c <HAL_RCC_GetSysClockFreq+0x7c>)
 80044f2:	689b      	ldr	r3, [r3, #8]
 80044f4:	f003 030c 	and.w	r3, r3, #12
 80044f8:	2b04      	cmp	r3, #4
 80044fa:	d033      	beq.n	8004564 <HAL_RCC_GetSysClockFreq+0x74>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80044fc:	4b1b      	ldr	r3, [pc, #108]	; (800456c <HAL_RCC_GetSysClockFreq+0x7c>)
 80044fe:	689b      	ldr	r3, [r3, #8]
 8004500:	f003 030c 	and.w	r3, r3, #12
 8004504:	2b08      	cmp	r3, #8
 8004506:	d02f      	beq.n	8004568 <HAL_RCC_GetSysClockFreq+0x78>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004508:	4b18      	ldr	r3, [pc, #96]	; (800456c <HAL_RCC_GetSysClockFreq+0x7c>)
 800450a:	689b      	ldr	r3, [r3, #8]
 800450c:	f003 030c 	and.w	r3, r3, #12
 8004510:	2b0c      	cmp	r3, #12
 8004512:	d001      	beq.n	8004518 <HAL_RCC_GetSysClockFreq+0x28>
    sysclockfreq = 0U;
 8004514:	2000      	movs	r0, #0
}
 8004516:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004518:	4b14      	ldr	r3, [pc, #80]	; (800456c <HAL_RCC_GetSysClockFreq+0x7c>)
 800451a:	68da      	ldr	r2, [r3, #12]
 800451c:	f002 0203 	and.w	r2, r2, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004520:	68d8      	ldr	r0, [r3, #12]
 8004522:	f3c0 1003 	ubfx	r0, r0, #4, #4
 8004526:	1c43      	adds	r3, r0, #1
    switch (pllsource)
 8004528:	2a03      	cmp	r2, #3
 800452a:	d011      	beq.n	8004550 <HAL_RCC_GetSysClockFreq+0x60>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800452c:	4810      	ldr	r0, [pc, #64]	; (8004570 <HAL_RCC_GetSysClockFreq+0x80>)
 800452e:	fbb0 f0f3 	udiv	r0, r0, r3
 8004532:	4b0e      	ldr	r3, [pc, #56]	; (800456c <HAL_RCC_GetSysClockFreq+0x7c>)
 8004534:	68db      	ldr	r3, [r3, #12]
 8004536:	f3c3 2306 	ubfx	r3, r3, #8, #7
 800453a:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800453e:	4b0b      	ldr	r3, [pc, #44]	; (800456c <HAL_RCC_GetSysClockFreq+0x7c>)
 8004540:	68db      	ldr	r3, [r3, #12]
 8004542:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8004546:	3301      	adds	r3, #1
 8004548:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 800454a:	fbb0 f0f3 	udiv	r0, r0, r3
 800454e:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004550:	4808      	ldr	r0, [pc, #32]	; (8004574 <HAL_RCC_GetSysClockFreq+0x84>)
 8004552:	fbb0 f0f3 	udiv	r0, r0, r3
 8004556:	4b05      	ldr	r3, [pc, #20]	; (800456c <HAL_RCC_GetSysClockFreq+0x7c>)
 8004558:	68db      	ldr	r3, [r3, #12]
 800455a:	f3c3 2306 	ubfx	r3, r3, #8, #7
 800455e:	fb03 f000 	mul.w	r0, r3, r0
      break;
 8004562:	e7ec      	b.n	800453e <HAL_RCC_GetSysClockFreq+0x4e>
    sysclockfreq = HSI_VALUE;
 8004564:	4802      	ldr	r0, [pc, #8]	; (8004570 <HAL_RCC_GetSysClockFreq+0x80>)
 8004566:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8004568:	4802      	ldr	r0, [pc, #8]	; (8004574 <HAL_RCC_GetSysClockFreq+0x84>)
 800456a:	4770      	bx	lr
 800456c:	40021000 	.word	0x40021000
 8004570:	00f42400 	.word	0x00f42400
 8004574:	016e3600 	.word	0x016e3600

08004578 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8004578:	2800      	cmp	r0, #0
 800457a:	f000 80e6 	beq.w	800474a <HAL_RCC_ClockConfig+0x1d2>
{
 800457e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004580:	460c      	mov	r4, r1
 8004582:	4605      	mov	r5, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004584:	4b74      	ldr	r3, [pc, #464]	; (8004758 <HAL_RCC_ClockConfig+0x1e0>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f003 030f 	and.w	r3, r3, #15
 800458c:	428b      	cmp	r3, r1
 800458e:	d20b      	bcs.n	80045a8 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004590:	4a71      	ldr	r2, [pc, #452]	; (8004758 <HAL_RCC_ClockConfig+0x1e0>)
 8004592:	6813      	ldr	r3, [r2, #0]
 8004594:	f023 030f 	bic.w	r3, r3, #15
 8004598:	430b      	orrs	r3, r1
 800459a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800459c:	6813      	ldr	r3, [r2, #0]
 800459e:	f003 030f 	and.w	r3, r3, #15
 80045a2:	428b      	cmp	r3, r1
 80045a4:	f040 80d3 	bne.w	800474e <HAL_RCC_ClockConfig+0x1d6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80045a8:	682e      	ldr	r6, [r5, #0]
 80045aa:	f016 0601 	ands.w	r6, r6, #1
 80045ae:	d05f      	beq.n	8004670 <HAL_RCC_ClockConfig+0xf8>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80045b0:	686b      	ldr	r3, [r5, #4]
 80045b2:	2b03      	cmp	r3, #3
 80045b4:	d02f      	beq.n	8004616 <HAL_RCC_ClockConfig+0x9e>
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045b6:	2b02      	cmp	r3, #2
 80045b8:	d04d      	beq.n	8004656 <HAL_RCC_ClockConfig+0xde>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80045ba:	4b68      	ldr	r3, [pc, #416]	; (800475c <HAL_RCC_ClockConfig+0x1e4>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80045c2:	f000 80c6 	beq.w	8004752 <HAL_RCC_ClockConfig+0x1da>
      pllfreq = HAL_RCC_GetSysClockFreq();
 80045c6:	f7ff ff93 	bl	80044f0 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 80045ca:	4b65      	ldr	r3, [pc, #404]	; (8004760 <HAL_RCC_ClockConfig+0x1e8>)
 80045cc:	4298      	cmp	r0, r3
 80045ce:	d94d      	bls.n	800466c <HAL_RCC_ClockConfig+0xf4>
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80045d0:	4a62      	ldr	r2, [pc, #392]	; (800475c <HAL_RCC_ClockConfig+0x1e4>)
 80045d2:	6893      	ldr	r3, [r2, #8]
 80045d4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80045d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80045dc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80045de:	2680      	movs	r6, #128	; 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80045e0:	4a5e      	ldr	r2, [pc, #376]	; (800475c <HAL_RCC_ClockConfig+0x1e4>)
 80045e2:	6893      	ldr	r3, [r2, #8]
 80045e4:	f023 0303 	bic.w	r3, r3, #3
 80045e8:	6869      	ldr	r1, [r5, #4]
 80045ea:	430b      	orrs	r3, r1
 80045ec:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 80045ee:	f7fd fc67 	bl	8001ec0 <HAL_GetTick>
 80045f2:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045f4:	4b59      	ldr	r3, [pc, #356]	; (800475c <HAL_RCC_ClockConfig+0x1e4>)
 80045f6:	689b      	ldr	r3, [r3, #8]
 80045f8:	f003 030c 	and.w	r3, r3, #12
 80045fc:	686a      	ldr	r2, [r5, #4]
 80045fe:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8004602:	d035      	beq.n	8004670 <HAL_RCC_ClockConfig+0xf8>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004604:	f7fd fc5c 	bl	8001ec0 <HAL_GetTick>
 8004608:	1bc0      	subs	r0, r0, r7
 800460a:	f241 3388 	movw	r3, #5000	; 0x1388
 800460e:	4298      	cmp	r0, r3
 8004610:	d9f0      	bls.n	80045f4 <HAL_RCC_ClockConfig+0x7c>
        return HAL_TIMEOUT;
 8004612:	2003      	movs	r0, #3
 8004614:	e078      	b.n	8004708 <HAL_RCC_ClockConfig+0x190>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004616:	4b51      	ldr	r3, [pc, #324]	; (800475c <HAL_RCC_ClockConfig+0x1e4>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800461e:	d101      	bne.n	8004624 <HAL_RCC_ClockConfig+0xac>
        return HAL_ERROR;
 8004620:	2001      	movs	r0, #1
 8004622:	e071      	b.n	8004708 <HAL_RCC_ClockConfig+0x190>
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004624:	f7ff fcc4 	bl	8003fb0 <RCC_GetSysClockFreqFromPLLSource>
      if(pllfreq > 80000000U)
 8004628:	4b4d      	ldr	r3, [pc, #308]	; (8004760 <HAL_RCC_ClockConfig+0x1e8>)
 800462a:	4298      	cmp	r0, r3
 800462c:	d91a      	bls.n	8004664 <HAL_RCC_ClockConfig+0xec>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800462e:	4b4b      	ldr	r3, [pc, #300]	; (800475c <HAL_RCC_ClockConfig+0x1e4>)
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	f013 0ff0 	tst.w	r3, #240	; 0xf0
 8004636:	d005      	beq.n	8004644 <HAL_RCC_ClockConfig+0xcc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004638:	682e      	ldr	r6, [r5, #0]
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800463a:	f016 0602 	ands.w	r6, r6, #2
 800463e:	d0cf      	beq.n	80045e0 <HAL_RCC_ClockConfig+0x68>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004640:	68ab      	ldr	r3, [r5, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004642:	b98b      	cbnz	r3, 8004668 <HAL_RCC_ClockConfig+0xf0>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004644:	4a45      	ldr	r2, [pc, #276]	; (800475c <HAL_RCC_ClockConfig+0x1e4>)
 8004646:	6893      	ldr	r3, [r2, #8]
 8004648:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800464c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004650:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004652:	2680      	movs	r6, #128	; 0x80
 8004654:	e7c4      	b.n	80045e0 <HAL_RCC_ClockConfig+0x68>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004656:	4b41      	ldr	r3, [pc, #260]	; (800475c <HAL_RCC_ClockConfig+0x1e4>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800465e:	d1b2      	bne.n	80045c6 <HAL_RCC_ClockConfig+0x4e>
          return HAL_ERROR;
 8004660:	2001      	movs	r0, #1
 8004662:	e051      	b.n	8004708 <HAL_RCC_ClockConfig+0x190>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004664:	2600      	movs	r6, #0
 8004666:	e7bb      	b.n	80045e0 <HAL_RCC_ClockConfig+0x68>
 8004668:	2600      	movs	r6, #0
 800466a:	e7b9      	b.n	80045e0 <HAL_RCC_ClockConfig+0x68>
 800466c:	2600      	movs	r6, #0
 800466e:	e7b7      	b.n	80045e0 <HAL_RCC_ClockConfig+0x68>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004670:	682b      	ldr	r3, [r5, #0]
 8004672:	f013 0f02 	tst.w	r3, #2
 8004676:	d048      	beq.n	800470a <HAL_RCC_ClockConfig+0x192>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004678:	f013 0f04 	tst.w	r3, #4
 800467c:	d004      	beq.n	8004688 <HAL_RCC_ClockConfig+0x110>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800467e:	4a37      	ldr	r2, [pc, #220]	; (800475c <HAL_RCC_ClockConfig+0x1e4>)
 8004680:	6893      	ldr	r3, [r2, #8]
 8004682:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004686:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004688:	682b      	ldr	r3, [r5, #0]
 800468a:	f013 0f08 	tst.w	r3, #8
 800468e:	d006      	beq.n	800469e <HAL_RCC_ClockConfig+0x126>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004690:	4a32      	ldr	r2, [pc, #200]	; (800475c <HAL_RCC_ClockConfig+0x1e4>)
 8004692:	6893      	ldr	r3, [r2, #8]
 8004694:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8004698:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800469c:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800469e:	4a2f      	ldr	r2, [pc, #188]	; (800475c <HAL_RCC_ClockConfig+0x1e4>)
 80046a0:	6893      	ldr	r3, [r2, #8]
 80046a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80046a6:	68a9      	ldr	r1, [r5, #8]
 80046a8:	430b      	orrs	r3, r1
 80046aa:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80046ac:	4b2a      	ldr	r3, [pc, #168]	; (8004758 <HAL_RCC_ClockConfig+0x1e0>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f003 030f 	and.w	r3, r3, #15
 80046b4:	42a3      	cmp	r3, r4
 80046b6:	d830      	bhi.n	800471a <HAL_RCC_ClockConfig+0x1a2>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046b8:	682b      	ldr	r3, [r5, #0]
 80046ba:	f013 0f04 	tst.w	r3, #4
 80046be:	d006      	beq.n	80046ce <HAL_RCC_ClockConfig+0x156>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046c0:	4a26      	ldr	r2, [pc, #152]	; (800475c <HAL_RCC_ClockConfig+0x1e4>)
 80046c2:	6893      	ldr	r3, [r2, #8]
 80046c4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80046c8:	68e9      	ldr	r1, [r5, #12]
 80046ca:	430b      	orrs	r3, r1
 80046cc:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046ce:	682b      	ldr	r3, [r5, #0]
 80046d0:	f013 0f08 	tst.w	r3, #8
 80046d4:	d007      	beq.n	80046e6 <HAL_RCC_ClockConfig+0x16e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80046d6:	4a21      	ldr	r2, [pc, #132]	; (800475c <HAL_RCC_ClockConfig+0x1e4>)
 80046d8:	6893      	ldr	r3, [r2, #8]
 80046da:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80046de:	6929      	ldr	r1, [r5, #16]
 80046e0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80046e4:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80046e6:	f7ff ff03 	bl	80044f0 <HAL_RCC_GetSysClockFreq>
 80046ea:	4b1c      	ldr	r3, [pc, #112]	; (800475c <HAL_RCC_ClockConfig+0x1e4>)
 80046ec:	689b      	ldr	r3, [r3, #8]
 80046ee:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80046f2:	4a1c      	ldr	r2, [pc, #112]	; (8004764 <HAL_RCC_ClockConfig+0x1ec>)
 80046f4:	5cd3      	ldrb	r3, [r2, r3]
 80046f6:	f003 031f 	and.w	r3, r3, #31
 80046fa:	40d8      	lsrs	r0, r3
 80046fc:	4b1a      	ldr	r3, [pc, #104]	; (8004768 <HAL_RCC_ClockConfig+0x1f0>)
 80046fe:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 8004700:	4b1a      	ldr	r3, [pc, #104]	; (800476c <HAL_RCC_ClockConfig+0x1f4>)
 8004702:	6818      	ldr	r0, [r3, #0]
 8004704:	f7fd fb98 	bl	8001e38 <HAL_InitTick>
}
 8004708:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(hpre == RCC_SYSCLK_DIV2)
 800470a:	2e80      	cmp	r6, #128	; 0x80
 800470c:	d1ce      	bne.n	80046ac <HAL_RCC_ClockConfig+0x134>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800470e:	4a13      	ldr	r2, [pc, #76]	; (800475c <HAL_RCC_ClockConfig+0x1e4>)
 8004710:	6893      	ldr	r3, [r2, #8]
 8004712:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004716:	6093      	str	r3, [r2, #8]
 8004718:	e7c8      	b.n	80046ac <HAL_RCC_ClockConfig+0x134>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800471a:	4a0f      	ldr	r2, [pc, #60]	; (8004758 <HAL_RCC_ClockConfig+0x1e0>)
 800471c:	6813      	ldr	r3, [r2, #0]
 800471e:	f023 030f 	bic.w	r3, r3, #15
 8004722:	4323      	orrs	r3, r4
 8004724:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8004726:	f7fd fbcb 	bl	8001ec0 <HAL_GetTick>
 800472a:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800472c:	4b0a      	ldr	r3, [pc, #40]	; (8004758 <HAL_RCC_ClockConfig+0x1e0>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f003 030f 	and.w	r3, r3, #15
 8004734:	42a3      	cmp	r3, r4
 8004736:	d0bf      	beq.n	80046b8 <HAL_RCC_ClockConfig+0x140>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004738:	f7fd fbc2 	bl	8001ec0 <HAL_GetTick>
 800473c:	1b80      	subs	r0, r0, r6
 800473e:	f241 3388 	movw	r3, #5000	; 0x1388
 8004742:	4298      	cmp	r0, r3
 8004744:	d9f2      	bls.n	800472c <HAL_RCC_ClockConfig+0x1b4>
        return HAL_TIMEOUT;
 8004746:	2003      	movs	r0, #3
 8004748:	e7de      	b.n	8004708 <HAL_RCC_ClockConfig+0x190>
    return HAL_ERROR;
 800474a:	2001      	movs	r0, #1
}
 800474c:	4770      	bx	lr
      return HAL_ERROR;
 800474e:	2001      	movs	r0, #1
 8004750:	e7da      	b.n	8004708 <HAL_RCC_ClockConfig+0x190>
          return HAL_ERROR;
 8004752:	2001      	movs	r0, #1
 8004754:	e7d8      	b.n	8004708 <HAL_RCC_ClockConfig+0x190>
 8004756:	bf00      	nop
 8004758:	40022000 	.word	0x40022000
 800475c:	40021000 	.word	0x40021000
 8004760:	04c4b400 	.word	0x04c4b400
 8004764:	08007254 	.word	0x08007254
 8004768:	20000000 	.word	0x20000000
 800476c:	20000008 	.word	0x20000008

08004770 <HAL_RCC_GetHCLKFreq>:
}
 8004770:	4b01      	ldr	r3, [pc, #4]	; (8004778 <HAL_RCC_GetHCLKFreq+0x8>)
 8004772:	6818      	ldr	r0, [r3, #0]
 8004774:	4770      	bx	lr
 8004776:	bf00      	nop
 8004778:	20000000 	.word	0x20000000

0800477c <HAL_RCC_GetPCLK1Freq>:
{
 800477c:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800477e:	f7ff fff7 	bl	8004770 <HAL_RCC_GetHCLKFreq>
 8004782:	4b05      	ldr	r3, [pc, #20]	; (8004798 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800478a:	4a04      	ldr	r2, [pc, #16]	; (800479c <HAL_RCC_GetPCLK1Freq+0x20>)
 800478c:	5cd3      	ldrb	r3, [r2, r3]
 800478e:	f003 031f 	and.w	r3, r3, #31
}
 8004792:	40d8      	lsrs	r0, r3
 8004794:	bd08      	pop	{r3, pc}
 8004796:	bf00      	nop
 8004798:	40021000 	.word	0x40021000
 800479c:	08007264 	.word	0x08007264

080047a0 <HAL_RCC_GetPCLK2Freq>:
{
 80047a0:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80047a2:	f7ff ffe5 	bl	8004770 <HAL_RCC_GetHCLKFreq>
 80047a6:	4b05      	ldr	r3, [pc, #20]	; (80047bc <HAL_RCC_GetPCLK2Freq+0x1c>)
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80047ae:	4a04      	ldr	r2, [pc, #16]	; (80047c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80047b0:	5cd3      	ldrb	r3, [r2, r3]
 80047b2:	f003 031f 	and.w	r3, r3, #31
}
 80047b6:	40d8      	lsrs	r0, r3
 80047b8:	bd08      	pop	{r3, pc}
 80047ba:	bf00      	nop
 80047bc:	40021000 	.word	0x40021000
 80047c0:	08007264 	.word	0x08007264

080047c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80047c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80047c6:	b083      	sub	sp, #12
 80047c8:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80047ca:	6803      	ldr	r3, [r0, #0]
 80047cc:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 80047d0:	d06e      	beq.n	80048b0 <HAL_RCCEx_PeriphCLKConfig+0xec>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047d2:	4b35      	ldr	r3, [pc, #212]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 80047d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047d6:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80047da:	d11e      	bne.n	800481a <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047dc:	4b32      	ldr	r3, [pc, #200]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 80047de:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80047e0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80047e4:	659a      	str	r2, [r3, #88]	; 0x58
 80047e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047ec:	9301      	str	r3, [sp, #4]
 80047ee:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80047f0:	2601      	movs	r6, #1
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80047f2:	4a2e      	ldr	r2, [pc, #184]	; (80048ac <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80047f4:	6813      	ldr	r3, [r2, #0]
 80047f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047fa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80047fc:	f7fd fb60 	bl	8001ec0 <HAL_GetTick>
 8004800:	4605      	mov	r5, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004802:	4b2a      	ldr	r3, [pc, #168]	; (80048ac <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f413 7f80 	tst.w	r3, #256	; 0x100
 800480a:	d108      	bne.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800480c:	f7fd fb58 	bl	8001ec0 <HAL_GetTick>
 8004810:	1b40      	subs	r0, r0, r5
 8004812:	2802      	cmp	r0, #2
 8004814:	d9f5      	bls.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x3e>
      {
        ret = HAL_TIMEOUT;
 8004816:	2503      	movs	r5, #3
 8004818:	e002      	b.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    FlagStatus       pwrclkchanged = RESET;
 800481a:	2600      	movs	r6, #0
 800481c:	e7e9      	b.n	80047f2 <HAL_RCCEx_PeriphCLKConfig+0x2e>
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800481e:	2500      	movs	r5, #0
        break;
      }
    }

    if(ret == HAL_OK)
 8004820:	bb45      	cbnz	r5, 8004874 <HAL_RCCEx_PeriphCLKConfig+0xb0>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004822:	4b21      	ldr	r3, [pc, #132]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8004824:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004828:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800482c:	d015      	beq.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x96>
 800482e:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8004830:	429a      	cmp	r2, r3
 8004832:	d012      	beq.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x96>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004834:	4a1c      	ldr	r2, [pc, #112]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8004836:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800483a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800483e:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 8004842:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8004846:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800484a:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 800484e:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8004852:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004856:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800485a:	f013 0f01 	tst.w	r3, #1
 800485e:	d110      	bne.n	8004882 <HAL_RCCEx_PeriphCLKConfig+0xbe>
            break;
          }
        }
      }
      
      if(ret == HAL_OK)
 8004860:	b945      	cbnz	r5, 8004874 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004862:	4a11      	ldr	r2, [pc, #68]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8004864:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8004868:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800486c:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800486e:	430b      	orrs	r3, r1
 8004870:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004874:	b1ee      	cbz	r6, 80048b2 <HAL_RCCEx_PeriphCLKConfig+0xee>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004876:	4a0c      	ldr	r2, [pc, #48]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8004878:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800487a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800487e:	6593      	str	r3, [r2, #88]	; 0x58
 8004880:	e017      	b.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0xee>
        tickstart = HAL_GetTick();
 8004882:	f7fd fb1d 	bl	8001ec0 <HAL_GetTick>
 8004886:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004888:	4b07      	ldr	r3, [pc, #28]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 800488a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800488e:	f013 0f02 	tst.w	r3, #2
 8004892:	d1e5      	bne.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x9c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004894:	f7fd fb14 	bl	8001ec0 <HAL_GetTick>
 8004898:	1bc0      	subs	r0, r0, r7
 800489a:	f241 3388 	movw	r3, #5000	; 0x1388
 800489e:	4298      	cmp	r0, r3
 80048a0:	d9f2      	bls.n	8004888 <HAL_RCCEx_PeriphCLKConfig+0xc4>
            ret = HAL_TIMEOUT;
 80048a2:	2503      	movs	r5, #3
 80048a4:	e7dc      	b.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 80048a6:	bf00      	nop
 80048a8:	40021000 	.word	0x40021000
 80048ac:	40007000 	.word	0x40007000
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80048b0:	2500      	movs	r5, #0
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80048b2:	6823      	ldr	r3, [r4, #0]
 80048b4:	f013 0f01 	tst.w	r3, #1
 80048b8:	d008      	beq.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80048ba:	4a9f      	ldr	r2, [pc, #636]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80048bc:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80048c0:	f023 0303 	bic.w	r3, r3, #3
 80048c4:	6861      	ldr	r1, [r4, #4]
 80048c6:	430b      	orrs	r3, r1
 80048c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80048cc:	6823      	ldr	r3, [r4, #0]
 80048ce:	f013 0f02 	tst.w	r3, #2
 80048d2:	d008      	beq.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x122>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80048d4:	4a98      	ldr	r2, [pc, #608]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80048d6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80048da:	f023 030c 	bic.w	r3, r3, #12
 80048de:	68a1      	ldr	r1, [r4, #8]
 80048e0:	430b      	orrs	r3, r1
 80048e2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80048e6:	6823      	ldr	r3, [r4, #0]
 80048e8:	f013 0f04 	tst.w	r3, #4
 80048ec:	d008      	beq.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80048ee:	4a92      	ldr	r2, [pc, #584]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80048f0:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80048f4:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80048f8:	68e1      	ldr	r1, [r4, #12]
 80048fa:	430b      	orrs	r3, r1
 80048fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004900:	6823      	ldr	r3, [r4, #0]
 8004902:	f013 0f08 	tst.w	r3, #8
 8004906:	d008      	beq.n	800491a <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004908:	4a8b      	ldr	r2, [pc, #556]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800490a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800490e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004912:	6921      	ldr	r1, [r4, #16]
 8004914:	430b      	orrs	r3, r1
 8004916:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800491a:	6823      	ldr	r3, [r4, #0]
 800491c:	f013 0f10 	tst.w	r3, #16
 8004920:	d008      	beq.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004922:	4a85      	ldr	r2, [pc, #532]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004924:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004928:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800492c:	6961      	ldr	r1, [r4, #20]
 800492e:	430b      	orrs	r3, r1
 8004930:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004934:	6823      	ldr	r3, [r4, #0]
 8004936:	f013 0f20 	tst.w	r3, #32
 800493a:	d008      	beq.n	800494e <HAL_RCCEx_PeriphCLKConfig+0x18a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800493c:	4a7e      	ldr	r2, [pc, #504]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800493e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004942:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004946:	69a1      	ldr	r1, [r4, #24]
 8004948:	430b      	orrs	r3, r1
 800494a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800494e:	6823      	ldr	r3, [r4, #0]
 8004950:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004954:	d008      	beq.n	8004968 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004956:	4a78      	ldr	r2, [pc, #480]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004958:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800495c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004960:	69e1      	ldr	r1, [r4, #28]
 8004962:	430b      	orrs	r3, r1
 8004964:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004968:	6823      	ldr	r3, [r4, #0]
 800496a:	f013 0f80 	tst.w	r3, #128	; 0x80
 800496e:	d008      	beq.n	8004982 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004970:	4a71      	ldr	r2, [pc, #452]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004972:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004976:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800497a:	6a21      	ldr	r1, [r4, #32]
 800497c:	430b      	orrs	r3, r1
 800497e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004982:	6823      	ldr	r3, [r4, #0]
 8004984:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004988:	d008      	beq.n	800499c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800498a:	4a6b      	ldr	r2, [pc, #428]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800498c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004990:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8004994:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004996:	430b      	orrs	r3, r1
 8004998:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800499c:	6823      	ldr	r3, [r4, #0]
 800499e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80049a2:	d008      	beq.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0x1f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80049a4:	4a64      	ldr	r2, [pc, #400]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80049a6:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 80049aa:	f023 0303 	bic.w	r3, r3, #3
 80049ae:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80049b0:	430b      	orrs	r3, r1
 80049b2:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80049b6:	6823      	ldr	r3, [r4, #0]
 80049b8:	f413 7f00 	tst.w	r3, #512	; 0x200
 80049bc:	d008      	beq.n	80049d0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80049be:	4a5e      	ldr	r2, [pc, #376]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80049c0:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80049c4:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 80049c8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80049ca:	430b      	orrs	r3, r1
 80049cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80049d0:	6823      	ldr	r3, [r4, #0]
 80049d2:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80049d6:	d00c      	beq.n	80049f2 <HAL_RCCEx_PeriphCLKConfig+0x22e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80049d8:	4a57      	ldr	r2, [pc, #348]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80049da:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80049de:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80049e2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80049e4:	430b      	orrs	r3, r1
 80049e6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80049ea:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80049ec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80049f0:	d079      	beq.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0x322>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80049f2:	6823      	ldr	r3, [r4, #0]
 80049f4:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80049f8:	d00c      	beq.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80049fa:	4a4f      	ldr	r2, [pc, #316]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80049fc:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004a00:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8004a04:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004a06:	430b      	orrs	r3, r1
 8004a08:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004a0c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004a0e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a12:	d06d      	beq.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004a14:	6823      	ldr	r3, [r4, #0]
 8004a16:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8004a1a:	d00c      	beq.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004a1c:	4a46      	ldr	r2, [pc, #280]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004a1e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004a22:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8004a26:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004a28:	430b      	orrs	r3, r1
 8004a2a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004a2e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004a30:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004a34:	d061      	beq.n	8004afa <HAL_RCCEx_PeriphCLKConfig+0x336>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004a36:	6823      	ldr	r3, [r4, #0]
 8004a38:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8004a3c:	d00c      	beq.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004a3e:	4a3e      	ldr	r2, [pc, #248]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004a40:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004a44:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8004a48:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8004a4a:	430b      	orrs	r3, r1
 8004a4c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004a50:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004a52:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004a56:	d055      	beq.n	8004b04 <HAL_RCCEx_PeriphCLKConfig+0x340>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004a58:	6823      	ldr	r3, [r4, #0]
 8004a5a:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8004a5e:	d00c      	beq.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004a60:	4a35      	ldr	r2, [pc, #212]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004a62:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004a66:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8004a6a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8004a6c:	430b      	orrs	r3, r1
 8004a6e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004a72:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004a74:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004a78:	d049      	beq.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x34a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004a7a:	6823      	ldr	r3, [r4, #0]
 8004a7c:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8004a80:	d00c      	beq.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004a82:	4a2d      	ldr	r2, [pc, #180]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004a84:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004a88:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8004a8c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8004a8e:	430b      	orrs	r3, r1
 8004a90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004a94:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004a96:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004a9a:	d03d      	beq.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x354>
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004a9c:	6823      	ldr	r3, [r4, #0]
 8004a9e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8004aa2:	d00c      	beq.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004aa4:	4a24      	ldr	r2, [pc, #144]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004aa6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004aaa:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8004aae:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8004ab0:	430b      	orrs	r3, r1
 8004ab2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8004ab6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8004ab8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004abc:	d031      	beq.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0x35e>
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004abe:	6823      	ldr	r3, [r4, #0]
 8004ac0:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8004ac4:	d00c      	beq.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004ac6:	4a1c      	ldr	r2, [pc, #112]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004ac8:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8004acc:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8004ad0:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8004ad2:	430b      	orrs	r3, r1
 8004ad4:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004ad8:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004ada:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004ade:	d025      	beq.n	8004b2c <HAL_RCCEx_PeriphCLKConfig+0x368>
  }

#endif /* QUADSPI */

  return status;
}
 8004ae0:	4628      	mov	r0, r5
 8004ae2:	b003      	add	sp, #12
 8004ae4:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ae6:	68d3      	ldr	r3, [r2, #12]
 8004ae8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004aec:	60d3      	str	r3, [r2, #12]
 8004aee:	e780      	b.n	80049f2 <HAL_RCCEx_PeriphCLKConfig+0x22e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004af0:	68d3      	ldr	r3, [r2, #12]
 8004af2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004af6:	60d3      	str	r3, [r2, #12]
 8004af8:	e78c      	b.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0x250>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004afa:	68d3      	ldr	r3, [r2, #12]
 8004afc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004b00:	60d3      	str	r3, [r2, #12]
 8004b02:	e798      	b.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0x272>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b04:	68d3      	ldr	r3, [r2, #12]
 8004b06:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004b0a:	60d3      	str	r3, [r2, #12]
 8004b0c:	e7a4      	b.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x294>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b0e:	68d3      	ldr	r3, [r2, #12]
 8004b10:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004b14:	60d3      	str	r3, [r2, #12]
 8004b16:	e7b0      	b.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004b18:	68d3      	ldr	r3, [r2, #12]
 8004b1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b1e:	60d3      	str	r3, [r2, #12]
 8004b20:	e7bc      	b.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004b22:	68d3      	ldr	r3, [r2, #12]
 8004b24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b28:	60d3      	str	r3, [r2, #12]
 8004b2a:	e7c8      	b.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0x2fa>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b2c:	68d3      	ldr	r3, [r2, #12]
 8004b2e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004b32:	60d3      	str	r3, [r2, #12]
 8004b34:	e7d4      	b.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8004b36:	bf00      	nop
 8004b38:	40021000 	.word	0x40021000

08004b3c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b3c:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b3e:	6a03      	ldr	r3, [r0, #32]
 8004b40:	f023 0301 	bic.w	r3, r3, #1
 8004b44:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b46:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b48:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b4a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004b4c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004b50:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b54:	680c      	ldr	r4, [r1, #0]
 8004b56:	4322      	orrs	r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004b58:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004b5c:	688c      	ldr	r4, [r1, #8]
 8004b5e:	4323      	orrs	r3, r4

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004b60:	4c21      	ldr	r4, [pc, #132]	; (8004be8 <TIM_OC1_SetConfig+0xac>)
 8004b62:	42a0      	cmp	r0, r4
 8004b64:	d013      	beq.n	8004b8e <TIM_OC1_SetConfig+0x52>
 8004b66:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8004b6a:	42a0      	cmp	r0, r4
 8004b6c:	d00f      	beq.n	8004b8e <TIM_OC1_SetConfig+0x52>
 8004b6e:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 8004b72:	42a0      	cmp	r0, r4
 8004b74:	d00b      	beq.n	8004b8e <TIM_OC1_SetConfig+0x52>
 8004b76:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8004b7a:	42a0      	cmp	r0, r4
 8004b7c:	d007      	beq.n	8004b8e <TIM_OC1_SetConfig+0x52>
 8004b7e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8004b82:	42a0      	cmp	r0, r4
 8004b84:	d003      	beq.n	8004b8e <TIM_OC1_SetConfig+0x52>
 8004b86:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8004b8a:	42a0      	cmp	r0, r4
 8004b8c:	d105      	bne.n	8004b9a <TIM_OC1_SetConfig+0x5e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004b8e:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004b92:	68cc      	ldr	r4, [r1, #12]
 8004b94:	4323      	orrs	r3, r4
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004b96:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b9a:	4c13      	ldr	r4, [pc, #76]	; (8004be8 <TIM_OC1_SetConfig+0xac>)
 8004b9c:	42a0      	cmp	r0, r4
 8004b9e:	d013      	beq.n	8004bc8 <TIM_OC1_SetConfig+0x8c>
 8004ba0:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8004ba4:	42a0      	cmp	r0, r4
 8004ba6:	d00f      	beq.n	8004bc8 <TIM_OC1_SetConfig+0x8c>
 8004ba8:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 8004bac:	42a0      	cmp	r0, r4
 8004bae:	d00b      	beq.n	8004bc8 <TIM_OC1_SetConfig+0x8c>
 8004bb0:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8004bb4:	42a0      	cmp	r0, r4
 8004bb6:	d007      	beq.n	8004bc8 <TIM_OC1_SetConfig+0x8c>
 8004bb8:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8004bbc:	42a0      	cmp	r0, r4
 8004bbe:	d003      	beq.n	8004bc8 <TIM_OC1_SetConfig+0x8c>
 8004bc0:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8004bc4:	42a0      	cmp	r0, r4
 8004bc6:	d107      	bne.n	8004bd8 <TIM_OC1_SetConfig+0x9c>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004bc8:	f425 7c40 	bic.w	ip, r5, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004bcc:	694c      	ldr	r4, [r1, #20]
 8004bce:	ea44 0c0c 	orr.w	ip, r4, ip
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004bd2:	698d      	ldr	r5, [r1, #24]
 8004bd4:	ea45 050c 	orr.w	r5, r5, ip
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bd8:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004bda:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004bdc:	684a      	ldr	r2, [r1, #4]
 8004bde:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004be0:	6203      	str	r3, [r0, #32]
}
 8004be2:	bc30      	pop	{r4, r5}
 8004be4:	4770      	bx	lr
 8004be6:	bf00      	nop
 8004be8:	40012c00 	.word	0x40012c00

08004bec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004bec:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004bee:	6a03      	ldr	r3, [r0, #32]
 8004bf0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004bf4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bf6:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bf8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004bfa:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004bfc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004c00:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c04:	680d      	ldr	r5, [r1, #0]
 8004c06:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004c08:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004c0c:	688d      	ldr	r5, [r1, #8]
 8004c0e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004c12:	4d1c      	ldr	r5, [pc, #112]	; (8004c84 <TIM_OC3_SetConfig+0x98>)
 8004c14:	42a8      	cmp	r0, r5
 8004c16:	d007      	beq.n	8004c28 <TIM_OC3_SetConfig+0x3c>
 8004c18:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8004c1c:	42a8      	cmp	r0, r5
 8004c1e:	d003      	beq.n	8004c28 <TIM_OC3_SetConfig+0x3c>
 8004c20:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8004c24:	42a8      	cmp	r0, r5
 8004c26:	d106      	bne.n	8004c36 <TIM_OC3_SetConfig+0x4a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004c28:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004c2c:	68cd      	ldr	r5, [r1, #12]
 8004c2e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004c32:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c36:	4d13      	ldr	r5, [pc, #76]	; (8004c84 <TIM_OC3_SetConfig+0x98>)
 8004c38:	42a8      	cmp	r0, r5
 8004c3a:	d013      	beq.n	8004c64 <TIM_OC3_SetConfig+0x78>
 8004c3c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8004c40:	42a8      	cmp	r0, r5
 8004c42:	d00f      	beq.n	8004c64 <TIM_OC3_SetConfig+0x78>
 8004c44:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8004c48:	42a8      	cmp	r0, r5
 8004c4a:	d00b      	beq.n	8004c64 <TIM_OC3_SetConfig+0x78>
 8004c4c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004c50:	42a8      	cmp	r0, r5
 8004c52:	d007      	beq.n	8004c64 <TIM_OC3_SetConfig+0x78>
 8004c54:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004c58:	42a8      	cmp	r0, r5
 8004c5a:	d003      	beq.n	8004c64 <TIM_OC3_SetConfig+0x78>
 8004c5c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8004c60:	42a8      	cmp	r0, r5
 8004c62:	d107      	bne.n	8004c74 <TIM_OC3_SetConfig+0x88>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004c64:	f424 5c40 	bic.w	ip, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004c68:	694c      	ldr	r4, [r1, #20]
 8004c6a:	ea4c 1c04 	orr.w	ip, ip, r4, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004c6e:	698c      	ldr	r4, [r1, #24]
 8004c70:	ea4c 1404 	orr.w	r4, ip, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c74:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c76:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004c78:	684a      	ldr	r2, [r1, #4]
 8004c7a:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c7c:	6203      	str	r3, [r0, #32]
}
 8004c7e:	bc30      	pop	{r4, r5}
 8004c80:	4770      	bx	lr
 8004c82:	bf00      	nop
 8004c84:	40012c00 	.word	0x40012c00

08004c88 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c88:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c8a:	6a03      	ldr	r3, [r0, #32]
 8004c8c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004c90:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c92:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c94:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c96:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004c98:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8004c9c:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ca0:	680d      	ldr	r5, [r1, #0]
 8004ca2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004ca6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004caa:	688d      	ldr	r5, [r1, #8]
 8004cac:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8004cb0:	4d1b      	ldr	r5, [pc, #108]	; (8004d20 <TIM_OC4_SetConfig+0x98>)
 8004cb2:	42a8      	cmp	r0, r5
 8004cb4:	d007      	beq.n	8004cc6 <TIM_OC4_SetConfig+0x3e>
 8004cb6:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8004cba:	42a8      	cmp	r0, r5
 8004cbc:	d003      	beq.n	8004cc6 <TIM_OC4_SetConfig+0x3e>
 8004cbe:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8004cc2:	42a8      	cmp	r0, r5
 8004cc4:	d106      	bne.n	8004cd4 <TIM_OC4_SetConfig+0x4c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8004cc6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8004cca:	68cd      	ldr	r5, [r1, #12]
 8004ccc:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8004cd0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cd4:	4d12      	ldr	r5, [pc, #72]	; (8004d20 <TIM_OC4_SetConfig+0x98>)
 8004cd6:	42a8      	cmp	r0, r5
 8004cd8:	d013      	beq.n	8004d02 <TIM_OC4_SetConfig+0x7a>
 8004cda:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8004cde:	42a8      	cmp	r0, r5
 8004ce0:	d00f      	beq.n	8004d02 <TIM_OC4_SetConfig+0x7a>
 8004ce2:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8004ce6:	42a8      	cmp	r0, r5
 8004ce8:	d00b      	beq.n	8004d02 <TIM_OC4_SetConfig+0x7a>
 8004cea:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004cee:	42a8      	cmp	r0, r5
 8004cf0:	d007      	beq.n	8004d02 <TIM_OC4_SetConfig+0x7a>
 8004cf2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004cf6:	42a8      	cmp	r0, r5
 8004cf8:	d003      	beq.n	8004d02 <TIM_OC4_SetConfig+0x7a>
 8004cfa:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8004cfe:	42a8      	cmp	r0, r5
 8004d00:	d107      	bne.n	8004d12 <TIM_OC4_SetConfig+0x8a>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8004d02:	f424 4c40 	bic.w	ip, r4, #49152	; 0xc000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004d06:	694c      	ldr	r4, [r1, #20]
 8004d08:	ea4c 1c84 	orr.w	ip, ip, r4, lsl #6
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8004d0c:	698c      	ldr	r4, [r1, #24]
 8004d0e:	ea4c 1484 	orr.w	r4, ip, r4, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d12:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d14:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004d16:	684a      	ldr	r2, [r1, #4]
 8004d18:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d1a:	6203      	str	r3, [r0, #32]
}
 8004d1c:	bc30      	pop	{r4, r5}
 8004d1e:	4770      	bx	lr
 8004d20:	40012c00 	.word	0x40012c00

08004d24 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004d24:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004d26:	6a03      	ldr	r3, [r0, #32]
 8004d28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d2c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d2e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d30:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004d32:	6d02      	ldr	r2, [r0, #80]	; 0x50

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004d34:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004d38:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d3c:	680d      	ldr	r5, [r1, #0]
 8004d3e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004d40:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004d44:	688d      	ldr	r5, [r1, #8]
 8004d46:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d4a:	4d11      	ldr	r5, [pc, #68]	; (8004d90 <TIM_OC5_SetConfig+0x6c>)
 8004d4c:	42a8      	cmp	r0, r5
 8004d4e:	d013      	beq.n	8004d78 <TIM_OC5_SetConfig+0x54>
 8004d50:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8004d54:	42a8      	cmp	r0, r5
 8004d56:	d00f      	beq.n	8004d78 <TIM_OC5_SetConfig+0x54>
 8004d58:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8004d5c:	42a8      	cmp	r0, r5
 8004d5e:	d00b      	beq.n	8004d78 <TIM_OC5_SetConfig+0x54>
 8004d60:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004d64:	42a8      	cmp	r0, r5
 8004d66:	d007      	beq.n	8004d78 <TIM_OC5_SetConfig+0x54>
 8004d68:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004d6c:	42a8      	cmp	r0, r5
 8004d6e:	d003      	beq.n	8004d78 <TIM_OC5_SetConfig+0x54>
 8004d70:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8004d74:	42a8      	cmp	r0, r5
 8004d76:	d104      	bne.n	8004d82 <TIM_OC5_SetConfig+0x5e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004d78:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004d7c:	694d      	ldr	r5, [r1, #20]
 8004d7e:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d82:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004d84:	6502      	str	r2, [r0, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004d86:	684a      	ldr	r2, [r1, #4]
 8004d88:	6482      	str	r2, [r0, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d8a:	6203      	str	r3, [r0, #32]
}
 8004d8c:	bc30      	pop	{r4, r5}
 8004d8e:	4770      	bx	lr
 8004d90:	40012c00 	.word	0x40012c00

08004d94 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004d94:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004d96:	6a03      	ldr	r3, [r0, #32]
 8004d98:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004d9c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d9e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004da0:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004da2:	6d02      	ldr	r2, [r0, #80]	; 0x50

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004da4:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8004da8:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004dac:	680d      	ldr	r5, [r1, #0]
 8004dae:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004db2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004db6:	688d      	ldr	r5, [r1, #8]
 8004db8:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004dbc:	4d11      	ldr	r5, [pc, #68]	; (8004e04 <TIM_OC6_SetConfig+0x70>)
 8004dbe:	42a8      	cmp	r0, r5
 8004dc0:	d013      	beq.n	8004dea <TIM_OC6_SetConfig+0x56>
 8004dc2:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8004dc6:	42a8      	cmp	r0, r5
 8004dc8:	d00f      	beq.n	8004dea <TIM_OC6_SetConfig+0x56>
 8004dca:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8004dce:	42a8      	cmp	r0, r5
 8004dd0:	d00b      	beq.n	8004dea <TIM_OC6_SetConfig+0x56>
 8004dd2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004dd6:	42a8      	cmp	r0, r5
 8004dd8:	d007      	beq.n	8004dea <TIM_OC6_SetConfig+0x56>
 8004dda:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004dde:	42a8      	cmp	r0, r5
 8004de0:	d003      	beq.n	8004dea <TIM_OC6_SetConfig+0x56>
 8004de2:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8004de6:	42a8      	cmp	r0, r5
 8004de8:	d104      	bne.n	8004df4 <TIM_OC6_SetConfig+0x60>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004dea:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004dee:	694d      	ldr	r5, [r1, #20]
 8004df0:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004df4:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004df6:	6502      	str	r2, [r0, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004df8:	684a      	ldr	r2, [r1, #4]
 8004dfa:	64c2      	str	r2, [r0, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dfc:	6203      	str	r3, [r0, #32]
}
 8004dfe:	bc30      	pop	{r4, r5}
 8004e00:	4770      	bx	lr
 8004e02:	bf00      	nop
 8004e04:	40012c00 	.word	0x40012c00

08004e08 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004e08:	b430      	push	{r4, r5}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e0a:	6a04      	ldr	r4, [r0, #32]
 8004e0c:	f024 0410 	bic.w	r4, r4, #16
 8004e10:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e12:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8004e14:	6a05      	ldr	r5, [r0, #32]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004e16:	f424 7c40 	bic.w	ip, r4, #768	; 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004e1a:	ea4c 2c02 	orr.w	ip, ip, r2, lsl #8

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e1e:	f42c 4c70 	bic.w	ip, ip, #61440	; 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004e22:	031b      	lsls	r3, r3, #12
 8004e24:	b29b      	uxth	r3, r3
 8004e26:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e2a:	f025 05a0 	bic.w	r5, r5, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004e2e:	0109      	lsls	r1, r1, #4
 8004e30:	f001 01a0 	and.w	r1, r1, #160	; 0xa0
 8004e34:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e36:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8004e38:	6201      	str	r1, [r0, #32]
}
 8004e3a:	bc30      	pop	{r4, r5}
 8004e3c:	4770      	bx	lr

08004e3e <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004e3e:	b430      	push	{r4, r5}
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004e40:	6a04      	ldr	r4, [r0, #32]
 8004e42:	f424 7480 	bic.w	r4, r4, #256	; 0x100
 8004e46:	6204      	str	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004e48:	69c4      	ldr	r4, [r0, #28]
  tmpccer = TIMx->CCER;
 8004e4a:	6a05      	ldr	r5, [r0, #32]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004e4c:	f024 0c03 	bic.w	ip, r4, #3
  tmpccmr2 |= TIM_ICSelection;
 8004e50:	ea4c 0c02 	orr.w	ip, ip, r2

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004e54:	f02c 0cf0 	bic.w	ip, ip, #240	; 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004e58:	011b      	lsls	r3, r3, #4
 8004e5a:	b2db      	uxtb	r3, r3
 8004e5c:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004e60:	f425 6520 	bic.w	r5, r5, #2560	; 0xa00
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004e64:	0209      	lsls	r1, r1, #8
 8004e66:	f401 6120 	and.w	r1, r1, #2560	; 0xa00
 8004e6a:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004e6c:	61c3      	str	r3, [r0, #28]
  TIMx->CCER = tmpccer;
 8004e6e:	6201      	str	r1, [r0, #32]
}
 8004e70:	bc30      	pop	{r4, r5}
 8004e72:	4770      	bx	lr

08004e74 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004e74:	b430      	push	{r4, r5}
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004e76:	6a04      	ldr	r4, [r0, #32]
 8004e78:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 8004e7c:	6204      	str	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004e7e:	69c4      	ldr	r4, [r0, #28]
  tmpccer = TIMx->CCER;
 8004e80:	6a05      	ldr	r5, [r0, #32]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004e82:	f424 7c40 	bic.w	ip, r4, #768	; 0x300
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004e86:	ea4c 2c02 	orr.w	ip, ip, r2, lsl #8

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004e8a:	f42c 4c70 	bic.w	ip, ip, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004e8e:	031b      	lsls	r3, r3, #12
 8004e90:	b29b      	uxth	r3, r3
 8004e92:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004e96:	f425 4520 	bic.w	r5, r5, #40960	; 0xa000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004e9a:	0309      	lsls	r1, r1, #12
 8004e9c:	f401 4120 	and.w	r1, r1, #40960	; 0xa000
 8004ea0:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004ea2:	61c3      	str	r3, [r0, #28]
  TIMx->CCER = tmpccer ;
 8004ea4:	6201      	str	r1, [r0, #32]
}
 8004ea6:	bc30      	pop	{r4, r5}
 8004ea8:	4770      	bx	lr
	...

08004eac <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8004eac:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004eb0:	b2db      	uxtb	r3, r3
 8004eb2:	2b01      	cmp	r3, #1
 8004eb4:	d135      	bne.n	8004f22 <HAL_TIM_Base_Start+0x76>
  htim->State = HAL_TIM_STATE_BUSY;
 8004eb6:	2302      	movs	r3, #2
 8004eb8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ebc:	6803      	ldr	r3, [r0, #0]
 8004ebe:	4a1c      	ldr	r2, [pc, #112]	; (8004f30 <HAL_TIM_Base_Start+0x84>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d020      	beq.n	8004f06 <HAL_TIM_Base_Start+0x5a>
 8004ec4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ec8:	d01d      	beq.n	8004f06 <HAL_TIM_Base_Start+0x5a>
 8004eca:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d019      	beq.n	8004f06 <HAL_TIM_Base_Start+0x5a>
 8004ed2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d015      	beq.n	8004f06 <HAL_TIM_Base_Start+0x5a>
 8004eda:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d011      	beq.n	8004f06 <HAL_TIM_Base_Start+0x5a>
 8004ee2:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d00d      	beq.n	8004f06 <HAL_TIM_Base_Start+0x5a>
 8004eea:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d009      	beq.n	8004f06 <HAL_TIM_Base_Start+0x5a>
 8004ef2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d005      	beq.n	8004f06 <HAL_TIM_Base_Start+0x5a>
    __HAL_TIM_ENABLE(htim);
 8004efa:	681a      	ldr	r2, [r3, #0]
 8004efc:	f042 0201 	orr.w	r2, r2, #1
 8004f00:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8004f02:	2000      	movs	r0, #0
 8004f04:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f06:	6899      	ldr	r1, [r3, #8]
 8004f08:	4a0a      	ldr	r2, [pc, #40]	; (8004f34 <HAL_TIM_Base_Start+0x88>)
 8004f0a:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f0c:	2a06      	cmp	r2, #6
 8004f0e:	d00a      	beq.n	8004f26 <HAL_TIM_Base_Start+0x7a>
 8004f10:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8004f14:	d009      	beq.n	8004f2a <HAL_TIM_Base_Start+0x7e>
      __HAL_TIM_ENABLE(htim);
 8004f16:	681a      	ldr	r2, [r3, #0]
 8004f18:	f042 0201 	orr.w	r2, r2, #1
 8004f1c:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8004f1e:	2000      	movs	r0, #0
 8004f20:	4770      	bx	lr
    return HAL_ERROR;
 8004f22:	2001      	movs	r0, #1
 8004f24:	4770      	bx	lr
  return HAL_OK;
 8004f26:	2000      	movs	r0, #0
 8004f28:	4770      	bx	lr
 8004f2a:	2000      	movs	r0, #0
}
 8004f2c:	4770      	bx	lr
 8004f2e:	bf00      	nop
 8004f30:	40012c00 	.word	0x40012c00
 8004f34:	00010007 	.word	0x00010007

08004f38 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8004f38:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004f3c:	b2db      	uxtb	r3, r3
 8004f3e:	2b01      	cmp	r3, #1
 8004f40:	d13a      	bne.n	8004fb8 <HAL_TIM_Base_Start_IT+0x80>
  htim->State = HAL_TIM_STATE_BUSY;
 8004f42:	2302      	movs	r3, #2
 8004f44:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f48:	6802      	ldr	r2, [r0, #0]
 8004f4a:	68d3      	ldr	r3, [r2, #12]
 8004f4c:	f043 0301 	orr.w	r3, r3, #1
 8004f50:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f52:	6803      	ldr	r3, [r0, #0]
 8004f54:	4a1b      	ldr	r2, [pc, #108]	; (8004fc4 <HAL_TIM_Base_Start_IT+0x8c>)
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d020      	beq.n	8004f9c <HAL_TIM_Base_Start_IT+0x64>
 8004f5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f5e:	d01d      	beq.n	8004f9c <HAL_TIM_Base_Start_IT+0x64>
 8004f60:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d019      	beq.n	8004f9c <HAL_TIM_Base_Start_IT+0x64>
 8004f68:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d015      	beq.n	8004f9c <HAL_TIM_Base_Start_IT+0x64>
 8004f70:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d011      	beq.n	8004f9c <HAL_TIM_Base_Start_IT+0x64>
 8004f78:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d00d      	beq.n	8004f9c <HAL_TIM_Base_Start_IT+0x64>
 8004f80:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d009      	beq.n	8004f9c <HAL_TIM_Base_Start_IT+0x64>
 8004f88:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d005      	beq.n	8004f9c <HAL_TIM_Base_Start_IT+0x64>
    __HAL_TIM_ENABLE(htim);
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	f042 0201 	orr.w	r2, r2, #1
 8004f96:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8004f98:	2000      	movs	r0, #0
 8004f9a:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f9c:	6899      	ldr	r1, [r3, #8]
 8004f9e:	4a0a      	ldr	r2, [pc, #40]	; (8004fc8 <HAL_TIM_Base_Start_IT+0x90>)
 8004fa0:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fa2:	2a06      	cmp	r2, #6
 8004fa4:	d00a      	beq.n	8004fbc <HAL_TIM_Base_Start_IT+0x84>
 8004fa6:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8004faa:	d009      	beq.n	8004fc0 <HAL_TIM_Base_Start_IT+0x88>
      __HAL_TIM_ENABLE(htim);
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	f042 0201 	orr.w	r2, r2, #1
 8004fb2:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8004fb4:	2000      	movs	r0, #0
 8004fb6:	4770      	bx	lr
    return HAL_ERROR;
 8004fb8:	2001      	movs	r0, #1
 8004fba:	4770      	bx	lr
  return HAL_OK;
 8004fbc:	2000      	movs	r0, #0
 8004fbe:	4770      	bx	lr
 8004fc0:	2000      	movs	r0, #0
}
 8004fc2:	4770      	bx	lr
 8004fc4:	40012c00 	.word	0x40012c00
 8004fc8:	00010007 	.word	0x00010007

08004fcc <HAL_TIM_GenerateEvent>:
  __HAL_LOCK(htim);
 8004fcc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004fd0:	2b01      	cmp	r3, #1
 8004fd2:	d00e      	beq.n	8004ff2 <HAL_TIM_GenerateEvent+0x26>
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8004fda:	2202      	movs	r2, #2
 8004fdc:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  htim->Instance->EGR = EventSource;
 8004fe0:	6802      	ldr	r2, [r0, #0]
 8004fe2:	6151      	str	r1, [r2, #20]
  htim->State = HAL_TIM_STATE_READY;
 8004fe4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8004fe8:	2300      	movs	r3, #0
 8004fea:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8004fee:	4618      	mov	r0, r3
 8004ff0:	4770      	bx	lr
  __HAL_LOCK(htim);
 8004ff2:	2002      	movs	r0, #2
}
 8004ff4:	4770      	bx	lr
	...

08004ff8 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8004ff8:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ffa:	4a36      	ldr	r2, [pc, #216]	; (80050d4 <TIM_Base_SetConfig+0xdc>)
 8004ffc:	4290      	cmp	r0, r2
 8004ffe:	d016      	beq.n	800502e <TIM_Base_SetConfig+0x36>
 8005000:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8005004:	d013      	beq.n	800502e <TIM_Base_SetConfig+0x36>
 8005006:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800500a:	4290      	cmp	r0, r2
 800500c:	d00f      	beq.n	800502e <TIM_Base_SetConfig+0x36>
 800500e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005012:	4290      	cmp	r0, r2
 8005014:	d00b      	beq.n	800502e <TIM_Base_SetConfig+0x36>
 8005016:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800501a:	4290      	cmp	r0, r2
 800501c:	d007      	beq.n	800502e <TIM_Base_SetConfig+0x36>
 800501e:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8005022:	4290      	cmp	r0, r2
 8005024:	d003      	beq.n	800502e <TIM_Base_SetConfig+0x36>
 8005026:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 800502a:	4290      	cmp	r0, r2
 800502c:	d103      	bne.n	8005036 <TIM_Base_SetConfig+0x3e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800502e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8005032:	684a      	ldr	r2, [r1, #4]
 8005034:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005036:	4a27      	ldr	r2, [pc, #156]	; (80050d4 <TIM_Base_SetConfig+0xdc>)
 8005038:	4290      	cmp	r0, r2
 800503a:	d022      	beq.n	8005082 <TIM_Base_SetConfig+0x8a>
 800503c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8005040:	d01f      	beq.n	8005082 <TIM_Base_SetConfig+0x8a>
 8005042:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8005046:	4290      	cmp	r0, r2
 8005048:	d01b      	beq.n	8005082 <TIM_Base_SetConfig+0x8a>
 800504a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800504e:	4290      	cmp	r0, r2
 8005050:	d017      	beq.n	8005082 <TIM_Base_SetConfig+0x8a>
 8005052:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005056:	4290      	cmp	r0, r2
 8005058:	d013      	beq.n	8005082 <TIM_Base_SetConfig+0x8a>
 800505a:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 800505e:	4290      	cmp	r0, r2
 8005060:	d00f      	beq.n	8005082 <TIM_Base_SetConfig+0x8a>
 8005062:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8005066:	4290      	cmp	r0, r2
 8005068:	d00b      	beq.n	8005082 <TIM_Base_SetConfig+0x8a>
 800506a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800506e:	4290      	cmp	r0, r2
 8005070:	d007      	beq.n	8005082 <TIM_Base_SetConfig+0x8a>
 8005072:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005076:	4290      	cmp	r0, r2
 8005078:	d003      	beq.n	8005082 <TIM_Base_SetConfig+0x8a>
 800507a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800507e:	4290      	cmp	r0, r2
 8005080:	d103      	bne.n	800508a <TIM_Base_SetConfig+0x92>
    tmpcr1 &= ~TIM_CR1_CKD;
 8005082:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005086:	68ca      	ldr	r2, [r1, #12]
 8005088:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800508a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800508e:	694a      	ldr	r2, [r1, #20]
 8005090:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8005092:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005094:	688b      	ldr	r3, [r1, #8]
 8005096:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005098:	680b      	ldr	r3, [r1, #0]
 800509a:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800509c:	4b0d      	ldr	r3, [pc, #52]	; (80050d4 <TIM_Base_SetConfig+0xdc>)
 800509e:	4298      	cmp	r0, r3
 80050a0:	d013      	beq.n	80050ca <TIM_Base_SetConfig+0xd2>
 80050a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80050a6:	4298      	cmp	r0, r3
 80050a8:	d00f      	beq.n	80050ca <TIM_Base_SetConfig+0xd2>
 80050aa:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80050ae:	4298      	cmp	r0, r3
 80050b0:	d00b      	beq.n	80050ca <TIM_Base_SetConfig+0xd2>
 80050b2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80050b6:	4298      	cmp	r0, r3
 80050b8:	d007      	beq.n	80050ca <TIM_Base_SetConfig+0xd2>
 80050ba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80050be:	4298      	cmp	r0, r3
 80050c0:	d003      	beq.n	80050ca <TIM_Base_SetConfig+0xd2>
 80050c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80050c6:	4298      	cmp	r0, r3
 80050c8:	d101      	bne.n	80050ce <TIM_Base_SetConfig+0xd6>
    TIMx->RCR = Structure->RepetitionCounter;
 80050ca:	690b      	ldr	r3, [r1, #16]
 80050cc:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80050ce:	2301      	movs	r3, #1
 80050d0:	6143      	str	r3, [r0, #20]
}
 80050d2:	4770      	bx	lr
 80050d4:	40012c00 	.word	0x40012c00

080050d8 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80050d8:	b360      	cbz	r0, 8005134 <HAL_TIM_Base_Init+0x5c>
{
 80050da:	b510      	push	{r4, lr}
 80050dc:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80050de:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80050e2:	b313      	cbz	r3, 800512a <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 80050e4:	2302      	movs	r3, #2
 80050e6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050ea:	4621      	mov	r1, r4
 80050ec:	f851 0b04 	ldr.w	r0, [r1], #4
 80050f0:	f7ff ff82 	bl	8004ff8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050f4:	2301      	movs	r3, #1
 80050f6:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050fa:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80050fe:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8005102:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005106:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800510a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800510e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005112:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8005116:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800511a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800511e:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8005122:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8005126:	2000      	movs	r0, #0
}
 8005128:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800512a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800512e:	f7fc fd9d 	bl	8001c6c <HAL_TIM_Base_MspInit>
 8005132:	e7d7      	b.n	80050e4 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8005134:	2001      	movs	r0, #1
}
 8005136:	4770      	bx	lr

08005138 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8005138:	b360      	cbz	r0, 8005194 <HAL_TIM_PWM_Init+0x5c>
{
 800513a:	b510      	push	{r4, lr}
 800513c:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800513e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005142:	b313      	cbz	r3, 800518a <HAL_TIM_PWM_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8005144:	2302      	movs	r3, #2
 8005146:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800514a:	4621      	mov	r1, r4
 800514c:	f851 0b04 	ldr.w	r0, [r1], #4
 8005150:	f7ff ff52 	bl	8004ff8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005154:	2301      	movs	r3, #1
 8005156:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800515a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800515e:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8005162:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005166:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800516a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800516e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005172:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8005176:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800517a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800517e:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8005182:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8005186:	2000      	movs	r0, #0
}
 8005188:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800518a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800518e:	f7fc fd11 	bl	8001bb4 <HAL_TIM_PWM_MspInit>
 8005192:	e7d7      	b.n	8005144 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8005194:	2001      	movs	r0, #1
}
 8005196:	4770      	bx	lr

08005198 <HAL_TIM_IC_Init>:
  if (htim == NULL)
 8005198:	b360      	cbz	r0, 80051f4 <HAL_TIM_IC_Init+0x5c>
{
 800519a:	b510      	push	{r4, lr}
 800519c:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800519e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80051a2:	b313      	cbz	r3, 80051ea <HAL_TIM_IC_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 80051a4:	2302      	movs	r3, #2
 80051a6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051aa:	4621      	mov	r1, r4
 80051ac:	f851 0b04 	ldr.w	r0, [r1], #4
 80051b0:	f7ff ff22 	bl	8004ff8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051b4:	2301      	movs	r3, #1
 80051b6:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051ba:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80051be:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80051c2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80051c6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 80051ca:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80051ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051d2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80051d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80051da:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 80051de:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 80051e2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80051e6:	2000      	movs	r0, #0
}
 80051e8:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80051ea:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 80051ee:	f7fc fcf7 	bl	8001be0 <HAL_TIM_IC_MspInit>
 80051f2:	e7d7      	b.n	80051a4 <HAL_TIM_IC_Init+0xc>
    return HAL_ERROR;
 80051f4:	2001      	movs	r0, #1
}
 80051f6:	4770      	bx	lr

080051f8 <TIM_OC2_SetConfig>:
{
 80051f8:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051fa:	6a03      	ldr	r3, [r0, #32]
 80051fc:	f023 0310 	bic.w	r3, r3, #16
 8005200:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8005202:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8005204:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8005206:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005208:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800520c:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005210:	680d      	ldr	r5, [r1, #0]
 8005212:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8005216:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800521a:	688d      	ldr	r5, [r1, #8]
 800521c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005220:	4d1b      	ldr	r5, [pc, #108]	; (8005290 <TIM_OC2_SetConfig+0x98>)
 8005222:	42a8      	cmp	r0, r5
 8005224:	d007      	beq.n	8005236 <TIM_OC2_SetConfig+0x3e>
 8005226:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800522a:	42a8      	cmp	r0, r5
 800522c:	d003      	beq.n	8005236 <TIM_OC2_SetConfig+0x3e>
 800522e:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8005232:	42a8      	cmp	r0, r5
 8005234:	d106      	bne.n	8005244 <TIM_OC2_SetConfig+0x4c>
    tmpccer &= ~TIM_CCER_CC2NP;
 8005236:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800523a:	68cd      	ldr	r5, [r1, #12]
 800523c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8005240:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005244:	4d12      	ldr	r5, [pc, #72]	; (8005290 <TIM_OC2_SetConfig+0x98>)
 8005246:	42a8      	cmp	r0, r5
 8005248:	d013      	beq.n	8005272 <TIM_OC2_SetConfig+0x7a>
 800524a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800524e:	42a8      	cmp	r0, r5
 8005250:	d00f      	beq.n	8005272 <TIM_OC2_SetConfig+0x7a>
 8005252:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8005256:	42a8      	cmp	r0, r5
 8005258:	d00b      	beq.n	8005272 <TIM_OC2_SetConfig+0x7a>
 800525a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800525e:	42a8      	cmp	r0, r5
 8005260:	d007      	beq.n	8005272 <TIM_OC2_SetConfig+0x7a>
 8005262:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8005266:	42a8      	cmp	r0, r5
 8005268:	d003      	beq.n	8005272 <TIM_OC2_SetConfig+0x7a>
 800526a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800526e:	42a8      	cmp	r0, r5
 8005270:	d107      	bne.n	8005282 <TIM_OC2_SetConfig+0x8a>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005272:	f424 6c40 	bic.w	ip, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005276:	694c      	ldr	r4, [r1, #20]
 8005278:	ea4c 0c84 	orr.w	ip, ip, r4, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800527c:	698c      	ldr	r4, [r1, #24]
 800527e:	ea4c 0484 	orr.w	r4, ip, r4, lsl #2
  TIMx->CR2 = tmpcr2;
 8005282:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8005284:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8005286:	684a      	ldr	r2, [r1, #4]
 8005288:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800528a:	6203      	str	r3, [r0, #32]
}
 800528c:	bc30      	pop	{r4, r5}
 800528e:	4770      	bx	lr
 8005290:	40012c00 	.word	0x40012c00

08005294 <HAL_TIM_PWM_ConfigChannel>:
{
 8005294:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8005296:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800529a:	2b01      	cmp	r3, #1
 800529c:	f000 8095 	beq.w	80053ca <HAL_TIM_PWM_ConfigChannel+0x136>
 80052a0:	4604      	mov	r4, r0
 80052a2:	460d      	mov	r5, r1
 80052a4:	2301      	movs	r3, #1
 80052a6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 80052aa:	2a14      	cmp	r2, #20
 80052ac:	f200 8088 	bhi.w	80053c0 <HAL_TIM_PWM_ConfigChannel+0x12c>
 80052b0:	e8df f002 	tbb	[pc, r2]
 80052b4:	8686860b 	.word	0x8686860b
 80052b8:	8686861f 	.word	0x8686861f
 80052bc:	86868634 	.word	0x86868634
 80052c0:	86868648 	.word	0x86868648
 80052c4:	8686865d 	.word	0x8686865d
 80052c8:	71          	.byte	0x71
 80052c9:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80052ca:	6800      	ldr	r0, [r0, #0]
 80052cc:	f7ff fc36 	bl	8004b3c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80052d0:	6822      	ldr	r2, [r4, #0]
 80052d2:	6993      	ldr	r3, [r2, #24]
 80052d4:	f043 0308 	orr.w	r3, r3, #8
 80052d8:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80052da:	6822      	ldr	r2, [r4, #0]
 80052dc:	6993      	ldr	r3, [r2, #24]
 80052de:	f023 0304 	bic.w	r3, r3, #4
 80052e2:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80052e4:	6822      	ldr	r2, [r4, #0]
 80052e6:	6993      	ldr	r3, [r2, #24]
 80052e8:	6929      	ldr	r1, [r5, #16]
 80052ea:	430b      	orrs	r3, r1
 80052ec:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80052ee:	2000      	movs	r0, #0
      break;
 80052f0:	e067      	b.n	80053c2 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80052f2:	6800      	ldr	r0, [r0, #0]
 80052f4:	f7ff ff80 	bl	80051f8 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80052f8:	6822      	ldr	r2, [r4, #0]
 80052fa:	6993      	ldr	r3, [r2, #24]
 80052fc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005300:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005302:	6822      	ldr	r2, [r4, #0]
 8005304:	6993      	ldr	r3, [r2, #24]
 8005306:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800530a:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800530c:	6822      	ldr	r2, [r4, #0]
 800530e:	6993      	ldr	r3, [r2, #24]
 8005310:	6929      	ldr	r1, [r5, #16]
 8005312:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005316:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8005318:	2000      	movs	r0, #0
      break;
 800531a:	e052      	b.n	80053c2 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800531c:	6800      	ldr	r0, [r0, #0]
 800531e:	f7ff fc65 	bl	8004bec <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005322:	6822      	ldr	r2, [r4, #0]
 8005324:	69d3      	ldr	r3, [r2, #28]
 8005326:	f043 0308 	orr.w	r3, r3, #8
 800532a:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800532c:	6822      	ldr	r2, [r4, #0]
 800532e:	69d3      	ldr	r3, [r2, #28]
 8005330:	f023 0304 	bic.w	r3, r3, #4
 8005334:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005336:	6822      	ldr	r2, [r4, #0]
 8005338:	69d3      	ldr	r3, [r2, #28]
 800533a:	6929      	ldr	r1, [r5, #16]
 800533c:	430b      	orrs	r3, r1
 800533e:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8005340:	2000      	movs	r0, #0
      break;
 8005342:	e03e      	b.n	80053c2 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005344:	6800      	ldr	r0, [r0, #0]
 8005346:	f7ff fc9f 	bl	8004c88 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800534a:	6822      	ldr	r2, [r4, #0]
 800534c:	69d3      	ldr	r3, [r2, #28]
 800534e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005352:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005354:	6822      	ldr	r2, [r4, #0]
 8005356:	69d3      	ldr	r3, [r2, #28]
 8005358:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800535c:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800535e:	6822      	ldr	r2, [r4, #0]
 8005360:	69d3      	ldr	r3, [r2, #28]
 8005362:	6929      	ldr	r1, [r5, #16]
 8005364:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005368:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 800536a:	2000      	movs	r0, #0
      break;
 800536c:	e029      	b.n	80053c2 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800536e:	6800      	ldr	r0, [r0, #0]
 8005370:	f7ff fcd8 	bl	8004d24 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005374:	6822      	ldr	r2, [r4, #0]
 8005376:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8005378:	f043 0308 	orr.w	r3, r3, #8
 800537c:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800537e:	6822      	ldr	r2, [r4, #0]
 8005380:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8005382:	f023 0304 	bic.w	r3, r3, #4
 8005386:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005388:	6822      	ldr	r2, [r4, #0]
 800538a:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800538c:	6929      	ldr	r1, [r5, #16]
 800538e:	430b      	orrs	r3, r1
 8005390:	6513      	str	r3, [r2, #80]	; 0x50
  HAL_StatusTypeDef status = HAL_OK;
 8005392:	2000      	movs	r0, #0
      break;
 8005394:	e015      	b.n	80053c2 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005396:	6800      	ldr	r0, [r0, #0]
 8005398:	f7ff fcfc 	bl	8004d94 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800539c:	6822      	ldr	r2, [r4, #0]
 800539e:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80053a0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80053a4:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80053a6:	6822      	ldr	r2, [r4, #0]
 80053a8:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80053aa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80053ae:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80053b0:	6822      	ldr	r2, [r4, #0]
 80053b2:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80053b4:	6929      	ldr	r1, [r5, #16]
 80053b6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80053ba:	6513      	str	r3, [r2, #80]	; 0x50
  HAL_StatusTypeDef status = HAL_OK;
 80053bc:	2000      	movs	r0, #0
      break;
 80053be:	e000      	b.n	80053c2 <HAL_TIM_PWM_ConfigChannel+0x12e>
  switch (Channel)
 80053c0:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 80053c2:	2300      	movs	r3, #0
 80053c4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80053c8:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 80053ca:	2002      	movs	r0, #2
 80053cc:	e7fc      	b.n	80053c8 <HAL_TIM_PWM_ConfigChannel+0x134>
	...

080053d0 <TIM_TI1_SetConfig>:
{
 80053d0:	b470      	push	{r4, r5, r6}
 80053d2:	4694      	mov	ip, r2
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80053d4:	6a04      	ldr	r4, [r0, #32]
 80053d6:	f024 0401 	bic.w	r4, r4, #1
 80053da:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80053dc:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 80053de:	6a06      	ldr	r6, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80053e0:	4d18      	ldr	r5, [pc, #96]	; (8005444 <TIM_TI1_SetConfig+0x74>)
 80053e2:	42a8      	cmp	r0, r5
 80053e4:	d01c      	beq.n	8005420 <TIM_TI1_SetConfig+0x50>
 80053e6:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80053ea:	d019      	beq.n	8005420 <TIM_TI1_SetConfig+0x50>
 80053ec:	4a16      	ldr	r2, [pc, #88]	; (8005448 <TIM_TI1_SetConfig+0x78>)
 80053ee:	4290      	cmp	r0, r2
 80053f0:	d016      	beq.n	8005420 <TIM_TI1_SetConfig+0x50>
 80053f2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80053f6:	4290      	cmp	r0, r2
 80053f8:	d012      	beq.n	8005420 <TIM_TI1_SetConfig+0x50>
 80053fa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80053fe:	4290      	cmp	r0, r2
 8005400:	d00e      	beq.n	8005420 <TIM_TI1_SetConfig+0x50>
 8005402:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8005406:	4290      	cmp	r0, r2
 8005408:	d00a      	beq.n	8005420 <TIM_TI1_SetConfig+0x50>
 800540a:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800540e:	4290      	cmp	r0, r2
 8005410:	d006      	beq.n	8005420 <TIM_TI1_SetConfig+0x50>
 8005412:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005416:	4290      	cmp	r0, r2
 8005418:	d002      	beq.n	8005420 <TIM_TI1_SetConfig+0x50>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800541a:	f044 0201 	orr.w	r2, r4, #1
 800541e:	e003      	b.n	8005428 <TIM_TI1_SetConfig+0x58>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005420:	f024 0203 	bic.w	r2, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 8005424:	ea42 020c 	orr.w	r2, r2, ip
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005428:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800542c:	011b      	lsls	r3, r3, #4
 800542e:	b2db      	uxtb	r3, r3
 8005430:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005432:	f026 020a 	bic.w	r2, r6, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005436:	f001 010a 	and.w	r1, r1, #10
 800543a:	4311      	orrs	r1, r2
  TIMx->CCMR1 = tmpccmr1;
 800543c:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800543e:	6201      	str	r1, [r0, #32]
}
 8005440:	bc70      	pop	{r4, r5, r6}
 8005442:	4770      	bx	lr
 8005444:	40012c00 	.word	0x40012c00
 8005448:	40000400 	.word	0x40000400

0800544c <HAL_TIM_IC_ConfigChannel>:
{
 800544c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800544e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005452:	2b01      	cmp	r3, #1
 8005454:	d05a      	beq.n	800550c <HAL_TIM_IC_ConfigChannel+0xc0>
 8005456:	4604      	mov	r4, r0
 8005458:	460d      	mov	r5, r1
 800545a:	2301      	movs	r3, #1
 800545c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if (Channel == TIM_CHANNEL_1)
 8005460:	b152      	cbz	r2, 8005478 <HAL_TIM_IC_ConfigChannel+0x2c>
  else if (Channel == TIM_CHANNEL_2)
 8005462:	2a04      	cmp	r2, #4
 8005464:	d01a      	beq.n	800549c <HAL_TIM_IC_ConfigChannel+0x50>
  else if (Channel == TIM_CHANNEL_3)
 8005466:	2a08      	cmp	r2, #8
 8005468:	d02b      	beq.n	80054c2 <HAL_TIM_IC_ConfigChannel+0x76>
  else if (Channel == TIM_CHANNEL_4)
 800546a:	2a0c      	cmp	r2, #12
 800546c:	d03b      	beq.n	80054e6 <HAL_TIM_IC_ConfigChannel+0x9a>
    status = HAL_ERROR;
 800546e:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8005470:	2300      	movs	r3, #0
 8005472:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8005476:	bd38      	pop	{r3, r4, r5, pc}
    TIM_TI1_SetConfig(htim->Instance,
 8005478:	68cb      	ldr	r3, [r1, #12]
 800547a:	684a      	ldr	r2, [r1, #4]
 800547c:	6809      	ldr	r1, [r1, #0]
 800547e:	6800      	ldr	r0, [r0, #0]
 8005480:	f7ff ffa6 	bl	80053d0 <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005484:	6822      	ldr	r2, [r4, #0]
 8005486:	6993      	ldr	r3, [r2, #24]
 8005488:	f023 030c 	bic.w	r3, r3, #12
 800548c:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800548e:	6822      	ldr	r2, [r4, #0]
 8005490:	6993      	ldr	r3, [r2, #24]
 8005492:	68a9      	ldr	r1, [r5, #8]
 8005494:	430b      	orrs	r3, r1
 8005496:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8005498:	2000      	movs	r0, #0
 800549a:	e7e9      	b.n	8005470 <HAL_TIM_IC_ConfigChannel+0x24>
    TIM_TI2_SetConfig(htim->Instance,
 800549c:	68cb      	ldr	r3, [r1, #12]
 800549e:	684a      	ldr	r2, [r1, #4]
 80054a0:	6809      	ldr	r1, [r1, #0]
 80054a2:	6800      	ldr	r0, [r0, #0]
 80054a4:	f7ff fcb0 	bl	8004e08 <TIM_TI2_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80054a8:	6822      	ldr	r2, [r4, #0]
 80054aa:	6993      	ldr	r3, [r2, #24]
 80054ac:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80054b0:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80054b2:	6822      	ldr	r2, [r4, #0]
 80054b4:	6993      	ldr	r3, [r2, #24]
 80054b6:	68a9      	ldr	r1, [r5, #8]
 80054b8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80054bc:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80054be:	2000      	movs	r0, #0
 80054c0:	e7d6      	b.n	8005470 <HAL_TIM_IC_ConfigChannel+0x24>
    TIM_TI3_SetConfig(htim->Instance,
 80054c2:	68cb      	ldr	r3, [r1, #12]
 80054c4:	684a      	ldr	r2, [r1, #4]
 80054c6:	6809      	ldr	r1, [r1, #0]
 80054c8:	6800      	ldr	r0, [r0, #0]
 80054ca:	f7ff fcb8 	bl	8004e3e <TIM_TI3_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80054ce:	6822      	ldr	r2, [r4, #0]
 80054d0:	69d3      	ldr	r3, [r2, #28]
 80054d2:	f023 030c 	bic.w	r3, r3, #12
 80054d6:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80054d8:	6822      	ldr	r2, [r4, #0]
 80054da:	69d3      	ldr	r3, [r2, #28]
 80054dc:	68a9      	ldr	r1, [r5, #8]
 80054de:	430b      	orrs	r3, r1
 80054e0:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80054e2:	2000      	movs	r0, #0
 80054e4:	e7c4      	b.n	8005470 <HAL_TIM_IC_ConfigChannel+0x24>
    TIM_TI4_SetConfig(htim->Instance,
 80054e6:	68cb      	ldr	r3, [r1, #12]
 80054e8:	684a      	ldr	r2, [r1, #4]
 80054ea:	6809      	ldr	r1, [r1, #0]
 80054ec:	6800      	ldr	r0, [r0, #0]
 80054ee:	f7ff fcc1 	bl	8004e74 <TIM_TI4_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80054f2:	6822      	ldr	r2, [r4, #0]
 80054f4:	69d3      	ldr	r3, [r2, #28]
 80054f6:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80054fa:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80054fc:	6822      	ldr	r2, [r4, #0]
 80054fe:	69d3      	ldr	r3, [r2, #28]
 8005500:	68a9      	ldr	r1, [r5, #8]
 8005502:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005506:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8005508:	2000      	movs	r0, #0
 800550a:	e7b1      	b.n	8005470 <HAL_TIM_IC_ConfigChannel+0x24>
  __HAL_LOCK(htim);
 800550c:	2002      	movs	r0, #2
 800550e:	e7b2      	b.n	8005476 <HAL_TIM_IC_ConfigChannel+0x2a>

08005510 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005510:	f001 011f 	and.w	r1, r1, #31
 8005514:	2301      	movs	r3, #1
 8005516:	fa03 fc01 	lsl.w	ip, r3, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800551a:	6a03      	ldr	r3, [r0, #32]
 800551c:	ea23 030c 	bic.w	r3, r3, ip
 8005520:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005522:	6a03      	ldr	r3, [r0, #32]
 8005524:	fa02 f101 	lsl.w	r1, r2, r1
 8005528:	430b      	orrs	r3, r1
 800552a:	6203      	str	r3, [r0, #32]
}
 800552c:	4770      	bx	lr
	...

08005530 <HAL_TIM_PWM_Start>:
{
 8005530:	b510      	push	{r4, lr}
 8005532:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005534:	4608      	mov	r0, r1
 8005536:	2900      	cmp	r1, #0
 8005538:	d153      	bne.n	80055e2 <HAL_TIM_PWM_Start+0xb2>
 800553a:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 800553e:	b2db      	uxtb	r3, r3
 8005540:	3b01      	subs	r3, #1
 8005542:	bf18      	it	ne
 8005544:	2301      	movne	r3, #1
 8005546:	2b00      	cmp	r3, #0
 8005548:	f040 80a0 	bne.w	800568c <HAL_TIM_PWM_Start+0x15c>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800554c:	2800      	cmp	r0, #0
 800554e:	d173      	bne.n	8005638 <HAL_TIM_PWM_Start+0x108>
 8005550:	2302      	movs	r3, #2
 8005552:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005556:	2201      	movs	r2, #1
 8005558:	4601      	mov	r1, r0
 800555a:	6820      	ldr	r0, [r4, #0]
 800555c:	f7ff ffd8 	bl	8005510 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005560:	6823      	ldr	r3, [r4, #0]
 8005562:	4a4d      	ldr	r2, [pc, #308]	; (8005698 <HAL_TIM_PWM_Start+0x168>)
 8005564:	4293      	cmp	r3, r2
 8005566:	d013      	beq.n	8005590 <HAL_TIM_PWM_Start+0x60>
 8005568:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800556c:	4293      	cmp	r3, r2
 800556e:	d00f      	beq.n	8005590 <HAL_TIM_PWM_Start+0x60>
 8005570:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8005574:	4293      	cmp	r3, r2
 8005576:	d00b      	beq.n	8005590 <HAL_TIM_PWM_Start+0x60>
 8005578:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800557c:	4293      	cmp	r3, r2
 800557e:	d007      	beq.n	8005590 <HAL_TIM_PWM_Start+0x60>
 8005580:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005584:	4293      	cmp	r3, r2
 8005586:	d003      	beq.n	8005590 <HAL_TIM_PWM_Start+0x60>
 8005588:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800558c:	4293      	cmp	r3, r2
 800558e:	d103      	bne.n	8005598 <HAL_TIM_PWM_Start+0x68>
    __HAL_TIM_MOE_ENABLE(htim);
 8005590:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005592:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005596:	645a      	str	r2, [r3, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005598:	6823      	ldr	r3, [r4, #0]
 800559a:	4a3f      	ldr	r2, [pc, #252]	; (8005698 <HAL_TIM_PWM_Start+0x168>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d067      	beq.n	8005670 <HAL_TIM_PWM_Start+0x140>
 80055a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055a4:	d064      	beq.n	8005670 <HAL_TIM_PWM_Start+0x140>
 80055a6:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d060      	beq.n	8005670 <HAL_TIM_PWM_Start+0x140>
 80055ae:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d05c      	beq.n	8005670 <HAL_TIM_PWM_Start+0x140>
 80055b6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d058      	beq.n	8005670 <HAL_TIM_PWM_Start+0x140>
 80055be:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d054      	beq.n	8005670 <HAL_TIM_PWM_Start+0x140>
 80055c6:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d050      	beq.n	8005670 <HAL_TIM_PWM_Start+0x140>
 80055ce:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d04c      	beq.n	8005670 <HAL_TIM_PWM_Start+0x140>
    __HAL_TIM_ENABLE(htim);
 80055d6:	681a      	ldr	r2, [r3, #0]
 80055d8:	f042 0201 	orr.w	r2, r2, #1
 80055dc:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80055de:	2000      	movs	r0, #0
 80055e0:	e055      	b.n	800568e <HAL_TIM_PWM_Start+0x15e>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80055e2:	2904      	cmp	r1, #4
 80055e4:	d00c      	beq.n	8005600 <HAL_TIM_PWM_Start+0xd0>
 80055e6:	2908      	cmp	r1, #8
 80055e8:	d011      	beq.n	800560e <HAL_TIM_PWM_Start+0xde>
 80055ea:	290c      	cmp	r1, #12
 80055ec:	d016      	beq.n	800561c <HAL_TIM_PWM_Start+0xec>
 80055ee:	2910      	cmp	r1, #16
 80055f0:	d01b      	beq.n	800562a <HAL_TIM_PWM_Start+0xfa>
 80055f2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80055f6:	b2db      	uxtb	r3, r3
 80055f8:	3b01      	subs	r3, #1
 80055fa:	bf18      	it	ne
 80055fc:	2301      	movne	r3, #1
 80055fe:	e7a2      	b.n	8005546 <HAL_TIM_PWM_Start+0x16>
 8005600:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
 8005604:	b2db      	uxtb	r3, r3
 8005606:	3b01      	subs	r3, #1
 8005608:	bf18      	it	ne
 800560a:	2301      	movne	r3, #1
 800560c:	e79b      	b.n	8005546 <HAL_TIM_PWM_Start+0x16>
 800560e:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8005612:	b2db      	uxtb	r3, r3
 8005614:	3b01      	subs	r3, #1
 8005616:	bf18      	it	ne
 8005618:	2301      	movne	r3, #1
 800561a:	e794      	b.n	8005546 <HAL_TIM_PWM_Start+0x16>
 800561c:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8005620:	b2db      	uxtb	r3, r3
 8005622:	3b01      	subs	r3, #1
 8005624:	bf18      	it	ne
 8005626:	2301      	movne	r3, #1
 8005628:	e78d      	b.n	8005546 <HAL_TIM_PWM_Start+0x16>
 800562a:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 800562e:	b2db      	uxtb	r3, r3
 8005630:	3b01      	subs	r3, #1
 8005632:	bf18      	it	ne
 8005634:	2301      	movne	r3, #1
 8005636:	e786      	b.n	8005546 <HAL_TIM_PWM_Start+0x16>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005638:	2804      	cmp	r0, #4
 800563a:	d009      	beq.n	8005650 <HAL_TIM_PWM_Start+0x120>
 800563c:	2808      	cmp	r0, #8
 800563e:	d00b      	beq.n	8005658 <HAL_TIM_PWM_Start+0x128>
 8005640:	280c      	cmp	r0, #12
 8005642:	d00d      	beq.n	8005660 <HAL_TIM_PWM_Start+0x130>
 8005644:	2810      	cmp	r0, #16
 8005646:	d00f      	beq.n	8005668 <HAL_TIM_PWM_Start+0x138>
 8005648:	2302      	movs	r3, #2
 800564a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800564e:	e782      	b.n	8005556 <HAL_TIM_PWM_Start+0x26>
 8005650:	2302      	movs	r3, #2
 8005652:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8005656:	e77e      	b.n	8005556 <HAL_TIM_PWM_Start+0x26>
 8005658:	2302      	movs	r3, #2
 800565a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800565e:	e77a      	b.n	8005556 <HAL_TIM_PWM_Start+0x26>
 8005660:	2302      	movs	r3, #2
 8005662:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8005666:	e776      	b.n	8005556 <HAL_TIM_PWM_Start+0x26>
 8005668:	2302      	movs	r3, #2
 800566a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800566e:	e772      	b.n	8005556 <HAL_TIM_PWM_Start+0x26>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005670:	6899      	ldr	r1, [r3, #8]
 8005672:	4a0a      	ldr	r2, [pc, #40]	; (800569c <HAL_TIM_PWM_Start+0x16c>)
 8005674:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005676:	2a06      	cmp	r2, #6
 8005678:	d00a      	beq.n	8005690 <HAL_TIM_PWM_Start+0x160>
 800567a:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800567e:	d009      	beq.n	8005694 <HAL_TIM_PWM_Start+0x164>
      __HAL_TIM_ENABLE(htim);
 8005680:	681a      	ldr	r2, [r3, #0]
 8005682:	f042 0201 	orr.w	r2, r2, #1
 8005686:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005688:	2000      	movs	r0, #0
 800568a:	e000      	b.n	800568e <HAL_TIM_PWM_Start+0x15e>
    return HAL_ERROR;
 800568c:	2001      	movs	r0, #1
}
 800568e:	bd10      	pop	{r4, pc}
  return HAL_OK;
 8005690:	2000      	movs	r0, #0
 8005692:	e7fc      	b.n	800568e <HAL_TIM_PWM_Start+0x15e>
 8005694:	2000      	movs	r0, #0
 8005696:	e7fa      	b.n	800568e <HAL_TIM_PWM_Start+0x15e>
 8005698:	40012c00 	.word	0x40012c00
 800569c:	00010007 	.word	0x00010007

080056a0 <HAL_TIM_IC_Start_IT>:
{
 80056a0:	b510      	push	{r4, lr}
 80056a2:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80056a4:	460b      	mov	r3, r1
 80056a6:	bb19      	cbnz	r1, 80056f0 <HAL_TIM_IC_Start_IT+0x50>
 80056a8:	f890 003e 	ldrb.w	r0, [r0, #62]	; 0x3e
 80056ac:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d13a      	bne.n	8005728 <HAL_TIM_IC_Start_IT+0x88>
 80056b2:	f894 2044 	ldrb.w	r2, [r4, #68]	; 0x44
 80056b6:	b2d2      	uxtb	r2, r2
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80056b8:	2801      	cmp	r0, #1
 80056ba:	f040 80c0 	bne.w	800583e <HAL_TIM_IC_Start_IT+0x19e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80056be:	2a01      	cmp	r2, #1
 80056c0:	f040 80be 	bne.w	8005840 <HAL_TIM_IC_Start_IT+0x1a0>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d13f      	bne.n	8005748 <HAL_TIM_IC_Start_IT+0xa8>
 80056c8:	2102      	movs	r1, #2
 80056ca:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d156      	bne.n	8005780 <HAL_TIM_IC_Start_IT+0xe0>
 80056d2:	2102      	movs	r1, #2
 80056d4:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
  switch (Channel)
 80056d8:	2b0c      	cmp	r3, #12
 80056da:	f200 80b2 	bhi.w	8005842 <HAL_TIM_IC_Start_IT+0x1a2>
 80056de:	e8df f003 	tbb	[pc, r3]
 80056e2:	b05f      	.short	0xb05f
 80056e4:	b08eb0b0 	.word	0xb08eb0b0
 80056e8:	b094b0b0 	.word	0xb094b0b0
 80056ec:	b0b0      	.short	0xb0b0
 80056ee:	9a          	.byte	0x9a
 80056ef:	00          	.byte	0x00
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80056f0:	2904      	cmp	r1, #4
 80056f2:	d009      	beq.n	8005708 <HAL_TIM_IC_Start_IT+0x68>
 80056f4:	2908      	cmp	r1, #8
 80056f6:	d00b      	beq.n	8005710 <HAL_TIM_IC_Start_IT+0x70>
 80056f8:	290c      	cmp	r1, #12
 80056fa:	d00d      	beq.n	8005718 <HAL_TIM_IC_Start_IT+0x78>
 80056fc:	2910      	cmp	r1, #16
 80056fe:	d00f      	beq.n	8005720 <HAL_TIM_IC_Start_IT+0x80>
 8005700:	f890 0043 	ldrb.w	r0, [r0, #67]	; 0x43
 8005704:	b2c0      	uxtb	r0, r0
 8005706:	e7d2      	b.n	80056ae <HAL_TIM_IC_Start_IT+0xe>
 8005708:	f890 003f 	ldrb.w	r0, [r0, #63]	; 0x3f
 800570c:	b2c0      	uxtb	r0, r0
 800570e:	e7ce      	b.n	80056ae <HAL_TIM_IC_Start_IT+0xe>
 8005710:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
 8005714:	b2c0      	uxtb	r0, r0
 8005716:	e7ca      	b.n	80056ae <HAL_TIM_IC_Start_IT+0xe>
 8005718:	f890 0041 	ldrb.w	r0, [r0, #65]	; 0x41
 800571c:	b2c0      	uxtb	r0, r0
 800571e:	e7c6      	b.n	80056ae <HAL_TIM_IC_Start_IT+0xe>
 8005720:	f890 0042 	ldrb.w	r0, [r0, #66]	; 0x42
 8005724:	b2c0      	uxtb	r0, r0
 8005726:	e7c2      	b.n	80056ae <HAL_TIM_IC_Start_IT+0xe>
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005728:	2b04      	cmp	r3, #4
 800572a:	d005      	beq.n	8005738 <HAL_TIM_IC_Start_IT+0x98>
 800572c:	2b08      	cmp	r3, #8
 800572e:	d007      	beq.n	8005740 <HAL_TIM_IC_Start_IT+0xa0>
 8005730:	f894 2047 	ldrb.w	r2, [r4, #71]	; 0x47
 8005734:	b2d2      	uxtb	r2, r2
 8005736:	e7bf      	b.n	80056b8 <HAL_TIM_IC_Start_IT+0x18>
 8005738:	f894 2045 	ldrb.w	r2, [r4, #69]	; 0x45
 800573c:	b2d2      	uxtb	r2, r2
 800573e:	e7bb      	b.n	80056b8 <HAL_TIM_IC_Start_IT+0x18>
 8005740:	f894 2046 	ldrb.w	r2, [r4, #70]	; 0x46
 8005744:	b2d2      	uxtb	r2, r2
 8005746:	e7b7      	b.n	80056b8 <HAL_TIM_IC_Start_IT+0x18>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005748:	2b04      	cmp	r3, #4
 800574a:	d009      	beq.n	8005760 <HAL_TIM_IC_Start_IT+0xc0>
 800574c:	2b08      	cmp	r3, #8
 800574e:	d00b      	beq.n	8005768 <HAL_TIM_IC_Start_IT+0xc8>
 8005750:	2b0c      	cmp	r3, #12
 8005752:	d00d      	beq.n	8005770 <HAL_TIM_IC_Start_IT+0xd0>
 8005754:	2b10      	cmp	r3, #16
 8005756:	d00f      	beq.n	8005778 <HAL_TIM_IC_Start_IT+0xd8>
 8005758:	2102      	movs	r1, #2
 800575a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800575e:	e7b6      	b.n	80056ce <HAL_TIM_IC_Start_IT+0x2e>
 8005760:	2102      	movs	r1, #2
 8005762:	f884 103f 	strb.w	r1, [r4, #63]	; 0x3f
 8005766:	e7b2      	b.n	80056ce <HAL_TIM_IC_Start_IT+0x2e>
 8005768:	2102      	movs	r1, #2
 800576a:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
 800576e:	e7ae      	b.n	80056ce <HAL_TIM_IC_Start_IT+0x2e>
 8005770:	2102      	movs	r1, #2
 8005772:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
 8005776:	e7aa      	b.n	80056ce <HAL_TIM_IC_Start_IT+0x2e>
 8005778:	2102      	movs	r1, #2
 800577a:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800577e:	e7a6      	b.n	80056ce <HAL_TIM_IC_Start_IT+0x2e>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005780:	2b04      	cmp	r3, #4
 8005782:	d005      	beq.n	8005790 <HAL_TIM_IC_Start_IT+0xf0>
 8005784:	2b08      	cmp	r3, #8
 8005786:	d007      	beq.n	8005798 <HAL_TIM_IC_Start_IT+0xf8>
 8005788:	2102      	movs	r1, #2
 800578a:	f884 1047 	strb.w	r1, [r4, #71]	; 0x47
 800578e:	e7a3      	b.n	80056d8 <HAL_TIM_IC_Start_IT+0x38>
 8005790:	2102      	movs	r1, #2
 8005792:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005796:	e79f      	b.n	80056d8 <HAL_TIM_IC_Start_IT+0x38>
 8005798:	2102      	movs	r1, #2
 800579a:	f884 1046 	strb.w	r1, [r4, #70]	; 0x46
 800579e:	e79b      	b.n	80056d8 <HAL_TIM_IC_Start_IT+0x38>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80057a0:	6821      	ldr	r1, [r4, #0]
 80057a2:	68ca      	ldr	r2, [r1, #12]
 80057a4:	f042 0202 	orr.w	r2, r2, #2
 80057a8:	60ca      	str	r2, [r1, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80057aa:	2201      	movs	r2, #1
 80057ac:	4619      	mov	r1, r3
 80057ae:	6820      	ldr	r0, [r4, #0]
 80057b0:	f7ff feae 	bl	8005510 <TIM_CCxChannelCmd>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057b4:	6823      	ldr	r3, [r4, #0]
 80057b6:	4a26      	ldr	r2, [pc, #152]	; (8005850 <HAL_TIM_IC_Start_IT+0x1b0>)
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d032      	beq.n	8005822 <HAL_TIM_IC_Start_IT+0x182>
 80057bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057c0:	d02f      	beq.n	8005822 <HAL_TIM_IC_Start_IT+0x182>
 80057c2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d02b      	beq.n	8005822 <HAL_TIM_IC_Start_IT+0x182>
 80057ca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d027      	beq.n	8005822 <HAL_TIM_IC_Start_IT+0x182>
 80057d2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d023      	beq.n	8005822 <HAL_TIM_IC_Start_IT+0x182>
 80057da:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 80057de:	4293      	cmp	r3, r2
 80057e0:	d01f      	beq.n	8005822 <HAL_TIM_IC_Start_IT+0x182>
 80057e2:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d01b      	beq.n	8005822 <HAL_TIM_IC_Start_IT+0x182>
 80057ea:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d017      	beq.n	8005822 <HAL_TIM_IC_Start_IT+0x182>
      __HAL_TIM_ENABLE(htim);
 80057f2:	681a      	ldr	r2, [r3, #0]
 80057f4:	f042 0201 	orr.w	r2, r2, #1
 80057f8:	601a      	str	r2, [r3, #0]
 80057fa:	2000      	movs	r0, #0
 80057fc:	e020      	b.n	8005840 <HAL_TIM_IC_Start_IT+0x1a0>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80057fe:	6821      	ldr	r1, [r4, #0]
 8005800:	68ca      	ldr	r2, [r1, #12]
 8005802:	f042 0204 	orr.w	r2, r2, #4
 8005806:	60ca      	str	r2, [r1, #12]
  if (status == HAL_OK)
 8005808:	e7cf      	b.n	80057aa <HAL_TIM_IC_Start_IT+0x10a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800580a:	6821      	ldr	r1, [r4, #0]
 800580c:	68ca      	ldr	r2, [r1, #12]
 800580e:	f042 0208 	orr.w	r2, r2, #8
 8005812:	60ca      	str	r2, [r1, #12]
  if (status == HAL_OK)
 8005814:	e7c9      	b.n	80057aa <HAL_TIM_IC_Start_IT+0x10a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005816:	6821      	ldr	r1, [r4, #0]
 8005818:	68ca      	ldr	r2, [r1, #12]
 800581a:	f042 0210 	orr.w	r2, r2, #16
 800581e:	60ca      	str	r2, [r1, #12]
  if (status == HAL_OK)
 8005820:	e7c3      	b.n	80057aa <HAL_TIM_IC_Start_IT+0x10a>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005822:	6899      	ldr	r1, [r3, #8]
 8005824:	4a0b      	ldr	r2, [pc, #44]	; (8005854 <HAL_TIM_IC_Start_IT+0x1b4>)
 8005826:	400a      	ands	r2, r1
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005828:	2a06      	cmp	r2, #6
 800582a:	d00c      	beq.n	8005846 <HAL_TIM_IC_Start_IT+0x1a6>
 800582c:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8005830:	d00b      	beq.n	800584a <HAL_TIM_IC_Start_IT+0x1aa>
        __HAL_TIM_ENABLE(htim);
 8005832:	681a      	ldr	r2, [r3, #0]
 8005834:	f042 0201 	orr.w	r2, r2, #1
 8005838:	601a      	str	r2, [r3, #0]
 800583a:	2000      	movs	r0, #0
 800583c:	e000      	b.n	8005840 <HAL_TIM_IC_Start_IT+0x1a0>
    return HAL_ERROR;
 800583e:	2001      	movs	r0, #1
}
 8005840:	bd10      	pop	{r4, pc}
  switch (Channel)
 8005842:	4610      	mov	r0, r2
 8005844:	e7fc      	b.n	8005840 <HAL_TIM_IC_Start_IT+0x1a0>
 8005846:	2000      	movs	r0, #0
 8005848:	e7fa      	b.n	8005840 <HAL_TIM_IC_Start_IT+0x1a0>
 800584a:	2000      	movs	r0, #0
 800584c:	e7f8      	b.n	8005840 <HAL_TIM_IC_Start_IT+0x1a0>
 800584e:	bf00      	nop
 8005850:	40012c00 	.word	0x40012c00
 8005854:	00010007 	.word	0x00010007

08005858 <TIM_CCxNChannelCmd>:
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005858:	f001 011f 	and.w	r1, r1, #31
 800585c:	2304      	movs	r3, #4
 800585e:	fa03 fc01 	lsl.w	ip, r3, r1

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8005862:	6a03      	ldr	r3, [r0, #32]
 8005864:	ea23 030c 	bic.w	r3, r3, ip
 8005868:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800586a:	6a03      	ldr	r3, [r0, #32]
 800586c:	fa02 f101 	lsl.w	r1, r2, r1
 8005870:	430b      	orrs	r3, r1
 8005872:	6203      	str	r3, [r0, #32]
}
 8005874:	4770      	bx	lr
	...

08005878 <HAL_TIMEx_PWMN_Start>:
{
 8005878:	b510      	push	{r4, lr}
 800587a:	4604      	mov	r4, r0
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800587c:	4608      	mov	r0, r1
 800587e:	2900      	cmp	r1, #0
 8005880:	d13b      	bne.n	80058fa <HAL_TIMEx_PWMN_Start+0x82>
 8005882:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8005886:	b2db      	uxtb	r3, r3
 8005888:	3b01      	subs	r3, #1
 800588a:	bf18      	it	ne
 800588c:	2301      	movne	r3, #1
 800588e:	2b00      	cmp	r3, #0
 8005890:	d16a      	bne.n	8005968 <HAL_TIMEx_PWMN_Start+0xf0>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005892:	2800      	cmp	r0, #0
 8005894:	d14a      	bne.n	800592c <HAL_TIMEx_PWMN_Start+0xb4>
 8005896:	2302      	movs	r3, #2
 8005898:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800589c:	2204      	movs	r2, #4
 800589e:	4601      	mov	r1, r0
 80058a0:	6820      	ldr	r0, [r4, #0]
 80058a2:	f7ff ffd9 	bl	8005858 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 80058a6:	6822      	ldr	r2, [r4, #0]
 80058a8:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80058aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80058ae:	6453      	str	r3, [r2, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058b0:	6823      	ldr	r3, [r4, #0]
 80058b2:	4a30      	ldr	r2, [pc, #192]	; (8005974 <HAL_TIMEx_PWMN_Start+0xfc>)
 80058b4:	4293      	cmp	r3, r2
 80058b6:	d049      	beq.n	800594c <HAL_TIMEx_PWMN_Start+0xd4>
 80058b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058bc:	d046      	beq.n	800594c <HAL_TIMEx_PWMN_Start+0xd4>
 80058be:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d042      	beq.n	800594c <HAL_TIMEx_PWMN_Start+0xd4>
 80058c6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d03e      	beq.n	800594c <HAL_TIMEx_PWMN_Start+0xd4>
 80058ce:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d03a      	beq.n	800594c <HAL_TIMEx_PWMN_Start+0xd4>
 80058d6:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 80058da:	4293      	cmp	r3, r2
 80058dc:	d036      	beq.n	800594c <HAL_TIMEx_PWMN_Start+0xd4>
 80058de:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80058e2:	4293      	cmp	r3, r2
 80058e4:	d032      	beq.n	800594c <HAL_TIMEx_PWMN_Start+0xd4>
 80058e6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d02e      	beq.n	800594c <HAL_TIMEx_PWMN_Start+0xd4>
    __HAL_TIM_ENABLE(htim);
 80058ee:	681a      	ldr	r2, [r3, #0]
 80058f0:	f042 0201 	orr.w	r2, r2, #1
 80058f4:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80058f6:	2000      	movs	r0, #0
 80058f8:	e037      	b.n	800596a <HAL_TIMEx_PWMN_Start+0xf2>
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80058fa:	2904      	cmp	r1, #4
 80058fc:	d008      	beq.n	8005910 <HAL_TIMEx_PWMN_Start+0x98>
 80058fe:	2908      	cmp	r1, #8
 8005900:	d00d      	beq.n	800591e <HAL_TIMEx_PWMN_Start+0xa6>
 8005902:	f894 3047 	ldrb.w	r3, [r4, #71]	; 0x47
 8005906:	b2db      	uxtb	r3, r3
 8005908:	3b01      	subs	r3, #1
 800590a:	bf18      	it	ne
 800590c:	2301      	movne	r3, #1
 800590e:	e7be      	b.n	800588e <HAL_TIMEx_PWMN_Start+0x16>
 8005910:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8005914:	b2db      	uxtb	r3, r3
 8005916:	3b01      	subs	r3, #1
 8005918:	bf18      	it	ne
 800591a:	2301      	movne	r3, #1
 800591c:	e7b7      	b.n	800588e <HAL_TIMEx_PWMN_Start+0x16>
 800591e:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8005922:	b2db      	uxtb	r3, r3
 8005924:	3b01      	subs	r3, #1
 8005926:	bf18      	it	ne
 8005928:	2301      	movne	r3, #1
 800592a:	e7b0      	b.n	800588e <HAL_TIMEx_PWMN_Start+0x16>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800592c:	2804      	cmp	r0, #4
 800592e:	d005      	beq.n	800593c <HAL_TIMEx_PWMN_Start+0xc4>
 8005930:	2808      	cmp	r0, #8
 8005932:	d007      	beq.n	8005944 <HAL_TIMEx_PWMN_Start+0xcc>
 8005934:	2302      	movs	r3, #2
 8005936:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
 800593a:	e7af      	b.n	800589c <HAL_TIMEx_PWMN_Start+0x24>
 800593c:	2302      	movs	r3, #2
 800593e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005942:	e7ab      	b.n	800589c <HAL_TIMEx_PWMN_Start+0x24>
 8005944:	2302      	movs	r3, #2
 8005946:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800594a:	e7a7      	b.n	800589c <HAL_TIMEx_PWMN_Start+0x24>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800594c:	6899      	ldr	r1, [r3, #8]
 800594e:	4a0a      	ldr	r2, [pc, #40]	; (8005978 <HAL_TIMEx_PWMN_Start+0x100>)
 8005950:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005952:	2a06      	cmp	r2, #6
 8005954:	d00a      	beq.n	800596c <HAL_TIMEx_PWMN_Start+0xf4>
 8005956:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800595a:	d009      	beq.n	8005970 <HAL_TIMEx_PWMN_Start+0xf8>
      __HAL_TIM_ENABLE(htim);
 800595c:	681a      	ldr	r2, [r3, #0]
 800595e:	f042 0201 	orr.w	r2, r2, #1
 8005962:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005964:	2000      	movs	r0, #0
 8005966:	e000      	b.n	800596a <HAL_TIMEx_PWMN_Start+0xf2>
    return HAL_ERROR;
 8005968:	2001      	movs	r0, #1
}
 800596a:	bd10      	pop	{r4, pc}
  return HAL_OK;
 800596c:	2000      	movs	r0, #0
 800596e:	e7fc      	b.n	800596a <HAL_TIMEx_PWMN_Start+0xf2>
 8005970:	2000      	movs	r0, #0
 8005972:	e7fa      	b.n	800596a <HAL_TIMEx_PWMN_Start+0xf2>
 8005974:	40012c00 	.word	0x40012c00
 8005978:	00010007 	.word	0x00010007

0800597c <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 800597c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005980:	2b01      	cmp	r3, #1
 8005982:	d04c      	beq.n	8005a1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
{
 8005984:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 8005986:	2301      	movs	r3, #1
 8005988:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800598c:	2302      	movs	r3, #2
 800598e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8005992:	6802      	ldr	r2, [r0, #0]
 8005994:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8005996:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005998:	4d22      	ldr	r5, [pc, #136]	; (8005a24 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 800599a:	42aa      	cmp	r2, r5
 800599c:	d007      	beq.n	80059ae <HAL_TIMEx_MasterConfigSynchronization+0x32>
 800599e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80059a2:	42aa      	cmp	r2, r5
 80059a4:	d003      	beq.n	80059ae <HAL_TIMEx_MasterConfigSynchronization+0x32>
 80059a6:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 80059aa:	42aa      	cmp	r2, r5
 80059ac:	d103      	bne.n	80059b6 <HAL_TIMEx_MasterConfigSynchronization+0x3a>
    tmpcr2 &= ~TIM_CR2_MMS2;
 80059ae:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80059b2:	684d      	ldr	r5, [r1, #4]
 80059b4:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 80059b6:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80059ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80059be:	680d      	ldr	r5, [r1, #0]
 80059c0:	432b      	orrs	r3, r5
  htim->Instance->CR2 = tmpcr2;
 80059c2:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059c4:	6803      	ldr	r3, [r0, #0]
 80059c6:	4a17      	ldr	r2, [pc, #92]	; (8005a24 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d01a      	beq.n	8005a02 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 80059cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059d0:	d017      	beq.n	8005a02 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 80059d2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d013      	beq.n	8005a02 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 80059da:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80059de:	4293      	cmp	r3, r2
 80059e0:	d00f      	beq.n	8005a02 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 80059e2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d00b      	beq.n	8005a02 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 80059ea:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d007      	beq.n	8005a02 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 80059f2:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d003      	beq.n	8005a02 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 80059fa:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d104      	bne.n	8005a0c <HAL_TIMEx_MasterConfigSynchronization+0x90>
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005a02:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005a06:	688a      	ldr	r2, [r1, #8]
 8005a08:	4314      	orrs	r4, r2
    htim->Instance->SMCR = tmpsmcr;
 8005a0a:	609c      	str	r4, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8005a12:	2300      	movs	r3, #0
 8005a14:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8005a18:	4618      	mov	r0, r3
}
 8005a1a:	bc30      	pop	{r4, r5}
 8005a1c:	4770      	bx	lr
  __HAL_LOCK(htim);
 8005a1e:	2002      	movs	r0, #2
}
 8005a20:	4770      	bx	lr
 8005a22:	bf00      	nop
 8005a24:	40012c00 	.word	0x40012c00

08005a28 <HAL_TIMEx_ConfigBreakDeadTime>:
  __HAL_LOCK(htim);
 8005a28:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005a2c:	2b01      	cmp	r3, #1
 8005a2e:	d060      	beq.n	8005af2 <HAL_TIMEx_ConfigBreakDeadTime+0xca>
{
 8005a30:	b410      	push	{r4}
  __HAL_LOCK(htim);
 8005a32:	2301      	movs	r3, #1
 8005a34:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005a38:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005a3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a3e:	688a      	ldr	r2, [r1, #8]
 8005a40:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005a42:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005a46:	684a      	ldr	r2, [r1, #4]
 8005a48:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005a4a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005a4e:	680a      	ldr	r2, [r1, #0]
 8005a50:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005a52:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005a56:	690a      	ldr	r2, [r1, #16]
 8005a58:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005a5a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005a5e:	694a      	ldr	r2, [r1, #20]
 8005a60:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005a62:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005a66:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8005a68:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005a6a:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8005a6e:	698a      	ldr	r2, [r1, #24]
 8005a70:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8005a74:	6802      	ldr	r2, [r0, #0]
 8005a76:	4c20      	ldr	r4, [pc, #128]	; (8005af8 <HAL_TIMEx_ConfigBreakDeadTime+0xd0>)
 8005a78:	42a2      	cmp	r2, r4
 8005a7a:	d007      	beq.n	8005a8c <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 8005a7c:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8005a80:	42a2      	cmp	r2, r4
 8005a82:	d003      	beq.n	8005a8c <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 8005a84:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 8005a88:	42a2      	cmp	r2, r4
 8005a8a:	d103      	bne.n	8005a94 <HAL_TIMEx_ConfigBreakDeadTime+0x6c>
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8005a8c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a90:	69cc      	ldr	r4, [r1, #28]
 8005a92:	4323      	orrs	r3, r4
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005a94:	4c18      	ldr	r4, [pc, #96]	; (8005af8 <HAL_TIMEx_ConfigBreakDeadTime+0xd0>)
 8005a96:	42a2      	cmp	r2, r4
 8005a98:	d007      	beq.n	8005aaa <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 8005a9a:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8005a9e:	42a2      	cmp	r2, r4
 8005aa0:	d003      	beq.n	8005aaa <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 8005aa2:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 8005aa6:	42a2      	cmp	r2, r4
 8005aa8:	d11b      	bne.n	8005ae2 <HAL_TIMEx_ConfigBreakDeadTime+0xba>
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005aaa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005aae:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 8005ab0:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005ab4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005ab8:	6a0c      	ldr	r4, [r1, #32]
 8005aba:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005abc:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8005ac0:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8005ac2:	4323      	orrs	r3, r4
    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8005ac4:	4c0c      	ldr	r4, [pc, #48]	; (8005af8 <HAL_TIMEx_ConfigBreakDeadTime+0xd0>)
 8005ac6:	42a2      	cmp	r2, r4
 8005ac8:	d007      	beq.n	8005ada <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 8005aca:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8005ace:	42a2      	cmp	r2, r4
 8005ad0:	d003      	beq.n	8005ada <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 8005ad2:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 8005ad6:	42a2      	cmp	r2, r4
 8005ad8:	d103      	bne.n	8005ae2 <HAL_TIMEx_ConfigBreakDeadTime+0xba>
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8005ada:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005ade:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8005ae0:	430b      	orrs	r3, r1
  htim->Instance->BDTR = tmpbdtr;
 8005ae2:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(htim);
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8005aea:	4618      	mov	r0, r3
}
 8005aec:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005af0:	4770      	bx	lr
  __HAL_LOCK(htim);
 8005af2:	2002      	movs	r0, #2
}
 8005af4:	4770      	bx	lr
 8005af6:	bf00      	nop
 8005af8:	40012c00 	.word	0x40012c00

08005afc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005afc:	b570      	push	{r4, r5, r6, lr}
 8005afe:	4604      	mov	r4, r0
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8005b00:	6801      	ldr	r1, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005b02:	6883      	ldr	r3, [r0, #8]
 8005b04:	6902      	ldr	r2, [r0, #16]
 8005b06:	4313      	orrs	r3, r2
 8005b08:	6942      	ldr	r2, [r0, #20]
 8005b0a:	4313      	orrs	r3, r2
 8005b0c:	69c2      	ldr	r2, [r0, #28]
 8005b0e:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005b10:	6808      	ldr	r0, [r1, #0]
 8005b12:	4a96      	ldr	r2, [pc, #600]	; (8005d6c <UART_SetConfig+0x270>)
 8005b14:	4002      	ands	r2, r0
 8005b16:	4313      	orrs	r3, r2
 8005b18:	600b      	str	r3, [r1, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b1a:	6822      	ldr	r2, [r4, #0]
 8005b1c:	6853      	ldr	r3, [r2, #4]
 8005b1e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005b22:	68e1      	ldr	r1, [r4, #12]
 8005b24:	430b      	orrs	r3, r1
 8005b26:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005b28:	69a1      	ldr	r1, [r4, #24]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005b2a:	6822      	ldr	r2, [r4, #0]
 8005b2c:	4b90      	ldr	r3, [pc, #576]	; (8005d70 <UART_SetConfig+0x274>)
 8005b2e:	429a      	cmp	r2, r3
 8005b30:	d001      	beq.n	8005b36 <UART_SetConfig+0x3a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005b32:	6a23      	ldr	r3, [r4, #32]
 8005b34:	4319      	orrs	r1, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005b36:	6893      	ldr	r3, [r2, #8]
 8005b38:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8005b3c:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8005b40:	430b      	orrs	r3, r1
 8005b42:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005b44:	6822      	ldr	r2, [r4, #0]
 8005b46:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8005b48:	f023 030f 	bic.w	r3, r3, #15
 8005b4c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005b4e:	430b      	orrs	r3, r1
 8005b50:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005b52:	6823      	ldr	r3, [r4, #0]
 8005b54:	4a87      	ldr	r2, [pc, #540]	; (8005d74 <UART_SetConfig+0x278>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d010      	beq.n	8005b7c <UART_SetConfig+0x80>
 8005b5a:	4a87      	ldr	r2, [pc, #540]	; (8005d78 <UART_SetConfig+0x27c>)
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	d021      	beq.n	8005ba4 <UART_SetConfig+0xa8>
 8005b60:	4a86      	ldr	r2, [pc, #536]	; (8005d7c <UART_SetConfig+0x280>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d037      	beq.n	8005bd6 <UART_SetConfig+0xda>
 8005b66:	4a86      	ldr	r2, [pc, #536]	; (8005d80 <UART_SetConfig+0x284>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d05c      	beq.n	8005c26 <UART_SetConfig+0x12a>
 8005b6c:	4a85      	ldr	r2, [pc, #532]	; (8005d84 <UART_SetConfig+0x288>)
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d06b      	beq.n	8005c4a <UART_SetConfig+0x14e>
 8005b72:	4a7f      	ldr	r2, [pc, #508]	; (8005d70 <UART_SetConfig+0x274>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d07d      	beq.n	8005c74 <UART_SetConfig+0x178>
 8005b78:	2210      	movs	r2, #16
 8005b7a:	e03a      	b.n	8005bf2 <UART_SetConfig+0xf6>
 8005b7c:	f502 4258 	add.w	r2, r2, #55296	; 0xd800
 8005b80:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8005b84:	f002 0203 	and.w	r2, r2, #3
 8005b88:	2a03      	cmp	r2, #3
 8005b8a:	d809      	bhi.n	8005ba0 <UART_SetConfig+0xa4>
 8005b8c:	e8df f002 	tbb	[pc, r2]
 8005b90:	06870402 	.word	0x06870402
 8005b94:	2201      	movs	r2, #1
 8005b96:	e02c      	b.n	8005bf2 <UART_SetConfig+0xf6>
 8005b98:	2204      	movs	r2, #4
 8005b9a:	e02a      	b.n	8005bf2 <UART_SetConfig+0xf6>
 8005b9c:	2208      	movs	r2, #8
 8005b9e:	e028      	b.n	8005bf2 <UART_SetConfig+0xf6>
 8005ba0:	2210      	movs	r2, #16
 8005ba2:	e026      	b.n	8005bf2 <UART_SetConfig+0xf6>
 8005ba4:	f502 32e6 	add.w	r2, r2, #117760	; 0x1cc00
 8005ba8:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8005bac:	f002 020c 	and.w	r2, r2, #12
 8005bb0:	2a0c      	cmp	r2, #12
 8005bb2:	d80e      	bhi.n	8005bd2 <UART_SetConfig+0xd6>
 8005bb4:	e8df f002 	tbb	[pc, r2]
 8005bb8:	0d0d0d07 	.word	0x0d0d0d07
 8005bbc:	0d0d0d09 	.word	0x0d0d0d09
 8005bc0:	0d0d0d75 	.word	0x0d0d0d75
 8005bc4:	0b          	.byte	0x0b
 8005bc5:	00          	.byte	0x00
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	e013      	b.n	8005bf2 <UART_SetConfig+0xf6>
 8005bca:	2204      	movs	r2, #4
 8005bcc:	e011      	b.n	8005bf2 <UART_SetConfig+0xf6>
 8005bce:	2208      	movs	r2, #8
 8005bd0:	e00f      	b.n	8005bf2 <UART_SetConfig+0xf6>
 8005bd2:	2210      	movs	r2, #16
 8005bd4:	e00d      	b.n	8005bf2 <UART_SetConfig+0xf6>
 8005bd6:	f502 32e4 	add.w	r2, r2, #116736	; 0x1c800
 8005bda:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8005bde:	f002 0230 	and.w	r2, r2, #48	; 0x30
 8005be2:	2a20      	cmp	r2, #32
 8005be4:	d05f      	beq.n	8005ca6 <UART_SetConfig+0x1aa>
 8005be6:	d81a      	bhi.n	8005c1e <UART_SetConfig+0x122>
 8005be8:	2a00      	cmp	r2, #0
 8005bea:	d05e      	beq.n	8005caa <UART_SetConfig+0x1ae>
 8005bec:	2a10      	cmp	r2, #16
 8005bee:	d15e      	bne.n	8005cae <UART_SetConfig+0x1b2>
 8005bf0:	2204      	movs	r2, #4

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005bf2:	495f      	ldr	r1, [pc, #380]	; (8005d70 <UART_SetConfig+0x274>)
 8005bf4:	428b      	cmp	r3, r1
 8005bf6:	d076      	beq.n	8005ce6 <UART_SetConfig+0x1ea>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005bf8:	69e0      	ldr	r0, [r4, #28]
 8005bfa:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8005bfe:	f000 80c9 	beq.w	8005d94 <UART_SetConfig+0x298>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005c02:	2a08      	cmp	r2, #8
 8005c04:	f200 8134 	bhi.w	8005e70 <UART_SetConfig+0x374>
 8005c08:	e8df f012 	tbh	[pc, r2, lsl #1]
 8005c0c:	011900f7 	.word	0x011900f7
 8005c10:	013200f5 	.word	0x013200f5
 8005c14:	0132011c 	.word	0x0132011c
 8005c18:	01320132 	.word	0x01320132
 8005c1c:	011f      	.short	0x011f
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005c1e:	2a30      	cmp	r2, #48	; 0x30
 8005c20:	d147      	bne.n	8005cb2 <UART_SetConfig+0x1b6>
 8005c22:	2208      	movs	r2, #8
 8005c24:	e7e5      	b.n	8005bf2 <UART_SetConfig+0xf6>
 8005c26:	f502 32e2 	add.w	r2, r2, #115712	; 0x1c400
 8005c2a:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8005c2e:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
 8005c32:	2a80      	cmp	r2, #128	; 0x80
 8005c34:	d03f      	beq.n	8005cb6 <UART_SetConfig+0x1ba>
 8005c36:	d804      	bhi.n	8005c42 <UART_SetConfig+0x146>
 8005c38:	b3fa      	cbz	r2, 8005cba <UART_SetConfig+0x1be>
 8005c3a:	2a40      	cmp	r2, #64	; 0x40
 8005c3c:	d13f      	bne.n	8005cbe <UART_SetConfig+0x1c2>
 8005c3e:	2204      	movs	r2, #4
 8005c40:	e7d7      	b.n	8005bf2 <UART_SetConfig+0xf6>
 8005c42:	2ac0      	cmp	r2, #192	; 0xc0
 8005c44:	d13d      	bne.n	8005cc2 <UART_SetConfig+0x1c6>
 8005c46:	2208      	movs	r2, #8
 8005c48:	e7d3      	b.n	8005bf2 <UART_SetConfig+0xf6>
 8005c4a:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
 8005c4e:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8005c52:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8005c56:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8005c5a:	d034      	beq.n	8005cc6 <UART_SetConfig+0x1ca>
 8005c5c:	d805      	bhi.n	8005c6a <UART_SetConfig+0x16e>
 8005c5e:	b3a2      	cbz	r2, 8005cca <UART_SetConfig+0x1ce>
 8005c60:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8005c64:	d133      	bne.n	8005cce <UART_SetConfig+0x1d2>
 8005c66:	2204      	movs	r2, #4
 8005c68:	e7c3      	b.n	8005bf2 <UART_SetConfig+0xf6>
 8005c6a:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8005c6e:	d130      	bne.n	8005cd2 <UART_SetConfig+0x1d6>
 8005c70:	2208      	movs	r2, #8
 8005c72:	e7be      	b.n	8005bf2 <UART_SetConfig+0xf6>
 8005c74:	f502 32c8 	add.w	r2, r2, #102400	; 0x19000
 8005c78:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8005c7c:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 8005c80:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8005c84:	d027      	beq.n	8005cd6 <UART_SetConfig+0x1da>
 8005c86:	d805      	bhi.n	8005c94 <UART_SetConfig+0x198>
 8005c88:	b33a      	cbz	r2, 8005cda <UART_SetConfig+0x1de>
 8005c8a:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8005c8e:	d126      	bne.n	8005cde <UART_SetConfig+0x1e2>
 8005c90:	2204      	movs	r2, #4
 8005c92:	e7ae      	b.n	8005bf2 <UART_SetConfig+0xf6>
 8005c94:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 8005c98:	d123      	bne.n	8005ce2 <UART_SetConfig+0x1e6>
 8005c9a:	2208      	movs	r2, #8
 8005c9c:	e7a9      	b.n	8005bf2 <UART_SetConfig+0xf6>
 8005c9e:	2202      	movs	r2, #2
 8005ca0:	e7a7      	b.n	8005bf2 <UART_SetConfig+0xf6>
 8005ca2:	2202      	movs	r2, #2
 8005ca4:	e7a5      	b.n	8005bf2 <UART_SetConfig+0xf6>
 8005ca6:	2202      	movs	r2, #2
 8005ca8:	e7a3      	b.n	8005bf2 <UART_SetConfig+0xf6>
 8005caa:	2200      	movs	r2, #0
 8005cac:	e7a1      	b.n	8005bf2 <UART_SetConfig+0xf6>
 8005cae:	2210      	movs	r2, #16
 8005cb0:	e79f      	b.n	8005bf2 <UART_SetConfig+0xf6>
 8005cb2:	2210      	movs	r2, #16
 8005cb4:	e79d      	b.n	8005bf2 <UART_SetConfig+0xf6>
 8005cb6:	2202      	movs	r2, #2
 8005cb8:	e79b      	b.n	8005bf2 <UART_SetConfig+0xf6>
 8005cba:	2200      	movs	r2, #0
 8005cbc:	e799      	b.n	8005bf2 <UART_SetConfig+0xf6>
 8005cbe:	2210      	movs	r2, #16
 8005cc0:	e797      	b.n	8005bf2 <UART_SetConfig+0xf6>
 8005cc2:	2210      	movs	r2, #16
 8005cc4:	e795      	b.n	8005bf2 <UART_SetConfig+0xf6>
 8005cc6:	2202      	movs	r2, #2
 8005cc8:	e793      	b.n	8005bf2 <UART_SetConfig+0xf6>
 8005cca:	2200      	movs	r2, #0
 8005ccc:	e791      	b.n	8005bf2 <UART_SetConfig+0xf6>
 8005cce:	2210      	movs	r2, #16
 8005cd0:	e78f      	b.n	8005bf2 <UART_SetConfig+0xf6>
 8005cd2:	2210      	movs	r2, #16
 8005cd4:	e78d      	b.n	8005bf2 <UART_SetConfig+0xf6>
 8005cd6:	2202      	movs	r2, #2
 8005cd8:	e78b      	b.n	8005bf2 <UART_SetConfig+0xf6>
 8005cda:	2200      	movs	r2, #0
 8005cdc:	e789      	b.n	8005bf2 <UART_SetConfig+0xf6>
 8005cde:	2210      	movs	r2, #16
 8005ce0:	e787      	b.n	8005bf2 <UART_SetConfig+0xf6>
 8005ce2:	2210      	movs	r2, #16
 8005ce4:	e785      	b.n	8005bf2 <UART_SetConfig+0xf6>
    switch (clocksource)
 8005ce6:	2a08      	cmp	r2, #8
 8005ce8:	f200 80b2 	bhi.w	8005e50 <UART_SetConfig+0x354>
 8005cec:	e8df f002 	tbb	[pc, r2]
 8005cf0:	b03bb008 	.word	0xb03bb008
 8005cf4:	b0b0b038 	.word	0xb0b0b038
 8005cf8:	05          	.byte	0x05
 8005cf9:	00          	.byte	0x00
 8005cfa:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8005cfe:	e004      	b.n	8005d0a <UART_SetConfig+0x20e>
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d00:	f7fe fd3c 	bl	800477c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8005d04:	2800      	cmp	r0, #0
 8005d06:	f000 80a5 	beq.w	8005e54 <UART_SetConfig+0x358>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005d0a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005d0c:	4b1e      	ldr	r3, [pc, #120]	; (8005d88 <UART_SetConfig+0x28c>)
 8005d0e:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8005d12:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005d16:	6865      	ldr	r5, [r4, #4]
 8005d18:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8005d1c:	4299      	cmp	r1, r3
 8005d1e:	f200 809b 	bhi.w	8005e58 <UART_SetConfig+0x35c>
 8005d22:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8005d26:	f200 8099 	bhi.w	8005e5c <UART_SetConfig+0x360>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005d2a:	2600      	movs	r6, #0
 8005d2c:	4633      	mov	r3, r6
 8005d2e:	4631      	mov	r1, r6
 8005d30:	f7fa fa72 	bl	8000218 <__aeabi_uldivmod>
 8005d34:	0209      	lsls	r1, r1, #8
 8005d36:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8005d3a:	0200      	lsls	r0, r0, #8
 8005d3c:	086b      	lsrs	r3, r5, #1
 8005d3e:	18c0      	adds	r0, r0, r3
 8005d40:	462a      	mov	r2, r5
 8005d42:	4633      	mov	r3, r6
 8005d44:	f141 0100 	adc.w	r1, r1, #0
 8005d48:	f7fa fa66 	bl	8000218 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005d4c:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 8005d50:	4b0e      	ldr	r3, [pc, #56]	; (8005d8c <UART_SetConfig+0x290>)
 8005d52:	429a      	cmp	r2, r3
 8005d54:	f200 8084 	bhi.w	8005e60 <UART_SetConfig+0x364>
          huart->Instance->BRR = usartdiv;
 8005d58:	6823      	ldr	r3, [r4, #0]
 8005d5a:	60d8      	str	r0, [r3, #12]
 8005d5c:	4630      	mov	r0, r6
 8005d5e:	e065      	b.n	8005e2c <UART_SetConfig+0x330>
        pclk = HAL_RCC_GetSysClockFreq();
 8005d60:	f7fe fbc6 	bl	80044f0 <HAL_RCC_GetSysClockFreq>
        break;
 8005d64:	e7ce      	b.n	8005d04 <UART_SetConfig+0x208>
        pclk = (uint32_t) HSI_VALUE;
 8005d66:	480a      	ldr	r0, [pc, #40]	; (8005d90 <UART_SetConfig+0x294>)
 8005d68:	e7cf      	b.n	8005d0a <UART_SetConfig+0x20e>
 8005d6a:	bf00      	nop
 8005d6c:	cfff69f3 	.word	0xcfff69f3
 8005d70:	40008000 	.word	0x40008000
 8005d74:	40013800 	.word	0x40013800
 8005d78:	40004400 	.word	0x40004400
 8005d7c:	40004800 	.word	0x40004800
 8005d80:	40004c00 	.word	0x40004c00
 8005d84:	40005000 	.word	0x40005000
 8005d88:	0800726c 	.word	0x0800726c
 8005d8c:	000ffcff 	.word	0x000ffcff
 8005d90:	00f42400 	.word	0x00f42400
    switch (clocksource)
 8005d94:	2a08      	cmp	r2, #8
 8005d96:	d865      	bhi.n	8005e64 <UART_SetConfig+0x368>
 8005d98:	e8df f002 	tbb	[pc, r2]
 8005d9c:	64052707 	.word	0x64052707
 8005da0:	6464642a 	.word	0x6464642a
 8005da4:	0b          	.byte	0x0b
 8005da5:	00          	.byte	0x00
 8005da6:	4835      	ldr	r0, [pc, #212]	; (8005e7c <UART_SetConfig+0x380>)
 8005da8:	e003      	b.n	8005db2 <UART_SetConfig+0x2b6>
        pclk = HAL_RCC_GetPCLK1Freq();
 8005daa:	f7fe fce7 	bl	800477c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8005dae:	2800      	cmp	r0, #0
 8005db0:	d05a      	beq.n	8005e68 <UART_SetConfig+0x36c>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005db2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005db4:	4b32      	ldr	r3, [pc, #200]	; (8005e80 <UART_SetConfig+0x384>)
 8005db6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005dba:	fbb0 f0f3 	udiv	r0, r0, r3
 8005dbe:	6862      	ldr	r2, [r4, #4]
 8005dc0:	0853      	lsrs	r3, r2, #1
 8005dc2:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8005dc6:	fbb0 f0f2 	udiv	r0, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005dca:	f1a0 0210 	sub.w	r2, r0, #16
 8005dce:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8005dd2:	429a      	cmp	r2, r3
 8005dd4:	d84a      	bhi.n	8005e6c <UART_SetConfig+0x370>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005dd6:	b283      	uxth	r3, r0
 8005dd8:	f023 030f 	bic.w	r3, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005ddc:	f3c0 0042 	ubfx	r0, r0, #1, #3
 8005de0:	4318      	orrs	r0, r3
        huart->Instance->BRR = brrtemp;
 8005de2:	6823      	ldr	r3, [r4, #0]
 8005de4:	60d8      	str	r0, [r3, #12]
 8005de6:	2000      	movs	r0, #0
 8005de8:	e020      	b.n	8005e2c <UART_SetConfig+0x330>
        pclk = HAL_RCC_GetPCLK2Freq();
 8005dea:	f7fe fcd9 	bl	80047a0 <HAL_RCC_GetPCLK2Freq>
        break;
 8005dee:	e7de      	b.n	8005dae <UART_SetConfig+0x2b2>
        pclk = HAL_RCC_GetSysClockFreq();
 8005df0:	f7fe fb7e 	bl	80044f0 <HAL_RCC_GetSysClockFreq>
        break;
 8005df4:	e7db      	b.n	8005dae <UART_SetConfig+0x2b2>
    switch (clocksource)
 8005df6:	4821      	ldr	r0, [pc, #132]	; (8005e7c <UART_SetConfig+0x380>)
 8005df8:	e003      	b.n	8005e02 <UART_SetConfig+0x306>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005dfa:	f7fe fcbf 	bl	800477c <HAL_RCC_GetPCLK1Freq>
        pclk = 0U;
        ret = HAL_ERROR;
        break;
    }

    if (pclk != 0U)
 8005dfe:	2800      	cmp	r0, #0
 8005e00:	d038      	beq.n	8005e74 <UART_SetConfig+0x378>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005e02:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005e04:	4b1e      	ldr	r3, [pc, #120]	; (8005e80 <UART_SetConfig+0x384>)
 8005e06:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005e0a:	fbb0 f0f3 	udiv	r0, r0, r3
 8005e0e:	6863      	ldr	r3, [r4, #4]
 8005e10:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8005e14:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e18:	f1a0 0210 	sub.w	r2, r0, #16
 8005e1c:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8005e20:	429a      	cmp	r2, r3
 8005e22:	d829      	bhi.n	8005e78 <UART_SetConfig+0x37c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005e24:	6823      	ldr	r3, [r4, #0]
 8005e26:	b280      	uxth	r0, r0
 8005e28:	60d8      	str	r0, [r3, #12]
 8005e2a:	2000      	movs	r0, #0
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005e32:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005e36:	2300      	movs	r3, #0
 8005e38:	6723      	str	r3, [r4, #112]	; 0x70
  huart->TxISR = NULL;
 8005e3a:	6763      	str	r3, [r4, #116]	; 0x74

  return ret;
}
 8005e3c:	bd70      	pop	{r4, r5, r6, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 8005e3e:	f7fe fcaf 	bl	80047a0 <HAL_RCC_GetPCLK2Freq>
        break;
 8005e42:	e7dc      	b.n	8005dfe <UART_SetConfig+0x302>
        pclk = HAL_RCC_GetSysClockFreq();
 8005e44:	f7fe fb54 	bl	80044f0 <HAL_RCC_GetSysClockFreq>
        break;
 8005e48:	e7d9      	b.n	8005dfe <UART_SetConfig+0x302>
        pclk = (uint32_t) LSE_VALUE;
 8005e4a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8005e4e:	e7d8      	b.n	8005e02 <UART_SetConfig+0x306>
    switch (clocksource)
 8005e50:	2001      	movs	r0, #1
 8005e52:	e7eb      	b.n	8005e2c <UART_SetConfig+0x330>
 8005e54:	2000      	movs	r0, #0
 8005e56:	e7e9      	b.n	8005e2c <UART_SetConfig+0x330>
        ret = HAL_ERROR;
 8005e58:	2001      	movs	r0, #1
 8005e5a:	e7e7      	b.n	8005e2c <UART_SetConfig+0x330>
 8005e5c:	2001      	movs	r0, #1
 8005e5e:	e7e5      	b.n	8005e2c <UART_SetConfig+0x330>
          ret = HAL_ERROR;
 8005e60:	2001      	movs	r0, #1
 8005e62:	e7e3      	b.n	8005e2c <UART_SetConfig+0x330>
    switch (clocksource)
 8005e64:	2001      	movs	r0, #1
 8005e66:	e7e1      	b.n	8005e2c <UART_SetConfig+0x330>
 8005e68:	2000      	movs	r0, #0
 8005e6a:	e7df      	b.n	8005e2c <UART_SetConfig+0x330>
        ret = HAL_ERROR;
 8005e6c:	2001      	movs	r0, #1
 8005e6e:	e7dd      	b.n	8005e2c <UART_SetConfig+0x330>
    switch (clocksource)
 8005e70:	2001      	movs	r0, #1
 8005e72:	e7db      	b.n	8005e2c <UART_SetConfig+0x330>
 8005e74:	2000      	movs	r0, #0
 8005e76:	e7d9      	b.n	8005e2c <UART_SetConfig+0x330>
        ret = HAL_ERROR;
 8005e78:	2001      	movs	r0, #1
 8005e7a:	e7d7      	b.n	8005e2c <UART_SetConfig+0x330>
 8005e7c:	00f42400 	.word	0x00f42400
 8005e80:	0800726c 	.word	0x0800726c

08005e84 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005e84:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005e86:	f013 0f01 	tst.w	r3, #1
 8005e8a:	d006      	beq.n	8005e9a <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005e8c:	6802      	ldr	r2, [r0, #0]
 8005e8e:	6853      	ldr	r3, [r2, #4]
 8005e90:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005e94:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8005e96:	430b      	orrs	r3, r1
 8005e98:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005e9a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005e9c:	f013 0f02 	tst.w	r3, #2
 8005ea0:	d006      	beq.n	8005eb0 <UART_AdvFeatureConfig+0x2c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005ea2:	6802      	ldr	r2, [r0, #0]
 8005ea4:	6853      	ldr	r3, [r2, #4]
 8005ea6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005eaa:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8005eac:	430b      	orrs	r3, r1
 8005eae:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005eb0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005eb2:	f013 0f04 	tst.w	r3, #4
 8005eb6:	d006      	beq.n	8005ec6 <UART_AdvFeatureConfig+0x42>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005eb8:	6802      	ldr	r2, [r0, #0]
 8005eba:	6853      	ldr	r3, [r2, #4]
 8005ebc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005ec0:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8005ec2:	430b      	orrs	r3, r1
 8005ec4:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005ec6:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005ec8:	f013 0f08 	tst.w	r3, #8
 8005ecc:	d006      	beq.n	8005edc <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005ece:	6802      	ldr	r2, [r0, #0]
 8005ed0:	6853      	ldr	r3, [r2, #4]
 8005ed2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005ed6:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8005ed8:	430b      	orrs	r3, r1
 8005eda:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005edc:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005ede:	f013 0f10 	tst.w	r3, #16
 8005ee2:	d006      	beq.n	8005ef2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005ee4:	6802      	ldr	r2, [r0, #0]
 8005ee6:	6893      	ldr	r3, [r2, #8]
 8005ee8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005eec:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8005eee:	430b      	orrs	r3, r1
 8005ef0:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005ef2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005ef4:	f013 0f20 	tst.w	r3, #32
 8005ef8:	d006      	beq.n	8005f08 <UART_AdvFeatureConfig+0x84>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005efa:	6802      	ldr	r2, [r0, #0]
 8005efc:	6893      	ldr	r3, [r2, #8]
 8005efe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005f02:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8005f04:	430b      	orrs	r3, r1
 8005f06:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005f08:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005f0a:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005f0e:	d00a      	beq.n	8005f26 <UART_AdvFeatureConfig+0xa2>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005f10:	6802      	ldr	r2, [r0, #0]
 8005f12:	6853      	ldr	r3, [r2, #4]
 8005f14:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005f18:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8005f1a:	430b      	orrs	r3, r1
 8005f1c:	6053      	str	r3, [r2, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005f1e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8005f20:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005f24:	d00b      	beq.n	8005f3e <UART_AdvFeatureConfig+0xba>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005f26:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005f28:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005f2c:	d006      	beq.n	8005f3c <UART_AdvFeatureConfig+0xb8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005f2e:	6802      	ldr	r2, [r0, #0]
 8005f30:	6853      	ldr	r3, [r2, #4]
 8005f32:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8005f36:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8005f38:	430b      	orrs	r3, r1
 8005f3a:	6053      	str	r3, [r2, #4]
  }
}
 8005f3c:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005f3e:	6802      	ldr	r2, [r0, #0]
 8005f40:	6853      	ldr	r3, [r2, #4]
 8005f42:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8005f46:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8005f48:	430b      	orrs	r3, r1
 8005f4a:	6053      	str	r3, [r2, #4]
 8005f4c:	e7eb      	b.n	8005f26 <UART_AdvFeatureConfig+0xa2>

08005f4e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005f4e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f52:	4605      	mov	r5, r0
 8005f54:	460f      	mov	r7, r1
 8005f56:	4616      	mov	r6, r2
 8005f58:	4699      	mov	r9, r3
 8005f5a:	f8dd 8020 	ldr.w	r8, [sp, #32]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f5e:	682c      	ldr	r4, [r5, #0]
 8005f60:	69e4      	ldr	r4, [r4, #28]
 8005f62:	ea37 0304 	bics.w	r3, r7, r4
 8005f66:	bf0c      	ite	eq
 8005f68:	f04f 0c01 	moveq.w	ip, #1
 8005f6c:	f04f 0c00 	movne.w	ip, #0
 8005f70:	45b4      	cmp	ip, r6
 8005f72:	d157      	bne.n	8006024 <UART_WaitOnFlagUntilTimeout+0xd6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f74:	f1b8 3fff 	cmp.w	r8, #4294967295
 8005f78:	d0f1      	beq.n	8005f5e <UART_WaitOnFlagUntilTimeout+0x10>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f7a:	f7fb ffa1 	bl	8001ec0 <HAL_GetTick>
 8005f7e:	eba0 0009 	sub.w	r0, r0, r9
 8005f82:	4540      	cmp	r0, r8
 8005f84:	d82f      	bhi.n	8005fe6 <UART_WaitOnFlagUntilTimeout+0x98>
 8005f86:	f1b8 0f00 	cmp.w	r8, #0
 8005f8a:	d02c      	beq.n	8005fe6 <UART_WaitOnFlagUntilTimeout+0x98>
        __HAL_UNLOCK(huart);

        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005f8c:	682b      	ldr	r3, [r5, #0]
 8005f8e:	681a      	ldr	r2, [r3, #0]
 8005f90:	f012 0f04 	tst.w	r2, #4
 8005f94:	d0e3      	beq.n	8005f5e <UART_WaitOnFlagUntilTimeout+0x10>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005f96:	69da      	ldr	r2, [r3, #28]
 8005f98:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8005f9c:	d0df      	beq.n	8005f5e <UART_WaitOnFlagUntilTimeout+0x10>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005f9e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005fa2:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005fa4:	682a      	ldr	r2, [r5, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fa6:	e852 3f00 	ldrex	r3, [r2]
 8005faa:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fae:	e842 3100 	strex	r1, r3, [r2]
 8005fb2:	2900      	cmp	r1, #0
 8005fb4:	d1f6      	bne.n	8005fa4 <UART_WaitOnFlagUntilTimeout+0x56>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fb6:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fb8:	f102 0308 	add.w	r3, r2, #8
 8005fbc:	e853 3f00 	ldrex	r3, [r3]
 8005fc0:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fc4:	3208      	adds	r2, #8
 8005fc6:	e842 3100 	strex	r1, r3, [r2]
 8005fca:	2900      	cmp	r1, #0
 8005fcc:	d1f3      	bne.n	8005fb6 <UART_WaitOnFlagUntilTimeout+0x68>

          huart->gState = HAL_UART_STATE_READY;
 8005fce:	2320      	movs	r3, #32
 8005fd0:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8005fd4:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005fd8:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005fdc:	2300      	movs	r3, #0
 8005fde:	f885 3080 	strb.w	r3, [r5, #128]	; 0x80

          return HAL_TIMEOUT;
 8005fe2:	2003      	movs	r0, #3
 8005fe4:	e01f      	b.n	8006026 <UART_WaitOnFlagUntilTimeout+0xd8>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005fe6:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fe8:	e852 3f00 	ldrex	r3, [r2]
 8005fec:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ff0:	e842 3100 	strex	r1, r3, [r2]
 8005ff4:	2900      	cmp	r1, #0
 8005ff6:	d1f6      	bne.n	8005fe6 <UART_WaitOnFlagUntilTimeout+0x98>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ff8:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ffa:	f102 0308 	add.w	r3, r2, #8
 8005ffe:	e853 3f00 	ldrex	r3, [r3]
 8006002:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006006:	3208      	adds	r2, #8
 8006008:	e842 3100 	strex	r1, r3, [r2]
 800600c:	2900      	cmp	r1, #0
 800600e:	d1f3      	bne.n	8005ff8 <UART_WaitOnFlagUntilTimeout+0xaa>
        huart->gState = HAL_UART_STATE_READY;
 8006010:	2320      	movs	r3, #32
 8006012:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8006016:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
        __HAL_UNLOCK(huart);
 800601a:	2300      	movs	r3, #0
 800601c:	f885 3080 	strb.w	r3, [r5, #128]	; 0x80
        return HAL_TIMEOUT;
 8006020:	2003      	movs	r0, #3
 8006022:	e000      	b.n	8006026 <UART_WaitOnFlagUntilTimeout+0xd8>
        }
      }
    }
  }
  return HAL_OK;
 8006024:	2000      	movs	r0, #0
}
 8006026:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800602a <UART_CheckIdleState>:
{
 800602a:	b530      	push	{r4, r5, lr}
 800602c:	b083      	sub	sp, #12
 800602e:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006030:	2300      	movs	r3, #0
 8006032:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  tickstart = HAL_GetTick();
 8006036:	f7fb ff43 	bl	8001ec0 <HAL_GetTick>
 800603a:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800603c:	6822      	ldr	r2, [r4, #0]
 800603e:	6812      	ldr	r2, [r2, #0]
 8006040:	f012 0f08 	tst.w	r2, #8
 8006044:	d10f      	bne.n	8006066 <UART_CheckIdleState+0x3c>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006046:	6823      	ldr	r3, [r4, #0]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f013 0f04 	tst.w	r3, #4
 800604e:	d118      	bne.n	8006082 <UART_CheckIdleState+0x58>
  huart->gState = HAL_UART_STATE_READY;
 8006050:	2320      	movs	r3, #32
 8006052:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8006056:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800605a:	2000      	movs	r0, #0
 800605c:	66e0      	str	r0, [r4, #108]	; 0x6c
  __HAL_UNLOCK(huart);
 800605e:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 8006062:	b003      	add	sp, #12
 8006064:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006066:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800606a:	9300      	str	r3, [sp, #0]
 800606c:	4603      	mov	r3, r0
 800606e:	2200      	movs	r2, #0
 8006070:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006074:	4620      	mov	r0, r4
 8006076:	f7ff ff6a 	bl	8005f4e <UART_WaitOnFlagUntilTimeout>
 800607a:	2800      	cmp	r0, #0
 800607c:	d0e3      	beq.n	8006046 <UART_CheckIdleState+0x1c>
      return HAL_TIMEOUT;
 800607e:	2003      	movs	r0, #3
 8006080:	e7ef      	b.n	8006062 <UART_CheckIdleState+0x38>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006082:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006086:	9300      	str	r3, [sp, #0]
 8006088:	462b      	mov	r3, r5
 800608a:	2200      	movs	r2, #0
 800608c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006090:	4620      	mov	r0, r4
 8006092:	f7ff ff5c 	bl	8005f4e <UART_WaitOnFlagUntilTimeout>
 8006096:	2800      	cmp	r0, #0
 8006098:	d0da      	beq.n	8006050 <UART_CheckIdleState+0x26>
      return HAL_TIMEOUT;
 800609a:	2003      	movs	r0, #3
 800609c:	e7e1      	b.n	8006062 <UART_CheckIdleState+0x38>

0800609e <HAL_UART_Init>:
  if (huart == NULL)
 800609e:	b378      	cbz	r0, 8006100 <HAL_UART_Init+0x62>
{
 80060a0:	b510      	push	{r4, lr}
 80060a2:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80060a4:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 80060a8:	b30b      	cbz	r3, 80060ee <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 80060aa:	2324      	movs	r3, #36	; 0x24
 80060ac:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 80060b0:	6822      	ldr	r2, [r4, #0]
 80060b2:	6813      	ldr	r3, [r2, #0]
 80060b4:	f023 0301 	bic.w	r3, r3, #1
 80060b8:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80060ba:	4620      	mov	r0, r4
 80060bc:	f7ff fd1e 	bl	8005afc <UART_SetConfig>
 80060c0:	2801      	cmp	r0, #1
 80060c2:	d013      	beq.n	80060ec <HAL_UART_Init+0x4e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80060c4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80060c6:	b9bb      	cbnz	r3, 80060f8 <HAL_UART_Init+0x5a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80060c8:	6822      	ldr	r2, [r4, #0]
 80060ca:	6853      	ldr	r3, [r2, #4]
 80060cc:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 80060d0:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80060d2:	6822      	ldr	r2, [r4, #0]
 80060d4:	6893      	ldr	r3, [r2, #8]
 80060d6:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 80060da:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 80060dc:	6822      	ldr	r2, [r4, #0]
 80060de:	6813      	ldr	r3, [r2, #0]
 80060e0:	f043 0301 	orr.w	r3, r3, #1
 80060e4:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 80060e6:	4620      	mov	r0, r4
 80060e8:	f7ff ff9f 	bl	800602a <UART_CheckIdleState>
}
 80060ec:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80060ee:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 80060f2:	f7fb fd1d 	bl	8001b30 <HAL_UART_MspInit>
 80060f6:	e7d8      	b.n	80060aa <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 80060f8:	4620      	mov	r0, r4
 80060fa:	f7ff fec3 	bl	8005e84 <UART_AdvFeatureConfig>
 80060fe:	e7e3      	b.n	80060c8 <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 8006100:	2001      	movs	r0, #1
}
 8006102:	4770      	bx	lr

08006104 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006104:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8006106:	b92b      	cbnz	r3, 8006114 <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 8006108:	2301      	movs	r3, #1
 800610a:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800610e:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
 8006112:	4770      	bx	lr
{
 8006114:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006116:	6803      	ldr	r3, [r0, #0]
 8006118:	689a      	ldr	r2, [r3, #8]
 800611a:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800611e:	6899      	ldr	r1, [r3, #8]
 8006120:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006122:	4d09      	ldr	r5, [pc, #36]	; (8006148 <UARTEx_SetNbDataToProcess+0x44>)
 8006124:	5c6b      	ldrb	r3, [r5, r1]
 8006126:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006128:	4c08      	ldr	r4, [pc, #32]	; (800614c <UARTEx_SetNbDataToProcess+0x48>)
 800612a:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800612c:	fb93 f3f1 	sdiv	r3, r3, r1
 8006130:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006134:	5cab      	ldrb	r3, [r5, r2]
 8006136:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006138:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800613a:	fb93 f3f2 	sdiv	r3, r3, r2
 800613e:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
  }
}
 8006142:	bc30      	pop	{r4, r5}
 8006144:	4770      	bx	lr
 8006146:	bf00      	nop
 8006148:	0800728c 	.word	0x0800728c
 800614c:	08007284 	.word	0x08007284

08006150 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8006150:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8006154:	2b01      	cmp	r3, #1
 8006156:	d018      	beq.n	800618a <HAL_UARTEx_DisableFifoMode+0x3a>
 8006158:	2301      	movs	r3, #1
 800615a:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 800615e:	2324      	movs	r3, #36	; 0x24
 8006160:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006164:	6803      	ldr	r3, [r0, #0]
 8006166:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8006168:	6819      	ldr	r1, [r3, #0]
 800616a:	f021 0101 	bic.w	r1, r1, #1
 800616e:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006170:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006174:	2300      	movs	r3, #0
 8006176:	6643      	str	r3, [r0, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006178:	6801      	ldr	r1, [r0, #0]
 800617a:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 800617c:	2220      	movs	r2, #32
 800617e:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8006182:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  return HAL_OK;
 8006186:	4618      	mov	r0, r3
 8006188:	4770      	bx	lr
  __HAL_LOCK(huart);
 800618a:	2002      	movs	r0, #2
}
 800618c:	4770      	bx	lr

0800618e <HAL_UARTEx_SetTxFifoThreshold>:
{
 800618e:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8006190:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8006194:	2b01      	cmp	r3, #1
 8006196:	d01d      	beq.n	80061d4 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 8006198:	4604      	mov	r4, r0
 800619a:	2301      	movs	r3, #1
 800619c:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 80061a0:	2324      	movs	r3, #36	; 0x24
 80061a2:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80061a6:	6803      	ldr	r3, [r0, #0]
 80061a8:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80061aa:	681a      	ldr	r2, [r3, #0]
 80061ac:	f022 0201 	bic.w	r2, r2, #1
 80061b0:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80061b2:	6802      	ldr	r2, [r0, #0]
 80061b4:	6893      	ldr	r3, [r2, #8]
 80061b6:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 80061ba:	4319      	orrs	r1, r3
 80061bc:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 80061be:	f7ff ffa1 	bl	8006104 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80061c2:	6823      	ldr	r3, [r4, #0]
 80061c4:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80061c6:	2320      	movs	r3, #32
 80061c8:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 80061cc:	2000      	movs	r0, #0
 80061ce:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 80061d2:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 80061d4:	2002      	movs	r0, #2
 80061d6:	e7fc      	b.n	80061d2 <HAL_UARTEx_SetTxFifoThreshold+0x44>

080061d8 <HAL_UARTEx_SetRxFifoThreshold>:
{
 80061d8:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 80061da:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 80061de:	2b01      	cmp	r3, #1
 80061e0:	d01d      	beq.n	800621e <HAL_UARTEx_SetRxFifoThreshold+0x46>
 80061e2:	4604      	mov	r4, r0
 80061e4:	2301      	movs	r3, #1
 80061e6:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 80061ea:	2324      	movs	r3, #36	; 0x24
 80061ec:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80061f0:	6803      	ldr	r3, [r0, #0]
 80061f2:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80061f4:	681a      	ldr	r2, [r3, #0]
 80061f6:	f022 0201 	bic.w	r2, r2, #1
 80061fa:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80061fc:	6802      	ldr	r2, [r0, #0]
 80061fe:	6893      	ldr	r3, [r2, #8]
 8006200:	f023 6360 	bic.w	r3, r3, #234881024	; 0xe000000
 8006204:	4319      	orrs	r1, r3
 8006206:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8006208:	f7ff ff7c 	bl	8006104 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800620c:	6823      	ldr	r3, [r4, #0]
 800620e:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8006210:	2320      	movs	r3, #32
 8006212:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8006216:	2000      	movs	r0, #0
 8006218:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 800621c:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 800621e:	2002      	movs	r0, #2
 8006220:	e7fc      	b.n	800621c <HAL_UARTEx_SetRxFifoThreshold+0x44>
	...

08006224 <__errno>:
 8006224:	4b01      	ldr	r3, [pc, #4]	; (800622c <__errno+0x8>)
 8006226:	6818      	ldr	r0, [r3, #0]
 8006228:	4770      	bx	lr
 800622a:	bf00      	nop
 800622c:	2000000c 	.word	0x2000000c

08006230 <__libc_init_array>:
 8006230:	b570      	push	{r4, r5, r6, lr}
 8006232:	4d0d      	ldr	r5, [pc, #52]	; (8006268 <__libc_init_array+0x38>)
 8006234:	4c0d      	ldr	r4, [pc, #52]	; (800626c <__libc_init_array+0x3c>)
 8006236:	1b64      	subs	r4, r4, r5
 8006238:	10a4      	asrs	r4, r4, #2
 800623a:	2600      	movs	r6, #0
 800623c:	42a6      	cmp	r6, r4
 800623e:	d109      	bne.n	8006254 <__libc_init_array+0x24>
 8006240:	4d0b      	ldr	r5, [pc, #44]	; (8006270 <__libc_init_array+0x40>)
 8006242:	4c0c      	ldr	r4, [pc, #48]	; (8006274 <__libc_init_array+0x44>)
 8006244:	f000 fffa 	bl	800723c <_init>
 8006248:	1b64      	subs	r4, r4, r5
 800624a:	10a4      	asrs	r4, r4, #2
 800624c:	2600      	movs	r6, #0
 800624e:	42a6      	cmp	r6, r4
 8006250:	d105      	bne.n	800625e <__libc_init_array+0x2e>
 8006252:	bd70      	pop	{r4, r5, r6, pc}
 8006254:	f855 3b04 	ldr.w	r3, [r5], #4
 8006258:	4798      	blx	r3
 800625a:	3601      	adds	r6, #1
 800625c:	e7ee      	b.n	800623c <__libc_init_array+0xc>
 800625e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006262:	4798      	blx	r3
 8006264:	3601      	adds	r6, #1
 8006266:	e7f2      	b.n	800624e <__libc_init_array+0x1e>
 8006268:	080076ac 	.word	0x080076ac
 800626c:	080076ac 	.word	0x080076ac
 8006270:	080076ac 	.word	0x080076ac
 8006274:	080076b0 	.word	0x080076b0

08006278 <memset>:
 8006278:	4402      	add	r2, r0
 800627a:	4603      	mov	r3, r0
 800627c:	4293      	cmp	r3, r2
 800627e:	d100      	bne.n	8006282 <memset+0xa>
 8006280:	4770      	bx	lr
 8006282:	f803 1b01 	strb.w	r1, [r3], #1
 8006286:	e7f9      	b.n	800627c <memset+0x4>

08006288 <cosf>:
 8006288:	ee10 3a10 	vmov	r3, s0
 800628c:	b507      	push	{r0, r1, r2, lr}
 800628e:	4a1e      	ldr	r2, [pc, #120]	; (8006308 <cosf+0x80>)
 8006290:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006294:	4293      	cmp	r3, r2
 8006296:	dc06      	bgt.n	80062a6 <cosf+0x1e>
 8006298:	eddf 0a1c 	vldr	s1, [pc, #112]	; 800630c <cosf+0x84>
 800629c:	b003      	add	sp, #12
 800629e:	f85d eb04 	ldr.w	lr, [sp], #4
 80062a2:	f000 bb1d 	b.w	80068e0 <__kernel_cosf>
 80062a6:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80062aa:	db04      	blt.n	80062b6 <cosf+0x2e>
 80062ac:	ee30 0a40 	vsub.f32	s0, s0, s0
 80062b0:	b003      	add	sp, #12
 80062b2:	f85d fb04 	ldr.w	pc, [sp], #4
 80062b6:	4668      	mov	r0, sp
 80062b8:	f000 f9d2 	bl	8006660 <__ieee754_rem_pio2f>
 80062bc:	f000 0003 	and.w	r0, r0, #3
 80062c0:	2801      	cmp	r0, #1
 80062c2:	d009      	beq.n	80062d8 <cosf+0x50>
 80062c4:	2802      	cmp	r0, #2
 80062c6:	d010      	beq.n	80062ea <cosf+0x62>
 80062c8:	b9b0      	cbnz	r0, 80062f8 <cosf+0x70>
 80062ca:	eddd 0a01 	vldr	s1, [sp, #4]
 80062ce:	ed9d 0a00 	vldr	s0, [sp]
 80062d2:	f000 fb05 	bl	80068e0 <__kernel_cosf>
 80062d6:	e7eb      	b.n	80062b0 <cosf+0x28>
 80062d8:	eddd 0a01 	vldr	s1, [sp, #4]
 80062dc:	ed9d 0a00 	vldr	s0, [sp]
 80062e0:	f000 fdd4 	bl	8006e8c <__kernel_sinf>
 80062e4:	eeb1 0a40 	vneg.f32	s0, s0
 80062e8:	e7e2      	b.n	80062b0 <cosf+0x28>
 80062ea:	eddd 0a01 	vldr	s1, [sp, #4]
 80062ee:	ed9d 0a00 	vldr	s0, [sp]
 80062f2:	f000 faf5 	bl	80068e0 <__kernel_cosf>
 80062f6:	e7f5      	b.n	80062e4 <cosf+0x5c>
 80062f8:	eddd 0a01 	vldr	s1, [sp, #4]
 80062fc:	ed9d 0a00 	vldr	s0, [sp]
 8006300:	2001      	movs	r0, #1
 8006302:	f000 fdc3 	bl	8006e8c <__kernel_sinf>
 8006306:	e7d3      	b.n	80062b0 <cosf+0x28>
 8006308:	3f490fd8 	.word	0x3f490fd8
 800630c:	00000000 	.word	0x00000000

08006310 <sinf>:
 8006310:	ee10 3a10 	vmov	r3, s0
 8006314:	b507      	push	{r0, r1, r2, lr}
 8006316:	4a1f      	ldr	r2, [pc, #124]	; (8006394 <sinf+0x84>)
 8006318:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800631c:	4293      	cmp	r3, r2
 800631e:	dc07      	bgt.n	8006330 <sinf+0x20>
 8006320:	eddf 0a1d 	vldr	s1, [pc, #116]	; 8006398 <sinf+0x88>
 8006324:	2000      	movs	r0, #0
 8006326:	b003      	add	sp, #12
 8006328:	f85d eb04 	ldr.w	lr, [sp], #4
 800632c:	f000 bdae 	b.w	8006e8c <__kernel_sinf>
 8006330:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006334:	db04      	blt.n	8006340 <sinf+0x30>
 8006336:	ee30 0a40 	vsub.f32	s0, s0, s0
 800633a:	b003      	add	sp, #12
 800633c:	f85d fb04 	ldr.w	pc, [sp], #4
 8006340:	4668      	mov	r0, sp
 8006342:	f000 f98d 	bl	8006660 <__ieee754_rem_pio2f>
 8006346:	f000 0003 	and.w	r0, r0, #3
 800634a:	2801      	cmp	r0, #1
 800634c:	d00a      	beq.n	8006364 <sinf+0x54>
 800634e:	2802      	cmp	r0, #2
 8006350:	d00f      	beq.n	8006372 <sinf+0x62>
 8006352:	b9c0      	cbnz	r0, 8006386 <sinf+0x76>
 8006354:	eddd 0a01 	vldr	s1, [sp, #4]
 8006358:	ed9d 0a00 	vldr	s0, [sp]
 800635c:	2001      	movs	r0, #1
 800635e:	f000 fd95 	bl	8006e8c <__kernel_sinf>
 8006362:	e7ea      	b.n	800633a <sinf+0x2a>
 8006364:	eddd 0a01 	vldr	s1, [sp, #4]
 8006368:	ed9d 0a00 	vldr	s0, [sp]
 800636c:	f000 fab8 	bl	80068e0 <__kernel_cosf>
 8006370:	e7e3      	b.n	800633a <sinf+0x2a>
 8006372:	eddd 0a01 	vldr	s1, [sp, #4]
 8006376:	ed9d 0a00 	vldr	s0, [sp]
 800637a:	2001      	movs	r0, #1
 800637c:	f000 fd86 	bl	8006e8c <__kernel_sinf>
 8006380:	eeb1 0a40 	vneg.f32	s0, s0
 8006384:	e7d9      	b.n	800633a <sinf+0x2a>
 8006386:	eddd 0a01 	vldr	s1, [sp, #4]
 800638a:	ed9d 0a00 	vldr	s0, [sp]
 800638e:	f000 faa7 	bl	80068e0 <__kernel_cosf>
 8006392:	e7f5      	b.n	8006380 <sinf+0x70>
 8006394:	3f490fd8 	.word	0x3f490fd8
 8006398:	00000000 	.word	0x00000000

0800639c <atan2f>:
 800639c:	f000 b83e 	b.w	800641c <__ieee754_atan2f>

080063a0 <fmodf>:
 80063a0:	b508      	push	{r3, lr}
 80063a2:	ed2d 8b02 	vpush	{d8}
 80063a6:	eef0 8a40 	vmov.f32	s17, s0
 80063aa:	eeb0 8a60 	vmov.f32	s16, s1
 80063ae:	f000 f8d5 	bl	800655c <__ieee754_fmodf>
 80063b2:	eef4 8a48 	vcmp.f32	s17, s16
 80063b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063ba:	d60c      	bvs.n	80063d6 <fmodf+0x36>
 80063bc:	eddf 8a07 	vldr	s17, [pc, #28]	; 80063dc <fmodf+0x3c>
 80063c0:	eeb4 8a68 	vcmp.f32	s16, s17
 80063c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063c8:	d105      	bne.n	80063d6 <fmodf+0x36>
 80063ca:	f7ff ff2b 	bl	8006224 <__errno>
 80063ce:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80063d2:	2321      	movs	r3, #33	; 0x21
 80063d4:	6003      	str	r3, [r0, #0]
 80063d6:	ecbd 8b02 	vpop	{d8}
 80063da:	bd08      	pop	{r3, pc}
 80063dc:	00000000 	.word	0x00000000

080063e0 <sqrtf>:
 80063e0:	b508      	push	{r3, lr}
 80063e2:	ed2d 8b02 	vpush	{d8}
 80063e6:	eeb0 8a40 	vmov.f32	s16, s0
 80063ea:	f000 fa75 	bl	80068d8 <__ieee754_sqrtf>
 80063ee:	eeb4 8a48 	vcmp.f32	s16, s16
 80063f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063f6:	d60c      	bvs.n	8006412 <sqrtf+0x32>
 80063f8:	eddf 8a07 	vldr	s17, [pc, #28]	; 8006418 <sqrtf+0x38>
 80063fc:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8006400:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006404:	d505      	bpl.n	8006412 <sqrtf+0x32>
 8006406:	f7ff ff0d 	bl	8006224 <__errno>
 800640a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800640e:	2321      	movs	r3, #33	; 0x21
 8006410:	6003      	str	r3, [r0, #0]
 8006412:	ecbd 8b02 	vpop	{d8}
 8006416:	bd08      	pop	{r3, pc}
 8006418:	00000000 	.word	0x00000000

0800641c <__ieee754_atan2f>:
 800641c:	ee10 2a90 	vmov	r2, s1
 8006420:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8006424:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8006428:	b510      	push	{r4, lr}
 800642a:	eef0 7a40 	vmov.f32	s15, s0
 800642e:	dc06      	bgt.n	800643e <__ieee754_atan2f+0x22>
 8006430:	ee10 0a10 	vmov	r0, s0
 8006434:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8006438:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800643c:	dd04      	ble.n	8006448 <__ieee754_atan2f+0x2c>
 800643e:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8006442:	eeb0 0a67 	vmov.f32	s0, s15
 8006446:	bd10      	pop	{r4, pc}
 8006448:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 800644c:	d103      	bne.n	8006456 <__ieee754_atan2f+0x3a>
 800644e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006452:	f000 bd63 	b.w	8006f1c <atanf>
 8006456:	1794      	asrs	r4, r2, #30
 8006458:	f004 0402 	and.w	r4, r4, #2
 800645c:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8006460:	b943      	cbnz	r3, 8006474 <__ieee754_atan2f+0x58>
 8006462:	2c02      	cmp	r4, #2
 8006464:	d05e      	beq.n	8006524 <__ieee754_atan2f+0x108>
 8006466:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8006538 <__ieee754_atan2f+0x11c>
 800646a:	2c03      	cmp	r4, #3
 800646c:	bf08      	it	eq
 800646e:	eef0 7a47 	vmoveq.f32	s15, s14
 8006472:	e7e6      	b.n	8006442 <__ieee754_atan2f+0x26>
 8006474:	b941      	cbnz	r1, 8006488 <__ieee754_atan2f+0x6c>
 8006476:	eddf 7a31 	vldr	s15, [pc, #196]	; 800653c <__ieee754_atan2f+0x120>
 800647a:	ed9f 0a31 	vldr	s0, [pc, #196]	; 8006540 <__ieee754_atan2f+0x124>
 800647e:	2800      	cmp	r0, #0
 8006480:	bfb8      	it	lt
 8006482:	eef0 7a40 	vmovlt.f32	s15, s0
 8006486:	e7dc      	b.n	8006442 <__ieee754_atan2f+0x26>
 8006488:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800648c:	d110      	bne.n	80064b0 <__ieee754_atan2f+0x94>
 800648e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006492:	f104 34ff 	add.w	r4, r4, #4294967295
 8006496:	d107      	bne.n	80064a8 <__ieee754_atan2f+0x8c>
 8006498:	2c02      	cmp	r4, #2
 800649a:	d846      	bhi.n	800652a <__ieee754_atan2f+0x10e>
 800649c:	4b29      	ldr	r3, [pc, #164]	; (8006544 <__ieee754_atan2f+0x128>)
 800649e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80064a2:	edd4 7a00 	vldr	s15, [r4]
 80064a6:	e7cc      	b.n	8006442 <__ieee754_atan2f+0x26>
 80064a8:	2c02      	cmp	r4, #2
 80064aa:	d841      	bhi.n	8006530 <__ieee754_atan2f+0x114>
 80064ac:	4b26      	ldr	r3, [pc, #152]	; (8006548 <__ieee754_atan2f+0x12c>)
 80064ae:	e7f6      	b.n	800649e <__ieee754_atan2f+0x82>
 80064b0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80064b4:	d0df      	beq.n	8006476 <__ieee754_atan2f+0x5a>
 80064b6:	1a5b      	subs	r3, r3, r1
 80064b8:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 80064bc:	ea4f 51e3 	mov.w	r1, r3, asr #23
 80064c0:	da1a      	bge.n	80064f8 <__ieee754_atan2f+0xdc>
 80064c2:	2a00      	cmp	r2, #0
 80064c4:	da01      	bge.n	80064ca <__ieee754_atan2f+0xae>
 80064c6:	313c      	adds	r1, #60	; 0x3c
 80064c8:	db19      	blt.n	80064fe <__ieee754_atan2f+0xe2>
 80064ca:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 80064ce:	f000 fdf9 	bl	80070c4 <fabsf>
 80064d2:	f000 fd23 	bl	8006f1c <atanf>
 80064d6:	eef0 7a40 	vmov.f32	s15, s0
 80064da:	2c01      	cmp	r4, #1
 80064dc:	d012      	beq.n	8006504 <__ieee754_atan2f+0xe8>
 80064de:	2c02      	cmp	r4, #2
 80064e0:	d017      	beq.n	8006512 <__ieee754_atan2f+0xf6>
 80064e2:	2c00      	cmp	r4, #0
 80064e4:	d0ad      	beq.n	8006442 <__ieee754_atan2f+0x26>
 80064e6:	ed9f 0a19 	vldr	s0, [pc, #100]	; 800654c <__ieee754_atan2f+0x130>
 80064ea:	ee77 7a80 	vadd.f32	s15, s15, s0
 80064ee:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8006550 <__ieee754_atan2f+0x134>
 80064f2:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80064f6:	e7a4      	b.n	8006442 <__ieee754_atan2f+0x26>
 80064f8:	eddf 7a10 	vldr	s15, [pc, #64]	; 800653c <__ieee754_atan2f+0x120>
 80064fc:	e7ed      	b.n	80064da <__ieee754_atan2f+0xbe>
 80064fe:	eddf 7a15 	vldr	s15, [pc, #84]	; 8006554 <__ieee754_atan2f+0x138>
 8006502:	e7ea      	b.n	80064da <__ieee754_atan2f+0xbe>
 8006504:	ee17 3a90 	vmov	r3, s15
 8006508:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800650c:	ee07 3a90 	vmov	s15, r3
 8006510:	e797      	b.n	8006442 <__ieee754_atan2f+0x26>
 8006512:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 800654c <__ieee754_atan2f+0x130>
 8006516:	ee77 7a80 	vadd.f32	s15, s15, s0
 800651a:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 8006550 <__ieee754_atan2f+0x134>
 800651e:	ee70 7a67 	vsub.f32	s15, s0, s15
 8006522:	e78e      	b.n	8006442 <__ieee754_atan2f+0x26>
 8006524:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8006550 <__ieee754_atan2f+0x134>
 8006528:	e78b      	b.n	8006442 <__ieee754_atan2f+0x26>
 800652a:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8006558 <__ieee754_atan2f+0x13c>
 800652e:	e788      	b.n	8006442 <__ieee754_atan2f+0x26>
 8006530:	eddf 7a08 	vldr	s15, [pc, #32]	; 8006554 <__ieee754_atan2f+0x138>
 8006534:	e785      	b.n	8006442 <__ieee754_atan2f+0x26>
 8006536:	bf00      	nop
 8006538:	c0490fdb 	.word	0xc0490fdb
 800653c:	3fc90fdb 	.word	0x3fc90fdb
 8006540:	bfc90fdb 	.word	0xbfc90fdb
 8006544:	08007294 	.word	0x08007294
 8006548:	080072a0 	.word	0x080072a0
 800654c:	33bbbd2e 	.word	0x33bbbd2e
 8006550:	40490fdb 	.word	0x40490fdb
 8006554:	00000000 	.word	0x00000000
 8006558:	3f490fdb 	.word	0x3f490fdb

0800655c <__ieee754_fmodf>:
 800655c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800655e:	ee10 5a90 	vmov	r5, s1
 8006562:	f035 4400 	bics.w	r4, r5, #2147483648	; 0x80000000
 8006566:	d009      	beq.n	800657c <__ieee754_fmodf+0x20>
 8006568:	ee10 2a10 	vmov	r2, s0
 800656c:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8006570:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006574:	da02      	bge.n	800657c <__ieee754_fmodf+0x20>
 8006576:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800657a:	dd04      	ble.n	8006586 <__ieee754_fmodf+0x2a>
 800657c:	ee60 0a20 	vmul.f32	s1, s0, s1
 8006580:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 8006584:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006586:	42a3      	cmp	r3, r4
 8006588:	dbfc      	blt.n	8006584 <__ieee754_fmodf+0x28>
 800658a:	f002 4600 	and.w	r6, r2, #2147483648	; 0x80000000
 800658e:	d105      	bne.n	800659c <__ieee754_fmodf+0x40>
 8006590:	4b32      	ldr	r3, [pc, #200]	; (800665c <__ieee754_fmodf+0x100>)
 8006592:	eb03 7356 	add.w	r3, r3, r6, lsr #29
 8006596:	ed93 0a00 	vldr	s0, [r3]
 800659a:	e7f3      	b.n	8006584 <__ieee754_fmodf+0x28>
 800659c:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 80065a0:	d13f      	bne.n	8006622 <__ieee754_fmodf+0xc6>
 80065a2:	0219      	lsls	r1, r3, #8
 80065a4:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 80065a8:	2900      	cmp	r1, #0
 80065aa:	dc37      	bgt.n	800661c <__ieee754_fmodf+0xc0>
 80065ac:	f015 4fff 	tst.w	r5, #2139095040	; 0x7f800000
 80065b0:	d13d      	bne.n	800662e <__ieee754_fmodf+0xd2>
 80065b2:	0227      	lsls	r7, r4, #8
 80065b4:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 80065b8:	2f00      	cmp	r7, #0
 80065ba:	da35      	bge.n	8006628 <__ieee754_fmodf+0xcc>
 80065bc:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 80065c0:	bfbb      	ittet	lt
 80065c2:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 80065c6:	1a12      	sublt	r2, r2, r0
 80065c8:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 80065cc:	4093      	lsllt	r3, r2
 80065ce:	bfa8      	it	ge
 80065d0:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 80065d4:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 80065d8:	bfb5      	itete	lt
 80065da:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 80065de:	f3c5 0416 	ubfxge	r4, r5, #0, #23
 80065e2:	1a52      	sublt	r2, r2, r1
 80065e4:	f444 0400 	orrge.w	r4, r4, #8388608	; 0x800000
 80065e8:	bfb8      	it	lt
 80065ea:	4094      	lsllt	r4, r2
 80065ec:	1a40      	subs	r0, r0, r1
 80065ee:	1b1a      	subs	r2, r3, r4
 80065f0:	bb00      	cbnz	r0, 8006634 <__ieee754_fmodf+0xd8>
 80065f2:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 80065f6:	bf38      	it	cc
 80065f8:	4613      	movcc	r3, r2
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d0c8      	beq.n	8006590 <__ieee754_fmodf+0x34>
 80065fe:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006602:	db1f      	blt.n	8006644 <__ieee754_fmodf+0xe8>
 8006604:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 8006608:	db1f      	blt.n	800664a <__ieee754_fmodf+0xee>
 800660a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800660e:	317f      	adds	r1, #127	; 0x7f
 8006610:	4333      	orrs	r3, r6
 8006612:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 8006616:	ee00 3a10 	vmov	s0, r3
 800661a:	e7b3      	b.n	8006584 <__ieee754_fmodf+0x28>
 800661c:	3801      	subs	r0, #1
 800661e:	0049      	lsls	r1, r1, #1
 8006620:	e7c2      	b.n	80065a8 <__ieee754_fmodf+0x4c>
 8006622:	15d8      	asrs	r0, r3, #23
 8006624:	387f      	subs	r0, #127	; 0x7f
 8006626:	e7c1      	b.n	80065ac <__ieee754_fmodf+0x50>
 8006628:	3901      	subs	r1, #1
 800662a:	007f      	lsls	r7, r7, #1
 800662c:	e7c4      	b.n	80065b8 <__ieee754_fmodf+0x5c>
 800662e:	15e1      	asrs	r1, r4, #23
 8006630:	397f      	subs	r1, #127	; 0x7f
 8006632:	e7c3      	b.n	80065bc <__ieee754_fmodf+0x60>
 8006634:	2a00      	cmp	r2, #0
 8006636:	da02      	bge.n	800663e <__ieee754_fmodf+0xe2>
 8006638:	005b      	lsls	r3, r3, #1
 800663a:	3801      	subs	r0, #1
 800663c:	e7d7      	b.n	80065ee <__ieee754_fmodf+0x92>
 800663e:	d0a7      	beq.n	8006590 <__ieee754_fmodf+0x34>
 8006640:	0053      	lsls	r3, r2, #1
 8006642:	e7fa      	b.n	800663a <__ieee754_fmodf+0xde>
 8006644:	005b      	lsls	r3, r3, #1
 8006646:	3901      	subs	r1, #1
 8006648:	e7d9      	b.n	80065fe <__ieee754_fmodf+0xa2>
 800664a:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 800664e:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 8006652:	3182      	adds	r1, #130	; 0x82
 8006654:	410b      	asrs	r3, r1
 8006656:	4333      	orrs	r3, r6
 8006658:	e7dd      	b.n	8006616 <__ieee754_fmodf+0xba>
 800665a:	bf00      	nop
 800665c:	080072ac 	.word	0x080072ac

08006660 <__ieee754_rem_pio2f>:
 8006660:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006662:	ee10 6a10 	vmov	r6, s0
 8006666:	4b8e      	ldr	r3, [pc, #568]	; (80068a0 <__ieee754_rem_pio2f+0x240>)
 8006668:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800666c:	429d      	cmp	r5, r3
 800666e:	b087      	sub	sp, #28
 8006670:	eef0 7a40 	vmov.f32	s15, s0
 8006674:	4604      	mov	r4, r0
 8006676:	dc05      	bgt.n	8006684 <__ieee754_rem_pio2f+0x24>
 8006678:	2300      	movs	r3, #0
 800667a:	ed80 0a00 	vstr	s0, [r0]
 800667e:	6043      	str	r3, [r0, #4]
 8006680:	2000      	movs	r0, #0
 8006682:	e01a      	b.n	80066ba <__ieee754_rem_pio2f+0x5a>
 8006684:	4b87      	ldr	r3, [pc, #540]	; (80068a4 <__ieee754_rem_pio2f+0x244>)
 8006686:	429d      	cmp	r5, r3
 8006688:	dc46      	bgt.n	8006718 <__ieee754_rem_pio2f+0xb8>
 800668a:	2e00      	cmp	r6, #0
 800668c:	ed9f 0a86 	vldr	s0, [pc, #536]	; 80068a8 <__ieee754_rem_pio2f+0x248>
 8006690:	4b86      	ldr	r3, [pc, #536]	; (80068ac <__ieee754_rem_pio2f+0x24c>)
 8006692:	f025 050f 	bic.w	r5, r5, #15
 8006696:	dd1f      	ble.n	80066d8 <__ieee754_rem_pio2f+0x78>
 8006698:	429d      	cmp	r5, r3
 800669a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800669e:	d00e      	beq.n	80066be <__ieee754_rem_pio2f+0x5e>
 80066a0:	ed9f 7a83 	vldr	s14, [pc, #524]	; 80068b0 <__ieee754_rem_pio2f+0x250>
 80066a4:	ee37 0ac7 	vsub.f32	s0, s15, s14
 80066a8:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80066ac:	ed80 0a00 	vstr	s0, [r0]
 80066b0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80066b4:	2001      	movs	r0, #1
 80066b6:	edc4 7a01 	vstr	s15, [r4, #4]
 80066ba:	b007      	add	sp, #28
 80066bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066be:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 80068b4 <__ieee754_rem_pio2f+0x254>
 80066c2:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 80068b8 <__ieee754_rem_pio2f+0x258>
 80066c6:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80066ca:	ee77 6ac7 	vsub.f32	s13, s15, s14
 80066ce:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80066d2:	edc0 6a00 	vstr	s13, [r0]
 80066d6:	e7eb      	b.n	80066b0 <__ieee754_rem_pio2f+0x50>
 80066d8:	429d      	cmp	r5, r3
 80066da:	ee77 7a80 	vadd.f32	s15, s15, s0
 80066de:	d00e      	beq.n	80066fe <__ieee754_rem_pio2f+0x9e>
 80066e0:	ed9f 7a73 	vldr	s14, [pc, #460]	; 80068b0 <__ieee754_rem_pio2f+0x250>
 80066e4:	ee37 0a87 	vadd.f32	s0, s15, s14
 80066e8:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80066ec:	ed80 0a00 	vstr	s0, [r0]
 80066f0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80066f4:	f04f 30ff 	mov.w	r0, #4294967295
 80066f8:	edc4 7a01 	vstr	s15, [r4, #4]
 80066fc:	e7dd      	b.n	80066ba <__ieee754_rem_pio2f+0x5a>
 80066fe:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 80068b4 <__ieee754_rem_pio2f+0x254>
 8006702:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 80068b8 <__ieee754_rem_pio2f+0x258>
 8006706:	ee77 7a80 	vadd.f32	s15, s15, s0
 800670a:	ee77 6a87 	vadd.f32	s13, s15, s14
 800670e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006712:	edc0 6a00 	vstr	s13, [r0]
 8006716:	e7eb      	b.n	80066f0 <__ieee754_rem_pio2f+0x90>
 8006718:	4b68      	ldr	r3, [pc, #416]	; (80068bc <__ieee754_rem_pio2f+0x25c>)
 800671a:	429d      	cmp	r5, r3
 800671c:	dc72      	bgt.n	8006804 <__ieee754_rem_pio2f+0x1a4>
 800671e:	f000 fcd1 	bl	80070c4 <fabsf>
 8006722:	ed9f 7a67 	vldr	s14, [pc, #412]	; 80068c0 <__ieee754_rem_pio2f+0x260>
 8006726:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800672a:	eee0 7a07 	vfma.f32	s15, s0, s14
 800672e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006732:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006736:	ee17 0a90 	vmov	r0, s15
 800673a:	eddf 7a5b 	vldr	s15, [pc, #364]	; 80068a8 <__ieee754_rem_pio2f+0x248>
 800673e:	eea7 0a67 	vfms.f32	s0, s14, s15
 8006742:	281f      	cmp	r0, #31
 8006744:	eddf 7a5a 	vldr	s15, [pc, #360]	; 80068b0 <__ieee754_rem_pio2f+0x250>
 8006748:	ee67 7a27 	vmul.f32	s15, s14, s15
 800674c:	eeb1 6a47 	vneg.f32	s12, s14
 8006750:	ee70 6a67 	vsub.f32	s13, s0, s15
 8006754:	ee16 2a90 	vmov	r2, s13
 8006758:	dc1c      	bgt.n	8006794 <__ieee754_rem_pio2f+0x134>
 800675a:	495a      	ldr	r1, [pc, #360]	; (80068c4 <__ieee754_rem_pio2f+0x264>)
 800675c:	1e47      	subs	r7, r0, #1
 800675e:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 8006762:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 8006766:	428b      	cmp	r3, r1
 8006768:	d014      	beq.n	8006794 <__ieee754_rem_pio2f+0x134>
 800676a:	6022      	str	r2, [r4, #0]
 800676c:	ed94 7a00 	vldr	s14, [r4]
 8006770:	ee30 0a47 	vsub.f32	s0, s0, s14
 8006774:	2e00      	cmp	r6, #0
 8006776:	ee30 0a67 	vsub.f32	s0, s0, s15
 800677a:	ed84 0a01 	vstr	s0, [r4, #4]
 800677e:	da9c      	bge.n	80066ba <__ieee754_rem_pio2f+0x5a>
 8006780:	eeb1 7a47 	vneg.f32	s14, s14
 8006784:	eeb1 0a40 	vneg.f32	s0, s0
 8006788:	ed84 7a00 	vstr	s14, [r4]
 800678c:	ed84 0a01 	vstr	s0, [r4, #4]
 8006790:	4240      	negs	r0, r0
 8006792:	e792      	b.n	80066ba <__ieee754_rem_pio2f+0x5a>
 8006794:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8006798:	15eb      	asrs	r3, r5, #23
 800679a:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 800679e:	2d08      	cmp	r5, #8
 80067a0:	dde3      	ble.n	800676a <__ieee754_rem_pio2f+0x10a>
 80067a2:	eddf 7a44 	vldr	s15, [pc, #272]	; 80068b4 <__ieee754_rem_pio2f+0x254>
 80067a6:	eddf 5a44 	vldr	s11, [pc, #272]	; 80068b8 <__ieee754_rem_pio2f+0x258>
 80067aa:	eef0 6a40 	vmov.f32	s13, s0
 80067ae:	eee6 6a27 	vfma.f32	s13, s12, s15
 80067b2:	ee30 0a66 	vsub.f32	s0, s0, s13
 80067b6:	eea6 0a27 	vfma.f32	s0, s12, s15
 80067ba:	eef0 7a40 	vmov.f32	s15, s0
 80067be:	eed7 7a25 	vfnms.f32	s15, s14, s11
 80067c2:	ee76 5ae7 	vsub.f32	s11, s13, s15
 80067c6:	ee15 2a90 	vmov	r2, s11
 80067ca:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80067ce:	1a5b      	subs	r3, r3, r1
 80067d0:	2b19      	cmp	r3, #25
 80067d2:	dc04      	bgt.n	80067de <__ieee754_rem_pio2f+0x17e>
 80067d4:	edc4 5a00 	vstr	s11, [r4]
 80067d8:	eeb0 0a66 	vmov.f32	s0, s13
 80067dc:	e7c6      	b.n	800676c <__ieee754_rem_pio2f+0x10c>
 80067de:	eddf 5a3a 	vldr	s11, [pc, #232]	; 80068c8 <__ieee754_rem_pio2f+0x268>
 80067e2:	eeb0 0a66 	vmov.f32	s0, s13
 80067e6:	eea6 0a25 	vfma.f32	s0, s12, s11
 80067ea:	ee76 7ac0 	vsub.f32	s15, s13, s0
 80067ee:	eddf 6a37 	vldr	s13, [pc, #220]	; 80068cc <__ieee754_rem_pio2f+0x26c>
 80067f2:	eee6 7a25 	vfma.f32	s15, s12, s11
 80067f6:	eed7 7a26 	vfnms.f32	s15, s14, s13
 80067fa:	ee30 7a67 	vsub.f32	s14, s0, s15
 80067fe:	ed84 7a00 	vstr	s14, [r4]
 8006802:	e7b3      	b.n	800676c <__ieee754_rem_pio2f+0x10c>
 8006804:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8006808:	db06      	blt.n	8006818 <__ieee754_rem_pio2f+0x1b8>
 800680a:	ee70 7a40 	vsub.f32	s15, s0, s0
 800680e:	edc0 7a01 	vstr	s15, [r0, #4]
 8006812:	edc0 7a00 	vstr	s15, [r0]
 8006816:	e733      	b.n	8006680 <__ieee754_rem_pio2f+0x20>
 8006818:	15ea      	asrs	r2, r5, #23
 800681a:	3a86      	subs	r2, #134	; 0x86
 800681c:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8006820:	ee07 3a90 	vmov	s15, r3
 8006824:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8006828:	eddf 6a29 	vldr	s13, [pc, #164]	; 80068d0 <__ieee754_rem_pio2f+0x270>
 800682c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006830:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006834:	ed8d 7a03 	vstr	s14, [sp, #12]
 8006838:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800683c:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8006840:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006844:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006848:	ed8d 7a04 	vstr	s14, [sp, #16]
 800684c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006850:	eef5 7a40 	vcmp.f32	s15, #0.0
 8006854:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006858:	edcd 7a05 	vstr	s15, [sp, #20]
 800685c:	d11e      	bne.n	800689c <__ieee754_rem_pio2f+0x23c>
 800685e:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8006862:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006866:	bf14      	ite	ne
 8006868:	2302      	movne	r3, #2
 800686a:	2301      	moveq	r3, #1
 800686c:	4919      	ldr	r1, [pc, #100]	; (80068d4 <__ieee754_rem_pio2f+0x274>)
 800686e:	9101      	str	r1, [sp, #4]
 8006870:	2102      	movs	r1, #2
 8006872:	9100      	str	r1, [sp, #0]
 8006874:	a803      	add	r0, sp, #12
 8006876:	4621      	mov	r1, r4
 8006878:	f000 f892 	bl	80069a0 <__kernel_rem_pio2f>
 800687c:	2e00      	cmp	r6, #0
 800687e:	f6bf af1c 	bge.w	80066ba <__ieee754_rem_pio2f+0x5a>
 8006882:	edd4 7a00 	vldr	s15, [r4]
 8006886:	eef1 7a67 	vneg.f32	s15, s15
 800688a:	edc4 7a00 	vstr	s15, [r4]
 800688e:	edd4 7a01 	vldr	s15, [r4, #4]
 8006892:	eef1 7a67 	vneg.f32	s15, s15
 8006896:	edc4 7a01 	vstr	s15, [r4, #4]
 800689a:	e779      	b.n	8006790 <__ieee754_rem_pio2f+0x130>
 800689c:	2303      	movs	r3, #3
 800689e:	e7e5      	b.n	800686c <__ieee754_rem_pio2f+0x20c>
 80068a0:	3f490fd8 	.word	0x3f490fd8
 80068a4:	4016cbe3 	.word	0x4016cbe3
 80068a8:	3fc90f80 	.word	0x3fc90f80
 80068ac:	3fc90fd0 	.word	0x3fc90fd0
 80068b0:	37354443 	.word	0x37354443
 80068b4:	37354400 	.word	0x37354400
 80068b8:	2e85a308 	.word	0x2e85a308
 80068bc:	43490f80 	.word	0x43490f80
 80068c0:	3f22f984 	.word	0x3f22f984
 80068c4:	080072b4 	.word	0x080072b4
 80068c8:	2e85a300 	.word	0x2e85a300
 80068cc:	248d3132 	.word	0x248d3132
 80068d0:	43800000 	.word	0x43800000
 80068d4:	08007334 	.word	0x08007334

080068d8 <__ieee754_sqrtf>:
 80068d8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80068dc:	4770      	bx	lr
	...

080068e0 <__kernel_cosf>:
 80068e0:	ee10 3a10 	vmov	r3, s0
 80068e4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80068e8:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 80068ec:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80068f0:	da05      	bge.n	80068fe <__kernel_cosf+0x1e>
 80068f2:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80068f6:	ee17 2a90 	vmov	r2, s15
 80068fa:	2a00      	cmp	r2, #0
 80068fc:	d03d      	beq.n	800697a <__kernel_cosf+0x9a>
 80068fe:	ee60 5a00 	vmul.f32	s11, s0, s0
 8006902:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8006980 <__kernel_cosf+0xa0>
 8006906:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8006984 <__kernel_cosf+0xa4>
 800690a:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8006988 <__kernel_cosf+0xa8>
 800690e:	4a1f      	ldr	r2, [pc, #124]	; (800698c <__kernel_cosf+0xac>)
 8006910:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8006914:	4293      	cmp	r3, r2
 8006916:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8006990 <__kernel_cosf+0xb0>
 800691a:	eee7 7a25 	vfma.f32	s15, s14, s11
 800691e:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8006994 <__kernel_cosf+0xb4>
 8006922:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8006926:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8006998 <__kernel_cosf+0xb8>
 800692a:	eee7 7a25 	vfma.f32	s15, s14, s11
 800692e:	eeb0 7a66 	vmov.f32	s14, s13
 8006932:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8006936:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800693a:	ee65 7aa6 	vmul.f32	s15, s11, s13
 800693e:	ee67 6a25 	vmul.f32	s13, s14, s11
 8006942:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 8006946:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800694a:	dc04      	bgt.n	8006956 <__kernel_cosf+0x76>
 800694c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8006950:	ee36 0a47 	vsub.f32	s0, s12, s14
 8006954:	4770      	bx	lr
 8006956:	4a11      	ldr	r2, [pc, #68]	; (800699c <__kernel_cosf+0xbc>)
 8006958:	4293      	cmp	r3, r2
 800695a:	bfda      	itte	le
 800695c:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 8006960:	ee06 3a90 	vmovle	s13, r3
 8006964:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 8006968:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800696c:	ee36 0a66 	vsub.f32	s0, s12, s13
 8006970:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006974:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006978:	4770      	bx	lr
 800697a:	eeb0 0a46 	vmov.f32	s0, s12
 800697e:	4770      	bx	lr
 8006980:	ad47d74e 	.word	0xad47d74e
 8006984:	310f74f6 	.word	0x310f74f6
 8006988:	3d2aaaab 	.word	0x3d2aaaab
 800698c:	3e999999 	.word	0x3e999999
 8006990:	b493f27c 	.word	0xb493f27c
 8006994:	37d00d01 	.word	0x37d00d01
 8006998:	bab60b61 	.word	0xbab60b61
 800699c:	3f480000 	.word	0x3f480000

080069a0 <__kernel_rem_pio2f>:
 80069a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069a4:	ed2d 8b04 	vpush	{d8-d9}
 80069a8:	b0d9      	sub	sp, #356	; 0x164
 80069aa:	4688      	mov	r8, r1
 80069ac:	9002      	str	r0, [sp, #8]
 80069ae:	49bb      	ldr	r1, [pc, #748]	; (8006c9c <__kernel_rem_pio2f+0x2fc>)
 80069b0:	9866      	ldr	r0, [sp, #408]	; 0x198
 80069b2:	9301      	str	r3, [sp, #4]
 80069b4:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 80069b8:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 80069bc:	1e59      	subs	r1, r3, #1
 80069be:	1d13      	adds	r3, r2, #4
 80069c0:	db27      	blt.n	8006a12 <__kernel_rem_pio2f+0x72>
 80069c2:	f1b2 0b03 	subs.w	fp, r2, #3
 80069c6:	bf48      	it	mi
 80069c8:	f102 0b04 	addmi.w	fp, r2, #4
 80069cc:	ea4f 00eb 	mov.w	r0, fp, asr #3
 80069d0:	1c45      	adds	r5, r0, #1
 80069d2:	00ec      	lsls	r4, r5, #3
 80069d4:	1a47      	subs	r7, r0, r1
 80069d6:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 8006cac <__kernel_rem_pio2f+0x30c>
 80069da:	9403      	str	r4, [sp, #12]
 80069dc:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 80069e0:	eb0a 0c01 	add.w	ip, sl, r1
 80069e4:	ae1c      	add	r6, sp, #112	; 0x70
 80069e6:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 80069ea:	2400      	movs	r4, #0
 80069ec:	4564      	cmp	r4, ip
 80069ee:	dd12      	ble.n	8006a16 <__kernel_rem_pio2f+0x76>
 80069f0:	9b01      	ldr	r3, [sp, #4]
 80069f2:	ac1c      	add	r4, sp, #112	; 0x70
 80069f4:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 80069f8:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 80069fc:	f04f 0c00 	mov.w	ip, #0
 8006a00:	45d4      	cmp	ip, sl
 8006a02:	dc27      	bgt.n	8006a54 <__kernel_rem_pio2f+0xb4>
 8006a04:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8006a08:	eddf 7aa8 	vldr	s15, [pc, #672]	; 8006cac <__kernel_rem_pio2f+0x30c>
 8006a0c:	4627      	mov	r7, r4
 8006a0e:	2600      	movs	r6, #0
 8006a10:	e016      	b.n	8006a40 <__kernel_rem_pio2f+0xa0>
 8006a12:	2000      	movs	r0, #0
 8006a14:	e7dc      	b.n	80069d0 <__kernel_rem_pio2f+0x30>
 8006a16:	42e7      	cmn	r7, r4
 8006a18:	bf5d      	ittte	pl
 8006a1a:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 8006a1e:	ee07 3a90 	vmovpl	s15, r3
 8006a22:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8006a26:	eef0 7a47 	vmovmi.f32	s15, s14
 8006a2a:	ece6 7a01 	vstmia	r6!, {s15}
 8006a2e:	3401      	adds	r4, #1
 8006a30:	e7dc      	b.n	80069ec <__kernel_rem_pio2f+0x4c>
 8006a32:	ecf9 6a01 	vldmia	r9!, {s13}
 8006a36:	ed97 7a00 	vldr	s14, [r7]
 8006a3a:	eee6 7a87 	vfma.f32	s15, s13, s14
 8006a3e:	3601      	adds	r6, #1
 8006a40:	428e      	cmp	r6, r1
 8006a42:	f1a7 0704 	sub.w	r7, r7, #4
 8006a46:	ddf4      	ble.n	8006a32 <__kernel_rem_pio2f+0x92>
 8006a48:	eceb 7a01 	vstmia	fp!, {s15}
 8006a4c:	f10c 0c01 	add.w	ip, ip, #1
 8006a50:	3404      	adds	r4, #4
 8006a52:	e7d5      	b.n	8006a00 <__kernel_rem_pio2f+0x60>
 8006a54:	ab08      	add	r3, sp, #32
 8006a56:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8006a5a:	eddf 8a93 	vldr	s17, [pc, #588]	; 8006ca8 <__kernel_rem_pio2f+0x308>
 8006a5e:	ed9f 9a91 	vldr	s18, [pc, #580]	; 8006ca4 <__kernel_rem_pio2f+0x304>
 8006a62:	9304      	str	r3, [sp, #16]
 8006a64:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 8006a68:	4656      	mov	r6, sl
 8006a6a:	00b3      	lsls	r3, r6, #2
 8006a6c:	9305      	str	r3, [sp, #20]
 8006a6e:	ab58      	add	r3, sp, #352	; 0x160
 8006a70:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 8006a74:	ac08      	add	r4, sp, #32
 8006a76:	ab44      	add	r3, sp, #272	; 0x110
 8006a78:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 8006a7c:	46a4      	mov	ip, r4
 8006a7e:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 8006a82:	4637      	mov	r7, r6
 8006a84:	2f00      	cmp	r7, #0
 8006a86:	f1a0 0004 	sub.w	r0, r0, #4
 8006a8a:	dc4f      	bgt.n	8006b2c <__kernel_rem_pio2f+0x18c>
 8006a8c:	4628      	mov	r0, r5
 8006a8e:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8006a92:	f000 fb61 	bl	8007158 <scalbnf>
 8006a96:	eeb0 8a40 	vmov.f32	s16, s0
 8006a9a:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8006a9e:	ee28 0a00 	vmul.f32	s0, s16, s0
 8006aa2:	f000 fb17 	bl	80070d4 <floorf>
 8006aa6:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 8006aaa:	eea0 8a67 	vfms.f32	s16, s0, s15
 8006aae:	2d00      	cmp	r5, #0
 8006ab0:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8006ab4:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8006ab8:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8006abc:	ee17 9a90 	vmov	r9, s15
 8006ac0:	ee38 8a40 	vsub.f32	s16, s16, s0
 8006ac4:	dd44      	ble.n	8006b50 <__kernel_rem_pio2f+0x1b0>
 8006ac6:	f106 3cff 	add.w	ip, r6, #4294967295
 8006aca:	ab08      	add	r3, sp, #32
 8006acc:	f1c5 0e08 	rsb	lr, r5, #8
 8006ad0:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 8006ad4:	fa47 f00e 	asr.w	r0, r7, lr
 8006ad8:	4481      	add	r9, r0
 8006ada:	fa00 f00e 	lsl.w	r0, r0, lr
 8006ade:	1a3f      	subs	r7, r7, r0
 8006ae0:	f1c5 0007 	rsb	r0, r5, #7
 8006ae4:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 8006ae8:	4107      	asrs	r7, r0
 8006aea:	2f00      	cmp	r7, #0
 8006aec:	dd3f      	ble.n	8006b6e <__kernel_rem_pio2f+0x1ce>
 8006aee:	f04f 0e00 	mov.w	lr, #0
 8006af2:	f109 0901 	add.w	r9, r9, #1
 8006af6:	4673      	mov	r3, lr
 8006af8:	4576      	cmp	r6, lr
 8006afa:	dc6b      	bgt.n	8006bd4 <__kernel_rem_pio2f+0x234>
 8006afc:	2d00      	cmp	r5, #0
 8006afe:	dd04      	ble.n	8006b0a <__kernel_rem_pio2f+0x16a>
 8006b00:	2d01      	cmp	r5, #1
 8006b02:	d078      	beq.n	8006bf6 <__kernel_rem_pio2f+0x256>
 8006b04:	2d02      	cmp	r5, #2
 8006b06:	f000 8081 	beq.w	8006c0c <__kernel_rem_pio2f+0x26c>
 8006b0a:	2f02      	cmp	r7, #2
 8006b0c:	d12f      	bne.n	8006b6e <__kernel_rem_pio2f+0x1ce>
 8006b0e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8006b12:	ee30 8a48 	vsub.f32	s16, s0, s16
 8006b16:	b353      	cbz	r3, 8006b6e <__kernel_rem_pio2f+0x1ce>
 8006b18:	4628      	mov	r0, r5
 8006b1a:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8006b1e:	f000 fb1b 	bl	8007158 <scalbnf>
 8006b22:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8006b26:	ee38 8a40 	vsub.f32	s16, s16, s0
 8006b2a:	e020      	b.n	8006b6e <__kernel_rem_pio2f+0x1ce>
 8006b2c:	ee60 7a28 	vmul.f32	s15, s0, s17
 8006b30:	3f01      	subs	r7, #1
 8006b32:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006b36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006b3a:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8006b3e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8006b42:	ecac 0a01 	vstmia	ip!, {s0}
 8006b46:	ed90 0a00 	vldr	s0, [r0]
 8006b4a:	ee37 0a80 	vadd.f32	s0, s15, s0
 8006b4e:	e799      	b.n	8006a84 <__kernel_rem_pio2f+0xe4>
 8006b50:	d105      	bne.n	8006b5e <__kernel_rem_pio2f+0x1be>
 8006b52:	1e70      	subs	r0, r6, #1
 8006b54:	ab08      	add	r3, sp, #32
 8006b56:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 8006b5a:	11ff      	asrs	r7, r7, #7
 8006b5c:	e7c5      	b.n	8006aea <__kernel_rem_pio2f+0x14a>
 8006b5e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8006b62:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8006b66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b6a:	da31      	bge.n	8006bd0 <__kernel_rem_pio2f+0x230>
 8006b6c:	2700      	movs	r7, #0
 8006b6e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8006b72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b76:	f040 809b 	bne.w	8006cb0 <__kernel_rem_pio2f+0x310>
 8006b7a:	1e74      	subs	r4, r6, #1
 8006b7c:	46a4      	mov	ip, r4
 8006b7e:	2000      	movs	r0, #0
 8006b80:	45d4      	cmp	ip, sl
 8006b82:	da4a      	bge.n	8006c1a <__kernel_rem_pio2f+0x27a>
 8006b84:	2800      	cmp	r0, #0
 8006b86:	d07a      	beq.n	8006c7e <__kernel_rem_pio2f+0x2de>
 8006b88:	ab08      	add	r3, sp, #32
 8006b8a:	3d08      	subs	r5, #8
 8006b8c:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	f000 8081 	beq.w	8006c98 <__kernel_rem_pio2f+0x2f8>
 8006b96:	4628      	mov	r0, r5
 8006b98:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8006b9c:	00a5      	lsls	r5, r4, #2
 8006b9e:	f000 fadb 	bl	8007158 <scalbnf>
 8006ba2:	aa44      	add	r2, sp, #272	; 0x110
 8006ba4:	1d2b      	adds	r3, r5, #4
 8006ba6:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8006ca8 <__kernel_rem_pio2f+0x308>
 8006baa:	18d1      	adds	r1, r2, r3
 8006bac:	4622      	mov	r2, r4
 8006bae:	2a00      	cmp	r2, #0
 8006bb0:	f280 80ae 	bge.w	8006d10 <__kernel_rem_pio2f+0x370>
 8006bb4:	4622      	mov	r2, r4
 8006bb6:	2a00      	cmp	r2, #0
 8006bb8:	f2c0 80cc 	blt.w	8006d54 <__kernel_rem_pio2f+0x3b4>
 8006bbc:	a944      	add	r1, sp, #272	; 0x110
 8006bbe:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 8006bc2:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 8006ca0 <__kernel_rem_pio2f+0x300>
 8006bc6:	eddf 7a39 	vldr	s15, [pc, #228]	; 8006cac <__kernel_rem_pio2f+0x30c>
 8006bca:	2000      	movs	r0, #0
 8006bcc:	1aa1      	subs	r1, r4, r2
 8006bce:	e0b6      	b.n	8006d3e <__kernel_rem_pio2f+0x39e>
 8006bd0:	2702      	movs	r7, #2
 8006bd2:	e78c      	b.n	8006aee <__kernel_rem_pio2f+0x14e>
 8006bd4:	6820      	ldr	r0, [r4, #0]
 8006bd6:	b94b      	cbnz	r3, 8006bec <__kernel_rem_pio2f+0x24c>
 8006bd8:	b118      	cbz	r0, 8006be2 <__kernel_rem_pio2f+0x242>
 8006bda:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 8006bde:	6020      	str	r0, [r4, #0]
 8006be0:	2001      	movs	r0, #1
 8006be2:	f10e 0e01 	add.w	lr, lr, #1
 8006be6:	3404      	adds	r4, #4
 8006be8:	4603      	mov	r3, r0
 8006bea:	e785      	b.n	8006af8 <__kernel_rem_pio2f+0x158>
 8006bec:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 8006bf0:	6020      	str	r0, [r4, #0]
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	e7f5      	b.n	8006be2 <__kernel_rem_pio2f+0x242>
 8006bf6:	1e74      	subs	r4, r6, #1
 8006bf8:	a808      	add	r0, sp, #32
 8006bfa:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8006bfe:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8006c02:	f10d 0c20 	add.w	ip, sp, #32
 8006c06:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 8006c0a:	e77e      	b.n	8006b0a <__kernel_rem_pio2f+0x16a>
 8006c0c:	1e74      	subs	r4, r6, #1
 8006c0e:	a808      	add	r0, sp, #32
 8006c10:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8006c14:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8006c18:	e7f3      	b.n	8006c02 <__kernel_rem_pio2f+0x262>
 8006c1a:	ab08      	add	r3, sp, #32
 8006c1c:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8006c20:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006c24:	4318      	orrs	r0, r3
 8006c26:	e7ab      	b.n	8006b80 <__kernel_rem_pio2f+0x1e0>
 8006c28:	f10c 0c01 	add.w	ip, ip, #1
 8006c2c:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 8006c30:	2c00      	cmp	r4, #0
 8006c32:	d0f9      	beq.n	8006c28 <__kernel_rem_pio2f+0x288>
 8006c34:	9b05      	ldr	r3, [sp, #20]
 8006c36:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8006c3a:	eb0d 0003 	add.w	r0, sp, r3
 8006c3e:	9b01      	ldr	r3, [sp, #4]
 8006c40:	18f4      	adds	r4, r6, r3
 8006c42:	ab1c      	add	r3, sp, #112	; 0x70
 8006c44:	1c77      	adds	r7, r6, #1
 8006c46:	384c      	subs	r0, #76	; 0x4c
 8006c48:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006c4c:	4466      	add	r6, ip
 8006c4e:	42be      	cmp	r6, r7
 8006c50:	f6ff af0b 	blt.w	8006a6a <__kernel_rem_pio2f+0xca>
 8006c54:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 8006c58:	f8dd e008 	ldr.w	lr, [sp, #8]
 8006c5c:	ee07 3a90 	vmov	s15, r3
 8006c60:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006c64:	f04f 0c00 	mov.w	ip, #0
 8006c68:	ece4 7a01 	vstmia	r4!, {s15}
 8006c6c:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8006cac <__kernel_rem_pio2f+0x30c>
 8006c70:	46a1      	mov	r9, r4
 8006c72:	458c      	cmp	ip, r1
 8006c74:	dd07      	ble.n	8006c86 <__kernel_rem_pio2f+0x2e6>
 8006c76:	ece0 7a01 	vstmia	r0!, {s15}
 8006c7a:	3701      	adds	r7, #1
 8006c7c:	e7e7      	b.n	8006c4e <__kernel_rem_pio2f+0x2ae>
 8006c7e:	9804      	ldr	r0, [sp, #16]
 8006c80:	f04f 0c01 	mov.w	ip, #1
 8006c84:	e7d2      	b.n	8006c2c <__kernel_rem_pio2f+0x28c>
 8006c86:	ecfe 6a01 	vldmia	lr!, {s13}
 8006c8a:	ed39 7a01 	vldmdb	r9!, {s14}
 8006c8e:	f10c 0c01 	add.w	ip, ip, #1
 8006c92:	eee6 7a87 	vfma.f32	s15, s13, s14
 8006c96:	e7ec      	b.n	8006c72 <__kernel_rem_pio2f+0x2d2>
 8006c98:	3c01      	subs	r4, #1
 8006c9a:	e775      	b.n	8006b88 <__kernel_rem_pio2f+0x1e8>
 8006c9c:	08007678 	.word	0x08007678
 8006ca0:	0800764c 	.word	0x0800764c
 8006ca4:	43800000 	.word	0x43800000
 8006ca8:	3b800000 	.word	0x3b800000
 8006cac:	00000000 	.word	0x00000000
 8006cb0:	9b03      	ldr	r3, [sp, #12]
 8006cb2:	eeb0 0a48 	vmov.f32	s0, s16
 8006cb6:	1a98      	subs	r0, r3, r2
 8006cb8:	f000 fa4e 	bl	8007158 <scalbnf>
 8006cbc:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 8006ca4 <__kernel_rem_pio2f+0x304>
 8006cc0:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8006cc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cc8:	db19      	blt.n	8006cfe <__kernel_rem_pio2f+0x35e>
 8006cca:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 8006ca8 <__kernel_rem_pio2f+0x308>
 8006cce:	ee60 7a27 	vmul.f32	s15, s0, s15
 8006cd2:	aa08      	add	r2, sp, #32
 8006cd4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006cd8:	1c74      	adds	r4, r6, #1
 8006cda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006cde:	3508      	adds	r5, #8
 8006ce0:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8006ce4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006ce8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8006cec:	ee10 3a10 	vmov	r3, s0
 8006cf0:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8006cf4:	ee17 3a90 	vmov	r3, s15
 8006cf8:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8006cfc:	e74b      	b.n	8006b96 <__kernel_rem_pio2f+0x1f6>
 8006cfe:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8006d02:	aa08      	add	r2, sp, #32
 8006d04:	ee10 3a10 	vmov	r3, s0
 8006d08:	4634      	mov	r4, r6
 8006d0a:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8006d0e:	e742      	b.n	8006b96 <__kernel_rem_pio2f+0x1f6>
 8006d10:	a808      	add	r0, sp, #32
 8006d12:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 8006d16:	9001      	str	r0, [sp, #4]
 8006d18:	ee07 0a90 	vmov	s15, r0
 8006d1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006d20:	3a01      	subs	r2, #1
 8006d22:	ee67 7a80 	vmul.f32	s15, s15, s0
 8006d26:	ee20 0a07 	vmul.f32	s0, s0, s14
 8006d2a:	ed61 7a01 	vstmdb	r1!, {s15}
 8006d2e:	e73e      	b.n	8006bae <__kernel_rem_pio2f+0x20e>
 8006d30:	ecfc 6a01 	vldmia	ip!, {s13}
 8006d34:	ecb6 7a01 	vldmia	r6!, {s14}
 8006d38:	eee6 7a87 	vfma.f32	s15, s13, s14
 8006d3c:	3001      	adds	r0, #1
 8006d3e:	4550      	cmp	r0, sl
 8006d40:	dc01      	bgt.n	8006d46 <__kernel_rem_pio2f+0x3a6>
 8006d42:	4288      	cmp	r0, r1
 8006d44:	ddf4      	ble.n	8006d30 <__kernel_rem_pio2f+0x390>
 8006d46:	a858      	add	r0, sp, #352	; 0x160
 8006d48:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006d4c:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 8006d50:	3a01      	subs	r2, #1
 8006d52:	e730      	b.n	8006bb6 <__kernel_rem_pio2f+0x216>
 8006d54:	9a66      	ldr	r2, [sp, #408]	; 0x198
 8006d56:	2a02      	cmp	r2, #2
 8006d58:	dc09      	bgt.n	8006d6e <__kernel_rem_pio2f+0x3ce>
 8006d5a:	2a00      	cmp	r2, #0
 8006d5c:	dc2a      	bgt.n	8006db4 <__kernel_rem_pio2f+0x414>
 8006d5e:	d043      	beq.n	8006de8 <__kernel_rem_pio2f+0x448>
 8006d60:	f009 0007 	and.w	r0, r9, #7
 8006d64:	b059      	add	sp, #356	; 0x164
 8006d66:	ecbd 8b04 	vpop	{d8-d9}
 8006d6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d6e:	9b66      	ldr	r3, [sp, #408]	; 0x198
 8006d70:	2b03      	cmp	r3, #3
 8006d72:	d1f5      	bne.n	8006d60 <__kernel_rem_pio2f+0x3c0>
 8006d74:	ab30      	add	r3, sp, #192	; 0xc0
 8006d76:	442b      	add	r3, r5
 8006d78:	461a      	mov	r2, r3
 8006d7a:	4619      	mov	r1, r3
 8006d7c:	4620      	mov	r0, r4
 8006d7e:	2800      	cmp	r0, #0
 8006d80:	f1a1 0104 	sub.w	r1, r1, #4
 8006d84:	dc51      	bgt.n	8006e2a <__kernel_rem_pio2f+0x48a>
 8006d86:	4621      	mov	r1, r4
 8006d88:	2901      	cmp	r1, #1
 8006d8a:	f1a2 0204 	sub.w	r2, r2, #4
 8006d8e:	dc5c      	bgt.n	8006e4a <__kernel_rem_pio2f+0x4aa>
 8006d90:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 8006cac <__kernel_rem_pio2f+0x30c>
 8006d94:	3304      	adds	r3, #4
 8006d96:	2c01      	cmp	r4, #1
 8006d98:	dc67      	bgt.n	8006e6a <__kernel_rem_pio2f+0x4ca>
 8006d9a:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 8006d9e:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 8006da2:	2f00      	cmp	r7, #0
 8006da4:	d167      	bne.n	8006e76 <__kernel_rem_pio2f+0x4d6>
 8006da6:	edc8 6a00 	vstr	s13, [r8]
 8006daa:	ed88 7a01 	vstr	s14, [r8, #4]
 8006dae:	edc8 7a02 	vstr	s15, [r8, #8]
 8006db2:	e7d5      	b.n	8006d60 <__kernel_rem_pio2f+0x3c0>
 8006db4:	aa30      	add	r2, sp, #192	; 0xc0
 8006db6:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 8006cac <__kernel_rem_pio2f+0x30c>
 8006dba:	4413      	add	r3, r2
 8006dbc:	4622      	mov	r2, r4
 8006dbe:	2a00      	cmp	r2, #0
 8006dc0:	da24      	bge.n	8006e0c <__kernel_rem_pio2f+0x46c>
 8006dc2:	b34f      	cbz	r7, 8006e18 <__kernel_rem_pio2f+0x478>
 8006dc4:	eef1 7a47 	vneg.f32	s15, s14
 8006dc8:	edc8 7a00 	vstr	s15, [r8]
 8006dcc:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 8006dd0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006dd4:	aa31      	add	r2, sp, #196	; 0xc4
 8006dd6:	2301      	movs	r3, #1
 8006dd8:	429c      	cmp	r4, r3
 8006dda:	da20      	bge.n	8006e1e <__kernel_rem_pio2f+0x47e>
 8006ddc:	b10f      	cbz	r7, 8006de2 <__kernel_rem_pio2f+0x442>
 8006dde:	eef1 7a67 	vneg.f32	s15, s15
 8006de2:	edc8 7a01 	vstr	s15, [r8, #4]
 8006de6:	e7bb      	b.n	8006d60 <__kernel_rem_pio2f+0x3c0>
 8006de8:	aa30      	add	r2, sp, #192	; 0xc0
 8006dea:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 8006cac <__kernel_rem_pio2f+0x30c>
 8006dee:	4413      	add	r3, r2
 8006df0:	2c00      	cmp	r4, #0
 8006df2:	da05      	bge.n	8006e00 <__kernel_rem_pio2f+0x460>
 8006df4:	b10f      	cbz	r7, 8006dfa <__kernel_rem_pio2f+0x45a>
 8006df6:	eef1 7a67 	vneg.f32	s15, s15
 8006dfa:	edc8 7a00 	vstr	s15, [r8]
 8006dfe:	e7af      	b.n	8006d60 <__kernel_rem_pio2f+0x3c0>
 8006e00:	ed33 7a01 	vldmdb	r3!, {s14}
 8006e04:	3c01      	subs	r4, #1
 8006e06:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006e0a:	e7f1      	b.n	8006df0 <__kernel_rem_pio2f+0x450>
 8006e0c:	ed73 7a01 	vldmdb	r3!, {s15}
 8006e10:	3a01      	subs	r2, #1
 8006e12:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006e16:	e7d2      	b.n	8006dbe <__kernel_rem_pio2f+0x41e>
 8006e18:	eef0 7a47 	vmov.f32	s15, s14
 8006e1c:	e7d4      	b.n	8006dc8 <__kernel_rem_pio2f+0x428>
 8006e1e:	ecb2 7a01 	vldmia	r2!, {s14}
 8006e22:	3301      	adds	r3, #1
 8006e24:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006e28:	e7d6      	b.n	8006dd8 <__kernel_rem_pio2f+0x438>
 8006e2a:	edd1 7a00 	vldr	s15, [r1]
 8006e2e:	edd1 6a01 	vldr	s13, [r1, #4]
 8006e32:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8006e36:	3801      	subs	r0, #1
 8006e38:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006e3c:	ed81 7a00 	vstr	s14, [r1]
 8006e40:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e44:	edc1 7a01 	vstr	s15, [r1, #4]
 8006e48:	e799      	b.n	8006d7e <__kernel_rem_pio2f+0x3de>
 8006e4a:	edd2 7a00 	vldr	s15, [r2]
 8006e4e:	edd2 6a01 	vldr	s13, [r2, #4]
 8006e52:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8006e56:	3901      	subs	r1, #1
 8006e58:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006e5c:	ed82 7a00 	vstr	s14, [r2]
 8006e60:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e64:	edc2 7a01 	vstr	s15, [r2, #4]
 8006e68:	e78e      	b.n	8006d88 <__kernel_rem_pio2f+0x3e8>
 8006e6a:	ed33 7a01 	vldmdb	r3!, {s14}
 8006e6e:	3c01      	subs	r4, #1
 8006e70:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006e74:	e78f      	b.n	8006d96 <__kernel_rem_pio2f+0x3f6>
 8006e76:	eef1 6a66 	vneg.f32	s13, s13
 8006e7a:	eeb1 7a47 	vneg.f32	s14, s14
 8006e7e:	edc8 6a00 	vstr	s13, [r8]
 8006e82:	ed88 7a01 	vstr	s14, [r8, #4]
 8006e86:	eef1 7a67 	vneg.f32	s15, s15
 8006e8a:	e790      	b.n	8006dae <__kernel_rem_pio2f+0x40e>

08006e8c <__kernel_sinf>:
 8006e8c:	ee10 3a10 	vmov	r3, s0
 8006e90:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006e94:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8006e98:	da04      	bge.n	8006ea4 <__kernel_sinf+0x18>
 8006e9a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8006e9e:	ee17 3a90 	vmov	r3, s15
 8006ea2:	b35b      	cbz	r3, 8006efc <__kernel_sinf+0x70>
 8006ea4:	ee20 7a00 	vmul.f32	s14, s0, s0
 8006ea8:	eddf 7a15 	vldr	s15, [pc, #84]	; 8006f00 <__kernel_sinf+0x74>
 8006eac:	ed9f 6a15 	vldr	s12, [pc, #84]	; 8006f04 <__kernel_sinf+0x78>
 8006eb0:	eea7 6a27 	vfma.f32	s12, s14, s15
 8006eb4:	eddf 7a14 	vldr	s15, [pc, #80]	; 8006f08 <__kernel_sinf+0x7c>
 8006eb8:	eee6 7a07 	vfma.f32	s15, s12, s14
 8006ebc:	ed9f 6a13 	vldr	s12, [pc, #76]	; 8006f0c <__kernel_sinf+0x80>
 8006ec0:	eea7 6a87 	vfma.f32	s12, s15, s14
 8006ec4:	eddf 7a12 	vldr	s15, [pc, #72]	; 8006f10 <__kernel_sinf+0x84>
 8006ec8:	ee60 6a07 	vmul.f32	s13, s0, s14
 8006ecc:	eee6 7a07 	vfma.f32	s15, s12, s14
 8006ed0:	b930      	cbnz	r0, 8006ee0 <__kernel_sinf+0x54>
 8006ed2:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8006f14 <__kernel_sinf+0x88>
 8006ed6:	eea7 6a27 	vfma.f32	s12, s14, s15
 8006eda:	eea6 0a26 	vfma.f32	s0, s12, s13
 8006ede:	4770      	bx	lr
 8006ee0:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8006ee4:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8006ee8:	eee0 7a86 	vfma.f32	s15, s1, s12
 8006eec:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8006ef0:	eddf 7a09 	vldr	s15, [pc, #36]	; 8006f18 <__kernel_sinf+0x8c>
 8006ef4:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8006ef8:	ee30 0a60 	vsub.f32	s0, s0, s1
 8006efc:	4770      	bx	lr
 8006efe:	bf00      	nop
 8006f00:	2f2ec9d3 	.word	0x2f2ec9d3
 8006f04:	b2d72f34 	.word	0xb2d72f34
 8006f08:	3638ef1b 	.word	0x3638ef1b
 8006f0c:	b9500d01 	.word	0xb9500d01
 8006f10:	3c088889 	.word	0x3c088889
 8006f14:	be2aaaab 	.word	0xbe2aaaab
 8006f18:	3e2aaaab 	.word	0x3e2aaaab

08006f1c <atanf>:
 8006f1c:	b538      	push	{r3, r4, r5, lr}
 8006f1e:	ee10 5a10 	vmov	r5, s0
 8006f22:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8006f26:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 8006f2a:	eef0 7a40 	vmov.f32	s15, s0
 8006f2e:	db10      	blt.n	8006f52 <atanf+0x36>
 8006f30:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8006f34:	dd04      	ble.n	8006f40 <atanf+0x24>
 8006f36:	ee70 7a00 	vadd.f32	s15, s0, s0
 8006f3a:	eeb0 0a67 	vmov.f32	s0, s15
 8006f3e:	bd38      	pop	{r3, r4, r5, pc}
 8006f40:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8007078 <atanf+0x15c>
 8006f44:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 800707c <atanf+0x160>
 8006f48:	2d00      	cmp	r5, #0
 8006f4a:	bfd8      	it	le
 8006f4c:	eef0 7a40 	vmovle.f32	s15, s0
 8006f50:	e7f3      	b.n	8006f3a <atanf+0x1e>
 8006f52:	4b4b      	ldr	r3, [pc, #300]	; (8007080 <atanf+0x164>)
 8006f54:	429c      	cmp	r4, r3
 8006f56:	dc10      	bgt.n	8006f7a <atanf+0x5e>
 8006f58:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 8006f5c:	da0a      	bge.n	8006f74 <atanf+0x58>
 8006f5e:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8007084 <atanf+0x168>
 8006f62:	ee30 7a07 	vadd.f32	s14, s0, s14
 8006f66:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006f6a:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8006f6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f72:	dce2      	bgt.n	8006f3a <atanf+0x1e>
 8006f74:	f04f 33ff 	mov.w	r3, #4294967295
 8006f78:	e013      	b.n	8006fa2 <atanf+0x86>
 8006f7a:	f000 f8a3 	bl	80070c4 <fabsf>
 8006f7e:	4b42      	ldr	r3, [pc, #264]	; (8007088 <atanf+0x16c>)
 8006f80:	429c      	cmp	r4, r3
 8006f82:	dc4f      	bgt.n	8007024 <atanf+0x108>
 8006f84:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8006f88:	429c      	cmp	r4, r3
 8006f8a:	dc41      	bgt.n	8007010 <atanf+0xf4>
 8006f8c:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8006f90:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8006f94:	eea0 7a27 	vfma.f32	s14, s0, s15
 8006f98:	2300      	movs	r3, #0
 8006f9a:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006f9e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8006fa2:	1c5a      	adds	r2, r3, #1
 8006fa4:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8006fa8:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800708c <atanf+0x170>
 8006fac:	eddf 5a38 	vldr	s11, [pc, #224]	; 8007090 <atanf+0x174>
 8006fb0:	ed9f 5a38 	vldr	s10, [pc, #224]	; 8007094 <atanf+0x178>
 8006fb4:	ee66 6a06 	vmul.f32	s13, s12, s12
 8006fb8:	eee6 5a87 	vfma.f32	s11, s13, s14
 8006fbc:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8007098 <atanf+0x17c>
 8006fc0:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8006fc4:	eddf 5a35 	vldr	s11, [pc, #212]	; 800709c <atanf+0x180>
 8006fc8:	eee7 5a26 	vfma.f32	s11, s14, s13
 8006fcc:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80070a0 <atanf+0x184>
 8006fd0:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8006fd4:	eddf 5a33 	vldr	s11, [pc, #204]	; 80070a4 <atanf+0x188>
 8006fd8:	eee7 5a26 	vfma.f32	s11, s14, s13
 8006fdc:	ed9f 7a32 	vldr	s14, [pc, #200]	; 80070a8 <atanf+0x18c>
 8006fe0:	eea6 5a87 	vfma.f32	s10, s13, s14
 8006fe4:	ed9f 7a31 	vldr	s14, [pc, #196]	; 80070ac <atanf+0x190>
 8006fe8:	eea5 7a26 	vfma.f32	s14, s10, s13
 8006fec:	ed9f 5a30 	vldr	s10, [pc, #192]	; 80070b0 <atanf+0x194>
 8006ff0:	eea7 5a26 	vfma.f32	s10, s14, s13
 8006ff4:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 80070b4 <atanf+0x198>
 8006ff8:	eea5 7a26 	vfma.f32	s14, s10, s13
 8006ffc:	ee27 7a26 	vmul.f32	s14, s14, s13
 8007000:	eea5 7a86 	vfma.f32	s14, s11, s12
 8007004:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007008:	d121      	bne.n	800704e <atanf+0x132>
 800700a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800700e:	e794      	b.n	8006f3a <atanf+0x1e>
 8007010:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8007014:	ee30 7a67 	vsub.f32	s14, s0, s15
 8007018:	ee30 0a27 	vadd.f32	s0, s0, s15
 800701c:	2301      	movs	r3, #1
 800701e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8007022:	e7be      	b.n	8006fa2 <atanf+0x86>
 8007024:	4b24      	ldr	r3, [pc, #144]	; (80070b8 <atanf+0x19c>)
 8007026:	429c      	cmp	r4, r3
 8007028:	dc0b      	bgt.n	8007042 <atanf+0x126>
 800702a:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 800702e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007032:	eea0 7a27 	vfma.f32	s14, s0, s15
 8007036:	2302      	movs	r3, #2
 8007038:	ee70 6a67 	vsub.f32	s13, s0, s15
 800703c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007040:	e7af      	b.n	8006fa2 <atanf+0x86>
 8007042:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8007046:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800704a:	2303      	movs	r3, #3
 800704c:	e7a9      	b.n	8006fa2 <atanf+0x86>
 800704e:	4a1b      	ldr	r2, [pc, #108]	; (80070bc <atanf+0x1a0>)
 8007050:	491b      	ldr	r1, [pc, #108]	; (80070c0 <atanf+0x1a4>)
 8007052:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8007056:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800705a:	ed93 0a00 	vldr	s0, [r3]
 800705e:	ee37 7a40 	vsub.f32	s14, s14, s0
 8007062:	ed92 0a00 	vldr	s0, [r2]
 8007066:	ee77 7a67 	vsub.f32	s15, s14, s15
 800706a:	2d00      	cmp	r5, #0
 800706c:	ee70 7a67 	vsub.f32	s15, s0, s15
 8007070:	bfb8      	it	lt
 8007072:	eef1 7a67 	vneglt.f32	s15, s15
 8007076:	e760      	b.n	8006f3a <atanf+0x1e>
 8007078:	3fc90fdb 	.word	0x3fc90fdb
 800707c:	bfc90fdb 	.word	0xbfc90fdb
 8007080:	3edfffff 	.word	0x3edfffff
 8007084:	7149f2ca 	.word	0x7149f2ca
 8007088:	3f97ffff 	.word	0x3f97ffff
 800708c:	3c8569d7 	.word	0x3c8569d7
 8007090:	3d4bda59 	.word	0x3d4bda59
 8007094:	bd6ef16b 	.word	0xbd6ef16b
 8007098:	3d886b35 	.word	0x3d886b35
 800709c:	3dba2e6e 	.word	0x3dba2e6e
 80070a0:	3e124925 	.word	0x3e124925
 80070a4:	3eaaaaab 	.word	0x3eaaaaab
 80070a8:	bd15a221 	.word	0xbd15a221
 80070ac:	bd9d8795 	.word	0xbd9d8795
 80070b0:	bde38e38 	.word	0xbde38e38
 80070b4:	be4ccccd 	.word	0xbe4ccccd
 80070b8:	401bffff 	.word	0x401bffff
 80070bc:	08007684 	.word	0x08007684
 80070c0:	08007694 	.word	0x08007694

080070c4 <fabsf>:
 80070c4:	ee10 3a10 	vmov	r3, s0
 80070c8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80070cc:	ee00 3a10 	vmov	s0, r3
 80070d0:	4770      	bx	lr
	...

080070d4 <floorf>:
 80070d4:	ee10 3a10 	vmov	r3, s0
 80070d8:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80070dc:	3a7f      	subs	r2, #127	; 0x7f
 80070de:	2a16      	cmp	r2, #22
 80070e0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80070e4:	dc2a      	bgt.n	800713c <floorf+0x68>
 80070e6:	2a00      	cmp	r2, #0
 80070e8:	da11      	bge.n	800710e <floorf+0x3a>
 80070ea:	eddf 7a18 	vldr	s15, [pc, #96]	; 800714c <floorf+0x78>
 80070ee:	ee30 0a27 	vadd.f32	s0, s0, s15
 80070f2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80070f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070fa:	dd05      	ble.n	8007108 <floorf+0x34>
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	da23      	bge.n	8007148 <floorf+0x74>
 8007100:	4a13      	ldr	r2, [pc, #76]	; (8007150 <floorf+0x7c>)
 8007102:	2900      	cmp	r1, #0
 8007104:	bf18      	it	ne
 8007106:	4613      	movne	r3, r2
 8007108:	ee00 3a10 	vmov	s0, r3
 800710c:	4770      	bx	lr
 800710e:	4911      	ldr	r1, [pc, #68]	; (8007154 <floorf+0x80>)
 8007110:	4111      	asrs	r1, r2
 8007112:	420b      	tst	r3, r1
 8007114:	d0fa      	beq.n	800710c <floorf+0x38>
 8007116:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800714c <floorf+0x78>
 800711a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800711e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8007122:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007126:	ddef      	ble.n	8007108 <floorf+0x34>
 8007128:	2b00      	cmp	r3, #0
 800712a:	bfbe      	ittt	lt
 800712c:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 8007130:	fa40 f202 	asrlt.w	r2, r0, r2
 8007134:	189b      	addlt	r3, r3, r2
 8007136:	ea23 0301 	bic.w	r3, r3, r1
 800713a:	e7e5      	b.n	8007108 <floorf+0x34>
 800713c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8007140:	d3e4      	bcc.n	800710c <floorf+0x38>
 8007142:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007146:	4770      	bx	lr
 8007148:	2300      	movs	r3, #0
 800714a:	e7dd      	b.n	8007108 <floorf+0x34>
 800714c:	7149f2ca 	.word	0x7149f2ca
 8007150:	bf800000 	.word	0xbf800000
 8007154:	007fffff 	.word	0x007fffff

08007158 <scalbnf>:
 8007158:	ee10 3a10 	vmov	r3, s0
 800715c:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8007160:	d025      	beq.n	80071ae <scalbnf+0x56>
 8007162:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8007166:	d302      	bcc.n	800716e <scalbnf+0x16>
 8007168:	ee30 0a00 	vadd.f32	s0, s0, s0
 800716c:	4770      	bx	lr
 800716e:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8007172:	d122      	bne.n	80071ba <scalbnf+0x62>
 8007174:	4b2a      	ldr	r3, [pc, #168]	; (8007220 <scalbnf+0xc8>)
 8007176:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8007224 <scalbnf+0xcc>
 800717a:	4298      	cmp	r0, r3
 800717c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007180:	db16      	blt.n	80071b0 <scalbnf+0x58>
 8007182:	ee10 3a10 	vmov	r3, s0
 8007186:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800718a:	3a19      	subs	r2, #25
 800718c:	4402      	add	r2, r0
 800718e:	2afe      	cmp	r2, #254	; 0xfe
 8007190:	dd15      	ble.n	80071be <scalbnf+0x66>
 8007192:	ee10 3a10 	vmov	r3, s0
 8007196:	eddf 7a24 	vldr	s15, [pc, #144]	; 8007228 <scalbnf+0xd0>
 800719a:	eddf 6a24 	vldr	s13, [pc, #144]	; 800722c <scalbnf+0xd4>
 800719e:	2b00      	cmp	r3, #0
 80071a0:	eeb0 7a67 	vmov.f32	s14, s15
 80071a4:	bfb8      	it	lt
 80071a6:	eef0 7a66 	vmovlt.f32	s15, s13
 80071aa:	ee27 0a27 	vmul.f32	s0, s14, s15
 80071ae:	4770      	bx	lr
 80071b0:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8007230 <scalbnf+0xd8>
 80071b4:	ee20 0a27 	vmul.f32	s0, s0, s15
 80071b8:	4770      	bx	lr
 80071ba:	0dd2      	lsrs	r2, r2, #23
 80071bc:	e7e6      	b.n	800718c <scalbnf+0x34>
 80071be:	2a00      	cmp	r2, #0
 80071c0:	dd06      	ble.n	80071d0 <scalbnf+0x78>
 80071c2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80071c6:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 80071ca:	ee00 3a10 	vmov	s0, r3
 80071ce:	4770      	bx	lr
 80071d0:	f112 0f16 	cmn.w	r2, #22
 80071d4:	da1a      	bge.n	800720c <scalbnf+0xb4>
 80071d6:	f24c 3350 	movw	r3, #50000	; 0xc350
 80071da:	4298      	cmp	r0, r3
 80071dc:	ee10 3a10 	vmov	r3, s0
 80071e0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80071e4:	dd0a      	ble.n	80071fc <scalbnf+0xa4>
 80071e6:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8007228 <scalbnf+0xd0>
 80071ea:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800722c <scalbnf+0xd4>
 80071ee:	eef0 7a40 	vmov.f32	s15, s0
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	bf18      	it	ne
 80071f6:	eeb0 0a47 	vmovne.f32	s0, s14
 80071fa:	e7db      	b.n	80071b4 <scalbnf+0x5c>
 80071fc:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8007230 <scalbnf+0xd8>
 8007200:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8007234 <scalbnf+0xdc>
 8007204:	eef0 7a40 	vmov.f32	s15, s0
 8007208:	2b00      	cmp	r3, #0
 800720a:	e7f3      	b.n	80071f4 <scalbnf+0x9c>
 800720c:	3219      	adds	r2, #25
 800720e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007212:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8007216:	eddf 7a08 	vldr	s15, [pc, #32]	; 8007238 <scalbnf+0xe0>
 800721a:	ee07 3a10 	vmov	s14, r3
 800721e:	e7c4      	b.n	80071aa <scalbnf+0x52>
 8007220:	ffff3cb0 	.word	0xffff3cb0
 8007224:	4c000000 	.word	0x4c000000
 8007228:	7149f2ca 	.word	0x7149f2ca
 800722c:	f149f2ca 	.word	0xf149f2ca
 8007230:	0da24260 	.word	0x0da24260
 8007234:	8da24260 	.word	0x8da24260
 8007238:	33000000 	.word	0x33000000

0800723c <_init>:
 800723c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800723e:	bf00      	nop
 8007240:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007242:	bc08      	pop	{r3}
 8007244:	469e      	mov	lr, r3
 8007246:	4770      	bx	lr

08007248 <_fini>:
 8007248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800724a:	bf00      	nop
 800724c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800724e:	bc08      	pop	{r3}
 8007250:	469e      	mov	lr, r3
 8007252:	4770      	bx	lr
