

================================================================
== Vivado HLS Report for 'hls_video_block'
================================================================
* Date:           Sun Dec 16 17:14:02 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls_video_block
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|     2.700|        0.30|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+----------+
    |     Latency     |     Interval    | Pipeline |
    |   min  |   max  |   min  |   max  |   Type   |
    +--------+--------+--------+--------+----------+
    |  925930|  926645|  925922|  926644| dataflow |
    +--------+--------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +-----------------+--------------+--------+--------+--------+--------+---------+
        |                 |              |     Latency     |     Interval    | Pipeline|
        |     Instance    |    Module    |   min  |   max  |   min  |   max  |   Type  |
        +-----------------+--------------+--------+--------+--------+--------+---------+
        |hls_2DFilter_U0  |hls_2DFilter  |  925921|  925921|  925921|  925921|   none  |
        |AXIvideo2Mat_U0  |AXIvideo2Mat  |       3|  926643|       3|  926643|   none  |
        |CvtColor_U0      |CvtColor      |       1|  926641|       1|  926641|   none  |
        |Mat2AXIvideo_U0  |Mat2AXIvideo  |  924481|  924481|  924481|  924481|   none  |
        |CvtColor_1_U0    |CvtColor_1    |  923761|  923761|  923761|  923761|   none  |
        |Block_proc_U0    |Block_proc    |       0|       0|       0|       0|   none  |
        +-----------------+--------------+--------+--------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       -|       -|    -|
|FIFO             |        0|      -|      60|     254|    -|
|Instance         |        2|      3|    1024|    1948|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       -|    -|
|Register         |        -|      -|       -|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      3|    1084|    2202|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------+--------------+---------+-------+-----+-----+
    |     Instance    |    Module    | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------+--------------+---------+-------+-----+-----+
    |AXIvideo2Mat_U0  |AXIvideo2Mat  |        0|      0|  239|  494|
    |Block_proc_U0    |Block_proc    |        0|      0|    2|   29|
    |CvtColor_U0      |CvtColor      |        0|      3|  324|  299|
    |CvtColor_1_U0    |CvtColor_1    |        0|      0|   40|  185|
    |Mat2AXIvideo_U0  |Mat2AXIvideo  |        0|      0|  119|  368|
    |hls_2DFilter_U0  |hls_2DFilter  |        2|      0|  300|  573|
    +-----------------+--------------+---------+-------+-----+-----+
    |Total            |              |        2|      3| 1024| 1948|
    +-----------------+--------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------------+---------+---+----+------+-----+---------+
    |           Name           | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +--------------------------+---------+---+----+------+-----+---------+
    |im_1_data_stream_0_s_U    |        0|  5|  20|     2|    8|       16|
    |im_2_data_stream_0_s_U    |        0|  5|  20|     2|    8|       16|
    |input_mat_cols_V_c11_U    |        0|  5|  24|     2|   12|       24|
    |input_mat_cols_V_c_U      |        0|  5|  24|     2|   12|       24|
    |input_mat_data_strea_1_U  |        0|  5|  20|     2|    8|       16|
    |input_mat_data_strea_2_U  |        0|  5|  20|     2|    8|       16|
    |input_mat_data_strea_U    |        0|  5|  20|     2|    8|       16|
    |input_mat_rows_V_c10_U    |        0|  5|  23|     2|   11|       22|
    |input_mat_rows_V_c_U      |        0|  5|  23|     2|   11|       22|
    |output_mat_data_stre_1_U  |        0|  5|  20|     2|    8|       16|
    |output_mat_data_stre_2_U  |        0|  5|  20|     2|    8|       16|
    |output_mat_data_stre_U    |        0|  5|  20|     2|    8|       16|
    +--------------------------+---------+---+----+------+-----+---------+
    |Total                     |        0| 60| 254|    24|  110|      220|
    +--------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+--------------+--------------------+--------------+
|       RTL Ports      | Dir | Bits|   Protocol   |    Source Object   |    C Type    |
+----------------------+-----+-----+--------------+--------------------+--------------+
|INPUT_STREAM_TDATA    |  in |   24|     axis     |  VIDEO_IN_V_data_V |    pointer   |
|INPUT_STREAM_TKEEP    |  in |    3|     axis     |  VIDEO_IN_V_keep_V |    pointer   |
|INPUT_STREAM_TSTRB    |  in |    3|     axis     |  VIDEO_IN_V_strb_V |    pointer   |
|INPUT_STREAM_TUSER    |  in |    1|     axis     |  VIDEO_IN_V_user_V |    pointer   |
|INPUT_STREAM_TLAST    |  in |    1|     axis     |  VIDEO_IN_V_last_V |    pointer   |
|INPUT_STREAM_TID      |  in |    1|     axis     |   VIDEO_IN_V_id_V  |    pointer   |
|INPUT_STREAM_TDEST    |  in |    1|     axis     |  VIDEO_IN_V_dest_V |    pointer   |
|INPUT_STREAM_TVALID   |  in |    1|     axis     |  VIDEO_IN_V_dest_V |    pointer   |
|INPUT_STREAM_TREADY   | out |    1|     axis     |  VIDEO_IN_V_dest_V |    pointer   |
|OUTPUT_STREAM_TDATA   | out |   24|     axis     | VIDEO_OUT_V_data_V |    pointer   |
|OUTPUT_STREAM_TKEEP   | out |    3|     axis     | VIDEO_OUT_V_keep_V |    pointer   |
|OUTPUT_STREAM_TSTRB   | out |    3|     axis     | VIDEO_OUT_V_strb_V |    pointer   |
|OUTPUT_STREAM_TUSER   | out |    1|     axis     | VIDEO_OUT_V_user_V |    pointer   |
|OUTPUT_STREAM_TLAST   | out |    1|     axis     | VIDEO_OUT_V_last_V |    pointer   |
|OUTPUT_STREAM_TID     | out |    1|     axis     |  VIDEO_OUT_V_id_V  |    pointer   |
|OUTPUT_STREAM_TDEST   | out |    1|     axis     | VIDEO_OUT_V_dest_V |    pointer   |
|OUTPUT_STREAM_TVALID  | out |    1|     axis     | VIDEO_OUT_V_dest_V |    pointer   |
|OUTPUT_STREAM_TREADY  |  in |    1|     axis     | VIDEO_OUT_V_dest_V |    pointer   |
|ap_clk                |  in |    1| ap_ctrl_none |   hls_video_block  | return value |
|ap_rst_n              |  in |    1| ap_ctrl_none |   hls_video_block  | return value |
+----------------------+-----+-----+--------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_mat_cols_V_c11 = alloca i12, align 2"   --->   Operation 13 'alloca' 'input_mat_cols_V_c11' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_mat_rows_V_c10 = alloca i11, align 2"   --->   Operation 14 'alloca' 'input_mat_rows_V_c10' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_mat_cols_V_c = alloca i12, align 2"   --->   Operation 15 'alloca' 'input_mat_cols_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_mat_rows_V_c = alloca i11, align 2"   --->   Operation 16 'alloca' 'input_mat_rows_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_mat_data_strea = alloca i8, align 1" [hls_video_block/hls_video_block.cpp:69]   --->   Operation 17 'alloca' 'input_mat_data_strea' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_mat_data_strea_1 = alloca i8, align 1" [hls_video_block/hls_video_block.cpp:69]   --->   Operation 18 'alloca' 'input_mat_data_strea_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_mat_data_strea_2 = alloca i8, align 1" [hls_video_block/hls_video_block.cpp:69]   --->   Operation 19 'alloca' 'input_mat_data_strea_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%im_1_data_stream_0_s = alloca i8, align 1" [hls_video_block/hls_video_block.cpp:70]   --->   Operation 20 'alloca' 'im_1_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%im_2_data_stream_0_s = alloca i8, align 1" [hls_video_block/hls_video_block.cpp:71]   --->   Operation 21 'alloca' 'im_2_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%output_mat_data_stre = alloca i8, align 1" [hls_video_block/hls_video_block.cpp:72]   --->   Operation 22 'alloca' 'output_mat_data_stre' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%output_mat_data_stre_1 = alloca i8, align 1" [hls_video_block/hls_video_block.cpp:72]   --->   Operation 23 'alloca' 'output_mat_data_stre_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%output_mat_data_stre_2 = alloca i8, align 1" [hls_video_block/hls_video_block.cpp:72]   --->   Operation 24 'alloca' 'output_mat_data_stre_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call fastcc void @Block__proc(i11* %input_mat_rows_V_c, i12* %input_mat_cols_V_c)"   --->   Operation 25 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat(i24* %VIDEO_IN_V_data_V, i3* %VIDEO_IN_V_keep_V, i3* %VIDEO_IN_V_strb_V, i1* %VIDEO_IN_V_user_V, i1* %VIDEO_IN_V_last_V, i1* %VIDEO_IN_V_id_V, i1* %VIDEO_IN_V_dest_V, i11* nocapture %input_mat_rows_V_c, i12* nocapture %input_mat_cols_V_c, i8* %input_mat_data_strea, i8* %input_mat_data_strea_1, i8* %input_mat_data_strea_2, i11* %input_mat_rows_V_c10, i12* %input_mat_cols_V_c11)" [hls_video_block/hls_video_block.cpp:75]   --->   Operation 26 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat(i24* %VIDEO_IN_V_data_V, i3* %VIDEO_IN_V_keep_V, i3* %VIDEO_IN_V_strb_V, i1* %VIDEO_IN_V_user_V, i1* %VIDEO_IN_V_last_V, i1* %VIDEO_IN_V_id_V, i1* %VIDEO_IN_V_dest_V, i11* nocapture %input_mat_rows_V_c, i12* nocapture %input_mat_cols_V_c, i8* %input_mat_data_strea, i8* %input_mat_data_strea_1, i8* %input_mat_data_strea_2, i11* %input_mat_rows_V_c10, i12* %input_mat_cols_V_c11)" [hls_video_block/hls_video_block.cpp:75]   --->   Operation 27 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 28 [2/2] (0.00ns)   --->   "call fastcc void @CvtColor(i11* nocapture %input_mat_rows_V_c10, i12* nocapture %input_mat_cols_V_c11, i8* %input_mat_data_strea, i8* %input_mat_data_strea_1, i8* %input_mat_data_strea_2, i8* %im_1_data_stream_0_s)" [hls_video_block/hls_video_block.cpp:78]   --->   Operation 28 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 29 [1/2] (0.00ns)   --->   "call fastcc void @CvtColor(i11* nocapture %input_mat_rows_V_c10, i12* nocapture %input_mat_cols_V_c11, i8* %input_mat_data_strea, i8* %input_mat_data_strea_1, i8* %input_mat_data_strea_2, i8* %im_1_data_stream_0_s)" [hls_video_block/hls_video_block.cpp:78]   --->   Operation 29 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 30 [2/2] (0.00ns)   --->   "call fastcc void @hls_2DFilter(i8* %im_1_data_stream_0_s, i8* %im_2_data_stream_0_s)" [hls_video_block/hls_video_block.cpp:79]   --->   Operation 30 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 31 [1/2] (0.00ns)   --->   "call fastcc void @hls_2DFilter(i8* %im_1_data_stream_0_s, i8* %im_2_data_stream_0_s)" [hls_video_block/hls_video_block.cpp:79]   --->   Operation 31 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 32 [2/2] (0.00ns)   --->   "call fastcc void @CvtColor.1(i8* %im_2_data_stream_0_s, i8* %output_mat_data_stre, i8* %output_mat_data_stre_1, i8* %output_mat_data_stre_2)" [hls_video_block/hls_video_block.cpp:80]   --->   Operation 32 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 33 [1/2] (0.00ns)   --->   "call fastcc void @CvtColor.1(i8* %im_2_data_stream_0_s, i8* %output_mat_data_stre, i8* %output_mat_data_stre_1, i8* %output_mat_data_stre_2)" [hls_video_block/hls_video_block.cpp:80]   --->   Operation 33 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 34 [2/2] (0.00ns)   --->   "call fastcc void @Mat2AXIvideo(i8* %output_mat_data_stre, i8* %output_mat_data_stre_1, i8* %output_mat_data_stre_2, i24* %VIDEO_OUT_V_data_V, i3* %VIDEO_OUT_V_keep_V, i3* %VIDEO_OUT_V_strb_V, i1* %VIDEO_OUT_V_user_V, i1* %VIDEO_OUT_V_last_V, i1* %VIDEO_OUT_V_id_V, i1* %VIDEO_OUT_V_dest_V)" [hls_video_block/hls_video_block.cpp:83]   --->   Operation 34 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 35 [1/2] (0.00ns)   --->   "call fastcc void @Mat2AXIvideo(i8* %output_mat_data_stre, i8* %output_mat_data_stre_1, i8* %output_mat_data_stre_2, i24* %VIDEO_OUT_V_data_V, i3* %VIDEO_OUT_V_keep_V, i3* %VIDEO_OUT_V_strb_V, i1* %VIDEO_OUT_V_user_V, i1* %VIDEO_OUT_V_last_V, i1* %VIDEO_OUT_V_id_V, i1* %VIDEO_OUT_V_dest_V)" [hls_video_block/hls_video_block.cpp:83]   --->   Operation 35 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str2) nounwind" [hls_video_block/hls_video_block.cpp:67]   --->   Operation 36 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %VIDEO_IN_V_data_V), !map !232"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %VIDEO_IN_V_keep_V), !map !236"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %VIDEO_IN_V_strb_V), !map !240"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_IN_V_user_V), !map !244"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_IN_V_last_V), !map !248"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_IN_V_id_V), !map !252"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_IN_V_dest_V), !map !256"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %VIDEO_OUT_V_data_V), !map !260"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %VIDEO_OUT_V_keep_V), !map !264"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %VIDEO_OUT_V_strb_V), !map !268"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_OUT_V_user_V), !map !272"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_OUT_V_last_V), !map !276"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_OUT_V_id_V), !map !280"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_OUT_V_dest_V), !map !284"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @hls_video_block_str) nounwind"   --->   Operation 51 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @input_mat_OC_data_st_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %input_mat_data_strea, i8* %input_mat_data_strea)"   --->   Operation 52 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_mat_data_strea, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @input_mat_OC_data_st_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %input_mat_data_strea_1, i8* %input_mat_data_strea_1)"   --->   Operation 54 'specchannel' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_mat_data_strea_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @input_mat_OC_data_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %input_mat_data_strea_2, i8* %input_mat_data_strea_2)"   --->   Operation 56 'specchannel' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_mat_data_strea_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @im_1_OC_data_stream_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %im_1_data_stream_0_s, i8* %im_1_data_stream_0_s)"   --->   Operation 58 'specchannel' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %im_1_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @im_2_OC_data_stream_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %im_2_data_stream_0_s, i8* %im_2_data_stream_0_s)"   --->   Operation 60 'specchannel' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %im_2_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecChannel([28 x i8]* @output_mat_OC_data_s_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %output_mat_data_stre, i8* %output_mat_data_stre)"   --->   Operation 62 'specchannel' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %output_mat_data_stre, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecChannel([28 x i8]* @output_mat_OC_data_s_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %output_mat_data_stre_1, i8* %output_mat_data_stre_1)"   --->   Operation 64 'specchannel' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %output_mat_data_stre_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecChannel([28 x i8]* @output_mat_OC_data_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %output_mat_data_stre_2, i8* %output_mat_data_stre_2)"   --->   Operation 66 'specchannel' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %output_mat_data_stre_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %VIDEO_OUT_V_data_V, i3* %VIDEO_OUT_V_keep_V, i3* %VIDEO_OUT_V_strb_V, i1* %VIDEO_OUT_V_user_V, i1* %VIDEO_OUT_V_last_V, i1* %VIDEO_OUT_V_id_V, i1* %VIDEO_OUT_V_dest_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [10 x i8]* @p_str8, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [hls_video_block/hls_video_block.cpp:64]   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %VIDEO_IN_V_data_V, i3* %VIDEO_IN_V_keep_V, i3* %VIDEO_IN_V_strb_V, i1* %VIDEO_IN_V_user_V, i1* %VIDEO_IN_V_last_V, i1* %VIDEO_IN_V_id_V, i1* %VIDEO_IN_V_dest_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [9 x i8]* @p_str9, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [hls_video_block/hls_video_block.cpp:65]   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [hls_video_block/hls_video_block.cpp:66]   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @input_mat_OC_rows_OC_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %input_mat_rows_V_c, i11* %input_mat_rows_V_c)"   --->   Operation 71 'specchannel' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %input_mat_rows_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @input_mat_OC_cols_OC_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i12* %input_mat_cols_V_c, i12* %input_mat_cols_V_c)"   --->   Operation 73 'specchannel' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %input_mat_cols_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @input_mat_OC_rows_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %input_mat_rows_V_c10, i11* %input_mat_rows_V_c10)"   --->   Operation 75 'specchannel' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %input_mat_rows_V_c10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @input_mat_OC_cols_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i12* %input_mat_cols_V_c11, i12* %input_mat_cols_V_c11)"   --->   Operation 77 'specchannel' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %input_mat_cols_V_c11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "ret void" [hls_video_block/hls_video_block.cpp:85]   --->   Operation 79 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ VIDEO_IN_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_IN_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_IN_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_IN_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_IN_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_IN_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_IN_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_OUT_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_OUT_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_OUT_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_OUT_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_OUT_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_OUT_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_OUT_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_mat_cols_V_c11   (alloca              ) [ 0011111111111]
input_mat_rows_V_c10   (alloca              ) [ 0011111111111]
input_mat_cols_V_c     (alloca              ) [ 0111111111111]
input_mat_rows_V_c     (alloca              ) [ 0111111111111]
input_mat_data_strea   (alloca              ) [ 0011111111111]
input_mat_data_strea_1 (alloca              ) [ 0011111111111]
input_mat_data_strea_2 (alloca              ) [ 0011111111111]
im_1_data_stream_0_s   (alloca              ) [ 0011111111111]
im_2_data_stream_0_s   (alloca              ) [ 0011111111111]
output_mat_data_stre   (alloca              ) [ 0011111111111]
output_mat_data_stre_1 (alloca              ) [ 0011111111111]
output_mat_data_stre_2 (alloca              ) [ 0011111111111]
StgValue_25            (call                ) [ 0000000000000]
StgValue_27            (call                ) [ 0000000000000]
StgValue_29            (call                ) [ 0000000000000]
StgValue_31            (call                ) [ 0000000000000]
StgValue_33            (call                ) [ 0000000000000]
StgValue_35            (call                ) [ 0000000000000]
StgValue_36            (specdataflowpipeline) [ 0000000000000]
StgValue_37            (specbitsmap         ) [ 0000000000000]
StgValue_38            (specbitsmap         ) [ 0000000000000]
StgValue_39            (specbitsmap         ) [ 0000000000000]
StgValue_40            (specbitsmap         ) [ 0000000000000]
StgValue_41            (specbitsmap         ) [ 0000000000000]
StgValue_42            (specbitsmap         ) [ 0000000000000]
StgValue_43            (specbitsmap         ) [ 0000000000000]
StgValue_44            (specbitsmap         ) [ 0000000000000]
StgValue_45            (specbitsmap         ) [ 0000000000000]
StgValue_46            (specbitsmap         ) [ 0000000000000]
StgValue_47            (specbitsmap         ) [ 0000000000000]
StgValue_48            (specbitsmap         ) [ 0000000000000]
StgValue_49            (specbitsmap         ) [ 0000000000000]
StgValue_50            (specbitsmap         ) [ 0000000000000]
StgValue_51            (spectopmodule       ) [ 0000000000000]
empty                  (specchannel         ) [ 0000000000000]
StgValue_53            (specinterface       ) [ 0000000000000]
empty_10               (specchannel         ) [ 0000000000000]
StgValue_55            (specinterface       ) [ 0000000000000]
empty_11               (specchannel         ) [ 0000000000000]
StgValue_57            (specinterface       ) [ 0000000000000]
empty_12               (specchannel         ) [ 0000000000000]
StgValue_59            (specinterface       ) [ 0000000000000]
empty_13               (specchannel         ) [ 0000000000000]
StgValue_61            (specinterface       ) [ 0000000000000]
empty_14               (specchannel         ) [ 0000000000000]
StgValue_63            (specinterface       ) [ 0000000000000]
empty_15               (specchannel         ) [ 0000000000000]
StgValue_65            (specinterface       ) [ 0000000000000]
empty_16               (specchannel         ) [ 0000000000000]
StgValue_67            (specinterface       ) [ 0000000000000]
StgValue_68            (specinterface       ) [ 0000000000000]
StgValue_69            (specinterface       ) [ 0000000000000]
StgValue_70            (specinterface       ) [ 0000000000000]
empty_17               (specchannel         ) [ 0000000000000]
StgValue_72            (specinterface       ) [ 0000000000000]
empty_18               (specchannel         ) [ 0000000000000]
StgValue_74            (specinterface       ) [ 0000000000000]
empty_19               (specchannel         ) [ 0000000000000]
StgValue_76            (specinterface       ) [ 0000000000000]
empty_20               (specchannel         ) [ 0000000000000]
StgValue_78            (specinterface       ) [ 0000000000000]
StgValue_79            (ret                 ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="VIDEO_IN_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_IN_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="VIDEO_IN_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_IN_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="VIDEO_IN_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_IN_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="VIDEO_IN_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_IN_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="VIDEO_IN_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_IN_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="VIDEO_IN_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_IN_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="VIDEO_IN_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_IN_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="VIDEO_OUT_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_OUT_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="VIDEO_OUT_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_OUT_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="VIDEO_OUT_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_OUT_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="VIDEO_OUT_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_OUT_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="VIDEO_OUT_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_OUT_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="VIDEO_OUT_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_OUT_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="VIDEO_OUT_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_OUT_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block__proc"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2Mat"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CvtColor"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_2DFilter"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CvtColor.1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2AXIvideo"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_video_block_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_mat_OC_data_st_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_mat_OC_data_st_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_mat_OC_data_st"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="im_1_OC_data_stream_s"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="im_2_OC_data_stream_s"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_mat_OC_data_s_2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_mat_OC_data_s_1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_mat_OC_data_s"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_mat_OC_rows_OC_1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_mat_OC_cols_OC_1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_mat_OC_rows_OC"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_mat_OC_cols_OC"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="input_mat_cols_V_c11_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_mat_cols_V_c11/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="input_mat_rows_V_c10_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_mat_rows_V_c10/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="input_mat_cols_V_c_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_mat_cols_V_c/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="input_mat_rows_V_c_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_mat_rows_V_c/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="input_mat_data_strea_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_mat_data_strea/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="input_mat_data_strea_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_mat_data_strea_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="input_mat_data_strea_2_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_mat_data_strea_2/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="im_1_data_stream_0_s_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="im_1_data_stream_0_s/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="im_2_data_stream_0_s_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="im_2_data_stream_0_s/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="output_mat_data_stre_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_mat_data_stre/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="output_mat_data_stre_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_mat_data_stre_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="output_mat_data_stre_2_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_mat_data_stre_2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_hls_2DFilter_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="5"/>
<pin id="155" dir="0" index="2" bw="8" slack="5"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_30/6 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_AXIvideo2Mat_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="24" slack="0"/>
<pin id="161" dir="0" index="2" bw="3" slack="0"/>
<pin id="162" dir="0" index="3" bw="3" slack="0"/>
<pin id="163" dir="0" index="4" bw="1" slack="0"/>
<pin id="164" dir="0" index="5" bw="1" slack="0"/>
<pin id="165" dir="0" index="6" bw="1" slack="0"/>
<pin id="166" dir="0" index="7" bw="1" slack="0"/>
<pin id="167" dir="0" index="8" bw="11" slack="1"/>
<pin id="168" dir="0" index="9" bw="12" slack="1"/>
<pin id="169" dir="0" index="10" bw="8" slack="1"/>
<pin id="170" dir="0" index="11" bw="8" slack="1"/>
<pin id="171" dir="0" index="12" bw="8" slack="1"/>
<pin id="172" dir="0" index="13" bw="11" slack="1"/>
<pin id="173" dir="0" index="14" bw="12" slack="1"/>
<pin id="174" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_26/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_CvtColor_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="0" slack="0"/>
<pin id="185" dir="0" index="1" bw="11" slack="3"/>
<pin id="186" dir="0" index="2" bw="12" slack="3"/>
<pin id="187" dir="0" index="3" bw="8" slack="3"/>
<pin id="188" dir="0" index="4" bw="8" slack="3"/>
<pin id="189" dir="0" index="5" bw="8" slack="3"/>
<pin id="190" dir="0" index="6" bw="8" slack="3"/>
<pin id="191" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_28/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_Mat2AXIvideo_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="8" slack="9"/>
<pin id="196" dir="0" index="2" bw="8" slack="9"/>
<pin id="197" dir="0" index="3" bw="8" slack="9"/>
<pin id="198" dir="0" index="4" bw="24" slack="0"/>
<pin id="199" dir="0" index="5" bw="3" slack="0"/>
<pin id="200" dir="0" index="6" bw="3" slack="0"/>
<pin id="201" dir="0" index="7" bw="1" slack="0"/>
<pin id="202" dir="0" index="8" bw="1" slack="0"/>
<pin id="203" dir="0" index="9" bw="1" slack="0"/>
<pin id="204" dir="0" index="10" bw="1" slack="0"/>
<pin id="205" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_34/10 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_CvtColor_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="7"/>
<pin id="217" dir="0" index="2" bw="8" slack="7"/>
<pin id="218" dir="0" index="3" bw="8" slack="7"/>
<pin id="219" dir="0" index="4" bw="8" slack="7"/>
<pin id="220" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_32/8 "/>
</bind>
</comp>

<comp id="222" class="1004" name="StgValue_25_Block_proc_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="11" slack="0"/>
<pin id="225" dir="0" index="2" bw="12" slack="0"/>
<pin id="226" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_25/1 "/>
</bind>
</comp>

<comp id="228" class="1005" name="input_mat_cols_V_c11_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="12" slack="1"/>
<pin id="230" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_mat_cols_V_c11 "/>
</bind>
</comp>

<comp id="234" class="1005" name="input_mat_rows_V_c10_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="11" slack="1"/>
<pin id="236" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_mat_rows_V_c10 "/>
</bind>
</comp>

<comp id="240" class="1005" name="input_mat_cols_V_c_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="12" slack="0"/>
<pin id="242" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="input_mat_cols_V_c "/>
</bind>
</comp>

<comp id="246" class="1005" name="input_mat_rows_V_c_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="11" slack="0"/>
<pin id="248" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="input_mat_rows_V_c "/>
</bind>
</comp>

<comp id="252" class="1005" name="input_mat_data_strea_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="1"/>
<pin id="254" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_mat_data_strea "/>
</bind>
</comp>

<comp id="258" class="1005" name="input_mat_data_strea_1_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="1"/>
<pin id="260" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_mat_data_strea_1 "/>
</bind>
</comp>

<comp id="264" class="1005" name="input_mat_data_strea_2_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="1"/>
<pin id="266" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_mat_data_strea_2 "/>
</bind>
</comp>

<comp id="270" class="1005" name="im_1_data_stream_0_s_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="3"/>
<pin id="272" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="im_1_data_stream_0_s "/>
</bind>
</comp>

<comp id="276" class="1005" name="im_2_data_stream_0_s_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="5"/>
<pin id="278" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="im_2_data_stream_0_s "/>
</bind>
</comp>

<comp id="282" class="1005" name="output_mat_data_stre_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="7"/>
<pin id="284" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="output_mat_data_stre "/>
</bind>
</comp>

<comp id="288" class="1005" name="output_mat_data_stre_1_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="7"/>
<pin id="290" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="output_mat_data_stre_1 "/>
</bind>
</comp>

<comp id="294" class="1005" name="output_mat_data_stre_2_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="7"/>
<pin id="296" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="output_mat_data_stre_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="28" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="36" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="175"><net_src comp="32" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="176"><net_src comp="0" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="178"><net_src comp="4" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="179"><net_src comp="6" pin="0"/><net_sink comp="158" pin=4"/></net>

<net id="180"><net_src comp="8" pin="0"/><net_sink comp="158" pin=5"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="158" pin=6"/></net>

<net id="182"><net_src comp="12" pin="0"/><net_sink comp="158" pin=7"/></net>

<net id="192"><net_src comp="34" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="206"><net_src comp="40" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="207"><net_src comp="14" pin="0"/><net_sink comp="193" pin=4"/></net>

<net id="208"><net_src comp="16" pin="0"/><net_sink comp="193" pin=5"/></net>

<net id="209"><net_src comp="18" pin="0"/><net_sink comp="193" pin=6"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="193" pin=7"/></net>

<net id="211"><net_src comp="22" pin="0"/><net_sink comp="193" pin=8"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="193" pin=9"/></net>

<net id="213"><net_src comp="26" pin="0"/><net_sink comp="193" pin=10"/></net>

<net id="221"><net_src comp="38" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="227"><net_src comp="30" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="104" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="158" pin=14"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="237"><net_src comp="108" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="158" pin=13"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="243"><net_src comp="112" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="158" pin=9"/></net>

<net id="249"><net_src comp="116" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="158" pin=8"/></net>

<net id="255"><net_src comp="120" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="158" pin=10"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="183" pin=3"/></net>

<net id="261"><net_src comp="124" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="158" pin=11"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="183" pin=4"/></net>

<net id="267"><net_src comp="128" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="158" pin=12"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="183" pin=5"/></net>

<net id="273"><net_src comp="132" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="183" pin=6"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="279"><net_src comp="136" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="285"><net_src comp="140" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="291"><net_src comp="144" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="214" pin=3"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="297"><net_src comp="148" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="214" pin=4"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="193" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: VIDEO_OUT_V_data_V | {10 11 }
	Port: VIDEO_OUT_V_keep_V | {10 11 }
	Port: VIDEO_OUT_V_strb_V | {10 11 }
	Port: VIDEO_OUT_V_user_V | {10 11 }
	Port: VIDEO_OUT_V_last_V | {10 11 }
	Port: VIDEO_OUT_V_id_V | {10 11 }
	Port: VIDEO_OUT_V_dest_V | {10 11 }
 - Input state : 
	Port: hls_video_block : VIDEO_IN_V_data_V | {2 3 }
	Port: hls_video_block : VIDEO_IN_V_keep_V | {2 3 }
	Port: hls_video_block : VIDEO_IN_V_strb_V | {2 3 }
	Port: hls_video_block : VIDEO_IN_V_user_V | {2 3 }
	Port: hls_video_block : VIDEO_IN_V_last_V | {2 3 }
	Port: hls_video_block : VIDEO_IN_V_id_V | {2 3 }
	Port: hls_video_block : VIDEO_IN_V_dest_V | {2 3 }
  - Chain level:
	State 1
		StgValue_25 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |    grp_hls_2DFilter_fu_152    |    2    |    0    |  1.312  |   173   |   421   |
|          |    grp_AXIvideo2Mat_fu_158    |    0    |    0    |  0.656  |   221   |    72   |
|   call   |      grp_CvtColor_fu_183      |    0    |    3    |  0.656  |   188   |    97   |
|          |    grp_Mat2AXIvideo_fu_193    |    0    |    0    |  1.312  |    71   |    92   |
|          |     grp_CvtColor_1_fu_214     |    0    |    0    |    0    |    44   |    61   |
|          | StgValue_25_Block_proc_fu_222 |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   Total  |                               |    2    |    3    |  3.936  |   697   |   743   |
|----------|-------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
| im_1_data_stream_0_s_reg_270 |    8   |
| im_2_data_stream_0_s_reg_276 |    8   |
| input_mat_cols_V_c11_reg_228 |   12   |
|  input_mat_cols_V_c_reg_240  |   12   |
|input_mat_data_strea_1_reg_258|    8   |
|input_mat_data_strea_2_reg_264|    8   |
| input_mat_data_strea_reg_252 |    8   |
| input_mat_rows_V_c10_reg_234 |   11   |
|  input_mat_rows_V_c_reg_246  |   11   |
|output_mat_data_stre_1_reg_288|    8   |
|output_mat_data_stre_2_reg_294|    8   |
| output_mat_data_stre_reg_282 |    8   |
+------------------------------+--------+
|             Total            |   110  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |    3   |    3   |   697  |   743  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   110  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    3   |    3   |   807  |   743  |
+-----------+--------+--------+--------+--------+--------+
