Analysis & Synthesis report for Processor
Wed Jun 07 14:56:28 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for INSTRUCTION_ROM:IROM|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated
 16. Source assignments for IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1
 17. Parameter Settings for User Entity Instance: CPU:Processor|REGISTER:INSTRUCTION_REGISTER
 18. Parameter Settings for User Entity Instance: CPU:Processor|REGISTER:REGISTER_AR
 19. Parameter Settings for User Entity Instance: CPU:Processor|REGISTER:GENERAL_REGISTER
 20. Parameter Settings for User Entity Instance: CPU:Processor|REGISTER:REGISTER_01
 21. Parameter Settings for User Entity Instance: CPU:Processor|REGISTER:REGISTER_02
 22. Parameter Settings for User Entity Instance: CPU:Processor|REGISTER:REGISTER_TR
 23. Parameter Settings for User Entity Instance: CPU:Processor|REGISTER:REGISTER_AC
 24. Parameter Settings for User Entity Instance: CPU:Processor|REGISTER:PROGRAM_COUNTER
 25. Parameter Settings for User Entity Instance: CPU:Processor|ALU:ALUnit
 26. Parameter Settings for User Entity Instance: INSTRUCTION_ROM:IROM|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: IMAGE_RAM:ImageRam|altsyncram:altsyncram_component
 28. altsyncram Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "CPU:Processor|REGISTER:REGISTER_AC"
 30. Port Connectivity Checks: "CPU:Processor|REGISTER:GENERAL_REGISTER"
 31. Port Connectivity Checks: "CPU:Processor|REGISTER:INSTRUCTION_REGISTER"
 32. Port Connectivity Checks: "CPU:Processor"
 33. In-System Memory Content Editor Settings
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 07 14:56:28 2017       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; Processor                                   ;
; Top-level Entity Name              ; PROCESSOR                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 720                                         ;
;     Total combinational functions  ; 657                                         ;
;     Dedicated logic registers      ; 266                                         ;
; Total registers                    ; 266                                         ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 526,336                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; PROCESSOR          ; Processor          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                         ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------+-------------+
; ALU.v                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/Knight/Desktop/Processor/ALU.v                                                              ;             ;
; CONTROL_UNIT.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v                                                     ;             ;
; CPU.v                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/Knight/Desktop/Processor/CPU.v                                                              ;             ;
; MUX_FOR_BUS_B.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v                                                    ;             ;
; PROCESSOR.v                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/Knight/Desktop/Processor/PROCESSOR.v                                                        ;             ;
; REGISTER.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Knight/Desktop/Processor/REGISTER.v                                                         ;             ;
; INSTRUCTION_ROM.v                                                  ; yes             ; User Wizard-Generated File                   ; C:/Users/Knight/Desktop/Processor/INSTRUCTION_ROM.v                                                  ;             ;
; INSTRUCTION_FILE.mif                                               ; yes             ; User Memory Initialization File              ; C:/Users/Knight/Desktop/Processor/INSTRUCTION_FILE.mif                                               ;             ;
; IMAGE.mif                                                          ; yes             ; User Memory Initialization File              ; C:/Users/Knight/Desktop/Processor/IMAGE.mif                                                          ;             ;
; IMAGE_RAM.v                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/Knight/Desktop/Processor/IMAGE_RAM.v                                                        ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                         ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                   ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                ;             ;
; aglobal161.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                 ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                    ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                                    ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                  ;             ;
; db/altsyncram_u5c1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Knight/Desktop/Processor/db/altsyncram_u5c1.tdf                                             ;             ;
; db/altsyncram_udl1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Knight/Desktop/Processor/db/altsyncram_udl1.tdf                                             ;             ;
; db/altsyncram_eob2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Knight/Desktop/Processor/db/altsyncram_eob2.tdf                                             ;             ;
; db/decode_rsa.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Knight/Desktop/Processor/db/decode_rsa.tdf                                                  ;             ;
; db/decode_k8a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Knight/Desktop/Processor/db/decode_k8a.tdf                                                  ;             ;
; db/mux_bnb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Knight/Desktop/Processor/db/mux_bnb.tdf                                                     ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                 ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv             ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd                                   ; altera_sld  ;
; db/ip/sld415d47b4/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Knight/Desktop/Processor/db/ip/sld415d47b4/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Knight/Desktop/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Knight/Desktop/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Knight/Desktop/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Knight/Desktop/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Knight/Desktop/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                              ;             ;
; BRIDGE.v                                                           ; yes             ; User Verilog HDL File                        ; BRIDGE.v                                                                                             ;             ;
; UART_MODULE.v                                                      ; yes             ; User Verilog HDL File                        ; UART_MODULE.v                                                                                        ;             ;
; WHERE_SHOULD_DATA_GO.v                                             ; yes             ; User Verilog HDL File                        ; WHERE_SHOULD_DATA_GO.v                                                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 720                      ;
;                                             ;                          ;
; Total combinational functions               ; 657                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 333                      ;
;     -- 3 input functions                    ; 160                      ;
;     -- <=2 input functions                  ; 164                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 554                      ;
;     -- arithmetic mode                      ; 103                      ;
;                                             ;                          ;
; Total registers                             ; 266                      ;
;     -- Dedicated logic registers            ; 266                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 2                        ;
; Total memory bits                           ; 526336                   ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 222                      ;
; Total fan-out                               ; 5392                     ;
; Average fan-out                             ; 5.35                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |PROCESSOR                                                                                                                              ; 657 (1)             ; 266 (0)                   ; 526336      ; 0            ; 0       ; 0         ; 2    ; 0            ; |PROCESSOR                                                                                                                                                                                                                                                                                                                                            ; PROCESSOR                         ; work         ;
;    |CPU:Processor|                                                                                                                      ; 373 (0)             ; 125 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|CPU:Processor                                                                                                                                                                                                                                                                                                                              ; CPU                               ; work         ;
;       |ALU:ALUnit|                                                                                                                      ; 92 (92)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|CPU:Processor|ALU:ALUnit                                                                                                                                                                                                                                                                                                                   ; ALU                               ; work         ;
;       |CONTROL_UNIT:CUnit|                                                                                                              ; 99 (99)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit                                                                                                                                                                                                                                                                                                           ; CONTROL_UNIT                      ; work         ;
;       |CPU_CLOCK_GENERATOR:Clock|                                                                                                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|CPU:Processor|CPU_CLOCK_GENERATOR:Clock                                                                                                                                                                                                                                                                                                    ; CPU_CLOCK_GENERATOR               ; work         ;
;       |MUX_FOR_BUS_B:Muxer|                                                                                                             ; 113 (113)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|CPU:Processor|MUX_FOR_BUS_B:Muxer                                                                                                                                                                                                                                                                                                          ; MUX_FOR_BUS_B                     ; work         ;
;       |REGISTER:GENERAL_REGISTER|                                                                                                       ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|CPU:Processor|REGISTER:GENERAL_REGISTER                                                                                                                                                                                                                                                                                                    ; REGISTER                          ; work         ;
;       |REGISTER:INSTRUCTION_REGISTER|                                                                                                   ; 0 (0)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|CPU:Processor|REGISTER:INSTRUCTION_REGISTER                                                                                                                                                                                                                                                                                                ; REGISTER                          ; work         ;
;       |REGISTER:PROGRAM_COUNTER|                                                                                                        ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|CPU:Processor|REGISTER:PROGRAM_COUNTER                                                                                                                                                                                                                                                                                                     ; REGISTER                          ; work         ;
;       |REGISTER:REGISTER_01|                                                                                                            ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|CPU:Processor|REGISTER:REGISTER_01                                                                                                                                                                                                                                                                                                         ; REGISTER                          ; work         ;
;       |REGISTER:REGISTER_02|                                                                                                            ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|CPU:Processor|REGISTER:REGISTER_02                                                                                                                                                                                                                                                                                                         ; REGISTER                          ; work         ;
;       |REGISTER:REGISTER_AC|                                                                                                            ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|CPU:Processor|REGISTER:REGISTER_AC                                                                                                                                                                                                                                                                                                         ; REGISTER                          ; work         ;
;       |REGISTER:REGISTER_AR|                                                                                                            ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|CPU:Processor|REGISTER:REGISTER_AR                                                                                                                                                                                                                                                                                                         ; REGISTER                          ; work         ;
;       |REGISTER:REGISTER_TR|                                                                                                            ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|CPU:Processor|REGISTER:REGISTER_TR                                                                                                                                                                                                                                                                                                         ; REGISTER                          ; work         ;
;    |IMAGE_RAM:ImageRam|                                                                                                                 ; 164 (0)             ; 54 (0)                    ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|IMAGE_RAM:ImageRam                                                                                                                                                                                                                                                                                                                         ; IMAGE_RAM                         ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 164 (0)             ; 54 (0)                    ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|IMAGE_RAM:ImageRam|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;          |altsyncram_udl1:auto_generated|                                                                                               ; 164 (0)             ; 54 (0)                    ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated                                                                                                                                                                                                                                                          ; altsyncram_udl1                   ; work         ;
;             |altsyncram_eob2:altsyncram1|                                                                                               ; 96 (0)              ; 9 (9)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1                                                                                                                                                                                                                              ; altsyncram_eob2                   ; work         ;
;                |decode_k8a:rden_decode_a|                                                                                               ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|decode_k8a:rden_decode_a                                                                                                                                                                                                     ; decode_k8a                        ; work         ;
;                |decode_k8a:rden_decode_b|                                                                                               ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|decode_k8a:rden_decode_b                                                                                                                                                                                                     ; decode_k8a                        ; work         ;
;                |decode_rsa:decode4|                                                                                                     ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|decode_rsa:decode4                                                                                                                                                                                                           ; decode_rsa                        ; work         ;
;                |decode_rsa:decode5|                                                                                                     ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|decode_rsa:decode5                                                                                                                                                                                                           ; decode_rsa                        ; work         ;
;                |mux_bnb:mux6|                                                                                                           ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|mux_bnb:mux6                                                                                                                                                                                                                 ; mux_bnb                           ; work         ;
;                |mux_bnb:mux7|                                                                                                           ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|mux_bnb:mux7                                                                                                                                                                                                                 ; mux_bnb                           ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 68 (44)             ; 45 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                             ; sld_rom_sr                        ; work         ;
;    |INSTRUCTION_ROM:IROM|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|INSTRUCTION_ROM:IROM                                                                                                                                                                                                                                                                                                                       ; INSTRUCTION_ROM                   ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|INSTRUCTION_ROM:IROM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;          |altsyncram_u5c1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|INSTRUCTION_ROM:IROM|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated                                                                                                                                                                                                                                                        ; altsyncram_u5c1                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 119 (1)             ; 87 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 118 (0)             ; 87 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 118 (0)             ; 87 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 118 (1)             ; 87 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 117 (0)             ; 82 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 117 (81)            ; 82 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+----------------------+
; Name                                                                                                                     ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                  ;
+--------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+----------------------+
; IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM ; M9K  ; True Dual Port ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; IMAGE.mif            ;
; INSTRUCTION_ROM:IROM|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ALTSYNCRAM                           ; M9K  ; ROM            ; 256          ; 8            ; --           ; --           ; 2048   ; INSTRUCTION_FILE.mif ;
+--------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |PROCESSOR|INSTRUCTION_ROM:IROM                                                                                                                                                                                                                                                ; INSTRUCTION_ROM.v ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |PROCESSOR|IMAGE_RAM:ImageRam                                                                                                                                                                                                                                                  ; IMAGE_RAM.v       ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                   ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                     ;
+-----------------------------------------------------+------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                      ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------------------+------------------------+
; CPU:Processor|CONTROL_UNIT:CUnit|FINISH             ; CPU:Processor|CONTROL_UNIT:CUnit|WideOr0 ; yes                    ;
; CPU:Processor|CONTROL_UNIT:CUnit|NEXT_COMMAND[0]    ; CPU:Processor|CONTROL_UNIT:CUnit|WideOr0 ; yes                    ;
; CPU:Processor|CONTROL_UNIT:CUnit|NEXT_COMMAND[1]    ; CPU:Processor|CONTROL_UNIT:CUnit|WideOr0 ; yes                    ;
; CPU:Processor|CONTROL_UNIT:CUnit|NEXT_COMMAND[2]    ; CPU:Processor|CONTROL_UNIT:CUnit|WideOr0 ; yes                    ;
; CPU:Processor|CONTROL_UNIT:CUnit|NEXT_COMMAND[3]    ; CPU:Processor|CONTROL_UNIT:CUnit|WideOr0 ; yes                    ;
; CPU:Processor|CONTROL_UNIT:CUnit|NEXT_COMMAND[4]    ; CPU:Processor|CONTROL_UNIT:CUnit|WideOr0 ; yes                    ;
; CPU:Processor|CONTROL_UNIT:CUnit|NEXT_COMMAND[5]    ; CPU:Processor|CONTROL_UNIT:CUnit|WideOr0 ; yes                    ;
; CPU:Processor|CONTROL_UNIT:CUnit|SELECTORS[0]       ; CPU:Processor|CONTROL_UNIT:CUnit|WideOr0 ; yes                    ;
; CPU:Processor|MUX_FOR_BUS_B:Muxer|BUS[0]            ; CPU:Processor|MUX_FOR_BUS_B:Muxer|Mux16  ; yes                    ;
; CPU:Processor|ALU:ALUnit|FLAG_Z                     ; CPU:Processor|ALU:ALUnit|Mux1            ; yes                    ;
; CPU:Processor|MUX_FOR_BUS_B:Muxer|BUS[13]           ; CPU:Processor|MUX_FOR_BUS_B:Muxer|Mux16  ; yes                    ;
; CPU:Processor|CONTROL_UNIT:CUnit|SELECTORS[8]       ; CPU:Processor|CONTROL_UNIT:CUnit|WideOr0 ; yes                    ;
; CPU:Processor|CONTROL_UNIT:CUnit|SELECTORS[7]       ; CPU:Processor|CONTROL_UNIT:CUnit|WideOr0 ; yes                    ;
; CPU:Processor|MUX_FOR_BUS_B:Muxer|BUS[14]           ; CPU:Processor|MUX_FOR_BUS_B:Muxer|Mux16  ; yes                    ;
; CPU:Processor|MUX_FOR_BUS_B:Muxer|BUS[15]           ; CPU:Processor|MUX_FOR_BUS_B:Muxer|Mux16  ; yes                    ;
; CPU:Processor|CONTROL_UNIT:CUnit|REG_IN_B_BUS[3]    ; CPU:Processor|CONTROL_UNIT:CUnit|WideOr0 ; yes                    ;
; CPU:Processor|CONTROL_UNIT:CUnit|REG_IN_B_BUS[0]    ; CPU:Processor|CONTROL_UNIT:CUnit|WideOr0 ; yes                    ;
; CPU:Processor|CONTROL_UNIT:CUnit|REG_IN_B_BUS[1]    ; CPU:Processor|CONTROL_UNIT:CUnit|WideOr0 ; yes                    ;
; CPU:Processor|CONTROL_UNIT:CUnit|REG_IN_B_BUS[2]    ; CPU:Processor|CONTROL_UNIT:CUnit|WideOr0 ; yes                    ;
; CPU:Processor|MUX_FOR_BUS_B:Muxer|BUS[1]            ; CPU:Processor|MUX_FOR_BUS_B:Muxer|Mux16  ; yes                    ;
; CPU:Processor|MUX_FOR_BUS_B:Muxer|BUS[2]            ; CPU:Processor|MUX_FOR_BUS_B:Muxer|Mux16  ; yes                    ;
; CPU:Processor|MUX_FOR_BUS_B:Muxer|BUS[3]            ; CPU:Processor|MUX_FOR_BUS_B:Muxer|Mux16  ; yes                    ;
; CPU:Processor|MUX_FOR_BUS_B:Muxer|BUS[4]            ; CPU:Processor|MUX_FOR_BUS_B:Muxer|Mux16  ; yes                    ;
; CPU:Processor|MUX_FOR_BUS_B:Muxer|BUS[5]            ; CPU:Processor|MUX_FOR_BUS_B:Muxer|Mux16  ; yes                    ;
; CPU:Processor|MUX_FOR_BUS_B:Muxer|BUS[6]            ; CPU:Processor|MUX_FOR_BUS_B:Muxer|Mux16  ; yes                    ;
; CPU:Processor|MUX_FOR_BUS_B:Muxer|BUS[7]            ; CPU:Processor|MUX_FOR_BUS_B:Muxer|Mux16  ; yes                    ;
; CPU:Processor|MUX_FOR_BUS_B:Muxer|BUS[8]            ; CPU:Processor|MUX_FOR_BUS_B:Muxer|Mux16  ; yes                    ;
; CPU:Processor|MUX_FOR_BUS_B:Muxer|BUS[9]            ; CPU:Processor|MUX_FOR_BUS_B:Muxer|Mux16  ; yes                    ;
; CPU:Processor|MUX_FOR_BUS_B:Muxer|BUS[10]           ; CPU:Processor|MUX_FOR_BUS_B:Muxer|Mux16  ; yes                    ;
; CPU:Processor|MUX_FOR_BUS_B:Muxer|BUS[11]           ; CPU:Processor|MUX_FOR_BUS_B:Muxer|Mux16  ; yes                    ;
; CPU:Processor|MUX_FOR_BUS_B:Muxer|BUS[12]           ; CPU:Processor|MUX_FOR_BUS_B:Muxer|Mux16  ; yes                    ;
; CPU:Processor|CONTROL_UNIT:CUnit|FETCH              ; CPU:Processor|CONTROL_UNIT:CUnit|WideOr0 ; yes                    ;
; CPU:Processor|CONTROL_UNIT:CUnit|ALU_OP[0]          ; CPU:Processor|CONTROL_UNIT:CUnit|WideOr0 ; yes                    ;
; CPU:Processor|CONTROL_UNIT:CUnit|ALU_OP[1]          ; CPU:Processor|CONTROL_UNIT:CUnit|WideOr0 ; yes                    ;
; CPU:Processor|CONTROL_UNIT:CUnit|ALU_OP[2]          ; CPU:Processor|CONTROL_UNIT:CUnit|WideOr0 ; yes                    ;
; CPU:Processor|CONTROL_UNIT:CUnit|SELECTORS[10]      ; CPU:Processor|CONTROL_UNIT:CUnit|WideOr0 ; yes                    ;
; CPU:Processor|CONTROL_UNIT:CUnit|SELECTORS[4]       ; CPU:Processor|CONTROL_UNIT:CUnit|WideOr0 ; yes                    ;
; CPU:Processor|ALU:ALUnit|C_bus[0]                   ; CPU:Processor|ALU:ALUnit|Mux18           ; yes                    ;
; CPU:Processor|CONTROL_UNIT:CUnit|SELECTORS[1]       ; CPU:Processor|CONTROL_UNIT:CUnit|WideOr0 ; yes                    ;
; CPU:Processor|CONTROL_UNIT:CUnit|SELECTORS[2]       ; CPU:Processor|CONTROL_UNIT:CUnit|WideOr0 ; yes                    ;
; CPU:Processor|CONTROL_UNIT:CUnit|SELECTORS[3]       ; CPU:Processor|CONTROL_UNIT:CUnit|WideOr0 ; yes                    ;
; CPU:Processor|CONTROL_UNIT:CUnit|SELECTORS[12]      ; CPU:Processor|CONTROL_UNIT:CUnit|WideOr0 ; yes                    ;
; CPU:Processor|CONTROL_UNIT:CUnit|SELECTORS[6]       ; CPU:Processor|CONTROL_UNIT:CUnit|WideOr0 ; yes                    ;
; CPU:Processor|CONTROL_UNIT:CUnit|SELECTORS[11]      ; CPU:Processor|CONTROL_UNIT:CUnit|WideOr0 ; yes                    ;
; CPU:Processor|CONTROL_UNIT:CUnit|SELECTORS[5]       ; CPU:Processor|CONTROL_UNIT:CUnit|WideOr0 ; yes                    ;
; CPU:Processor|ALU:ALUnit|C_bus[1]                   ; CPU:Processor|ALU:ALUnit|Mux18           ; yes                    ;
; CPU:Processor|ALU:ALUnit|C_bus[2]                   ; CPU:Processor|ALU:ALUnit|Mux18           ; yes                    ;
; CPU:Processor|ALU:ALUnit|C_bus[3]                   ; CPU:Processor|ALU:ALUnit|Mux18           ; yes                    ;
; CPU:Processor|ALU:ALUnit|C_bus[4]                   ; CPU:Processor|ALU:ALUnit|Mux18           ; yes                    ;
; CPU:Processor|ALU:ALUnit|C_bus[5]                   ; CPU:Processor|ALU:ALUnit|Mux18           ; yes                    ;
; CPU:Processor|ALU:ALUnit|C_bus[6]                   ; CPU:Processor|ALU:ALUnit|Mux18           ; yes                    ;
; CPU:Processor|ALU:ALUnit|C_bus[7]                   ; CPU:Processor|ALU:ALUnit|Mux18           ; yes                    ;
; CPU:Processor|ALU:ALUnit|C_bus[8]                   ; CPU:Processor|ALU:ALUnit|Mux18           ; yes                    ;
; CPU:Processor|ALU:ALUnit|C_bus[9]                   ; CPU:Processor|ALU:ALUnit|Mux18           ; yes                    ;
; CPU:Processor|ALU:ALUnit|C_bus[10]                  ; CPU:Processor|ALU:ALUnit|Mux18           ; yes                    ;
; CPU:Processor|ALU:ALUnit|C_bus[11]                  ; CPU:Processor|ALU:ALUnit|Mux18           ; yes                    ;
; CPU:Processor|ALU:ALUnit|C_bus[12]                  ; CPU:Processor|ALU:ALUnit|Mux18           ; yes                    ;
; CPU:Processor|ALU:ALUnit|C_bus[13]                  ; CPU:Processor|ALU:ALUnit|Mux18           ; yes                    ;
; CPU:Processor|ALU:ALUnit|C_bus[14]                  ; CPU:Processor|ALU:ALUnit|Mux18           ; yes                    ;
; CPU:Processor|ALU:ALUnit|C_bus[15]                  ; CPU:Processor|ALU:ALUnit|Mux18           ; yes                    ;
; Number of user-specified and inferred latches = 60  ;                                          ;                        ;
+-----------------------------------------------------+------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                              ; Reason for Removal                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; CPU:Processor|REGISTER:INSTRUCTION_REGISTER|OUT[6,7]                                                                                       ; Lost fanout                            ;
; IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 3                                                                                                      ;                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 266   ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 99    ;
; Number of registers using Asynchronous Clear ; 62    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 218   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PROCESSOR|IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |PROCESSOR|IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |PROCESSOR|CPU:Processor|REGISTER:REGISTER_AR|OUT[7]                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |PROCESSOR|CPU:Processor|REGISTER:PROGRAM_COUNTER|OUT[0]                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |PROCESSOR|CPU:Processor|REGISTER:REGISTER_01|OUT[8]                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |PROCESSOR|CPU:Processor|REGISTER:REGISTER_02|OUT[6]                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |PROCESSOR|IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |PROCESSOR|IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |PROCESSOR|IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |PROCESSOR|CPU:Processor|ALU:ALUnit|Mux3                                                                                                                                                  ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; No         ; |PROCESSOR|CPU:Processor|ALU:ALUnit|Mux16                                                                                                                                                 ;
; 9:1                ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; No         ; |PROCESSOR|CPU:Processor|MUX_FOR_BUS_B:Muxer|Mux12                                                                                                                                        ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |PROCESSOR|CPU:Processor|MUX_FOR_BUS_B:Muxer|Mux7                                                                                                                                         ;
; 34:1               ; 2 bits    ; 44 LEs        ; 24 LEs               ; 20 LEs                 ; No         ; |PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit|Selector8                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for INSTRUCTION_ROM:IROM|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:Processor|REGISTER:INSTRUCTION_REGISTER ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; BITS           ; 8     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:Processor|REGISTER:REGISTER_AR ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; BITS           ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:Processor|REGISTER:GENERAL_REGISTER ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; BITS           ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:Processor|REGISTER:REGISTER_01 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; BITS           ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:Processor|REGISTER:REGISTER_02 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; BITS           ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:Processor|REGISTER:REGISTER_TR ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; BITS           ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:Processor|REGISTER:REGISTER_AC ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; BITS           ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:Processor|REGISTER:PROGRAM_COUNTER ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; BITS           ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:Processor|ALU:ALUnit ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; ADD            ; 000   ; Unsigned Binary                              ;
; SUB            ; 001   ; Unsigned Binary                              ;
; PASS           ; 010   ; Unsigned Binary                              ;
; ZER            ; 011   ; Unsigned Binary                              ;
; MUL4           ; 101   ; Unsigned Binary                              ;
; DIV2           ; 110   ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: INSTRUCTION_ROM:IROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; INSTRUCTION_FILE.mif ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_u5c1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IMAGE_RAM:ImageRam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; IMAGE.mif            ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_udl1      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 2                                                    ;
; Entity Instance                           ; INSTRUCTION_ROM:IROM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                  ;
;     -- WIDTH_A                            ; 8                                                    ;
;     -- NUMWORDS_A                         ; 256                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                               ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
; Entity Instance                           ; IMAGE_RAM:ImageRam|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                          ;
;     -- WIDTH_A                            ; 8                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                               ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
+-------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "CPU:Processor|REGISTER:REGISTER_AC" ;
+-----------+-------+----------+---------------------------------+
; Port      ; Type  ; Severity ; Details                         ;
+-----------+-------+----------+---------------------------------+
; INCREMENT ; Input ; Info     ; Stuck at GND                    ;
+-----------+-------+----------+---------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:Processor|REGISTER:GENERAL_REGISTER" ;
+-----------+-------+----------+--------------------------------------+
; Port      ; Type  ; Severity ; Details                              ;
+-----------+-------+----------+--------------------------------------+
; INCREMENT ; Input ; Info     ; Stuck at GND                         ;
+-----------+-------+----------+--------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:Processor|REGISTER:INSTRUCTION_REGISTER" ;
+-----------+-------+----------+------------------------------------------+
; Port      ; Type  ; Severity ; Details                                  ;
+-----------+-------+----------+------------------------------------------+
; INCREMENT ; Input ; Info     ; Stuck at GND                             ;
+-----------+-------+----------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:Processor"                                                                                                                ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                     ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; REG_AC ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "REG_AC[15..1]" have no fanouts ;
; REG_AC ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; REG_1  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "REG_1[15..1]" have no fanouts  ;
; REG_1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; REG_2  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "REG_2[15..1]" have no fanouts  ;
; REG_2  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; CMD    ; Output ; Warning  ; Output or bidir port (6 bits) is wider than the port expression (1 bits) it drives; bit(s) "CMD[5..1]" have no fanouts      ;
; CMD    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; Z_Flag ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                      ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; 0              ; IMRA        ; 8     ; 65536 ; Read/Write ; IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 29                          ;
; cycloneiii_ff         ; 179                         ;
;     CLR               ; 4                           ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 58                          ;
;     ENA CLR           ; 7                           ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SCLR          ; 5                           ;
;     ENA SLD           ; 72                          ;
;     plain             ; 16                          ;
; cycloneiii_lcell_comb ; 538                         ;
;     arith             ; 95                          ;
;         2 data inputs ; 80                          ;
;         3 data inputs ; 15                          ;
;     normal            ; 443                         ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 42                          ;
;         3 data inputs ; 113                         ;
;         4 data inputs ; 281                         ;
; cycloneiii_ram_block  ; 72                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.68                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Wed Jun 07 14:55:57 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 1
    Info (12023): Found entity 2: talu File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: CONTROL_UNIT File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file cpu.v
    Info (12023): Found entity 1: CPU File: C:/Users/Knight/Desktop/Processor/CPU.v Line: 1
    Info (12023): Found entity 2: CPU_CLOCK_GENERATOR File: C:/Users/Knight/Desktop/Processor/CPU.v Line: 138
Info (12021): Found 2 design units, including 2 entities, in source file mux_for_bus_b.v
    Info (12023): Found entity 1: MUX_FOR_BUS_B File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 1
    Info (12023): Found entity 2: tdmux File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file processor.v
    Info (12023): Found entity 1: PROCESSOR File: C:/Users/Knight/Desktop/Processor/PROCESSOR.v Line: 2
    Info (12023): Found entity 2: tPRO File: C:/Users/Knight/Desktop/Processor/PROCESSOR.v Line: 61
Info (12021): Found 2 design units, including 2 entities, in source file register.v
    Info (12023): Found entity 1: REGISTER File: C:/Users/Knight/Desktop/Processor/REGISTER.v Line: 1
    Info (12023): Found entity 2: treg File: C:/Users/Knight/Desktop/Processor/REGISTER.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file instruction_rom.v
    Info (12023): Found entity 1: INSTRUCTION_ROM File: C:/Users/Knight/Desktop/Processor/INSTRUCTION_ROM.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: RAM File: C:/Users/Knight/Desktop/Processor/RAM.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file image_ram.v
    Info (12023): Found entity 1: IMAGE_RAM File: C:/Users/Knight/Desktop/Processor/IMAGE_RAM.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at PROCESSOR.v(18): created implicit net for "CURRENTADDRESS" File: C:/Users/Knight/Desktop/Processor/PROCESSOR.v Line: 18
Warning (10236): Verilog HDL Implicit Net warning at PROCESSOR.v(19): created implicit net for "BUS_TO_RAM" File: C:/Users/Knight/Desktop/Processor/PROCESSOR.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at PROCESSOR.v(20): created implicit net for "INSTRUCTIONADDRESS" File: C:/Users/Knight/Desktop/Processor/PROCESSOR.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at PROCESSOR.v(21): created implicit net for "CURRENTINSTRUCTION" File: C:/Users/Knight/Desktop/Processor/PROCESSOR.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at PROCESSOR.v(22): created implicit net for "WEN" File: C:/Users/Knight/Desktop/Processor/PROCESSOR.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at PROCESSOR.v(23): created implicit net for "OUTPUT_FROM_RAM" File: C:/Users/Knight/Desktop/Processor/PROCESSOR.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at PROCESSOR.v(25): created implicit net for "ENABLE_DATA_TRANSMISSION" File: C:/Users/Knight/Desktop/Processor/PROCESSOR.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at PROCESSOR.v(37): created implicit net for "REG_AC" File: C:/Users/Knight/Desktop/Processor/PROCESSOR.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at PROCESSOR.v(38): created implicit net for "REG_1" File: C:/Users/Knight/Desktop/Processor/PROCESSOR.v Line: 38
Warning (10236): Verilog HDL Implicit Net warning at PROCESSOR.v(39): created implicit net for "REG_2" File: C:/Users/Knight/Desktop/Processor/PROCESSOR.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at PROCESSOR.v(40): created implicit net for "CMD" File: C:/Users/Knight/Desktop/Processor/PROCESSOR.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at PROCESSOR.v(41): created implicit net for "Z_Flag" File: C:/Users/Knight/Desktop/Processor/PROCESSOR.v Line: 41
Info (12127): Elaborating entity "PROCESSOR" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at PROCESSOR.v(18): object "CURRENTADDRESS" assigned a value but never read File: C:/Users/Knight/Desktop/Processor/PROCESSOR.v Line: 18
Warning (10036): Verilog HDL or VHDL warning at PROCESSOR.v(19): object "BUS_TO_RAM" assigned a value but never read File: C:/Users/Knight/Desktop/Processor/PROCESSOR.v Line: 19
Warning (10036): Verilog HDL or VHDL warning at PROCESSOR.v(20): object "INSTRUCTIONADDRESS" assigned a value but never read File: C:/Users/Knight/Desktop/Processor/PROCESSOR.v Line: 20
Warning (10036): Verilog HDL or VHDL warning at PROCESSOR.v(21): object "CURRENTINSTRUCTION" assigned a value but never read File: C:/Users/Knight/Desktop/Processor/PROCESSOR.v Line: 21
Warning (10036): Verilog HDL or VHDL warning at PROCESSOR.v(22): object "WEN" assigned a value but never read File: C:/Users/Knight/Desktop/Processor/PROCESSOR.v Line: 22
Warning (10036): Verilog HDL or VHDL warning at PROCESSOR.v(23): object "OUTPUT_FROM_RAM" assigned a value but never read File: C:/Users/Knight/Desktop/Processor/PROCESSOR.v Line: 23
Warning (10036): Verilog HDL or VHDL warning at PROCESSOR.v(25): object "ENABLE_DATA_TRANSMISSION" assigned a value but never read File: C:/Users/Knight/Desktop/Processor/PROCESSOR.v Line: 25
Warning (10858): Verilog HDL warning at PROCESSOR.v(13): object START_TRANSMISSION used but never assigned File: C:/Users/Knight/Desktop/Processor/PROCESSOR.v Line: 13
Warning (10858): Verilog HDL warning at PROCESSOR.v(14): object RAM_DATA used but never assigned File: C:/Users/Knight/Desktop/Processor/PROCESSOR.v Line: 14
Warning (10230): Verilog HDL assignment warning at PROCESSOR.v(18): truncated value with size 16 to match size of target (1) File: C:/Users/Knight/Desktop/Processor/PROCESSOR.v Line: 18
Warning (10230): Verilog HDL assignment warning at PROCESSOR.v(19): truncated value with size 8 to match size of target (1) File: C:/Users/Knight/Desktop/Processor/PROCESSOR.v Line: 19
Warning (10230): Verilog HDL assignment warning at PROCESSOR.v(20): truncated value with size 8 to match size of target (1) File: C:/Users/Knight/Desktop/Processor/PROCESSOR.v Line: 20
Warning (10230): Verilog HDL assignment warning at PROCESSOR.v(21): truncated value with size 8 to match size of target (1) File: C:/Users/Knight/Desktop/Processor/PROCESSOR.v Line: 21
Warning (10230): Verilog HDL assignment warning at PROCESSOR.v(23): truncated value with size 8 to match size of target (1) File: C:/Users/Knight/Desktop/Processor/PROCESSOR.v Line: 23
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:Processor" File: C:/Users/Knight/Desktop/Processor/PROCESSOR.v Line: 43
Info (12128): Elaborating entity "CPU_CLOCK_GENERATOR" for hierarchy "CPU:Processor|CPU_CLOCK_GENERATOR:Clock" File: C:/Users/Knight/Desktop/Processor/CPU.v Line: 36
Info (12128): Elaborating entity "MUX_FOR_BUS_B" for hierarchy "CPU:Processor|MUX_FOR_BUS_B:Muxer" File: C:/Users/Knight/Desktop/Processor/CPU.v Line: 50
Warning (10270): Verilog HDL Case Statement warning at MUX_FOR_BUS_B.v(13): incomplete case statement has no default case item File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at MUX_FOR_BUS_B.v(13): inferring latch(es) for variable "BUS", which holds its previous value in one or more paths through the always construct File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 13
Info (10041): Inferred latch for "BUS[0]" at MUX_FOR_BUS_B.v(13) File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 13
Info (10041): Inferred latch for "BUS[1]" at MUX_FOR_BUS_B.v(13) File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 13
Info (10041): Inferred latch for "BUS[2]" at MUX_FOR_BUS_B.v(13) File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 13
Info (10041): Inferred latch for "BUS[3]" at MUX_FOR_BUS_B.v(13) File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 13
Info (10041): Inferred latch for "BUS[4]" at MUX_FOR_BUS_B.v(13) File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 13
Info (10041): Inferred latch for "BUS[5]" at MUX_FOR_BUS_B.v(13) File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 13
Info (10041): Inferred latch for "BUS[6]" at MUX_FOR_BUS_B.v(13) File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 13
Info (10041): Inferred latch for "BUS[7]" at MUX_FOR_BUS_B.v(13) File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 13
Info (10041): Inferred latch for "BUS[8]" at MUX_FOR_BUS_B.v(13) File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 13
Info (10041): Inferred latch for "BUS[9]" at MUX_FOR_BUS_B.v(13) File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 13
Info (10041): Inferred latch for "BUS[10]" at MUX_FOR_BUS_B.v(13) File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 13
Info (10041): Inferred latch for "BUS[11]" at MUX_FOR_BUS_B.v(13) File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 13
Info (10041): Inferred latch for "BUS[12]" at MUX_FOR_BUS_B.v(13) File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 13
Info (10041): Inferred latch for "BUS[13]" at MUX_FOR_BUS_B.v(13) File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 13
Info (10041): Inferred latch for "BUS[14]" at MUX_FOR_BUS_B.v(13) File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 13
Info (10041): Inferred latch for "BUS[15]" at MUX_FOR_BUS_B.v(13) File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 13
Info (12128): Elaborating entity "CONTROL_UNIT" for hierarchy "CPU:Processor|CONTROL_UNIT:CUnit" File: C:/Users/Knight/Desktop/Processor/CPU.v Line: 62
Warning (10270): Verilog HDL Case Statement warning at CONTROL_UNIT.v(42): incomplete case statement has no default case item File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 42
Warning (10240): Verilog HDL Always Construct warning at CONTROL_UNIT.v(41): inferring latch(es) for variable "FETCH", which holds its previous value in one or more paths through the always construct File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (10240): Verilog HDL Always Construct warning at CONTROL_UNIT.v(41): inferring latch(es) for variable "FINISH", which holds its previous value in one or more paths through the always construct File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (10240): Verilog HDL Always Construct warning at CONTROL_UNIT.v(41): inferring latch(es) for variable "REG_IN_B_BUS", which holds its previous value in one or more paths through the always construct File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (10240): Verilog HDL Always Construct warning at CONTROL_UNIT.v(41): inferring latch(es) for variable "ALU_OP", which holds its previous value in one or more paths through the always construct File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (10240): Verilog HDL Always Construct warning at CONTROL_UNIT.v(41): inferring latch(es) for variable "SELECTORS", which holds its previous value in one or more paths through the always construct File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (10240): Verilog HDL Always Construct warning at CONTROL_UNIT.v(41): inferring latch(es) for variable "NEXT_COMMAND", which holds its previous value in one or more paths through the always construct File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Info (10041): Inferred latch for "NEXT_COMMAND[0]" at CONTROL_UNIT.v(41) File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Info (10041): Inferred latch for "NEXT_COMMAND[1]" at CONTROL_UNIT.v(41) File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Info (10041): Inferred latch for "NEXT_COMMAND[2]" at CONTROL_UNIT.v(41) File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Info (10041): Inferred latch for "NEXT_COMMAND[3]" at CONTROL_UNIT.v(41) File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Info (10041): Inferred latch for "NEXT_COMMAND[4]" at CONTROL_UNIT.v(41) File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Info (10041): Inferred latch for "NEXT_COMMAND[5]" at CONTROL_UNIT.v(41) File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Info (10041): Inferred latch for "SELECTORS[0]" at CONTROL_UNIT.v(41) File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Info (10041): Inferred latch for "SELECTORS[1]" at CONTROL_UNIT.v(41) File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Info (10041): Inferred latch for "SELECTORS[2]" at CONTROL_UNIT.v(41) File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Info (10041): Inferred latch for "SELECTORS[3]" at CONTROL_UNIT.v(41) File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Info (10041): Inferred latch for "SELECTORS[4]" at CONTROL_UNIT.v(41) File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Info (10041): Inferred latch for "SELECTORS[5]" at CONTROL_UNIT.v(41) File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Info (10041): Inferred latch for "SELECTORS[6]" at CONTROL_UNIT.v(41) File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Info (10041): Inferred latch for "SELECTORS[7]" at CONTROL_UNIT.v(41) File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Info (10041): Inferred latch for "SELECTORS[8]" at CONTROL_UNIT.v(41) File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Info (10041): Inferred latch for "SELECTORS[9]" at CONTROL_UNIT.v(41) File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Info (10041): Inferred latch for "SELECTORS[10]" at CONTROL_UNIT.v(41) File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Info (10041): Inferred latch for "SELECTORS[11]" at CONTROL_UNIT.v(41) File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Info (10041): Inferred latch for "SELECTORS[12]" at CONTROL_UNIT.v(41) File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Info (10041): Inferred latch for "ALU_OP[0]" at CONTROL_UNIT.v(41) File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Info (10041): Inferred latch for "ALU_OP[1]" at CONTROL_UNIT.v(41) File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Info (10041): Inferred latch for "ALU_OP[2]" at CONTROL_UNIT.v(41) File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Info (10041): Inferred latch for "REG_IN_B_BUS[0]" at CONTROL_UNIT.v(41) File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Info (10041): Inferred latch for "REG_IN_B_BUS[1]" at CONTROL_UNIT.v(41) File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Info (10041): Inferred latch for "REG_IN_B_BUS[2]" at CONTROL_UNIT.v(41) File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Info (10041): Inferred latch for "REG_IN_B_BUS[3]" at CONTROL_UNIT.v(41) File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Info (10041): Inferred latch for "FINISH" at CONTROL_UNIT.v(41) File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Info (10041): Inferred latch for "FETCH" at CONTROL_UNIT.v(41) File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Info (12128): Elaborating entity "REGISTER" for hierarchy "CPU:Processor|REGISTER:INSTRUCTION_REGISTER" File: C:/Users/Knight/Desktop/Processor/CPU.v Line: 70
Warning (10230): Verilog HDL assignment warning at REGISTER.v(13): truncated value with size 32 to match size of target (8) File: C:/Users/Knight/Desktop/Processor/REGISTER.v Line: 13
Info (12128): Elaborating entity "REGISTER" for hierarchy "CPU:Processor|REGISTER:REGISTER_AR" File: C:/Users/Knight/Desktop/Processor/CPU.v Line: 78
Warning (10230): Verilog HDL assignment warning at REGISTER.v(13): truncated value with size 32 to match size of target (16) File: C:/Users/Knight/Desktop/Processor/REGISTER.v Line: 13
Info (12128): Elaborating entity "ALU" for hierarchy "CPU:Processor|ALU:ALUnit" File: C:/Users/Knight/Desktop/Processor/CPU.v Line: 134
Warning (10270): Verilog HDL Case Statement warning at ALU.v(13): incomplete case statement has no default case item File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at ALU.v(11): inferring latch(es) for variable "C_bus", which holds its previous value in one or more paths through the always construct File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at ALU.v(11): inferring latch(es) for variable "FLAG_Z", which holds its previous value in one or more paths through the always construct File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 11
Info (10041): Inferred latch for "FLAG_Z" at ALU.v(11) File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 11
Info (10041): Inferred latch for "C_bus[0]" at ALU.v(11) File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 11
Info (10041): Inferred latch for "C_bus[1]" at ALU.v(11) File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 11
Info (10041): Inferred latch for "C_bus[2]" at ALU.v(11) File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 11
Info (10041): Inferred latch for "C_bus[3]" at ALU.v(11) File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 11
Info (10041): Inferred latch for "C_bus[4]" at ALU.v(11) File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 11
Info (10041): Inferred latch for "C_bus[5]" at ALU.v(11) File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 11
Info (10041): Inferred latch for "C_bus[6]" at ALU.v(11) File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 11
Info (10041): Inferred latch for "C_bus[7]" at ALU.v(11) File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 11
Info (10041): Inferred latch for "C_bus[8]" at ALU.v(11) File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 11
Info (10041): Inferred latch for "C_bus[9]" at ALU.v(11) File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 11
Info (10041): Inferred latch for "C_bus[10]" at ALU.v(11) File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 11
Info (10041): Inferred latch for "C_bus[11]" at ALU.v(11) File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 11
Info (10041): Inferred latch for "C_bus[12]" at ALU.v(11) File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 11
Info (10041): Inferred latch for "C_bus[13]" at ALU.v(11) File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 11
Info (10041): Inferred latch for "C_bus[14]" at ALU.v(11) File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 11
Info (10041): Inferred latch for "C_bus[15]" at ALU.v(11) File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 11
Info (12128): Elaborating entity "INSTRUCTION_ROM" for hierarchy "INSTRUCTION_ROM:IROM" File: C:/Users/Knight/Desktop/Processor/PROCESSOR.v Line: 49
Info (12128): Elaborating entity "altsyncram" for hierarchy "INSTRUCTION_ROM:IROM|altsyncram:altsyncram_component" File: C:/Users/Knight/Desktop/Processor/INSTRUCTION_ROM.v Line: 83
Info (12130): Elaborated megafunction instantiation "INSTRUCTION_ROM:IROM|altsyncram:altsyncram_component" File: C:/Users/Knight/Desktop/Processor/INSTRUCTION_ROM.v Line: 83
Info (12133): Instantiated megafunction "INSTRUCTION_ROM:IROM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Knight/Desktop/Processor/INSTRUCTION_ROM.v Line: 83
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "INSTRUCTION_FILE.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u5c1.tdf
    Info (12023): Found entity 1: altsyncram_u5c1 File: C:/Users/Knight/Desktop/Processor/db/altsyncram_u5c1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_u5c1" for hierarchy "INSTRUCTION_ROM:IROM|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "IMAGE_RAM" for hierarchy "IMAGE_RAM:ImageRam" File: C:/Users/Knight/Desktop/Processor/PROCESSOR.v Line: 57
Info (12128): Elaborating entity "altsyncram" for hierarchy "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component" File: C:/Users/Knight/Desktop/Processor/IMAGE_RAM.v Line: 86
Info (12130): Elaborated megafunction instantiation "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component" File: C:/Users/Knight/Desktop/Processor/IMAGE_RAM.v Line: 86
Info (12133): Instantiated megafunction "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Knight/Desktop/Processor/IMAGE_RAM.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "IMAGE.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=IMRA"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_udl1.tdf
    Info (12023): Found entity 1: altsyncram_udl1 File: C:/Users/Knight/Desktop/Processor/db/altsyncram_udl1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_udl1" for hierarchy "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eob2.tdf
    Info (12023): Found entity 1: altsyncram_eob2 File: C:/Users/Knight/Desktop/Processor/db/altsyncram_eob2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_eob2" for hierarchy "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1" File: C:/Users/Knight/Desktop/Processor/db/altsyncram_udl1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: C:/Users/Knight/Desktop/Processor/db/decode_rsa.tdf Line: 23
Info (12128): Elaborating entity "decode_rsa" for hierarchy "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|decode_rsa:decode4" File: C:/Users/Knight/Desktop/Processor/db/altsyncram_eob2.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a File: C:/Users/Knight/Desktop/Processor/db/decode_k8a.tdf Line: 23
Info (12128): Elaborating entity "decode_k8a" for hierarchy "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|decode_k8a:rden_decode_a" File: C:/Users/Knight/Desktop/Processor/db/altsyncram_eob2.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf
    Info (12023): Found entity 1: mux_bnb File: C:/Users/Knight/Desktop/Processor/db/mux_bnb.tdf Line: 23
Info (12128): Elaborating entity "mux_bnb" for hierarchy "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|mux_bnb:mux6" File: C:/Users/Knight/Desktop/Processor/db/altsyncram_eob2.tdf Line: 55
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Knight/Desktop/Processor/db/altsyncram_udl1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Knight/Desktop/Processor/db/altsyncram_udl1.tdf Line: 38
Info (12133): Instantiated megafunction "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/Knight/Desktop/Processor/db/altsyncram_udl1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1229804097"
    Info (12134): Parameter "NUMWORDS" = "65536"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "16"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2017.06.07.14:56:17 Progress: Loading sld415d47b4/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Knight/Desktop/Processor/db/ip/sld415d47b4/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Knight/Desktop/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Knight/Desktop/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Knight/Desktop/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Knight/Desktop/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Knight/Desktop/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Knight/Desktop/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch CPU:Processor|CONTROL_UNIT:CUnit|FINISH has unsafe behavior File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 5
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|CONTROL_COMMAND[0] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 39
Warning (13012): Latch CPU:Processor|CONTROL_UNIT:CUnit|NEXT_COMMAND[0] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|CONTROL_COMMAND[5] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 39
Warning (13012): Latch CPU:Processor|CONTROL_UNIT:CUnit|NEXT_COMMAND[1] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|CONTROL_COMMAND[5] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 39
Warning (13012): Latch CPU:Processor|CONTROL_UNIT:CUnit|NEXT_COMMAND[2] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|CONTROL_COMMAND[3] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 39
Warning (13012): Latch CPU:Processor|CONTROL_UNIT:CUnit|NEXT_COMMAND[3] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|CONTROL_COMMAND[5] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 39
Warning (13012): Latch CPU:Processor|CONTROL_UNIT:CUnit|NEXT_COMMAND[4] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|CONTROL_COMMAND[0] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 39
Warning (13012): Latch CPU:Processor|CONTROL_UNIT:CUnit|NEXT_COMMAND[5] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|CONTROL_COMMAND[1] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 39
Warning (13012): Latch CPU:Processor|CONTROL_UNIT:CUnit|SELECTORS[0] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|CONTROL_COMMAND[0] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 39
Warning (13012): Latch CPU:Processor|MUX_FOR_BUS_B:Muxer|BUS[0] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|REG_IN_B_BUS[3] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (13012): Latch CPU:Processor|ALU:ALUnit|FLAG_Z has unsafe behavior File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|ALU_OP[0] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (13012): Latch CPU:Processor|MUX_FOR_BUS_B:Muxer|BUS[13] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|REG_IN_B_BUS[3] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (13012): Latch CPU:Processor|CONTROL_UNIT:CUnit|SELECTORS[8] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|CONTROL_COMMAND[0] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 39
Warning (13012): Latch CPU:Processor|CONTROL_UNIT:CUnit|SELECTORS[7] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|CONTROL_COMMAND[0] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 39
Warning (13012): Latch CPU:Processor|MUX_FOR_BUS_B:Muxer|BUS[14] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|REG_IN_B_BUS[1] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (13012): Latch CPU:Processor|MUX_FOR_BUS_B:Muxer|BUS[15] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|REG_IN_B_BUS[3] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (13012): Latch CPU:Processor|CONTROL_UNIT:CUnit|REG_IN_B_BUS[3] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|CONTROL_COMMAND[0] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 39
Warning (13012): Latch CPU:Processor|CONTROL_UNIT:CUnit|REG_IN_B_BUS[0] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|CONTROL_COMMAND[3] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 39
Warning (13012): Latch CPU:Processor|CONTROL_UNIT:CUnit|REG_IN_B_BUS[1] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|CONTROL_COMMAND[3] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 39
Warning (13012): Latch CPU:Processor|CONTROL_UNIT:CUnit|REG_IN_B_BUS[2] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|CONTROL_COMMAND[3] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 39
Warning (13012): Latch CPU:Processor|MUX_FOR_BUS_B:Muxer|BUS[1] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|REG_IN_B_BUS[1] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (13012): Latch CPU:Processor|MUX_FOR_BUS_B:Muxer|BUS[2] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|REG_IN_B_BUS[3] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (13012): Latch CPU:Processor|MUX_FOR_BUS_B:Muxer|BUS[3] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|REG_IN_B_BUS[1] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (13012): Latch CPU:Processor|MUX_FOR_BUS_B:Muxer|BUS[4] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|REG_IN_B_BUS[3] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (13012): Latch CPU:Processor|MUX_FOR_BUS_B:Muxer|BUS[5] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|REG_IN_B_BUS[1] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (13012): Latch CPU:Processor|MUX_FOR_BUS_B:Muxer|BUS[6] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|REG_IN_B_BUS[3] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (13012): Latch CPU:Processor|MUX_FOR_BUS_B:Muxer|BUS[7] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|REG_IN_B_BUS[1] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (13012): Latch CPU:Processor|MUX_FOR_BUS_B:Muxer|BUS[8] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|REG_IN_B_BUS[1] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (13012): Latch CPU:Processor|MUX_FOR_BUS_B:Muxer|BUS[9] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|REG_IN_B_BUS[3] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (13012): Latch CPU:Processor|MUX_FOR_BUS_B:Muxer|BUS[10] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|REG_IN_B_BUS[1] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (13012): Latch CPU:Processor|MUX_FOR_BUS_B:Muxer|BUS[11] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|REG_IN_B_BUS[3] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (13012): Latch CPU:Processor|MUX_FOR_BUS_B:Muxer|BUS[12] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|REG_IN_B_BUS[1] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (13012): Latch CPU:Processor|CONTROL_UNIT:CUnit|FETCH has unsafe behavior File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 5
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|CONTROL_COMMAND[0] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 39
Warning (13012): Latch CPU:Processor|CONTROL_UNIT:CUnit|ALU_OP[0] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|CONTROL_COMMAND[2] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 39
Warning (13012): Latch CPU:Processor|CONTROL_UNIT:CUnit|ALU_OP[1] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|CONTROL_COMMAND[3] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 39
Warning (13012): Latch CPU:Processor|CONTROL_UNIT:CUnit|ALU_OP[2] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|CONTROL_COMMAND[4] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 39
Warning (13012): Latch CPU:Processor|CONTROL_UNIT:CUnit|SELECTORS[10] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|CONTROL_COMMAND[0] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 39
Warning (13012): Latch CPU:Processor|CONTROL_UNIT:CUnit|SELECTORS[4] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|CONTROL_COMMAND[0] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 39
Warning (13012): Latch CPU:Processor|ALU:ALUnit|C_bus[0] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|ALU_OP[1] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (13012): Latch CPU:Processor|CONTROL_UNIT:CUnit|SELECTORS[1] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|CONTROL_COMMAND[4] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 39
Warning (13012): Latch CPU:Processor|CONTROL_UNIT:CUnit|SELECTORS[2] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|CONTROL_COMMAND[0] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 39
Warning (13012): Latch CPU:Processor|CONTROL_UNIT:CUnit|SELECTORS[3] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|CONTROL_COMMAND[0] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 39
Warning (13012): Latch CPU:Processor|CONTROL_UNIT:CUnit|SELECTORS[12] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|CONTROL_COMMAND[1] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 39
Warning (13012): Latch CPU:Processor|CONTROL_UNIT:CUnit|SELECTORS[6] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|CONTROL_COMMAND[0] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 39
Warning (13012): Latch CPU:Processor|CONTROL_UNIT:CUnit|SELECTORS[11] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|CONTROL_COMMAND[0] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 39
Warning (13012): Latch CPU:Processor|CONTROL_UNIT:CUnit|SELECTORS[5] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|CONTROL_COMMAND[0] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 39
Warning (13012): Latch CPU:Processor|ALU:ALUnit|C_bus[1] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|ALU_OP[1] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (13012): Latch CPU:Processor|ALU:ALUnit|C_bus[2] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|ALU_OP[2] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (13012): Latch CPU:Processor|ALU:ALUnit|C_bus[3] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|ALU_OP[2] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (13012): Latch CPU:Processor|ALU:ALUnit|C_bus[4] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|ALU_OP[2] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (13012): Latch CPU:Processor|ALU:ALUnit|C_bus[5] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|ALU_OP[2] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (13012): Latch CPU:Processor|ALU:ALUnit|C_bus[6] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|ALU_OP[2] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (13012): Latch CPU:Processor|ALU:ALUnit|C_bus[7] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|ALU_OP[2] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (13012): Latch CPU:Processor|ALU:ALUnit|C_bus[8] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|ALU_OP[2] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (13012): Latch CPU:Processor|ALU:ALUnit|C_bus[9] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|ALU_OP[2] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (13012): Latch CPU:Processor|ALU:ALUnit|C_bus[10] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|ALU_OP[2] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (13012): Latch CPU:Processor|ALU:ALUnit|C_bus[11] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|ALU_OP[2] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (13012): Latch CPU:Processor|ALU:ALUnit|C_bus[12] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|ALU_OP[2] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (13012): Latch CPU:Processor|ALU:ALUnit|C_bus[13] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|ALU_OP[2] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (13012): Latch CPU:Processor|ALU:ALUnit|C_bus[14] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|ALU_OP[2] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Warning (13012): Latch CPU:Processor|ALU:ALUnit|C_bus[15] has unsafe behavior File: C:/Users/Knight/Desktop/Processor/ALU.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:Processor|CONTROL_UNIT:CUnit|ALU_OP[2] File: C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v Line: 41
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 841 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 762 logic cells
    Info (21064): Implemented 72 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 162 warnings
    Info: Peak virtual memory: 684 megabytes
    Info: Processing ended: Wed Jun 07 14:56:28 2017
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:01:04


