{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651459540938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651459540947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 21:45:40 2022 " "Processing started: Sun May 01 21:45:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651459540947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459540947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 385_Final_Project -c 385_Final_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off 385_Final_Project -c 385_Final_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459540947 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651459542330 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651459542330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/labfinalsoc.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/labfinalsoc.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc " "Found entity 1: labfinalsoc" {  } { { "labfinalsoc/synthesis/labfinalsoc.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459555904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459555904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "labfinalsoc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459555932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459555932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "labfinalsoc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459555953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459555953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_irq_mapper " "Found entity 1: labfinalsoc_irq_mapper" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_irq_mapper.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459555958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459555958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_mm_interconnect_0 " "Found entity 1: labfinalsoc_mm_interconnect_0" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_mm_interconnect_0_avalon_st_adapter_006 " "Found entity 1: labfinalsoc_mm_interconnect_0_avalon_st_adapter_006" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter_006.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: labfinalsoc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: labfinalsoc_mm_interconnect_0_avalon_st_adapter" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "labfinalsoc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "labfinalsoc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "labfinalsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: labfinalsoc_mm_interconnect_0_rsp_mux_001" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file labfinalsoc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "labfinalsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556168 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "labfinalsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_mm_interconnect_0_rsp_mux " "Found entity 1: labfinalsoc_mm_interconnect_0_rsp_mux" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: labfinalsoc_mm_interconnect_0_rsp_demux_001" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_mm_interconnect_0_rsp_demux " "Found entity 1: labfinalsoc_mm_interconnect_0_rsp_demux" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: labfinalsoc_mm_interconnect_0_cmd_mux_001" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_mm_interconnect_0_cmd_mux " "Found entity 1: labfinalsoc_mm_interconnect_0_cmd_mux" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: labfinalsoc_mm_interconnect_0_cmd_demux_001" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_mm_interconnect_0_cmd_demux " "Found entity 1: labfinalsoc_mm_interconnect_0_cmd_demux" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556400 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556400 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556400 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556400 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651459556439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "labfinalsoc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "labfinalsoc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651459556491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "labfinalsoc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "labfinalsoc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "labfinalsoc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "labfinalsoc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel labfinalsoc_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at labfinalsoc_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651459556550 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel labfinalsoc_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at labfinalsoc_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651459556550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_mm_interconnect_0_router_008_default_decode " "Found entity 1: labfinalsoc_mm_interconnect_0_router_008_default_decode" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556551 ""} { "Info" "ISGN_ENTITY_NAME" "2 labfinalsoc_mm_interconnect_0_router_008 " "Found entity 2: labfinalsoc_mm_interconnect_0_router_008" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel labfinalsoc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at labfinalsoc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651459556555 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel labfinalsoc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at labfinalsoc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651459556555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_mm_interconnect_0_router_003_default_decode " "Found entity 1: labfinalsoc_mm_interconnect_0_router_003_default_decode" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556558 ""} { "Info" "ISGN_ENTITY_NAME" "2 labfinalsoc_mm_interconnect_0_router_003 " "Found entity 2: labfinalsoc_mm_interconnect_0_router_003" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel labfinalsoc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at labfinalsoc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651459556563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel labfinalsoc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at labfinalsoc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651459556563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_mm_interconnect_0_router_002_default_decode " "Found entity 1: labfinalsoc_mm_interconnect_0_router_002_default_decode" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556565 ""} { "Info" "ISGN_ENTITY_NAME" "2 labfinalsoc_mm_interconnect_0_router_002 " "Found entity 2: labfinalsoc_mm_interconnect_0_router_002" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556565 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel labfinalsoc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at labfinalsoc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651459556592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel labfinalsoc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at labfinalsoc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651459556592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_mm_interconnect_0_router_001_default_decode " "Found entity 1: labfinalsoc_mm_interconnect_0_router_001_default_decode" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556595 ""} { "Info" "ISGN_ENTITY_NAME" "2 labfinalsoc_mm_interconnect_0_router_001 " "Found entity 2: labfinalsoc_mm_interconnect_0_router_001" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel labfinalsoc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at labfinalsoc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651459556622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel labfinalsoc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at labfinalsoc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651459556622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_mm_interconnect_0_router_default_decode " "Found entity 1: labfinalsoc_mm_interconnect_0_router_default_decode" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556626 ""} { "Info" "ISGN_ENTITY_NAME" "2 labfinalsoc_mm_interconnect_0_router " "Found entity 2: labfinalsoc_mm_interconnect_0_router" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "labfinalsoc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "labfinalsoc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "labfinalsoc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "labfinalsoc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "labfinalsoc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_usb_rst " "Found entity 1: labfinalsoc_usb_rst" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_usb_rst.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_usb_gpx " "Found entity 1: labfinalsoc_usb_gpx" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_usb_gpx.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_timer " "Found entity 1: labfinalsoc_timer" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_timer.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_sysid_qsys_0 " "Found entity 1: labfinalsoc_sysid_qsys_0" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_sysid_qsys_0.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_spi_0 " "Found entity 1: labfinalsoc_spi_0" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_spi_0.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_sdram_input_efifo_module " "Found entity 1: labfinalsoc_sdram_input_efifo_module" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_sdram.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556920 ""} { "Info" "ISGN_ENTITY_NAME" "2 labfinalsoc_sdram " "Found entity 2: labfinalsoc_sdram" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_sdram.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_onchip_memory2_0 " "Found entity 1: labfinalsoc_onchip_memory2_0" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_onchip_memory2_0.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_nios2_gen2_0 " "Found entity 1: labfinalsoc_nios2_gen2_0" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: labfinalsoc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556994 ""} { "Info" "ISGN_ENTITY_NAME" "2 labfinalsoc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: labfinalsoc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556994 ""} { "Info" "ISGN_ENTITY_NAME" "3 labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556994 ""} { "Info" "ISGN_ENTITY_NAME" "4 labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556994 ""} { "Info" "ISGN_ENTITY_NAME" "5 labfinalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: labfinalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556994 ""} { "Info" "ISGN_ENTITY_NAME" "6 labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556994 ""} { "Info" "ISGN_ENTITY_NAME" "7 labfinalsoc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: labfinalsoc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556994 ""} { "Info" "ISGN_ENTITY_NAME" "8 labfinalsoc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: labfinalsoc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556994 ""} { "Info" "ISGN_ENTITY_NAME" "9 labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556994 ""} { "Info" "ISGN_ENTITY_NAME" "10 labfinalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: labfinalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556994 ""} { "Info" "ISGN_ENTITY_NAME" "11 labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556994 ""} { "Info" "ISGN_ENTITY_NAME" "12 labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556994 ""} { "Info" "ISGN_ENTITY_NAME" "13 labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556994 ""} { "Info" "ISGN_ENTITY_NAME" "14 labfinalsoc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: labfinalsoc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556994 ""} { "Info" "ISGN_ENTITY_NAME" "15 labfinalsoc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: labfinalsoc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556994 ""} { "Info" "ISGN_ENTITY_NAME" "16 labfinalsoc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: labfinalsoc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556994 ""} { "Info" "ISGN_ENTITY_NAME" "17 labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556994 ""} { "Info" "ISGN_ENTITY_NAME" "18 labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556994 ""} { "Info" "ISGN_ENTITY_NAME" "19 labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556994 ""} { "Info" "ISGN_ENTITY_NAME" "20 labfinalsoc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: labfinalsoc_nios2_gen2_0_cpu_nios2_oci" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556994 ""} { "Info" "ISGN_ENTITY_NAME" "21 labfinalsoc_nios2_gen2_0_cpu " "Found entity 21: labfinalsoc_nios2_gen2_0_cpu" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459556994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459556994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459557000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459557000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459557013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459557013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459557029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459557029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_nios2_gen2_0_cpu_test_bench " "Found entity 1: labfinalsoc_nios2_gen2_0_cpu_test_bench" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459557061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459557061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_leds_pio " "Found entity 1: labfinalsoc_leds_pio" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_leds_pio.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459557066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459557066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_keycode " "Found entity 1: labfinalsoc_keycode" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_keycode.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459557071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459557071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_key " "Found entity 1: labfinalsoc_key" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_key.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459557078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459557078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_jtag_uart_sim_scfifo_w " "Found entity 1: labfinalsoc_jtag_uart_sim_scfifo_w" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459557115 ""} { "Info" "ISGN_ENTITY_NAME" "2 labfinalsoc_jtag_uart_scfifo_w " "Found entity 2: labfinalsoc_jtag_uart_scfifo_w" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459557115 ""} { "Info" "ISGN_ENTITY_NAME" "3 labfinalsoc_jtag_uart_sim_scfifo_r " "Found entity 3: labfinalsoc_jtag_uart_sim_scfifo_r" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459557115 ""} { "Info" "ISGN_ENTITY_NAME" "4 labfinalsoc_jtag_uart_scfifo_r " "Found entity 4: labfinalsoc_jtag_uart_scfifo_r" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459557115 ""} { "Info" "ISGN_ENTITY_NAME" "5 labfinalsoc_jtag_uart " "Found entity 5: labfinalsoc_jtag_uart" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459557115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459557115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_hex_digits.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_hex_digits.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_hex_digits " "Found entity 1: labfinalsoc_hex_digits" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_hex_digits.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_hex_digits.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459557125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459557125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/labfinalsoc_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinalsoc_altpll_0_dffpipe_l2c " "Found entity 1: labfinalsoc_altpll_0_dffpipe_l2c" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_altpll_0.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459557155 ""} { "Info" "ISGN_ENTITY_NAME" "2 labfinalsoc_altpll_0_stdsync_sv6 " "Found entity 2: labfinalsoc_altpll_0_stdsync_sv6" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_altpll_0.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459557155 ""} { "Info" "ISGN_ENTITY_NAME" "3 labfinalsoc_altpll_0_altpll_vg92 " "Found entity 3: labfinalsoc_altpll_0_altpll_vg92" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_altpll_0.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459557155 ""} { "Info" "ISGN_ENTITY_NAME" "4 labfinalsoc_altpll_0 " "Found entity 4: labfinalsoc_altpll_0" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_altpll_0.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_altpll_0.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459557155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459557155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text_avl_interface " "Found entity 1: vga_text_avl_interface" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459557161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459557161 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651459557165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459557169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459557169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinaltop.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinaltop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labfinaltop " "Found entity 1: labfinaltop" {  } { { "labfinaltop.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459557176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459557176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459557181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459557181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_text_avl_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_text_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text_avl_interface " "Found entity 1: vga_text_avl_interface" {  } { { "vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/vga_text_avl_interface.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459557191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459557191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_two.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_two.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_two_electric_boogaloo " "Found entity 1: clk_two_electric_boogaloo" {  } { { "clk_two.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/clk_two.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459557196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459557196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawing.sv 1 1 " "Found 1 design units, including 1 entities, in source file drawing.sv" { { "Info" "ISGN_ENTITY_NAME" "1 drawing " "Found entity 1: drawing" {  } { { "drawing.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/drawing.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459557202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459557202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459557207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459557207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocm.v 1 1 " "Found 1 design units, including 1 entities, in source file ocm.v" { { "Info" "ISGN_ENTITY_NAME" "1 OCM " "Found entity 1: OCM" {  } { { "OCM.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/OCM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459557212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459557212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palette " "Found entity 1: palette" {  } { { "palette.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459557221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459557221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file score_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 score_reg " "Found entity 1: score_reg" {  } { { "SCORE_REG.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/SCORE_REG.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459557228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459557228 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset_h labfinaltop.sv(103) " "Verilog HDL Implicit Net warning at labfinaltop.sv(103): created implicit net for \"Reset_h\"" {  } { { "labfinaltop.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459557229 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga_text_avl_interface.sv(221) " "Verilog HDL Instantiation warning at vga_text_avl_interface.sv(221): instance has no name" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 221 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651459557230 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "labfinalsoc_sdram.v(318) " "Verilog HDL or VHDL warning at labfinalsoc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_sdram.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651459557259 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "labfinalsoc_sdram.v(328) " "Verilog HDL or VHDL warning at labfinalsoc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_sdram.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651459557259 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "labfinalsoc_sdram.v(338) " "Verilog HDL or VHDL warning at labfinalsoc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_sdram.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651459557259 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "labfinalsoc_sdram.v(682) " "Verilog HDL or VHDL warning at labfinalsoc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_sdram.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651459557262 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "labfinalsoc_spi_0.v(402) " "Verilog HDL or VHDL warning at labfinalsoc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_spi_0.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651459557263 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga_text_avl_interface.sv(221) " "Verilog HDL Instantiation warning at vga_text_avl_interface.sv(221): instance has no name" {  } { { "vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/vga_text_avl_interface.sv" 221 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651459557312 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "labfinaltop " "Elaborating entity \"labfinaltop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651459557471 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Reset_h labfinaltop.sv(103) " "Verilog HDL or VHDL warning at labfinaltop.sv(103): object \"Reset_h\" assigned a value but never read" {  } { { "labfinaltop.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651459557479 "|labfinaltop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "labfinaltop.sv" "hex_driver4" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459557504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc labfinalsoc:u0 " "Elaborating entity \"labfinalsoc\" for hierarchy \"labfinalsoc:u0\"" {  } { { "labfinaltop.sv" "u0" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459557537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_text_avl_interface labfinalsoc:u0\|vga_text_avl_interface:vga_text_mode_controller_0 " "Elaborating entity \"vga_text_avl_interface\" for hierarchy \"labfinalsoc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\"" {  } { { "labfinalsoc/synthesis/labfinalsoc.v" "vga_text_mode_controller_0" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459557612 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FONT_ADDR vga_text_avl_interface.sv(25) " "Verilog HDL or VHDL warning at vga_text_avl_interface.sv(25): object \"FONT_ADDR\" assigned a value but never read" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651459557613 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BGD_REG vga_text_avl_interface.sv(71) " "Verilog HDL or VHDL warning at vga_text_avl_interface.sv(71): object \"BGD_REG\" assigned a value but never read" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651459557614 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "SANDBOX_X vga_text_avl_interface.sv(146) " "Verilog HDL warning at vga_text_avl_interface.sv(146): object SANDBOX_X used but never assigned" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 146 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651459557614 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "SANDBOX_Y vga_text_avl_interface.sv(147) " "Verilog HDL warning at vga_text_avl_interface.sv(147): object SANDBOX_Y used but never assigned" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 147 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651459557614 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PIECE_LENGTH vga_text_avl_interface.sv(148) " "Verilog HDL warning at vga_text_avl_interface.sv(148): object PIECE_LENGTH used but never assigned" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 148 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651459557614 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_text_avl_interface.sv(164) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(164): truncated value with size 32 to match size of target (9)" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651459557616 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 vga_text_avl_interface.sv(165) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(165): truncated value with size 10 to match size of target (9)" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651459557616 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 vga_text_avl_interface.sv(173) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(173): truncated value with size 32 to match size of target (2)" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651459557616 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_text_avl_interface.sv(192) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(192): truncated value with size 32 to match size of target (8)" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651459557618 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_text_avl_interface.sv(193) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(193): truncated value with size 32 to match size of target (8)" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651459557618 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vga_text_avl_interface.sv(199) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(199): truncated value with size 32 to match size of target (6)" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651459557619 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LOCAL_REG\[1\]\[19..0\] 0 vga_text_avl_interface.sv(30) " "Net \"LOCAL_REG\[1\]\[19..0\]\" at vga_text_avl_interface.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651459557621 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LOCAL_REG\[2\]\[19..0\] 0 vga_text_avl_interface.sv(30) " "Net \"LOCAL_REG\[2\]\[19..0\]\" at vga_text_avl_interface.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651459557621 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LOCAL_REG\[3\]\[19..0\] 0 vga_text_avl_interface.sv(30) " "Net \"LOCAL_REG\[3\]\[19..0\]\" at vga_text_avl_interface.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651459557621 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LOCAL_REG\[5\]\[19..0\] 0 vga_text_avl_interface.sv(30) " "Net \"LOCAL_REG\[5\]\[19..0\]\" at vga_text_avl_interface.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651459557621 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LOCAL_REG\[6\]\[19..0\] 0 vga_text_avl_interface.sv(30) " "Net \"LOCAL_REG\[6\]\[19..0\]\" at vga_text_avl_interface.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651459557621 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LOCAL_REG\[7\]\[19..0\] 0 vga_text_avl_interface.sv(30) " "Net \"LOCAL_REG\[7\]\[19..0\]\" at vga_text_avl_interface.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651459557621 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LOCAL_REG\[8\]\[19..0\] 0 vga_text_avl_interface.sv(30) " "Net \"LOCAL_REG\[8\]\[19..0\]\" at vga_text_avl_interface.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651459557621 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LOCAL_REG\[9\]\[19..0\] 0 vga_text_avl_interface.sv(30) " "Net \"LOCAL_REG\[9\]\[19..0\]\" at vga_text_avl_interface.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651459557621 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LOCAL_REG\[10\]\[19..0\] 0 vga_text_avl_interface.sv(30) " "Net \"LOCAL_REG\[10\]\[19..0\]\" at vga_text_avl_interface.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651459557621 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LOCAL_REG\[11\]\[19..0\] 0 vga_text_avl_interface.sv(30) " "Net \"LOCAL_REG\[11\]\[19..0\]\" at vga_text_avl_interface.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651459557621 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LOCAL_REG\[12\]\[19..0\] 0 vga_text_avl_interface.sv(30) " "Net \"LOCAL_REG\[12\]\[19..0\]\" at vga_text_avl_interface.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651459557621 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LOCAL_REG\[13\]\[19..0\] 0 vga_text_avl_interface.sv(30) " "Net \"LOCAL_REG\[13\]\[19..0\]\" at vga_text_avl_interface.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651459557621 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LOCAL_REG\[14\]\[19..0\] 0 vga_text_avl_interface.sv(30) " "Net \"LOCAL_REG\[14\]\[19..0\]\" at vga_text_avl_interface.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651459557621 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LOCAL_REG\[15\]\[19..0\] 0 vga_text_avl_interface.sv(30) " "Net \"LOCAL_REG\[15\]\[19..0\]\" at vga_text_avl_interface.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651459557621 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LOCAL_REG\[16\]\[19..0\] 0 vga_text_avl_interface.sv(30) " "Net \"LOCAL_REG\[16\]\[19..0\]\" at vga_text_avl_interface.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651459557622 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LOCAL_REG\[17\]\[19..0\] 0 vga_text_avl_interface.sv(30) " "Net \"LOCAL_REG\[17\]\[19..0\]\" at vga_text_avl_interface.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651459557622 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LOCAL_REG\[18\]\[19..0\] 0 vga_text_avl_interface.sv(30) " "Net \"LOCAL_REG\[18\]\[19..0\]\" at vga_text_avl_interface.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651459557622 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LOCAL_REG\[19\]\[19..0\] 0 vga_text_avl_interface.sv(30) " "Net \"LOCAL_REG\[19\]\[19..0\]\" at vga_text_avl_interface.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651459557622 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LOCAL_REG\[20\]\[19..0\] 0 vga_text_avl_interface.sv(30) " "Net \"LOCAL_REG\[20\]\[19..0\]\" at vga_text_avl_interface.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651459557622 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LOCAL_REG\[21\]\[19..0\] 0 vga_text_avl_interface.sv(30) " "Net \"LOCAL_REG\[21\]\[19..0\]\" at vga_text_avl_interface.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651459557622 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LOCAL_REG\[22\]\[19..0\] 0 vga_text_avl_interface.sv(30) " "Net \"LOCAL_REG\[22\]\[19..0\]\" at vga_text_avl_interface.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651459557622 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LOCAL_REG\[23\]\[19..0\] 0 vga_text_avl_interface.sv(30) " "Net \"LOCAL_REG\[23\]\[19..0\]\" at vga_text_avl_interface.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651459557622 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LOCAL_REG\[24\]\[19..0\] 0 vga_text_avl_interface.sv(30) " "Net \"LOCAL_REG\[24\]\[19..0\]\" at vga_text_avl_interface.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651459557622 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LOCAL_REG\[25\]\[19..0\] 0 vga_text_avl_interface.sv(30) " "Net \"LOCAL_REG\[25\]\[19..0\]\" at vga_text_avl_interface.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651459557622 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LOCAL_REG\[26\]\[19..0\] 0 vga_text_avl_interface.sv(30) " "Net \"LOCAL_REG\[26\]\[19..0\]\" at vga_text_avl_interface.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651459557622 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LOCAL_REG\[27\]\[19..0\] 0 vga_text_avl_interface.sv(30) " "Net \"LOCAL_REG\[27\]\[19..0\]\" at vga_text_avl_interface.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651459557622 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LOCAL_REG\[28\]\[19..0\] 0 vga_text_avl_interface.sv(30) " "Net \"LOCAL_REG\[28\]\[19..0\]\" at vga_text_avl_interface.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651459557623 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LOCAL_REG\[29\]\[19..0\] 0 vga_text_avl_interface.sv(30) " "Net \"LOCAL_REG\[29\]\[19..0\]\" at vga_text_avl_interface.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651459557623 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AVL_READDATA vga_text_avl_interface.sv(18) " "Output port \"AVL_READDATA\" at vga_text_avl_interface.sv(18) has no driver" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651459557624 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller labfinalsoc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:text_writing_controller_instantiation " "Elaborating entity \"vga_controller\" for hierarchy \"labfinalsoc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:text_writing_controller_instantiation\"" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "text_writing_controller_instantiation" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459557650 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651459557651 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:text_writing_controller_instantiation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651459557652 "|labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:text_writing_controller_instantiation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawing labfinalsoc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|drawing:piece_tile " "Elaborating entity \"drawing\" for hierarchy \"labfinalsoc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|drawing:piece_tile\"" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "piece_tile" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459557671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "palette labfinalsoc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|palette:level_colors " "Elaborating entity \"palette\" for hierarchy \"labfinalsoc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|palette:level_colors\"" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "level_colors" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459557689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_reg labfinalsoc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|score_reg:print_score " "Elaborating entity \"score_reg\" for hierarchy \"labfinalsoc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|score_reg:print_score\"" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "print_score" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459557709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom labfinalsoc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font_rom:comb_622 " "Elaborating entity \"font_rom\" for hierarchy \"labfinalsoc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font_rom:comb_622\"" {  } { { "labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" "comb_622" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459557730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_altpll_0 labfinalsoc:u0\|labfinalsoc_altpll_0:altpll_0 " "Elaborating entity \"labfinalsoc_altpll_0\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_altpll_0:altpll_0\"" {  } { { "labfinalsoc/synthesis/labfinalsoc.v" "altpll_0" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459558012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_altpll_0_stdsync_sv6 labfinalsoc:u0\|labfinalsoc_altpll_0:altpll_0\|labfinalsoc_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"labfinalsoc_altpll_0_stdsync_sv6\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_altpll_0:altpll_0\|labfinalsoc_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_altpll_0.v" "stdsync2" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_altpll_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459558030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_altpll_0_dffpipe_l2c labfinalsoc:u0\|labfinalsoc_altpll_0:altpll_0\|labfinalsoc_altpll_0_stdsync_sv6:stdsync2\|labfinalsoc_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"labfinalsoc_altpll_0_dffpipe_l2c\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_altpll_0:altpll_0\|labfinalsoc_altpll_0_stdsync_sv6:stdsync2\|labfinalsoc_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_altpll_0.v" "dffpipe3" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459558046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_altpll_0_altpll_vg92 labfinalsoc:u0\|labfinalsoc_altpll_0:altpll_0\|labfinalsoc_altpll_0_altpll_vg92:sd1 " "Elaborating entity \"labfinalsoc_altpll_0_altpll_vg92\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_altpll_0:altpll_0\|labfinalsoc_altpll_0_altpll_vg92:sd1\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_altpll_0.v" "sd1" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_altpll_0.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459558060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_hex_digits labfinalsoc:u0\|labfinalsoc_hex_digits:hex_digits " "Elaborating entity \"labfinalsoc_hex_digits\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_hex_digits:hex_digits\"" {  } { { "labfinalsoc/synthesis/labfinalsoc.v" "hex_digits" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459558099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_jtag_uart labfinalsoc:u0\|labfinalsoc_jtag_uart:jtag_uart " "Elaborating entity \"labfinalsoc_jtag_uart\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_jtag_uart:jtag_uart\"" {  } { { "labfinalsoc/synthesis/labfinalsoc.v" "jtag_uart" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459558116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_jtag_uart_scfifo_w labfinalsoc:u0\|labfinalsoc_jtag_uart:jtag_uart\|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w " "Elaborating entity \"labfinalsoc_jtag_uart_scfifo_w\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_jtag_uart:jtag_uart\|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v" "the_labfinalsoc_jtag_uart_scfifo_w" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459558136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo labfinalsoc:u0\|labfinalsoc_jtag_uart:jtag_uart\|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_jtag_uart:jtag_uart\|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v" "wfifo" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459558370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "labfinalsoc:u0\|labfinalsoc_jtag_uart:jtag_uart\|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"labfinalsoc:u0\|labfinalsoc_jtag_uart:jtag_uart\|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459558386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "labfinalsoc:u0\|labfinalsoc_jtag_uart:jtag_uart\|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"labfinalsoc:u0\|labfinalsoc_jtag_uart:jtag_uart\|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459558386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459558386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459558386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459558386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459558386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459558386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459558386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459558386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459558386 ""}  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651459558386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459558452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459558452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 labfinalsoc:u0\|labfinalsoc_jtag_uart:jtag_uart\|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_jtag_uart:jtag_uart\|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459558452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459558484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459558484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 labfinalsoc:u0\|labfinalsoc_jtag_uart:jtag_uart\|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_jtag_uart:jtag_uart\|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/Connie/Desktop/385_Final_Project/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459558484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459558525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459558525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf labfinalsoc:u0\|labfinalsoc_jtag_uart:jtag_uart\|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_jtag_uart:jtag_uart\|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/Connie/Desktop/385_Final_Project/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459558533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459558591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459558591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 labfinalsoc:u0\|labfinalsoc_jtag_uart:jtag_uart\|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_jtag_uart:jtag_uart\|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Connie/Desktop/385_Final_Project/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459558591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459558668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459558668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 labfinalsoc:u0\|labfinalsoc_jtag_uart:jtag_uart\|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_jtag_uart:jtag_uart\|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/Connie/Desktop/385_Final_Project/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459558668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459558767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459558767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b labfinalsoc:u0\|labfinalsoc_jtag_uart:jtag_uart\|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_jtag_uart:jtag_uart\|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/Connie/Desktop/385_Final_Project/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459558776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_jtag_uart_scfifo_r labfinalsoc:u0\|labfinalsoc_jtag_uart:jtag_uart\|labfinalsoc_jtag_uart_scfifo_r:the_labfinalsoc_jtag_uart_scfifo_r " "Elaborating entity \"labfinalsoc_jtag_uart_scfifo_r\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_jtag_uart:jtag_uart\|labfinalsoc_jtag_uart_scfifo_r:the_labfinalsoc_jtag_uart_scfifo_r\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v" "the_labfinalsoc_jtag_uart_scfifo_r" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459558825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic labfinalsoc:u0\|labfinalsoc_jtag_uart:jtag_uart\|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_jtag_uart:jtag_uart\|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v" "labfinalsoc_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459559336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "labfinalsoc:u0\|labfinalsoc_jtag_uart:jtag_uart\|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"labfinalsoc:u0\|labfinalsoc_jtag_uart:jtag_uart\|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459559361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "labfinalsoc:u0\|labfinalsoc_jtag_uart:jtag_uart\|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"labfinalsoc:u0\|labfinalsoc_jtag_uart:jtag_uart\|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459559361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459559361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459559361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459559361 ""}  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651459559361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter labfinalsoc:u0\|labfinalsoc_jtag_uart:jtag_uart\|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_jtag_uart:jtag_uart\|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459560036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl labfinalsoc:u0\|labfinalsoc_jtag_uart:jtag_uart\|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_jtag_uart:jtag_uart\|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459560210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_key labfinalsoc:u0\|labfinalsoc_key:key " "Elaborating entity \"labfinalsoc_key\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_key:key\"" {  } { { "labfinalsoc/synthesis/labfinalsoc.v" "key" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459560270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_keycode labfinalsoc:u0\|labfinalsoc_keycode:keycode " "Elaborating entity \"labfinalsoc_keycode\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_keycode:keycode\"" {  } { { "labfinalsoc/synthesis/labfinalsoc.v" "keycode" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459560286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_leds_pio labfinalsoc:u0\|labfinalsoc_leds_pio:leds_pio " "Elaborating entity \"labfinalsoc_leds_pio\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_leds_pio:leds_pio\"" {  } { { "labfinalsoc/synthesis/labfinalsoc.v" "leds_pio" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459560304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_nios2_gen2_0 labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"labfinalsoc_nios2_gen2_0\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "labfinalsoc/synthesis/labfinalsoc.v" "nios2_gen2_0" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459560329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_nios2_gen2_0_cpu labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"labfinalsoc_nios2_gen2_0_cpu\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0.v" "cpu" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459560346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_nios2_gen2_0_cpu_test_bench labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_test_bench:the_labfinalsoc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"labfinalsoc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_test_bench:the_labfinalsoc_nios2_gen2_0_cpu_test_bench\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "the_labfinalsoc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459560463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_nios2_gen2_0_cpu_register_bank_a_module labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_register_bank_a_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"labfinalsoc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_register_bank_a_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "labfinalsoc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459560487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_register_bank_a_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_register_bank_a_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459560579 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_register_bank_a_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_register_bank_a_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459560604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_register_bank_a_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_register_bank_a_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459560604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459560604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459560604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459560604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459560604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459560604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459560604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459560604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459560604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459560604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459560604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459560604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459560604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459560604 ""}  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651459560604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459560662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459560662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_register_bank_a_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_register_bank_a_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459560670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_nios2_gen2_0_cpu_register_bank_b_module labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_register_bank_b_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"labfinalsoc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_register_bank_b_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "labfinalsoc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459560704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_nios2_gen2_0_cpu_nios2_oci labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"labfinalsoc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459560770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459560803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459560845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459560853 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459560853 ""}  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651459560853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459560869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"labfinalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459560936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459560961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_nios2_gen2_0_cpu_nios2_oci_itrace labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_itrace:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"labfinalsoc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_itrace:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459560988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459561013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_nios2_gen2_0_cpu_nios2_oci_td_mode labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_td_mode:labfinalsoc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"labfinalsoc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_td_mode:labfinalsoc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "labfinalsoc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459561075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459561091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"labfinalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459561176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459561213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459561252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_nios2_gen2_0_cpu_nios2_oci_pib labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_pib:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"labfinalsoc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_pib:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459561290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_nios2_gen2_0_cpu_nios2_oci_im labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_im:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"labfinalsoc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_im:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459561326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459561369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459561393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem\|labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem\|labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459561495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem\|labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem\|labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459561527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem\|labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem\|labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459561557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem\|labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem\|labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459561557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459561557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459561557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459561557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459561557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459561557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459561557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459561557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459561557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459561557 ""}  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651459561557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459561910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459561910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem\|labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem\|labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459561938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" "the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459562241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459562298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459562474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459562621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459562629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459562629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459562629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459562629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459562629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459562629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459562629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459562629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459562629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459562629 ""}  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651459562629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459562653 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459562676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459562690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_nios2_gen2_0:nios2_gen2_0\|labfinalsoc_nios2_gen2_0_cpu:cpu\|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci\|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459562715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_onchip_memory2_0 labfinalsoc:u0\|labfinalsoc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"labfinalsoc_onchip_memory2_0\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "labfinalsoc/synthesis/labfinalsoc.v" "onchip_memory2_0" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459562756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram labfinalsoc:u0\|labfinalsoc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459562780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "labfinalsoc:u0\|labfinalsoc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"labfinalsoc:u0\|labfinalsoc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_onchip_memory2_0.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459562797 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "labfinalsoc:u0\|labfinalsoc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"labfinalsoc:u0\|labfinalsoc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459562797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file labfinalsoc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"labfinalsoc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459562797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459562797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459562797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459562797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459562797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459562797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459562797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459562797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459562797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459562797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459562797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459562797 ""}  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_onchip_memory2_0.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651459562797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5hg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5hg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5hg1 " "Found entity 1: altsyncram_5hg1" {  } { { "db/altsyncram_5hg1.tdf" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/db/altsyncram_5hg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459562911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459562911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5hg1 labfinalsoc:u0\|labfinalsoc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5hg1:auto_generated " "Elaborating entity \"altsyncram_5hg1\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5hg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459562919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_sdram labfinalsoc:u0\|labfinalsoc_sdram:sdram " "Elaborating entity \"labfinalsoc_sdram\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_sdram:sdram\"" {  } { { "labfinalsoc/synthesis/labfinalsoc.v" "sdram" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459563138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_sdram_input_efifo_module labfinalsoc:u0\|labfinalsoc_sdram:sdram\|labfinalsoc_sdram_input_efifo_module:the_labfinalsoc_sdram_input_efifo_module " "Elaborating entity \"labfinalsoc_sdram_input_efifo_module\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_sdram:sdram\|labfinalsoc_sdram_input_efifo_module:the_labfinalsoc_sdram_input_efifo_module\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_sdram.v" "the_labfinalsoc_sdram_input_efifo_module" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459563223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_spi_0 labfinalsoc:u0\|labfinalsoc_spi_0:spi_0 " "Elaborating entity \"labfinalsoc_spi_0\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_spi_0:spi_0\"" {  } { { "labfinalsoc/synthesis/labfinalsoc.v" "spi_0" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459563247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_sysid_qsys_0 labfinalsoc:u0\|labfinalsoc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"labfinalsoc_sysid_qsys_0\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "labfinalsoc/synthesis/labfinalsoc.v" "sysid_qsys_0" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459563272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_timer labfinalsoc:u0\|labfinalsoc_timer:timer " "Elaborating entity \"labfinalsoc_timer\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_timer:timer\"" {  } { { "labfinalsoc/synthesis/labfinalsoc.v" "timer" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459563280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_usb_gpx labfinalsoc:u0\|labfinalsoc_usb_gpx:usb_gpx " "Elaborating entity \"labfinalsoc_usb_gpx\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_usb_gpx:usb_gpx\"" {  } { { "labfinalsoc/synthesis/labfinalsoc.v" "usb_gpx" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459563322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_usb_rst labfinalsoc:u0\|labfinalsoc_usb_rst:usb_rst " "Elaborating entity \"labfinalsoc_usb_rst\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_usb_rst:usb_rst\"" {  } { { "labfinalsoc/synthesis/labfinalsoc.v" "usb_rst" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459563339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_mm_interconnect_0 labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"labfinalsoc_mm_interconnect_0\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "labfinalsoc/synthesis/labfinalsoc.v" "mm_interconnect_0" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459563355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 1337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459564060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 1397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459564088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 1461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459564110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_text_mode_controller_0_avalon_mm_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_text_mode_controller_0_avalon_mm_slave_translator\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "vga_text_mode_controller_0_avalon_mm_slave_translator" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 1525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459564141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 1589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459564169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 1653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459564205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 1717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459564237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 1781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459564262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 1845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459564293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 1909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459564326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 2293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459564417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 2421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459564609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 2502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459564664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 2583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459564802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 2667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459564833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "labfinalsoc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459564873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459564898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 3417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459565127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "labfinalsoc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459565276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 3458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459565370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 3499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459565745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_mm_interconnect_0_router labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_router:router " "Elaborating entity \"labfinalsoc_mm_interconnect_0_router\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_router:router\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "router" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 4640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459566066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_mm_interconnect_0_router_default_decode labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_router:router\|labfinalsoc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"labfinalsoc_mm_interconnect_0_router_default_decode\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_router:router\|labfinalsoc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459566108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_mm_interconnect_0_router_001 labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"labfinalsoc_mm_interconnect_0_router_001\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_router_001:router_001\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "router_001" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 4656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459566125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_mm_interconnect_0_router_001_default_decode labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_router_001:router_001\|labfinalsoc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"labfinalsoc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_router_001:router_001\|labfinalsoc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_001.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459566191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_mm_interconnect_0_router_002 labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"labfinalsoc_mm_interconnect_0_router_002\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_router_002:router_002\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "router_002" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 4672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459566207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_mm_interconnect_0_router_002_default_decode labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_router_002:router_002\|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"labfinalsoc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_router_002:router_002\|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459566241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_mm_interconnect_0_router_003 labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"labfinalsoc_mm_interconnect_0_router_003\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_router_003:router_003\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "router_003" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 4688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459566257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_mm_interconnect_0_router_003_default_decode labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_router_003:router_003\|labfinalsoc_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"labfinalsoc_mm_interconnect_0_router_003_default_decode\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_router_003:router_003\|labfinalsoc_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459566282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_mm_interconnect_0_router_008 labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"labfinalsoc_mm_interconnect_0_router_008\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_router_008:router_008\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "router_008" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 4768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459566354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_mm_interconnect_0_router_008_default_decode labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_router_008:router_008\|labfinalsoc_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"labfinalsoc_mm_interconnect_0_router_008_default_decode\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_router_008:router_008\|labfinalsoc_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459566376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 4962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459566470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459566489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_mm_interconnect_0_cmd_demux labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"labfinalsoc_mm_interconnect_0_cmd_demux\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 5069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459566511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_mm_interconnect_0_cmd_demux_001 labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"labfinalsoc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 5170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459566551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_mm_interconnect_0_cmd_mux labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"labfinalsoc_mm_interconnect_0_cmd_mux\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 5193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459566581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459566619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "labfinalsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459566637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_mm_interconnect_0_cmd_mux_001 labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"labfinalsoc_mm_interconnect_0_cmd_mux_001\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 5210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459566653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_mm_interconnect_0_rsp_demux labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"labfinalsoc_mm_interconnect_0_rsp_demux\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 5555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459566847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_mm_interconnect_0_rsp_demux_001 labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"labfinalsoc_mm_interconnect_0_rsp_demux_001\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 5572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459566864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_mm_interconnect_0_rsp_mux labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"labfinalsoc_mm_interconnect_0_rsp_mux\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 6001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459566942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_mux.sv" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459567038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "labfinalsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459567045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_mm_interconnect_0_rsp_mux_001 labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"labfinalsoc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 6102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459567061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_mux_001.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459567161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "labfinalsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459567186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 6168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459567217 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "labfinalsoc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651459567231 "|labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "labfinalsoc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651459567232 "|labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "labfinalsoc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651459567232 "|labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 6234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459567290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_mm_interconnect_0_avalon_st_adapter labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"labfinalsoc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 6263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459567339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459567357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_mm_interconnect_0_avalon_st_adapter_006 labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 " "Elaborating entity \"labfinalsoc_mm_interconnect_0_avalon_st_adapter_006\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" "avalon_st_adapter_006" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v" 6437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459567424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|labfinalsoc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0 " "Elaborating entity \"labfinalsoc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_mm_interconnect_0:mm_interconnect_0\|labfinalsoc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|labfinalsoc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0\"" {  } { { "labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter_006.v" "error_adapter_0" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter_006.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459567442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinalsoc_irq_mapper labfinalsoc:u0\|labfinalsoc_irq_mapper:irq_mapper " "Elaborating entity \"labfinalsoc_irq_mapper\" for hierarchy \"labfinalsoc:u0\|labfinalsoc_irq_mapper:irq_mapper\"" {  } { { "labfinalsoc/synthesis/labfinalsoc.v" "irq_mapper" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459567553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller labfinalsoc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"labfinalsoc:u0\|altera_reset_controller:rst_controller\"" {  } { { "labfinalsoc/synthesis/labfinalsoc.v" "rst_controller" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459567566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer labfinalsoc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"labfinalsoc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "labfinalsoc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459567582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer labfinalsoc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"labfinalsoc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "labfinalsoc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459567601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller labfinalsoc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"labfinalsoc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "labfinalsoc/synthesis/labfinalsoc.v" "rst_controller_001" { Text "C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459567613 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651459570612 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.05.01.21:46:17 Progress: Loading sldd1d4dea1/alt_sld_fab_wrapper_hw.tcl " "2022.05.01.21:46:17 Progress: Loading sldd1d4dea1/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459577087 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459580602 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459580808 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459583371 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459583521 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459583685 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459583877 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459583877 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459583885 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651459584576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd1d4dea1/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd1d4dea1/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd1d4dea1/alt_sld_fab.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/db/ip/sldd1d4dea1/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459584835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459584835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459584951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459584951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459584985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459584985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459585070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459585070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459585199 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459585199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459585199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Connie/Desktop/385_Final_Project/db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459585283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459585283 ""}
