    FADD(33),
    FSUB(34),
    VADD(43),
    VSUB(44),
    CNVRT(37),
    LDFR(50),
    STFR(51);


FR0 = 2.0;(0100000000000000)
Memory[20] = 100;
Memory[21] = 200;
Memory[100] = 1;
Memory[101] = 2;
Memory[200] = 3;
Memory[201] = 4;

VADD FR0,0,0,20

1000110000010100

VSUB FR0,0,0,20

1001000000010100

FADD FR0,0,0,22
FR0 = 2.0(0100000000000000)
Memory[22] = 3.25(0100000010100000)
0110110000010110

FSUB FR0,0,0,22
0111000000010110


CNVRT R0,0,0,23
R0 = 0;
memory[23] = 3.25(0100000010100000)
0111110000010111

R0 = 1;
memory[23] = 2


LDFR FR0,0,0,24
memory[24] = 3;
memory[25] = 0.25(0010000000000000)//8192;

1010000000011000

STFR FR0,0,0,24
1010010000011000