
Persistence_of_vision.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086b4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000390  08008888  08008888  00009888  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c18  08008c18  0000a240  2**0
                  CONTENTS
  4 .ARM          00000008  08008c18  08008c18  00009c18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008c20  08008c20  0000a240  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c20  08008c20  00009c20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008c24  08008c24  00009c24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000240  20000000  08008c28  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000fd0  20000240  08008e68  0000a240  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001210  08008e68  0000b210  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a240  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d838  00000000  00000000  0000a270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002910  00000000  00000000  00027aa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a48  00000000  00000000  0002a3b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001473  00000000  00000000  0002be00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023ab9  00000000  00000000  0002d273  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001722e  00000000  00000000  00050d2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dbff7  00000000  00000000  00067f5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00143f51  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000081ec  00000000  00000000  00143f94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  0014c180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000240 	.word	0x20000240
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800886c 	.word	0x0800886c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000244 	.word	0x20000244
 800020c:	0800886c 	.word	0x0800886c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96a 	b.w	8000ed4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	460c      	mov	r4, r1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d14e      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c24:	4694      	mov	ip, r2
 8000c26:	458c      	cmp	ip, r1
 8000c28:	4686      	mov	lr, r0
 8000c2a:	fab2 f282 	clz	r2, r2
 8000c2e:	d962      	bls.n	8000cf6 <__udivmoddi4+0xde>
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0320 	rsb	r3, r2, #32
 8000c36:	4091      	lsls	r1, r2
 8000c38:	fa20 f303 	lsr.w	r3, r0, r3
 8000c3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c40:	4319      	orrs	r1, r3
 8000c42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c4a:	fa1f f68c 	uxth.w	r6, ip
 8000c4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c56:	fb07 1114 	mls	r1, r7, r4, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb04 f106 	mul.w	r1, r4, r6
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c6e:	f080 8112 	bcs.w	8000e96 <__udivmoddi4+0x27e>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 810f 	bls.w	8000e96 <__udivmoddi4+0x27e>
 8000c78:	3c02      	subs	r4, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a59      	subs	r1, r3, r1
 8000c7e:	fa1f f38e 	uxth.w	r3, lr
 8000c82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c86:	fb07 1110 	mls	r1, r7, r0, r1
 8000c8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8e:	fb00 f606 	mul.w	r6, r0, r6
 8000c92:	429e      	cmp	r6, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x94>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c9e:	f080 80fc 	bcs.w	8000e9a <__udivmoddi4+0x282>
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	f240 80f9 	bls.w	8000e9a <__udivmoddi4+0x282>
 8000ca8:	4463      	add	r3, ip
 8000caa:	3802      	subs	r0, #2
 8000cac:	1b9b      	subs	r3, r3, r6
 8000cae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	b11d      	cbz	r5, 8000cbe <__udivmoddi4+0xa6>
 8000cb6:	40d3      	lsrs	r3, r2
 8000cb8:	2200      	movs	r2, #0
 8000cba:	e9c5 3200 	strd	r3, r2, [r5]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d905      	bls.n	8000cd2 <__udivmoddi4+0xba>
 8000cc6:	b10d      	cbz	r5, 8000ccc <__udivmoddi4+0xb4>
 8000cc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e7f5      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cd2:	fab3 f183 	clz	r1, r3
 8000cd6:	2900      	cmp	r1, #0
 8000cd8:	d146      	bne.n	8000d68 <__udivmoddi4+0x150>
 8000cda:	42a3      	cmp	r3, r4
 8000cdc:	d302      	bcc.n	8000ce4 <__udivmoddi4+0xcc>
 8000cde:	4290      	cmp	r0, r2
 8000ce0:	f0c0 80f0 	bcc.w	8000ec4 <__udivmoddi4+0x2ac>
 8000ce4:	1a86      	subs	r6, r0, r2
 8000ce6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cea:	2001      	movs	r0, #1
 8000cec:	2d00      	cmp	r5, #0
 8000cee:	d0e6      	beq.n	8000cbe <__udivmoddi4+0xa6>
 8000cf0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cf4:	e7e3      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	f040 8090 	bne.w	8000e1c <__udivmoddi4+0x204>
 8000cfc:	eba1 040c 	sub.w	r4, r1, ip
 8000d00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d04:	fa1f f78c 	uxth.w	r7, ip
 8000d08:	2101      	movs	r1, #1
 8000d0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	fb08 4416 	mls	r4, r8, r6, r4
 8000d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d1a:	fb07 f006 	mul.w	r0, r7, r6
 8000d1e:	4298      	cmp	r0, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x11c>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x11a>
 8000d2c:	4298      	cmp	r0, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000d32:	4626      	mov	r6, r4
 8000d34:	1a1c      	subs	r4, r3, r0
 8000d36:	fa1f f38e 	uxth.w	r3, lr
 8000d3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d46:	fb00 f707 	mul.w	r7, r0, r7
 8000d4a:	429f      	cmp	r7, r3
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x148>
 8000d4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d52:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d56:	d202      	bcs.n	8000d5e <__udivmoddi4+0x146>
 8000d58:	429f      	cmp	r7, r3
 8000d5a:	f200 80b0 	bhi.w	8000ebe <__udivmoddi4+0x2a6>
 8000d5e:	4620      	mov	r0, r4
 8000d60:	1bdb      	subs	r3, r3, r7
 8000d62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d66:	e7a5      	b.n	8000cb4 <__udivmoddi4+0x9c>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d72:	431f      	orrs	r7, r3
 8000d74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d78:	fa04 f301 	lsl.w	r3, r4, r1
 8000d7c:	ea43 030c 	orr.w	r3, r3, ip
 8000d80:	40f4      	lsrs	r4, r6
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	0c38      	lsrs	r0, r7, #16
 8000d88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d90:	fa1f fc87 	uxth.w	ip, r7
 8000d94:	fb00 441e 	mls	r4, r0, lr, r4
 8000d98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000da0:	45a1      	cmp	r9, r4
 8000da2:	fa02 f201 	lsl.w	r2, r2, r1
 8000da6:	d90a      	bls.n	8000dbe <__udivmoddi4+0x1a6>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dae:	f080 8084 	bcs.w	8000eba <__udivmoddi4+0x2a2>
 8000db2:	45a1      	cmp	r9, r4
 8000db4:	f240 8081 	bls.w	8000eba <__udivmoddi4+0x2a2>
 8000db8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dbc:	443c      	add	r4, r7
 8000dbe:	eba4 0409 	sub.w	r4, r4, r9
 8000dc2:	fa1f f983 	uxth.w	r9, r3
 8000dc6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dca:	fb00 4413 	mls	r4, r0, r3, r4
 8000dce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd6:	45a4      	cmp	ip, r4
 8000dd8:	d907      	bls.n	8000dea <__udivmoddi4+0x1d2>
 8000dda:	193c      	adds	r4, r7, r4
 8000ddc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000de0:	d267      	bcs.n	8000eb2 <__udivmoddi4+0x29a>
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d965      	bls.n	8000eb2 <__udivmoddi4+0x29a>
 8000de6:	3b02      	subs	r3, #2
 8000de8:	443c      	add	r4, r7
 8000dea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dee:	fba0 9302 	umull	r9, r3, r0, r2
 8000df2:	eba4 040c 	sub.w	r4, r4, ip
 8000df6:	429c      	cmp	r4, r3
 8000df8:	46ce      	mov	lr, r9
 8000dfa:	469c      	mov	ip, r3
 8000dfc:	d351      	bcc.n	8000ea2 <__udivmoddi4+0x28a>
 8000dfe:	d04e      	beq.n	8000e9e <__udivmoddi4+0x286>
 8000e00:	b155      	cbz	r5, 8000e18 <__udivmoddi4+0x200>
 8000e02:	ebb8 030e 	subs.w	r3, r8, lr
 8000e06:	eb64 040c 	sbc.w	r4, r4, ip
 8000e0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0e:	40cb      	lsrs	r3, r1
 8000e10:	431e      	orrs	r6, r3
 8000e12:	40cc      	lsrs	r4, r1
 8000e14:	e9c5 6400 	strd	r6, r4, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	e750      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f103 	lsr.w	r1, r0, r3
 8000e24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e28:	fa24 f303 	lsr.w	r3, r4, r3
 8000e2c:	4094      	lsls	r4, r2
 8000e2e:	430c      	orrs	r4, r1
 8000e30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e38:	fa1f f78c 	uxth.w	r7, ip
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3110 	mls	r1, r8, r0, r3
 8000e44:	0c23      	lsrs	r3, r4, #16
 8000e46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e4a:	fb00 f107 	mul.w	r1, r0, r7
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	d908      	bls.n	8000e64 <__udivmoddi4+0x24c>
 8000e52:	eb1c 0303 	adds.w	r3, ip, r3
 8000e56:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e5a:	d22c      	bcs.n	8000eb6 <__udivmoddi4+0x29e>
 8000e5c:	4299      	cmp	r1, r3
 8000e5e:	d92a      	bls.n	8000eb6 <__udivmoddi4+0x29e>
 8000e60:	3802      	subs	r0, #2
 8000e62:	4463      	add	r3, ip
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb01 f307 	mul.w	r3, r1, r7
 8000e78:	42a3      	cmp	r3, r4
 8000e7a:	d908      	bls.n	8000e8e <__udivmoddi4+0x276>
 8000e7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e80:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e84:	d213      	bcs.n	8000eae <__udivmoddi4+0x296>
 8000e86:	42a3      	cmp	r3, r4
 8000e88:	d911      	bls.n	8000eae <__udivmoddi4+0x296>
 8000e8a:	3902      	subs	r1, #2
 8000e8c:	4464      	add	r4, ip
 8000e8e:	1ae4      	subs	r4, r4, r3
 8000e90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e94:	e739      	b.n	8000d0a <__udivmoddi4+0xf2>
 8000e96:	4604      	mov	r4, r0
 8000e98:	e6f0      	b.n	8000c7c <__udivmoddi4+0x64>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e706      	b.n	8000cac <__udivmoddi4+0x94>
 8000e9e:	45c8      	cmp	r8, r9
 8000ea0:	d2ae      	bcs.n	8000e00 <__udivmoddi4+0x1e8>
 8000ea2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ea6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eaa:	3801      	subs	r0, #1
 8000eac:	e7a8      	b.n	8000e00 <__udivmoddi4+0x1e8>
 8000eae:	4631      	mov	r1, r6
 8000eb0:	e7ed      	b.n	8000e8e <__udivmoddi4+0x276>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	e799      	b.n	8000dea <__udivmoddi4+0x1d2>
 8000eb6:	4630      	mov	r0, r6
 8000eb8:	e7d4      	b.n	8000e64 <__udivmoddi4+0x24c>
 8000eba:	46d6      	mov	lr, sl
 8000ebc:	e77f      	b.n	8000dbe <__udivmoddi4+0x1a6>
 8000ebe:	4463      	add	r3, ip
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	e74d      	b.n	8000d60 <__udivmoddi4+0x148>
 8000ec4:	4606      	mov	r6, r0
 8000ec6:	4623      	mov	r3, r4
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e70f      	b.n	8000cec <__udivmoddi4+0xd4>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	4463      	add	r3, ip
 8000ed0:	e730      	b.n	8000d34 <__udivmoddi4+0x11c>
 8000ed2:	bf00      	nop

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <OutputEnable>:

	 would look like this, now i write each column into a vector, and i will light up these leds
	 with a delay to display the character
	 */

void OutputEnable(void) {
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET); // Set PB2 low to enable output
 8000edc:	2200      	movs	r2, #0
 8000ede:	2104      	movs	r1, #4
 8000ee0:	4802      	ldr	r0, [pc, #8]	@ (8000eec <OutputEnable+0x14>)
 8000ee2:	f002 fd05 	bl	80038f0 <HAL_GPIO_WritePin>
}
 8000ee6:	bf00      	nop
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	40020400 	.word	0x40020400

08000ef0 <OutputDisable>:

void OutputDisable(void) {
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET); // Set PB2 high to disable output
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	2104      	movs	r1, #4
 8000ef8:	4802      	ldr	r0, [pc, #8]	@ (8000f04 <OutputDisable+0x14>)
 8000efa:	f002 fcf9 	bl	80038f0 <HAL_GPIO_WritePin>
}
 8000efe:	bf00      	nop
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	40020400 	.word	0x40020400

08000f08 <LatchEnable>:

void LatchEnable(void) {
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);   // Set PB1 high
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	2102      	movs	r1, #2
 8000f10:	4806      	ldr	r0, [pc, #24]	@ (8000f2c <LatchEnable+0x24>)
 8000f12:	f002 fced 	bl	80038f0 <HAL_GPIO_WritePin>
	HAL_Delay(1);  // Short delay to ensure the latch pulse is detected
 8000f16:	2001      	movs	r0, #1
 8000f18:	f002 f92c 	bl	8003174 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET); // Set PB1 low again
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	2102      	movs	r1, #2
 8000f20:	4802      	ldr	r0, [pc, #8]	@ (8000f2c <LatchEnable+0x24>)
 8000f22:	f002 fce5 	bl	80038f0 <HAL_GPIO_WritePin>
}
 8000f26:	bf00      	nop
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	40020400 	.word	0x40020400

08000f30 <SendLEDData>:


void SendLEDData(uint8_t *data) {
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b084      	sub	sp, #16
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
	for (int i = 5; i >= 0; i--) {  // Loop through data array backward
 8000f38:	2305      	movs	r3, #5
 8000f3a:	60fb      	str	r3, [r7, #12]
 8000f3c:	e00a      	b.n	8000f54 <SendLEDData+0x24>
		HAL_SPI_Transmit(&hspi2, &data[i], 1, 100);  // Send 1 byte per driver
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	687a      	ldr	r2, [r7, #4]
 8000f42:	18d1      	adds	r1, r2, r3
 8000f44:	2364      	movs	r3, #100	@ 0x64
 8000f46:	2201      	movs	r2, #1
 8000f48:	4807      	ldr	r0, [pc, #28]	@ (8000f68 <SendLEDData+0x38>)
 8000f4a:	f003 fb9c 	bl	8004686 <HAL_SPI_Transmit>
	for (int i = 5; i >= 0; i--) {  // Loop through data array backward
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	3b01      	subs	r3, #1
 8000f52:	60fb      	str	r3, [r7, #12]
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	daf1      	bge.n	8000f3e <SendLEDData+0xe>
	}
	LatchEnable();  // Latch data once all have been transmitted
 8000f5a:	f7ff ffd5 	bl	8000f08 <LatchEnable>
}
 8000f5e:	bf00      	nop
 8000f60:	3710      	adds	r7, #16
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	20000270 	.word	0x20000270

08000f6c <wrap_platform_read>:

	SendLEDData(LED);
}

int32_t wrap_platform_read(uint8_t Address, uint8_t Reg, uint8_t *Bufp,
		uint16_t len) {
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	603a      	str	r2, [r7, #0]
 8000f74:	461a      	mov	r2, r3
 8000f76:	4603      	mov	r3, r0
 8000f78:	71fb      	strb	r3, [r7, #7]
 8000f7a:	460b      	mov	r3, r1
 8000f7c:	71bb      	strb	r3, [r7, #6]
 8000f7e:	4613      	mov	r3, r2
 8000f80:	80bb      	strh	r3, [r7, #4]
	Reg |= 0x80;
 8000f82:	79bb      	ldrb	r3, [r7, #6]
 8000f84:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000f88:	b2db      	uxtb	r3, r3
 8000f8a:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	2110      	movs	r1, #16
 8000f90:	480b      	ldr	r0, [pc, #44]	@ (8000fc0 <wrap_platform_read+0x54>)
 8000f92:	f002 fcad 	bl	80038f0 <HAL_GPIO_WritePin>
	BSP_SPI1_Send(&Reg, 1);
 8000f96:	1dbb      	adds	r3, r7, #6
 8000f98:	2101      	movs	r1, #1
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f000 fe06 	bl	8001bac <BSP_SPI1_Send>
	BSP_SPI1_SendRecv(&Reg, Bufp, len);
 8000fa0:	88ba      	ldrh	r2, [r7, #4]
 8000fa2:	1dbb      	adds	r3, r7, #6
 8000fa4:	6839      	ldr	r1, [r7, #0]
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f000 fe1c 	bl	8001be4 <BSP_SPI1_SendRecv>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000fac:	2201      	movs	r2, #1
 8000fae:	2110      	movs	r1, #16
 8000fb0:	4803      	ldr	r0, [pc, #12]	@ (8000fc0 <wrap_platform_read+0x54>)
 8000fb2:	f002 fc9d 	bl	80038f0 <HAL_GPIO_WritePin>
	return 0;
 8000fb6:	2300      	movs	r3, #0
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	3708      	adds	r7, #8
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	40020000 	.word	0x40020000

08000fc4 <wrap_platform_write>:

int32_t wrap_platform_write(uint8_t Address, uint8_t Reg, uint8_t *Bufp,
		uint16_t len) {
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	603a      	str	r2, [r7, #0]
 8000fcc:	461a      	mov	r2, r3
 8000fce:	4603      	mov	r3, r0
 8000fd0:	71fb      	strb	r3, [r7, #7]
 8000fd2:	460b      	mov	r3, r1
 8000fd4:	71bb      	strb	r3, [r7, #6]
 8000fd6:	4613      	mov	r3, r2
 8000fd8:	80bb      	strh	r3, [r7, #4]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000fda:	2200      	movs	r2, #0
 8000fdc:	2110      	movs	r1, #16
 8000fde:	480b      	ldr	r0, [pc, #44]	@ (800100c <wrap_platform_write+0x48>)
 8000fe0:	f002 fc86 	bl	80038f0 <HAL_GPIO_WritePin>
	BSP_SPI1_Send(&Reg, 1);
 8000fe4:	1dbb      	adds	r3, r7, #6
 8000fe6:	2101      	movs	r1, #1
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f000 fddf 	bl	8001bac <BSP_SPI1_Send>
	BSP_SPI1_Send(Bufp, len);
 8000fee:	88bb      	ldrh	r3, [r7, #4]
 8000ff0:	4619      	mov	r1, r3
 8000ff2:	6838      	ldr	r0, [r7, #0]
 8000ff4:	f000 fdda 	bl	8001bac <BSP_SPI1_Send>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	2110      	movs	r1, #16
 8000ffc:	4803      	ldr	r0, [pc, #12]	@ (800100c <wrap_platform_write+0x48>)
 8000ffe:	f002 fc77 	bl	80038f0 <HAL_GPIO_WritePin>
	return 0;
 8001002:	2300      	movs	r3, #0
}
 8001004:	4618      	mov	r0, r3
 8001006:	3708      	adds	r7, #8
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	40020000 	.word	0x40020000

08001010 <updateMeanAndCenterData>:
		dir_change.flag ^= 1;
	}
}

// Update mean and center data dynamically
double updateMeanAndCenterData(double newData) {
 8001010:	b5b0      	push	{r4, r5, r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
 8001016:	ed87 0b00 	vstr	d0, [r7]
    runningTotal += newData;
 800101a:	4b1b      	ldr	r3, [pc, #108]	@ (8001088 <updateMeanAndCenterData+0x78>)
 800101c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001020:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001024:	f7ff f952 	bl	80002cc <__adddf3>
 8001028:	4602      	mov	r2, r0
 800102a:	460b      	mov	r3, r1
 800102c:	4916      	ldr	r1, [pc, #88]	@ (8001088 <updateMeanAndCenterData+0x78>)
 800102e:	e9c1 2300 	strd	r2, r3, [r1]
    count++;
 8001032:	4b16      	ldr	r3, [pc, #88]	@ (800108c <updateMeanAndCenterData+0x7c>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	3301      	adds	r3, #1
 8001038:	4a14      	ldr	r2, [pc, #80]	@ (800108c <updateMeanAndCenterData+0x7c>)
 800103a:	6013      	str	r3, [r2, #0]
    currentMean = runningTotal / count;
 800103c:	4b12      	ldr	r3, [pc, #72]	@ (8001088 <updateMeanAndCenterData+0x78>)
 800103e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001042:	4b12      	ldr	r3, [pc, #72]	@ (800108c <updateMeanAndCenterData+0x7c>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff fa8c 	bl	8000564 <__aeabi_i2d>
 800104c:	4602      	mov	r2, r0
 800104e:	460b      	mov	r3, r1
 8001050:	4620      	mov	r0, r4
 8001052:	4629      	mov	r1, r5
 8001054:	f7ff fc1a 	bl	800088c <__aeabi_ddiv>
 8001058:	4602      	mov	r2, r0
 800105a:	460b      	mov	r3, r1
 800105c:	490c      	ldr	r1, [pc, #48]	@ (8001090 <updateMeanAndCenterData+0x80>)
 800105e:	e9c1 2300 	strd	r2, r3, [r1]
    return newData - currentMean;
 8001062:	4b0b      	ldr	r3, [pc, #44]	@ (8001090 <updateMeanAndCenterData+0x80>)
 8001064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001068:	e9d7 0100 	ldrd	r0, r1, [r7]
 800106c:	f7ff f92c 	bl	80002c8 <__aeabi_dsub>
 8001070:	4602      	mov	r2, r0
 8001072:	460b      	mov	r3, r1
 8001074:	ec43 2b17 	vmov	d7, r2, r3
}
 8001078:	eeb0 0a47 	vmov.f32	s0, s14
 800107c:	eef0 0a67 	vmov.f32	s1, s15
 8001080:	3708      	adds	r7, #8
 8001082:	46bd      	mov	sp, r7
 8001084:	bdb0      	pop	{r4, r5, r7, pc}
 8001086:	bf00      	nop
 8001088:	20001040 	.word	0x20001040
 800108c:	20001048 	.word	0x20001048
 8001090:	20001050 	.word	0x20001050

08001094 <switchBuffers>:
    procBuffer_index++;


}

void switchBuffers(Data** writeBuffer, Data** readBuffer, Data* buffer1, Data* buffer2) {
 8001094:	b480      	push	{r7}
 8001096:	b085      	sub	sp, #20
 8001098:	af00      	add	r7, sp, #0
 800109a:	60f8      	str	r0, [r7, #12]
 800109c:	60b9      	str	r1, [r7, #8]
 800109e:	607a      	str	r2, [r7, #4]
 80010a0:	603b      	str	r3, [r7, #0]
    if (*writeBuffer == buffer1) {
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	687a      	ldr	r2, [r7, #4]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	d106      	bne.n	80010ba <switchBuffers+0x26>
        *writeBuffer = buffer2;
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	683a      	ldr	r2, [r7, #0]
 80010b0:	601a      	str	r2, [r3, #0]
        *readBuffer = buffer1;
 80010b2:	68bb      	ldr	r3, [r7, #8]
 80010b4:	687a      	ldr	r2, [r7, #4]
 80010b6:	601a      	str	r2, [r3, #0]
    } else {
        *writeBuffer = buffer1;
        *readBuffer = buffer2;
    }

}
 80010b8:	e005      	b.n	80010c6 <switchBuffers+0x32>
        *writeBuffer = buffer1;
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	687a      	ldr	r2, [r7, #4]
 80010be:	601a      	str	r2, [r3, #0]
        *readBuffer = buffer2;
 80010c0:	68bb      	ldr	r3, [r7, #8]
 80010c2:	683a      	ldr	r2, [r7, #0]
 80010c4:	601a      	str	r2, [r3, #0]
}
 80010c6:	bf00      	nop
 80010c8:	3714      	adds	r7, #20
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
	...

080010d4 <HAL_TIM_PeriodElapsedCallback>:



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80010d4:	b590      	push	{r4, r7, lr}
 80010d6:	b083      	sub	sp, #12
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80010e4:	d142      	bne.n	800116c <HAL_TIM_PeriodElapsedCallback+0x98>
		LSM6DSL_ACC_GetAxes(&MotionSensor, &acc_axes);
 80010e6:	4923      	ldr	r1, [pc, #140]	@ (8001174 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80010e8:	4823      	ldr	r0, [pc, #140]	@ (8001178 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80010ea:	f001 f97b 	bl	80023e4 <LSM6DSL_ACC_GetAxes>

		// Check if buffer is ready to switch
		if (buffer_index >= BUFFER_SIZE) {
 80010ee:	4b23      	ldr	r3, [pc, #140]	@ (800117c <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	2b63      	cmp	r3, #99	@ 0x63
 80010f4:	dd0d      	ble.n	8001112 <HAL_TIM_PeriodElapsedCallback+0x3e>
			switchBuffers(&writeBuffer,&readBuffer,buffer1,buffer2); // Switch the buffers
 80010f6:	4b22      	ldr	r3, [pc, #136]	@ (8001180 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80010f8:	4a22      	ldr	r2, [pc, #136]	@ (8001184 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80010fa:	4923      	ldr	r1, [pc, #140]	@ (8001188 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80010fc:	4823      	ldr	r0, [pc, #140]	@ (800118c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80010fe:	f7ff ffc9 	bl	8001094 <switchBuffers>
			buffer_index = 0; // Reset buffer index for new writing
 8001102:	4b1e      	ldr	r3, [pc, #120]	@ (800117c <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001104:	2200      	movs	r2, #0
 8001106:	601a      	str	r2, [r3, #0]
			isBufferSwitched.flag = TRUE; // Set the flag indicating buffer switch
 8001108:	4a21      	ldr	r2, [pc, #132]	@ (8001190 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 800110a:	7813      	ldrb	r3, [r2, #0]
 800110c:	f043 0301 	orr.w	r3, r3, #1
 8001110:	7013      	strb	r3, [r2, #0]
		}

		// Write data to the active buffer
		writeBuffer[buffer_index].acc_axes_x = updateMeanAndCenterData((int) acc_axes.x);
 8001112:	4b18      	ldr	r3, [pc, #96]	@ (8001174 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4618      	mov	r0, r3
 8001118:	f7ff fa24 	bl	8000564 <__aeabi_i2d>
 800111c:	4b1b      	ldr	r3, [pc, #108]	@ (800118c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800111e:	681a      	ldr	r2, [r3, #0]
 8001120:	4b16      	ldr	r3, [pc, #88]	@ (800117c <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	011b      	lsls	r3, r3, #4
 8001126:	18d4      	adds	r4, r2, r3
 8001128:	ec41 0b10 	vmov	d0, r0, r1
 800112c:	f7ff ff70 	bl	8001010 <updateMeanAndCenterData>
 8001130:	eeb0 7a40 	vmov.f32	s14, s0
 8001134:	eef0 7a60 	vmov.f32	s15, s1
 8001138:	ed84 7b00 	vstr	d7, [r4]
		writeBuffer[buffer_index].cnt = cnt;
 800113c:	4b13      	ldr	r3, [pc, #76]	@ (800118c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800113e:	681a      	ldr	r2, [r3, #0]
 8001140:	4b0e      	ldr	r3, [pc, #56]	@ (800117c <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	011b      	lsls	r3, r3, #4
 8001146:	4413      	add	r3, r2
 8001148:	4a12      	ldr	r2, [pc, #72]	@ (8001194 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 800114a:	6812      	ldr	r2, [r2, #0]
 800114c:	609a      	str	r2, [r3, #8]
		buffer_index++;
 800114e:	4b0b      	ldr	r3, [pc, #44]	@ (800117c <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	3301      	adds	r3, #1
 8001154:	4a09      	ldr	r2, [pc, #36]	@ (800117c <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001156:	6013      	str	r3, [r2, #0]
		cnt++;
 8001158:	4b0e      	ldr	r3, [pc, #56]	@ (8001194 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	3301      	adds	r3, #1
 800115e:	4a0d      	ldr	r2, [pc, #52]	@ (8001194 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8001160:	6013      	str	r3, [r2, #0]



		timer_flag.flag = TRUE;
 8001162:	4a0d      	ldr	r2, [pc, #52]	@ (8001198 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001164:	7813      	ldrb	r3, [r2, #0]
 8001166:	f043 0301 	orr.w	r3, r3, #1
 800116a:	7013      	strb	r3, [r2, #0]
	}
}
 800116c:	bf00      	nop
 800116e:	370c      	adds	r7, #12
 8001170:	46bd      	mov	sp, r7
 8001172:	bd90      	pop	{r4, r7, pc}
 8001174:	2000039c 	.word	0x2000039c
 8001178:	20000358 	.word	0x20000358
 800117c:	20001030 	.word	0x20001030
 8001180:	200009f0 	.word	0x200009f0
 8001184:	200003b0 	.word	0x200003b0
 8001188:	20000068 	.word	0x20000068
 800118c:	20000064 	.word	0x20000064
 8001190:	20001034 	.word	0x20001034
 8001194:	200003a8 	.word	0x200003a8
 8001198:	20000398 	.word	0x20000398

0800119c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b0a6      	sub	sp, #152	@ 0x98
 80011a0:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
	isBufferSwitched.flag = FALSE;
 80011a2:	4a8b      	ldr	r2, [pc, #556]	@ (80013d0 <main+0x234>)
 80011a4:	7813      	ldrb	r3, [r2, #0]
 80011a6:	f36f 0300 	bfc	r3, #0, #1
 80011aa:	7013      	strb	r3, [r2, #0]
	isProcBufferSwitched.flag = FALSE;
 80011ac:	4a89      	ldr	r2, [pc, #548]	@ (80013d4 <main+0x238>)
 80011ae:	7813      	ldrb	r3, [r2, #0]
 80011b0:	f36f 0300 	bfc	r3, #0, #1
 80011b4:	7013      	strb	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011b6:	f001 ff6b 	bl	8003090 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011ba:	f000 f925 	bl	8001408 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011be:	f000 fa3d 	bl	800163c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80011c2:	f000 fa11 	bl	80015e8 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 80011c6:	f000 f98d 	bl	80014e4 <MX_SPI2_Init>
  MX_TIM2_Init();
 80011ca:	f000 f9c1 	bl	8001550 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  OutputDisable();  // Disable outputs during initialization
 80011ce:	f7ff fe8f 	bl	8000ef0 <OutputDisable>
  SendLEDData(LED_CLEAR);
 80011d2:	4881      	ldr	r0, [pc, #516]	@ (80013d8 <main+0x23c>)
 80011d4:	f7ff feac 	bl	8000f30 <SendLEDData>
  OutputEnable();
 80011d8:	f7ff fe7e 	bl	8000ed8 <OutputEnable>

  MEMS_Init();
 80011dc:	f000 fac8 	bl	8001770 <MEMS_Init>


  int delayTime;

  timer_flag.flag = 0;
 80011e0:	4a7e      	ldr	r2, [pc, #504]	@ (80013dc <main+0x240>)
 80011e2:	7813      	ldrb	r3, [r2, #0]
 80011e4:	f36f 0300 	bfc	r3, #0, #1
 80011e8:	7013      	strb	r3, [r2, #0]

  HAL_TIM_Base_Start_IT(&htim2);
 80011ea:	487d      	ldr	r0, [pc, #500]	@ (80013e0 <main+0x244>)
 80011ec:	f003 fe78 	bl	8004ee0 <HAL_TIM_Base_Start_IT>



  dir_change.flag =1; //using a flag to detect the change of direction
 80011f0:	4a7c      	ldr	r2, [pc, #496]	@ (80013e4 <main+0x248>)
 80011f2:	7813      	ldrb	r3, [r2, #0]
 80011f4:	f043 0301 	orr.w	r3, r3, #1
 80011f8:	7013      	strb	r3, [r2, #0]


  uint16_t ASCII_ARRAY[7][9];

	for (int i = 0; i < 7; i++) {
 80011fa:	2300      	movs	r3, #0
 80011fc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001200:	e0b3      	b.n	800136a <main+0x1ce>
		for (int j = 0; j < 9; j++) {
 8001202:	2300      	movs	r3, #0
 8001204:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001208:	e0a5      	b.n	8001356 <main+0x1ba>

			if (i == 0)
 800120a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800120e:	2b00      	cmp	r3, #0
 8001210:	d112      	bne.n	8001238 <main+0x9c>
				ASCII_ARRAY[i][j] = BLANK[j];
 8001212:	4a75      	ldr	r2, [pc, #468]	@ (80013e8 <main+0x24c>)
 8001214:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001218:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800121c:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8001220:	4613      	mov	r3, r2
 8001222:	00db      	lsls	r3, r3, #3
 8001224:	4413      	add	r3, r2
 8001226:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800122a:	4413      	add	r3, r2
 800122c:	005b      	lsls	r3, r3, #1
 800122e:	3390      	adds	r3, #144	@ 0x90
 8001230:	443b      	add	r3, r7
 8001232:	460a      	mov	r2, r1
 8001234:	f823 2c8c 	strh.w	r2, [r3, #-140]
			if (i == 1)
 8001238:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800123c:	2b01      	cmp	r3, #1
 800123e:	d112      	bne.n	8001266 <main+0xca>
				ASCII_ARRAY[i][j] = E[j];
 8001240:	4a6a      	ldr	r2, [pc, #424]	@ (80013ec <main+0x250>)
 8001242:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001246:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800124a:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800124e:	4613      	mov	r3, r2
 8001250:	00db      	lsls	r3, r3, #3
 8001252:	4413      	add	r3, r2
 8001254:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8001258:	4413      	add	r3, r2
 800125a:	005b      	lsls	r3, r3, #1
 800125c:	3390      	adds	r3, #144	@ 0x90
 800125e:	443b      	add	r3, r7
 8001260:	460a      	mov	r2, r1
 8001262:	f823 2c8c 	strh.w	r2, [r3, #-140]
			if (i == 2)
 8001266:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800126a:	2b02      	cmp	r3, #2
 800126c:	d112      	bne.n	8001294 <main+0xf8>
				ASCII_ARRAY[i][j] = R[j];
 800126e:	4a60      	ldr	r2, [pc, #384]	@ (80013f0 <main+0x254>)
 8001270:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001274:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001278:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800127c:	4613      	mov	r3, r2
 800127e:	00db      	lsls	r3, r3, #3
 8001280:	4413      	add	r3, r2
 8001282:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8001286:	4413      	add	r3, r2
 8001288:	005b      	lsls	r3, r3, #1
 800128a:	3390      	adds	r3, #144	@ 0x90
 800128c:	443b      	add	r3, r7
 800128e:	460a      	mov	r2, r1
 8001290:	f823 2c8c 	strh.w	r2, [r3, #-140]
			if (i == 3)
 8001294:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001298:	2b03      	cmp	r3, #3
 800129a:	d112      	bne.n	80012c2 <main+0x126>
				ASCII_ARRAY[i][j] = I[j];
 800129c:	4a55      	ldr	r2, [pc, #340]	@ (80013f4 <main+0x258>)
 800129e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80012a2:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80012a6:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 80012aa:	4613      	mov	r3, r2
 80012ac:	00db      	lsls	r3, r3, #3
 80012ae:	4413      	add	r3, r2
 80012b0:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80012b4:	4413      	add	r3, r2
 80012b6:	005b      	lsls	r3, r3, #1
 80012b8:	3390      	adds	r3, #144	@ 0x90
 80012ba:	443b      	add	r3, r7
 80012bc:	460a      	mov	r2, r1
 80012be:	f823 2c8c 	strh.w	r2, [r3, #-140]
			if (i == 4)
 80012c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80012c6:	2b04      	cmp	r3, #4
 80012c8:	d112      	bne.n	80012f0 <main+0x154>
				ASCII_ARRAY[i][j] = K[j];
 80012ca:	4a4b      	ldr	r2, [pc, #300]	@ (80013f8 <main+0x25c>)
 80012cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80012d0:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80012d4:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 80012d8:	4613      	mov	r3, r2
 80012da:	00db      	lsls	r3, r3, #3
 80012dc:	4413      	add	r3, r2
 80012de:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80012e2:	4413      	add	r3, r2
 80012e4:	005b      	lsls	r3, r3, #1
 80012e6:	3390      	adds	r3, #144	@ 0x90
 80012e8:	443b      	add	r3, r7
 80012ea:	460a      	mov	r2, r1
 80012ec:	f823 2c8c 	strh.w	r2, [r3, #-140]
			if (i == 5)
 80012f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80012f4:	2b05      	cmp	r3, #5
 80012f6:	d112      	bne.n	800131e <main+0x182>
				ASCII_ARRAY[i][j] = A[j];
 80012f8:	4a40      	ldr	r2, [pc, #256]	@ (80013fc <main+0x260>)
 80012fa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80012fe:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001302:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8001306:	4613      	mov	r3, r2
 8001308:	00db      	lsls	r3, r3, #3
 800130a:	4413      	add	r3, r2
 800130c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8001310:	4413      	add	r3, r2
 8001312:	005b      	lsls	r3, r3, #1
 8001314:	3390      	adds	r3, #144	@ 0x90
 8001316:	443b      	add	r3, r7
 8001318:	460a      	mov	r2, r1
 800131a:	f823 2c8c 	strh.w	r2, [r3, #-140]
			if (i == 6)
 800131e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001322:	2b06      	cmp	r3, #6
 8001324:	d112      	bne.n	800134c <main+0x1b0>
				ASCII_ARRAY[i][j] = BLANK[j];
 8001326:	4a30      	ldr	r2, [pc, #192]	@ (80013e8 <main+0x24c>)
 8001328:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800132c:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001330:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8001334:	4613      	mov	r3, r2
 8001336:	00db      	lsls	r3, r3, #3
 8001338:	4413      	add	r3, r2
 800133a:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800133e:	4413      	add	r3, r2
 8001340:	005b      	lsls	r3, r3, #1
 8001342:	3390      	adds	r3, #144	@ 0x90
 8001344:	443b      	add	r3, r7
 8001346:	460a      	mov	r2, r1
 8001348:	f823 2c8c 	strh.w	r2, [r3, #-140]
		for (int j = 0; j < 9; j++) {
 800134c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001350:	3301      	adds	r3, #1
 8001352:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001356:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800135a:	2b08      	cmp	r3, #8
 800135c:	f77f af55 	ble.w	800120a <main+0x6e>
	for (int i = 0; i < 7; i++) {
 8001360:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001364:	3301      	adds	r3, #1
 8001366:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800136a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800136e:	2b06      	cmp	r3, #6
 8001370:	f77f af47 	ble.w	8001202 <main+0x66>
  {



	  //Every 0.5ms write out the x axis value
		if (timer_flag.flag == TRUE) {
 8001374:	4b19      	ldr	r3, [pc, #100]	@ (80013dc <main+0x240>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800137c:	b2db      	uxtb	r3, r3
 800137e:	2b01      	cmp	r3, #1
 8001380:	d1f8      	bne.n	8001374 <main+0x1d8>

			for (int i = 0; i < BUFFER_SIZE; i++) {
 8001382:	2300      	movs	r3, #0
 8001384:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001388:	e017      	b.n	80013ba <main+0x21e>
				printf("%f %d\r\n", readBuffer[i].acc_axes_x, readBuffer[i].cnt);
 800138a:	4b1d      	ldr	r3, [pc, #116]	@ (8001400 <main+0x264>)
 800138c:	681a      	ldr	r2, [r3, #0]
 800138e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001392:	011b      	lsls	r3, r3, #4
 8001394:	4413      	add	r3, r2
 8001396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800139a:	4919      	ldr	r1, [pc, #100]	@ (8001400 <main+0x264>)
 800139c:	6808      	ldr	r0, [r1, #0]
 800139e:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 80013a2:	0109      	lsls	r1, r1, #4
 80013a4:	4401      	add	r1, r0
 80013a6:	6889      	ldr	r1, [r1, #8]
 80013a8:	9100      	str	r1, [sp, #0]
 80013aa:	4816      	ldr	r0, [pc, #88]	@ (8001404 <main+0x268>)
 80013ac:	f005 fae4 	bl	8006978 <iprintf>
			for (int i = 0; i < BUFFER_SIZE; i++) {
 80013b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80013b4:	3301      	adds	r3, #1
 80013b6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80013ba:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80013be:	2b63      	cmp	r3, #99	@ 0x63
 80013c0:	dde3      	ble.n	800138a <main+0x1ee>
			}


			timer_flag.flag = FALSE;
 80013c2:	4a06      	ldr	r2, [pc, #24]	@ (80013dc <main+0x240>)
 80013c4:	7813      	ldrb	r3, [r2, #0]
 80013c6:	f36f 0300 	bfc	r3, #0, #1
 80013ca:	7013      	strb	r3, [r2, #0]
		if (timer_flag.flag == TRUE) {
 80013cc:	e7d2      	b.n	8001374 <main+0x1d8>
 80013ce:	bf00      	nop
 80013d0:	20001034 	.word	0x20001034
 80013d4:	20001038 	.word	0x20001038
 80013d8:	20001058 	.word	0x20001058
 80013dc:	20000398 	.word	0x20000398
 80013e0:	200002c8 	.word	0x200002c8
 80013e4:	20000394 	.word	0x20000394
 80013e8:	2000025c 	.word	0x2000025c
 80013ec:	20000014 	.word	0x20000014
 80013f0:	20000028 	.word	0x20000028
 80013f4:	2000003c 	.word	0x2000003c
 80013f8:	20000050 	.word	0x20000050
 80013fc:	20000000 	.word	0x20000000
 8001400:	20000068 	.word	0x20000068
 8001404:	08008888 	.word	0x08008888

08001408 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b094      	sub	sp, #80	@ 0x50
 800140c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800140e:	f107 031c 	add.w	r3, r7, #28
 8001412:	2234      	movs	r2, #52	@ 0x34
 8001414:	2100      	movs	r1, #0
 8001416:	4618      	mov	r0, r3
 8001418:	f005 fb03 	bl	8006a22 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800141c:	f107 0308 	add.w	r3, r7, #8
 8001420:	2200      	movs	r2, #0
 8001422:	601a      	str	r2, [r3, #0]
 8001424:	605a      	str	r2, [r3, #4]
 8001426:	609a      	str	r2, [r3, #8]
 8001428:	60da      	str	r2, [r3, #12]
 800142a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800142c:	2300      	movs	r3, #0
 800142e:	607b      	str	r3, [r7, #4]
 8001430:	4b2a      	ldr	r3, [pc, #168]	@ (80014dc <SystemClock_Config+0xd4>)
 8001432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001434:	4a29      	ldr	r2, [pc, #164]	@ (80014dc <SystemClock_Config+0xd4>)
 8001436:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800143a:	6413      	str	r3, [r2, #64]	@ 0x40
 800143c:	4b27      	ldr	r3, [pc, #156]	@ (80014dc <SystemClock_Config+0xd4>)
 800143e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001440:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001444:	607b      	str	r3, [r7, #4]
 8001446:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001448:	2300      	movs	r3, #0
 800144a:	603b      	str	r3, [r7, #0]
 800144c:	4b24      	ldr	r3, [pc, #144]	@ (80014e0 <SystemClock_Config+0xd8>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001454:	4a22      	ldr	r2, [pc, #136]	@ (80014e0 <SystemClock_Config+0xd8>)
 8001456:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800145a:	6013      	str	r3, [r2, #0]
 800145c:	4b20      	ldr	r3, [pc, #128]	@ (80014e0 <SystemClock_Config+0xd8>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001464:	603b      	str	r3, [r7, #0]
 8001466:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001468:	2302      	movs	r3, #2
 800146a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800146c:	2301      	movs	r3, #1
 800146e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001470:	2310      	movs	r3, #16
 8001472:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001474:	2302      	movs	r3, #2
 8001476:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001478:	2300      	movs	r3, #0
 800147a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 800147c:	2310      	movs	r3, #16
 800147e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001480:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001484:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001486:	2304      	movs	r3, #4
 8001488:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800148a:	2302      	movs	r3, #2
 800148c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800148e:	2302      	movs	r3, #2
 8001490:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001492:	f107 031c 	add.w	r3, r7, #28
 8001496:	4618      	mov	r0, r3
 8001498:	f002 fda6 	bl	8003fe8 <HAL_RCC_OscConfig>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80014a2:	f000 f9e3 	bl	800186c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014a6:	230f      	movs	r3, #15
 80014a8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014aa:	2302      	movs	r3, #2
 80014ac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014ae:	2300      	movs	r3, #0
 80014b0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 80014b2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80014b6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014b8:	2300      	movs	r3, #0
 80014ba:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80014bc:	f107 0308 	add.w	r3, r7, #8
 80014c0:	2102      	movs	r1, #2
 80014c2:	4618      	mov	r0, r3
 80014c4:	f002 fa46 	bl	8003954 <HAL_RCC_ClockConfig>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80014ce:	f000 f9cd 	bl	800186c <Error_Handler>
  }
}
 80014d2:	bf00      	nop
 80014d4:	3750      	adds	r7, #80	@ 0x50
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	40023800 	.word	0x40023800
 80014e0:	40007000 	.word	0x40007000

080014e4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80014e8:	4b17      	ldr	r3, [pc, #92]	@ (8001548 <MX_SPI2_Init+0x64>)
 80014ea:	4a18      	ldr	r2, [pc, #96]	@ (800154c <MX_SPI2_Init+0x68>)
 80014ec:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80014ee:	4b16      	ldr	r3, [pc, #88]	@ (8001548 <MX_SPI2_Init+0x64>)
 80014f0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80014f4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80014f6:	4b14      	ldr	r3, [pc, #80]	@ (8001548 <MX_SPI2_Init+0x64>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80014fc:	4b12      	ldr	r3, [pc, #72]	@ (8001548 <MX_SPI2_Init+0x64>)
 80014fe:	2200      	movs	r2, #0
 8001500:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001502:	4b11      	ldr	r3, [pc, #68]	@ (8001548 <MX_SPI2_Init+0x64>)
 8001504:	2200      	movs	r2, #0
 8001506:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001508:	4b0f      	ldr	r3, [pc, #60]	@ (8001548 <MX_SPI2_Init+0x64>)
 800150a:	2200      	movs	r2, #0
 800150c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800150e:	4b0e      	ldr	r3, [pc, #56]	@ (8001548 <MX_SPI2_Init+0x64>)
 8001510:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001514:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001516:	4b0c      	ldr	r3, [pc, #48]	@ (8001548 <MX_SPI2_Init+0x64>)
 8001518:	2200      	movs	r2, #0
 800151a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800151c:	4b0a      	ldr	r3, [pc, #40]	@ (8001548 <MX_SPI2_Init+0x64>)
 800151e:	2200      	movs	r2, #0
 8001520:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001522:	4b09      	ldr	r3, [pc, #36]	@ (8001548 <MX_SPI2_Init+0x64>)
 8001524:	2200      	movs	r2, #0
 8001526:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001528:	4b07      	ldr	r3, [pc, #28]	@ (8001548 <MX_SPI2_Init+0x64>)
 800152a:	2200      	movs	r2, #0
 800152c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800152e:	4b06      	ldr	r3, [pc, #24]	@ (8001548 <MX_SPI2_Init+0x64>)
 8001530:	220a      	movs	r2, #10
 8001532:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001534:	4804      	ldr	r0, [pc, #16]	@ (8001548 <MX_SPI2_Init+0x64>)
 8001536:	f002 fff5 	bl	8004524 <HAL_SPI_Init>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d001      	beq.n	8001544 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001540:	f000 f994 	bl	800186c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001544:	bf00      	nop
 8001546:	bd80      	pop	{r7, pc}
 8001548:	20000270 	.word	0x20000270
 800154c:	40003800 	.word	0x40003800

08001550 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b086      	sub	sp, #24
 8001554:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001556:	f107 0308 	add.w	r3, r7, #8
 800155a:	2200      	movs	r2, #0
 800155c:	601a      	str	r2, [r3, #0]
 800155e:	605a      	str	r2, [r3, #4]
 8001560:	609a      	str	r2, [r3, #8]
 8001562:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001564:	463b      	mov	r3, r7
 8001566:	2200      	movs	r2, #0
 8001568:	601a      	str	r2, [r3, #0]
 800156a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800156c:	4b1d      	ldr	r3, [pc, #116]	@ (80015e4 <MX_TIM2_Init+0x94>)
 800156e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001572:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1050-1;
 8001574:	4b1b      	ldr	r3, [pc, #108]	@ (80015e4 <MX_TIM2_Init+0x94>)
 8001576:	f240 4219 	movw	r2, #1049	@ 0x419
 800157a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800157c:	4b19      	ldr	r3, [pc, #100]	@ (80015e4 <MX_TIM2_Init+0x94>)
 800157e:	2200      	movs	r2, #0
 8001580:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001582:	4b18      	ldr	r3, [pc, #96]	@ (80015e4 <MX_TIM2_Init+0x94>)
 8001584:	2209      	movs	r2, #9
 8001586:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001588:	4b16      	ldr	r3, [pc, #88]	@ (80015e4 <MX_TIM2_Init+0x94>)
 800158a:	2200      	movs	r2, #0
 800158c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800158e:	4b15      	ldr	r3, [pc, #84]	@ (80015e4 <MX_TIM2_Init+0x94>)
 8001590:	2200      	movs	r2, #0
 8001592:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001594:	4813      	ldr	r0, [pc, #76]	@ (80015e4 <MX_TIM2_Init+0x94>)
 8001596:	f003 fc53 	bl	8004e40 <HAL_TIM_Base_Init>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d001      	beq.n	80015a4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80015a0:	f000 f964 	bl	800186c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015a8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80015aa:	f107 0308 	add.w	r3, r7, #8
 80015ae:	4619      	mov	r1, r3
 80015b0:	480c      	ldr	r0, [pc, #48]	@ (80015e4 <MX_TIM2_Init+0x94>)
 80015b2:	f003 fdf5 	bl	80051a0 <HAL_TIM_ConfigClockSource>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d001      	beq.n	80015c0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80015bc:	f000 f956 	bl	800186c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015c0:	2300      	movs	r3, #0
 80015c2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015c4:	2300      	movs	r3, #0
 80015c6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015c8:	463b      	mov	r3, r7
 80015ca:	4619      	mov	r1, r3
 80015cc:	4805      	ldr	r0, [pc, #20]	@ (80015e4 <MX_TIM2_Init+0x94>)
 80015ce:	f004 f81d 	bl	800560c <HAL_TIMEx_MasterConfigSynchronization>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d001      	beq.n	80015dc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80015d8:	f000 f948 	bl	800186c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80015dc:	bf00      	nop
 80015de:	3718      	adds	r7, #24
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	200002c8 	.word	0x200002c8

080015e8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80015ec:	4b11      	ldr	r3, [pc, #68]	@ (8001634 <MX_USART2_UART_Init+0x4c>)
 80015ee:	4a12      	ldr	r2, [pc, #72]	@ (8001638 <MX_USART2_UART_Init+0x50>)
 80015f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80015f2:	4b10      	ldr	r3, [pc, #64]	@ (8001634 <MX_USART2_UART_Init+0x4c>)
 80015f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80015fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001634 <MX_USART2_UART_Init+0x4c>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001600:	4b0c      	ldr	r3, [pc, #48]	@ (8001634 <MX_USART2_UART_Init+0x4c>)
 8001602:	2200      	movs	r2, #0
 8001604:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001606:	4b0b      	ldr	r3, [pc, #44]	@ (8001634 <MX_USART2_UART_Init+0x4c>)
 8001608:	2200      	movs	r2, #0
 800160a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800160c:	4b09      	ldr	r3, [pc, #36]	@ (8001634 <MX_USART2_UART_Init+0x4c>)
 800160e:	220c      	movs	r2, #12
 8001610:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001612:	4b08      	ldr	r3, [pc, #32]	@ (8001634 <MX_USART2_UART_Init+0x4c>)
 8001614:	2200      	movs	r2, #0
 8001616:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001618:	4b06      	ldr	r3, [pc, #24]	@ (8001634 <MX_USART2_UART_Init+0x4c>)
 800161a:	2200      	movs	r2, #0
 800161c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800161e:	4805      	ldr	r0, [pc, #20]	@ (8001634 <MX_USART2_UART_Init+0x4c>)
 8001620:	f004 f884 	bl	800572c <HAL_UART_Init>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d001      	beq.n	800162e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800162a:	f000 f91f 	bl	800186c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800162e:	bf00      	nop
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	20000310 	.word	0x20000310
 8001638:	40004400 	.word	0x40004400

0800163c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b08a      	sub	sp, #40	@ 0x28
 8001640:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001642:	f107 0314 	add.w	r3, r7, #20
 8001646:	2200      	movs	r2, #0
 8001648:	601a      	str	r2, [r3, #0]
 800164a:	605a      	str	r2, [r3, #4]
 800164c:	609a      	str	r2, [r3, #8]
 800164e:	60da      	str	r2, [r3, #12]
 8001650:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001652:	2300      	movs	r3, #0
 8001654:	613b      	str	r3, [r7, #16]
 8001656:	4b42      	ldr	r3, [pc, #264]	@ (8001760 <MX_GPIO_Init+0x124>)
 8001658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800165a:	4a41      	ldr	r2, [pc, #260]	@ (8001760 <MX_GPIO_Init+0x124>)
 800165c:	f043 0304 	orr.w	r3, r3, #4
 8001660:	6313      	str	r3, [r2, #48]	@ 0x30
 8001662:	4b3f      	ldr	r3, [pc, #252]	@ (8001760 <MX_GPIO_Init+0x124>)
 8001664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001666:	f003 0304 	and.w	r3, r3, #4
 800166a:	613b      	str	r3, [r7, #16]
 800166c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800166e:	2300      	movs	r3, #0
 8001670:	60fb      	str	r3, [r7, #12]
 8001672:	4b3b      	ldr	r3, [pc, #236]	@ (8001760 <MX_GPIO_Init+0x124>)
 8001674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001676:	4a3a      	ldr	r2, [pc, #232]	@ (8001760 <MX_GPIO_Init+0x124>)
 8001678:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800167c:	6313      	str	r3, [r2, #48]	@ 0x30
 800167e:	4b38      	ldr	r3, [pc, #224]	@ (8001760 <MX_GPIO_Init+0x124>)
 8001680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001682:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001686:	60fb      	str	r3, [r7, #12]
 8001688:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800168a:	2300      	movs	r3, #0
 800168c:	60bb      	str	r3, [r7, #8]
 800168e:	4b34      	ldr	r3, [pc, #208]	@ (8001760 <MX_GPIO_Init+0x124>)
 8001690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001692:	4a33      	ldr	r2, [pc, #204]	@ (8001760 <MX_GPIO_Init+0x124>)
 8001694:	f043 0301 	orr.w	r3, r3, #1
 8001698:	6313      	str	r3, [r2, #48]	@ 0x30
 800169a:	4b31      	ldr	r3, [pc, #196]	@ (8001760 <MX_GPIO_Init+0x124>)
 800169c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800169e:	f003 0301 	and.w	r3, r3, #1
 80016a2:	60bb      	str	r3, [r7, #8]
 80016a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016a6:	2300      	movs	r3, #0
 80016a8:	607b      	str	r3, [r7, #4]
 80016aa:	4b2d      	ldr	r3, [pc, #180]	@ (8001760 <MX_GPIO_Init+0x124>)
 80016ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ae:	4a2c      	ldr	r2, [pc, #176]	@ (8001760 <MX_GPIO_Init+0x124>)
 80016b0:	f043 0302 	orr.w	r3, r3, #2
 80016b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016b6:	4b2a      	ldr	r3, [pc, #168]	@ (8001760 <MX_GPIO_Init+0x124>)
 80016b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ba:	f003 0302 	and.w	r3, r3, #2
 80016be:	607b      	str	r3, [r7, #4]
 80016c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80016c2:	2200      	movs	r2, #0
 80016c4:	2110      	movs	r1, #16
 80016c6:	4827      	ldr	r0, [pc, #156]	@ (8001764 <MX_GPIO_Init+0x128>)
 80016c8:	f002 f912 	bl	80038f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_LE_Pin|LED_OE_Pin, GPIO_PIN_RESET);
 80016cc:	2200      	movs	r2, #0
 80016ce:	2106      	movs	r1, #6
 80016d0:	4825      	ldr	r0, [pc, #148]	@ (8001768 <MX_GPIO_Init+0x12c>)
 80016d2:	f002 f90d 	bl	80038f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80016d6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80016dc:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80016e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e2:	2300      	movs	r3, #0
 80016e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80016e6:	f107 0314 	add.w	r3, r7, #20
 80016ea:	4619      	mov	r1, r3
 80016ec:	481f      	ldr	r0, [pc, #124]	@ (800176c <MX_GPIO_Init+0x130>)
 80016ee:	f001 fe77 	bl	80033e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80016f2:	2310      	movs	r3, #16
 80016f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016f6:	2301      	movs	r3, #1
 80016f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fa:	2300      	movs	r3, #0
 80016fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016fe:	2300      	movs	r3, #0
 8001700:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001702:	f107 0314 	add.w	r3, r7, #20
 8001706:	4619      	mov	r1, r3
 8001708:	4816      	ldr	r0, [pc, #88]	@ (8001764 <MX_GPIO_Init+0x128>)
 800170a:	f001 fe69 	bl	80033e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_LE_Pin LED_OE_Pin */
  GPIO_InitStruct.Pin = LED_LE_Pin|LED_OE_Pin;
 800170e:	2306      	movs	r3, #6
 8001710:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001712:	2301      	movs	r3, #1
 8001714:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001716:	2300      	movs	r3, #0
 8001718:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800171a:	2302      	movs	r3, #2
 800171c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800171e:	f107 0314 	add.w	r3, r7, #20
 8001722:	4619      	mov	r1, r3
 8001724:	4810      	ldr	r0, [pc, #64]	@ (8001768 <MX_GPIO_Init+0x12c>)
 8001726:	f001 fe5b 	bl	80033e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LSM6DSL_INT1_EXTI11_Pin */
  GPIO_InitStruct.Pin = LSM6DSL_INT1_EXTI11_Pin;
 800172a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800172e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001730:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001734:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001736:	2300      	movs	r3, #0
 8001738:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LSM6DSL_INT1_EXTI11_GPIO_Port, &GPIO_InitStruct);
 800173a:	f107 0314 	add.w	r3, r7, #20
 800173e:	4619      	mov	r1, r3
 8001740:	480a      	ldr	r0, [pc, #40]	@ (800176c <MX_GPIO_Init+0x130>)
 8001742:	f001 fe4d 	bl	80033e0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001746:	2200      	movs	r2, #0
 8001748:	2100      	movs	r1, #0
 800174a:	2028      	movs	r0, #40	@ 0x28
 800174c:	f001 fe11 	bl	8003372 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001750:	2028      	movs	r0, #40	@ 0x28
 8001752:	f001 fe2a 	bl	80033aa <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001756:	bf00      	nop
 8001758:	3728      	adds	r7, #40	@ 0x28
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	40023800 	.word	0x40023800
 8001764:	40020000 	.word	0x40020000
 8001768:	40020400 	.word	0x40020400
 800176c:	40020800 	.word	0x40020800

08001770 <MEMS_Init>:

/* USER CODE BEGIN 4 */
static void MEMS_Init(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b08c      	sub	sp, #48	@ 0x30
 8001774:	af00      	add	r7, sp, #0
  uint8_t id ;
  LSM6DSL_AxesRaw_t axes;
  float odr;

  /* Link I2C functions to the LSM6DSL driver */
	io_ctx.BusType = LSM6DSL_SPI_4WIRES_BUS;
 8001776:	2301      	movs	r3, #1
 8001778:	61bb      	str	r3, [r7, #24]
	io_ctx.Address = 0;
 800177a:	2300      	movs	r3, #0
 800177c:	773b      	strb	r3, [r7, #28]
	io_ctx.Init = BSP_SPI1_Init;
 800177e:	4b1e      	ldr	r3, [pc, #120]	@ (80017f8 <MEMS_Init+0x88>)
 8001780:	613b      	str	r3, [r7, #16]
	io_ctx.DeInit = BSP_SPI1_DeInit;
 8001782:	4b1e      	ldr	r3, [pc, #120]	@ (80017fc <MEMS_Init+0x8c>)
 8001784:	617b      	str	r3, [r7, #20]
	io_ctx.ReadReg = wrap_platform_read;
 8001786:	4b1e      	ldr	r3, [pc, #120]	@ (8001800 <MEMS_Init+0x90>)
 8001788:	627b      	str	r3, [r7, #36]	@ 0x24
	io_ctx.WriteReg = wrap_platform_write;
 800178a:	4b1e      	ldr	r3, [pc, #120]	@ (8001804 <MEMS_Init+0x94>)
 800178c:	623b      	str	r3, [r7, #32]
	io_ctx.GetTick = BSP_GetTick;
 800178e:	4b1e      	ldr	r3, [pc, #120]	@ (8001808 <MEMS_Init+0x98>)
 8001790:	62bb      	str	r3, [r7, #40]	@ 0x28
	LSM6DSL_RegisterBusIO(&MotionSensor, &io_ctx);
 8001792:	f107 0310 	add.w	r3, r7, #16
 8001796:	4619      	mov	r1, r3
 8001798:	481c      	ldr	r0, [pc, #112]	@ (800180c <MEMS_Init+0x9c>)
 800179a:	f000 fbe3 	bl	8001f64 <LSM6DSL_RegisterBusIO>

  /* Read the LSM6DSL WHO_AM_I register */
  LSM6DSL_ReadID(&MotionSensor, &id);
 800179e:	f107 030f 	add.w	r3, r7, #15
 80017a2:	4619      	mov	r1, r3
 80017a4:	4819      	ldr	r0, [pc, #100]	@ (800180c <MEMS_Init+0x9c>)
 80017a6:	f000 fcb0 	bl	800210a <LSM6DSL_ReadID>
  if (id != LSM6DSL_ID) {
 80017aa:	7bfb      	ldrb	r3, [r7, #15]
 80017ac:	2b6a      	cmp	r3, #106	@ 0x6a
 80017ae:	d001      	beq.n	80017b4 <MEMS_Init+0x44>
    Error_Handler();
 80017b0:	f000 f85c 	bl	800186c <Error_Handler>
  }

  /* Initialize the LSM6DSL sensor */
  LSM6DSL_Init(&MotionSensor);
 80017b4:	4815      	ldr	r0, [pc, #84]	@ (800180c <MEMS_Init+0x9c>)
 80017b6:	f000 fc3f 	bl	8002038 <LSM6DSL_Init>

  /* Configure the LSM6DSL accelerometer (ODR, scale and interrupt) */
  LSM6DSL_ACC_SetOutputDataRate(&MotionSensor, 3330.0f); /* 26 Hz */
 80017ba:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 8001810 <MEMS_Init+0xa0>
 80017be:	4813      	ldr	r0, [pc, #76]	@ (800180c <MEMS_Init+0x9c>)
 80017c0:	f000 fda8 	bl	8002314 <LSM6DSL_ACC_SetOutputDataRate>
  LSM6DSL_ACC_SetFullScale(&MotionSensor, 8);          /* [-4000mg; +4000mg]  old*/
 80017c4:	2108      	movs	r1, #8
 80017c6:	4811      	ldr	r0, [pc, #68]	@ (800180c <MEMS_Init+0x9c>)
 80017c8:	f000 fdc0 	bl	800234c <LSM6DSL_ACC_SetFullScale>
  LSM6DSL_ACC_Set_INT1_DRDY(&MotionSensor, ENABLE);    /* Enable DRDY */
 80017cc:	2101      	movs	r1, #1
 80017ce:	480f      	ldr	r0, [pc, #60]	@ (800180c <MEMS_Init+0x9c>)
 80017d0:	f000 fe7a 	bl	80024c8 <LSM6DSL_ACC_Set_INT1_DRDY>
  LSM6DSL_ACC_GetAxesRaw(&MotionSensor, &axes);        /* Clear DRDY */
 80017d4:	f107 0308 	add.w	r3, r7, #8
 80017d8:	4619      	mov	r1, r3
 80017da:	480c      	ldr	r0, [pc, #48]	@ (800180c <MEMS_Init+0x9c>)
 80017dc:	f000 fdde 	bl	800239c <LSM6DSL_ACC_GetAxesRaw>



  /* Start the LSM6DSL accelerometer */
  LSM6DSL_ACC_Enable(&MotionSensor);
 80017e0:	480a      	ldr	r0, [pc, #40]	@ (800180c <MEMS_Init+0x9c>)
 80017e2:	f000 fca8 	bl	8002136 <LSM6DSL_ACC_Enable>

  LSM6DSL_ACC_GetOutputDataRate(&MotionSensor, &odr);
 80017e6:	1d3b      	adds	r3, r7, #4
 80017e8:	4619      	mov	r1, r3
 80017ea:	4808      	ldr	r0, [pc, #32]	@ (800180c <MEMS_Init+0x9c>)
 80017ec:	f000 fd0e 	bl	800220c <LSM6DSL_ACC_GetOutputDataRate>
}
 80017f0:	bf00      	nop
 80017f2:	3730      	adds	r7, #48	@ 0x30
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	08001afd 	.word	0x08001afd
 80017fc:	08001b5d 	.word	0x08001b5d
 8001800:	08000f6d 	.word	0x08000f6d
 8001804:	08000fc5 	.word	0x08000fc5
 8001808:	08001c25 	.word	0x08001c25
 800180c:	20000358 	.word	0x20000358
 8001810:	45502000 	.word	0x45502000

08001814 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001814:	b480      	push	{r7}
 8001816:	b083      	sub	sp, #12
 8001818:	af00      	add	r7, sp, #0
 800181a:	4603      	mov	r3, r0
 800181c:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == GPIO_PIN_11) {
 800181e:	88fb      	ldrh	r3, [r7, #6]
 8001820:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001824:	d104      	bne.n	8001830 <HAL_GPIO_EXTI_Callback+0x1c>
    dataRdyIntReceived++;
 8001826:	4b05      	ldr	r3, [pc, #20]	@ (800183c <HAL_GPIO_EXTI_Callback+0x28>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	3301      	adds	r3, #1
 800182c:	4a03      	ldr	r2, [pc, #12]	@ (800183c <HAL_GPIO_EXTI_Callback+0x28>)
 800182e:	6013      	str	r3, [r2, #0]
  }
}
 8001830:	bf00      	nop
 8001832:	370c      	adds	r7, #12
 8001834:	46bd      	mov	sp, r7
 8001836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183a:	4770      	bx	lr
 800183c:	20000390 	.word	0x20000390

08001840 <_write>:

int _write(int fd, char * ptr, int len)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b084      	sub	sp, #16
 8001844:	af00      	add	r7, sp, #0
 8001846:	60f8      	str	r0, [r7, #12]
 8001848:	60b9      	str	r1, [r7, #8]
 800184a:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	b29a      	uxth	r2, r3
 8001850:	f04f 33ff 	mov.w	r3, #4294967295
 8001854:	68b9      	ldr	r1, [r7, #8]
 8001856:	4804      	ldr	r0, [pc, #16]	@ (8001868 <_write+0x28>)
 8001858:	f003 ffb8 	bl	80057cc <HAL_UART_Transmit>
  return len;
 800185c:	687b      	ldr	r3, [r7, #4]
}
 800185e:	4618      	mov	r0, r3
 8001860:	3710      	adds	r7, #16
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	20000310 	.word	0x20000310

0800186c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001870:	b672      	cpsid	i
}
 8001872:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001874:	bf00      	nop
 8001876:	e7fd      	b.n	8001874 <Error_Handler+0x8>

08001878 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800187e:	2300      	movs	r3, #0
 8001880:	607b      	str	r3, [r7, #4]
 8001882:	4b10      	ldr	r3, [pc, #64]	@ (80018c4 <HAL_MspInit+0x4c>)
 8001884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001886:	4a0f      	ldr	r2, [pc, #60]	@ (80018c4 <HAL_MspInit+0x4c>)
 8001888:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800188c:	6453      	str	r3, [r2, #68]	@ 0x44
 800188e:	4b0d      	ldr	r3, [pc, #52]	@ (80018c4 <HAL_MspInit+0x4c>)
 8001890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001892:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001896:	607b      	str	r3, [r7, #4]
 8001898:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800189a:	2300      	movs	r3, #0
 800189c:	603b      	str	r3, [r7, #0]
 800189e:	4b09      	ldr	r3, [pc, #36]	@ (80018c4 <HAL_MspInit+0x4c>)
 80018a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018a2:	4a08      	ldr	r2, [pc, #32]	@ (80018c4 <HAL_MspInit+0x4c>)
 80018a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80018aa:	4b06      	ldr	r3, [pc, #24]	@ (80018c4 <HAL_MspInit+0x4c>)
 80018ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018b2:	603b      	str	r3, [r7, #0]
 80018b4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80018b6:	2007      	movs	r0, #7
 80018b8:	f001 fd50 	bl	800335c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018bc:	bf00      	nop
 80018be:	3708      	adds	r7, #8
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	40023800 	.word	0x40023800

080018c8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b08a      	sub	sp, #40	@ 0x28
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018d0:	f107 0314 	add.w	r3, r7, #20
 80018d4:	2200      	movs	r2, #0
 80018d6:	601a      	str	r2, [r3, #0]
 80018d8:	605a      	str	r2, [r3, #4]
 80018da:	609a      	str	r2, [r3, #8]
 80018dc:	60da      	str	r2, [r3, #12]
 80018de:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a19      	ldr	r2, [pc, #100]	@ (800194c <HAL_SPI_MspInit+0x84>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d12c      	bne.n	8001944 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80018ea:	2300      	movs	r3, #0
 80018ec:	613b      	str	r3, [r7, #16]
 80018ee:	4b18      	ldr	r3, [pc, #96]	@ (8001950 <HAL_SPI_MspInit+0x88>)
 80018f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018f2:	4a17      	ldr	r2, [pc, #92]	@ (8001950 <HAL_SPI_MspInit+0x88>)
 80018f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80018fa:	4b15      	ldr	r3, [pc, #84]	@ (8001950 <HAL_SPI_MspInit+0x88>)
 80018fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001902:	613b      	str	r3, [r7, #16]
 8001904:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001906:	2300      	movs	r3, #0
 8001908:	60fb      	str	r3, [r7, #12]
 800190a:	4b11      	ldr	r3, [pc, #68]	@ (8001950 <HAL_SPI_MspInit+0x88>)
 800190c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800190e:	4a10      	ldr	r2, [pc, #64]	@ (8001950 <HAL_SPI_MspInit+0x88>)
 8001910:	f043 0302 	orr.w	r3, r3, #2
 8001914:	6313      	str	r3, [r2, #48]	@ 0x30
 8001916:	4b0e      	ldr	r3, [pc, #56]	@ (8001950 <HAL_SPI_MspInit+0x88>)
 8001918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800191a:	f003 0302 	and.w	r3, r3, #2
 800191e:	60fb      	str	r3, [r7, #12]
 8001920:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8001922:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8001926:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001928:	2302      	movs	r3, #2
 800192a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192c:	2300      	movs	r3, #0
 800192e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001930:	2303      	movs	r3, #3
 8001932:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001934:	2305      	movs	r3, #5
 8001936:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001938:	f107 0314 	add.w	r3, r7, #20
 800193c:	4619      	mov	r1, r3
 800193e:	4805      	ldr	r0, [pc, #20]	@ (8001954 <HAL_SPI_MspInit+0x8c>)
 8001940:	f001 fd4e 	bl	80033e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001944:	bf00      	nop
 8001946:	3728      	adds	r7, #40	@ 0x28
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	40003800 	.word	0x40003800
 8001950:	40023800 	.word	0x40023800
 8001954:	40020400 	.word	0x40020400

08001958 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b082      	sub	sp, #8
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI2)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a08      	ldr	r2, [pc, #32]	@ (8001988 <HAL_SPI_MspDeInit+0x30>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d10a      	bne.n	8001980 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI2_MspDeInit 0 */

  /* USER CODE END SPI2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI2_CLK_DISABLE();
 800196a:	4b08      	ldr	r3, [pc, #32]	@ (800198c <HAL_SPI_MspDeInit+0x34>)
 800196c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196e:	4a07      	ldr	r2, [pc, #28]	@ (800198c <HAL_SPI_MspDeInit+0x34>)
 8001970:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001974:	6413      	str	r3, [r2, #64]	@ 0x40

    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_15);
 8001976:	f44f 4120 	mov.w	r1, #40960	@ 0xa000
 800197a:	4805      	ldr	r0, [pc, #20]	@ (8001990 <HAL_SPI_MspDeInit+0x38>)
 800197c:	f001 fec4 	bl	8003708 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI2_MspDeInit 1 */

  /* USER CODE END SPI2_MspDeInit 1 */
  }

}
 8001980:	bf00      	nop
 8001982:	3708      	adds	r7, #8
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	40003800 	.word	0x40003800
 800198c:	40023800 	.word	0x40023800
 8001990:	40020400 	.word	0x40020400

08001994 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b084      	sub	sp, #16
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80019a4:	d115      	bne.n	80019d2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80019a6:	2300      	movs	r3, #0
 80019a8:	60fb      	str	r3, [r7, #12]
 80019aa:	4b0c      	ldr	r3, [pc, #48]	@ (80019dc <HAL_TIM_Base_MspInit+0x48>)
 80019ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ae:	4a0b      	ldr	r2, [pc, #44]	@ (80019dc <HAL_TIM_Base_MspInit+0x48>)
 80019b0:	f043 0301 	orr.w	r3, r3, #1
 80019b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80019b6:	4b09      	ldr	r3, [pc, #36]	@ (80019dc <HAL_TIM_Base_MspInit+0x48>)
 80019b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ba:	f003 0301 	and.w	r3, r3, #1
 80019be:	60fb      	str	r3, [r7, #12]
 80019c0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80019c2:	2200      	movs	r2, #0
 80019c4:	2100      	movs	r1, #0
 80019c6:	201c      	movs	r0, #28
 80019c8:	f001 fcd3 	bl	8003372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80019cc:	201c      	movs	r0, #28
 80019ce:	f001 fcec 	bl	80033aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80019d2:	bf00      	nop
 80019d4:	3710      	adds	r7, #16
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	40023800 	.word	0x40023800

080019e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b08a      	sub	sp, #40	@ 0x28
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e8:	f107 0314 	add.w	r3, r7, #20
 80019ec:	2200      	movs	r2, #0
 80019ee:	601a      	str	r2, [r3, #0]
 80019f0:	605a      	str	r2, [r3, #4]
 80019f2:	609a      	str	r2, [r3, #8]
 80019f4:	60da      	str	r2, [r3, #12]
 80019f6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a19      	ldr	r2, [pc, #100]	@ (8001a64 <HAL_UART_MspInit+0x84>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d12b      	bne.n	8001a5a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a02:	2300      	movs	r3, #0
 8001a04:	613b      	str	r3, [r7, #16]
 8001a06:	4b18      	ldr	r3, [pc, #96]	@ (8001a68 <HAL_UART_MspInit+0x88>)
 8001a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a0a:	4a17      	ldr	r2, [pc, #92]	@ (8001a68 <HAL_UART_MspInit+0x88>)
 8001a0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a10:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a12:	4b15      	ldr	r3, [pc, #84]	@ (8001a68 <HAL_UART_MspInit+0x88>)
 8001a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a1a:	613b      	str	r3, [r7, #16]
 8001a1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a1e:	2300      	movs	r3, #0
 8001a20:	60fb      	str	r3, [r7, #12]
 8001a22:	4b11      	ldr	r3, [pc, #68]	@ (8001a68 <HAL_UART_MspInit+0x88>)
 8001a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a26:	4a10      	ldr	r2, [pc, #64]	@ (8001a68 <HAL_UART_MspInit+0x88>)
 8001a28:	f043 0301 	orr.w	r3, r3, #1
 8001a2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a2e:	4b0e      	ldr	r3, [pc, #56]	@ (8001a68 <HAL_UART_MspInit+0x88>)
 8001a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a32:	f003 0301 	and.w	r3, r3, #1
 8001a36:	60fb      	str	r3, [r7, #12]
 8001a38:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001a3a:	230c      	movs	r3, #12
 8001a3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a3e:	2302      	movs	r3, #2
 8001a40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a42:	2300      	movs	r3, #0
 8001a44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a46:	2303      	movs	r3, #3
 8001a48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a4a:	2307      	movs	r3, #7
 8001a4c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a4e:	f107 0314 	add.w	r3, r7, #20
 8001a52:	4619      	mov	r1, r3
 8001a54:	4805      	ldr	r0, [pc, #20]	@ (8001a6c <HAL_UART_MspInit+0x8c>)
 8001a56:	f001 fcc3 	bl	80033e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001a5a:	bf00      	nop
 8001a5c:	3728      	adds	r7, #40	@ 0x28
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	40004400 	.word	0x40004400
 8001a68:	40023800 	.word	0x40023800
 8001a6c:	40020000 	.word	0x40020000

08001a70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a74:	bf00      	nop
 8001a76:	e7fd      	b.n	8001a74 <NMI_Handler+0x4>

08001a78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a7c:	bf00      	nop
 8001a7e:	e7fd      	b.n	8001a7c <HardFault_Handler+0x4>

08001a80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a84:	bf00      	nop
 8001a86:	e7fd      	b.n	8001a84 <MemManage_Handler+0x4>

08001a88 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a8c:	bf00      	nop
 8001a8e:	e7fd      	b.n	8001a8c <BusFault_Handler+0x4>

08001a90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a94:	bf00      	nop
 8001a96:	e7fd      	b.n	8001a94 <UsageFault_Handler+0x4>

08001a98 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a9c:	bf00      	nop
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr

08001aa6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001aa6:	b480      	push	{r7}
 8001aa8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001aaa:	bf00      	nop
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr

08001ab4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ab8:	bf00      	nop
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr

08001ac2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ac2:	b580      	push	{r7, lr}
 8001ac4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ac6:	f001 fb35 	bl	8003134 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001aca:	bf00      	nop
 8001acc:	bd80      	pop	{r7, pc}
	...

08001ad0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001ad4:	4802      	ldr	r0, [pc, #8]	@ (8001ae0 <TIM2_IRQHandler+0x10>)
 8001ad6:	f003 fa73 	bl	8004fc0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001ada:	bf00      	nop
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	200002c8 	.word	0x200002c8

08001ae4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8001ae8:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8001aec:	f001 ff1a 	bl	8003924 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001af0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001af4:	f001 ff16 	bl	8003924 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001af8:	bf00      	nop
 8001afa:	bd80      	pop	{r7, pc}

08001afc <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8001b02:	2300      	movs	r3, #0
 8001b04:	607b      	str	r3, [r7, #4]

  hspi1.Instance  = SPI1;
 8001b06:	4b12      	ldr	r3, [pc, #72]	@ (8001b50 <BSP_SPI1_Init+0x54>)
 8001b08:	4a12      	ldr	r2, [pc, #72]	@ (8001b54 <BSP_SPI1_Init+0x58>)
 8001b0a:	601a      	str	r2, [r3, #0]

  if(SPI1InitCounter++ == 0)
 8001b0c:	4b12      	ldr	r3, [pc, #72]	@ (8001b58 <BSP_SPI1_Init+0x5c>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	1c5a      	adds	r2, r3, #1
 8001b12:	4911      	ldr	r1, [pc, #68]	@ (8001b58 <BSP_SPI1_Init+0x5c>)
 8001b14:	600a      	str	r2, [r1, #0]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d114      	bne.n	8001b44 <BSP_SPI1_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 8001b1a:	480d      	ldr	r0, [pc, #52]	@ (8001b50 <BSP_SPI1_Init+0x54>)
 8001b1c:	f003 f8a6 	bl	8004c6c <HAL_SPI_GetState>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d10e      	bne.n	8001b44 <BSP_SPI1_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI1_MspInit(&hspi1);
 8001b26:	480a      	ldr	r0, [pc, #40]	@ (8001b50 <BSP_SPI1_Init+0x54>)
 8001b28:	f000 f8c0 	bl	8001cac <SPI1_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d108      	bne.n	8001b44 <BSP_SPI1_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI1_Init(&hspi1) != HAL_OK)
 8001b32:	4807      	ldr	r0, [pc, #28]	@ (8001b50 <BSP_SPI1_Init+0x54>)
 8001b34:	f000 f87e 	bl	8001c34 <MX_SPI1_Init>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d002      	beq.n	8001b44 <BSP_SPI1_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 8001b3e:	f06f 0307 	mvn.w	r3, #7
 8001b42:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 8001b44:	687b      	ldr	r3, [r7, #4]
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	3708      	adds	r7, #8
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	20001060 	.word	0x20001060
 8001b54:	40013000 	.word	0x40013000
 8001b58:	200010b8 	.word	0x200010b8

08001b5c <BSP_SPI1_DeInit>:
  * @brief  DeInitializes SPI HAL.
  * @retval None
  * @retval BSP status
  */
int32_t BSP_SPI1_DeInit(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_BUS_FAILURE;
 8001b62:	f06f 0307 	mvn.w	r3, #7
 8001b66:	607b      	str	r3, [r7, #4]
  if (SPI1InitCounter > 0)
 8001b68:	4b0e      	ldr	r3, [pc, #56]	@ (8001ba4 <BSP_SPI1_DeInit+0x48>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d013      	beq.n	8001b98 <BSP_SPI1_DeInit+0x3c>
  {
    if (--SPI1InitCounter == 0)
 8001b70:	4b0c      	ldr	r3, [pc, #48]	@ (8001ba4 <BSP_SPI1_DeInit+0x48>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	3b01      	subs	r3, #1
 8001b76:	4a0b      	ldr	r2, [pc, #44]	@ (8001ba4 <BSP_SPI1_DeInit+0x48>)
 8001b78:	6013      	str	r3, [r2, #0]
 8001b7a:	4b0a      	ldr	r3, [pc, #40]	@ (8001ba4 <BSP_SPI1_DeInit+0x48>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d10a      	bne.n	8001b98 <BSP_SPI1_DeInit+0x3c>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
      SPI1_MspDeInit(&hspi1);
 8001b82:	4809      	ldr	r0, [pc, #36]	@ (8001ba8 <BSP_SPI1_DeInit+0x4c>)
 8001b84:	f000 f8ea 	bl	8001d5c <SPI1_MspDeInit>
#endif
      /* DeInit the SPI*/
      if (HAL_SPI_DeInit(&hspi1) == HAL_OK)
 8001b88:	4807      	ldr	r0, [pc, #28]	@ (8001ba8 <BSP_SPI1_DeInit+0x4c>)
 8001b8a:	f002 fd54 	bl	8004636 <HAL_SPI_DeInit>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d101      	bne.n	8001b98 <BSP_SPI1_DeInit+0x3c>
      {
        ret = BSP_ERROR_NONE;
 8001b94:	2300      	movs	r3, #0
 8001b96:	607b      	str	r3, [r7, #4]
      }
    }
  }
  return ret;
 8001b98:	687b      	ldr	r3, [r7, #4]
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	3708      	adds	r7, #8
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	200010b8 	.word	0x200010b8
 8001ba8:	20001060 	.word	0x20001060

08001bac <BSP_SPI1_Send>:
  * @param  pData: Pointer to data buffer to send
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_Send(uint8_t *pData, uint16_t Length)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b084      	sub	sp, #16
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
 8001bb4:	460b      	mov	r3, r1
 8001bb6:	807b      	strh	r3, [r7, #2]
  int32_t ret = BSP_ERROR_NONE;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	60fb      	str	r3, [r7, #12]

  if(HAL_SPI_Transmit(&hspi1, pData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 8001bbc:	887a      	ldrh	r2, [r7, #2]
 8001bbe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bc2:	6879      	ldr	r1, [r7, #4]
 8001bc4:	4806      	ldr	r0, [pc, #24]	@ (8001be0 <BSP_SPI1_Send+0x34>)
 8001bc6:	f002 fd5e 	bl	8004686 <HAL_SPI_Transmit>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d002      	beq.n	8001bd6 <BSP_SPI1_Send+0x2a>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 8001bd0:	f06f 0305 	mvn.w	r3, #5
 8001bd4:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3710      	adds	r7, #16
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	20001060 	.word	0x20001060

08001be4 <BSP_SPI1_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b088      	sub	sp, #32
 8001be8:	af02      	add	r7, sp, #8
 8001bea:	60f8      	str	r0, [r7, #12]
 8001bec:	60b9      	str	r1, [r7, #8]
 8001bee:	4613      	mov	r3, r2
 8001bf0:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 8001bf6:	88fb      	ldrh	r3, [r7, #6]
 8001bf8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001bfc:	9200      	str	r2, [sp, #0]
 8001bfe:	68ba      	ldr	r2, [r7, #8]
 8001c00:	68f9      	ldr	r1, [r7, #12]
 8001c02:	4807      	ldr	r0, [pc, #28]	@ (8001c20 <BSP_SPI1_SendRecv+0x3c>)
 8001c04:	f002 fe82 	bl	800490c <HAL_SPI_TransmitReceive>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d002      	beq.n	8001c14 <BSP_SPI1_SendRecv+0x30>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 8001c0e:	f06f 0305 	mvn.w	r3, #5
 8001c12:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8001c14:	697b      	ldr	r3, [r7, #20]
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	3718      	adds	r7, #24
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	20001060 	.word	0x20001060

08001c24 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8001c24:	b580      	push	{r7, lr}
 8001c26:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8001c28:	f001 fa98 	bl	800315c <HAL_GetTick>
 8001c2c:	4603      	mov	r3, r0
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	bd80      	pop	{r7, pc}
	...

08001c34 <MX_SPI1_Init>:

/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b084      	sub	sp, #16
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI1;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	4a19      	ldr	r2, [pc, #100]	@ (8001ca8 <MX_SPI1_Init+0x74>)
 8001c44:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001c4c:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2200      	movs	r2, #0
 8001c52:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2200      	movs	r2, #0
 8001c58:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2200      	movs	r2, #0
 8001c64:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c6c:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2218      	movs	r2, #24
 8001c72:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2200      	movs	r2, #0
 8001c78:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2200      	movs	r2, #0
 8001c84:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->Init.CRCPolynomial = 10;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	220a      	movs	r2, #10
 8001c8a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(hspi) != HAL_OK)
 8001c8c:	6878      	ldr	r0, [r7, #4]
 8001c8e:	f002 fc49 	bl	8004524 <HAL_SPI_Init>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d001      	beq.n	8001c9c <MX_SPI1_Init+0x68>
  {
    ret = HAL_ERROR;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8001c9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3710      	adds	r7, #16
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	40013000 	.word	0x40013000

08001cac <SPI1_MspInit>:

static void SPI1_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b08a      	sub	sp, #40	@ 0x28
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	613b      	str	r3, [r7, #16]
 8001cb8:	4b26      	ldr	r3, [pc, #152]	@ (8001d54 <SPI1_MspInit+0xa8>)
 8001cba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cbc:	4a25      	ldr	r2, [pc, #148]	@ (8001d54 <SPI1_MspInit+0xa8>)
 8001cbe:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001cc2:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cc4:	4b23      	ldr	r3, [pc, #140]	@ (8001d54 <SPI1_MspInit+0xa8>)
 8001cc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cc8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ccc:	613b      	str	r3, [r7, #16]
 8001cce:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	60fb      	str	r3, [r7, #12]
 8001cd4:	4b1f      	ldr	r3, [pc, #124]	@ (8001d54 <SPI1_MspInit+0xa8>)
 8001cd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd8:	4a1e      	ldr	r2, [pc, #120]	@ (8001d54 <SPI1_MspInit+0xa8>)
 8001cda:	f043 0301 	orr.w	r3, r3, #1
 8001cde:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ce0:	4b1c      	ldr	r3, [pc, #112]	@ (8001d54 <SPI1_MspInit+0xa8>)
 8001ce2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce4:	f003 0301 	and.w	r3, r3, #1
 8001ce8:	60fb      	str	r3, [r7, #12]
 8001cea:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 8001cec:	2320      	movs	r3, #32
 8001cee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cf0:	2302      	movs	r3, #2
 8001cf2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cf8:	2303      	movs	r3, #3
 8001cfa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 8001cfc:	2305      	movs	r3, #5
 8001cfe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 8001d00:	f107 0314 	add.w	r3, r7, #20
 8001d04:	4619      	mov	r1, r3
 8001d06:	4814      	ldr	r0, [pc, #80]	@ (8001d58 <SPI1_MspInit+0xac>)
 8001d08:	f001 fb6a 	bl	80033e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 8001d0c:	2340      	movs	r3, #64	@ 0x40
 8001d0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d10:	2302      	movs	r3, #2
 8001d12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d14:	2300      	movs	r3, #0
 8001d16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d18:	2303      	movs	r3, #3
 8001d1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 8001d1c:	2305      	movs	r3, #5
 8001d1e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8001d20:	f107 0314 	add.w	r3, r7, #20
 8001d24:	4619      	mov	r1, r3
 8001d26:	480c      	ldr	r0, [pc, #48]	@ (8001d58 <SPI1_MspInit+0xac>)
 8001d28:	f001 fb5a 	bl	80033e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 8001d2c:	2380      	movs	r3, #128	@ 0x80
 8001d2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d30:	2302      	movs	r3, #2
 8001d32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d34:	2300      	movs	r3, #0
 8001d36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d38:	2303      	movs	r3, #3
 8001d3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 8001d3c:	2305      	movs	r3, #5
 8001d3e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8001d40:	f107 0314 	add.w	r3, r7, #20
 8001d44:	4619      	mov	r1, r3
 8001d46:	4804      	ldr	r0, [pc, #16]	@ (8001d58 <SPI1_MspInit+0xac>)
 8001d48:	f001 fb4a 	bl	80033e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
}
 8001d4c:	bf00      	nop
 8001d4e:	3728      	adds	r7, #40	@ 0x28
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	40023800 	.word	0x40023800
 8001d58:	40020000 	.word	0x40020000

08001d5c <SPI1_MspDeInit>:

static void SPI1_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 8001d64:	4b0a      	ldr	r3, [pc, #40]	@ (8001d90 <SPI1_MspDeInit+0x34>)
 8001d66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d68:	4a09      	ldr	r2, [pc, #36]	@ (8001d90 <SPI1_MspDeInit+0x34>)
 8001d6a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001d6e:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(BUS_SPI1_SCK_GPIO_PORT, BUS_SPI1_SCK_GPIO_PIN);
 8001d70:	2120      	movs	r1, #32
 8001d72:	4808      	ldr	r0, [pc, #32]	@ (8001d94 <SPI1_MspDeInit+0x38>)
 8001d74:	f001 fcc8 	bl	8003708 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(BUS_SPI1_MISO_GPIO_PORT, BUS_SPI1_MISO_GPIO_PIN);
 8001d78:	2140      	movs	r1, #64	@ 0x40
 8001d7a:	4806      	ldr	r0, [pc, #24]	@ (8001d94 <SPI1_MspDeInit+0x38>)
 8001d7c:	f001 fcc4 	bl	8003708 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(BUS_SPI1_MOSI_GPIO_PORT, BUS_SPI1_MOSI_GPIO_PIN);
 8001d80:	2180      	movs	r1, #128	@ 0x80
 8001d82:	4804      	ldr	r0, [pc, #16]	@ (8001d94 <SPI1_MspDeInit+0x38>)
 8001d84:	f001 fcc0 	bl	8003708 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
}
 8001d88:	bf00      	nop
 8001d8a:	3708      	adds	r7, #8
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd80      	pop	{r7, pc}
 8001d90:	40023800 	.word	0x40023800
 8001d94:	40020000 	.word	0x40020000

08001d98 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  return 1;
 8001d9c:	2301      	movs	r3, #1
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	46bd      	mov	sp, r7
 8001da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da6:	4770      	bx	lr

08001da8 <_kill>:

int _kill(int pid, int sig)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b082      	sub	sp, #8
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
 8001db0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001db2:	f004 fe89 	bl	8006ac8 <__errno>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2216      	movs	r2, #22
 8001dba:	601a      	str	r2, [r3, #0]
  return -1;
 8001dbc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	3708      	adds	r7, #8
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}

08001dc8 <_exit>:

void _exit (int status)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001dd0:	f04f 31ff 	mov.w	r1, #4294967295
 8001dd4:	6878      	ldr	r0, [r7, #4]
 8001dd6:	f7ff ffe7 	bl	8001da8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001dda:	bf00      	nop
 8001ddc:	e7fd      	b.n	8001dda <_exit+0x12>

08001dde <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001dde:	b580      	push	{r7, lr}
 8001de0:	b086      	sub	sp, #24
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	60f8      	str	r0, [r7, #12]
 8001de6:	60b9      	str	r1, [r7, #8]
 8001de8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dea:	2300      	movs	r3, #0
 8001dec:	617b      	str	r3, [r7, #20]
 8001dee:	e00a      	b.n	8001e06 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001df0:	f3af 8000 	nop.w
 8001df4:	4601      	mov	r1, r0
 8001df6:	68bb      	ldr	r3, [r7, #8]
 8001df8:	1c5a      	adds	r2, r3, #1
 8001dfa:	60ba      	str	r2, [r7, #8]
 8001dfc:	b2ca      	uxtb	r2, r1
 8001dfe:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	3301      	adds	r3, #1
 8001e04:	617b      	str	r3, [r7, #20]
 8001e06:	697a      	ldr	r2, [r7, #20]
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	429a      	cmp	r2, r3
 8001e0c:	dbf0      	blt.n	8001df0 <_read+0x12>
  }

  return len;
 8001e0e:	687b      	ldr	r3, [r7, #4]
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	3718      	adds	r7, #24
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}

08001e18 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e20:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	370c      	adds	r7, #12
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2e:	4770      	bx	lr

08001e30 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
 8001e38:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e40:	605a      	str	r2, [r3, #4]
  return 0;
 8001e42:	2300      	movs	r3, #0
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	370c      	adds	r7, #12
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr

08001e50 <_isatty>:

int _isatty(int file)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b083      	sub	sp, #12
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e58:	2301      	movs	r3, #1
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	370c      	adds	r7, #12
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e64:	4770      	bx	lr

08001e66 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e66:	b480      	push	{r7}
 8001e68:	b085      	sub	sp, #20
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	60f8      	str	r0, [r7, #12]
 8001e6e:	60b9      	str	r1, [r7, #8]
 8001e70:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e72:	2300      	movs	r3, #0
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	3714      	adds	r7, #20
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr

08001e80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b086      	sub	sp, #24
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e88:	4a14      	ldr	r2, [pc, #80]	@ (8001edc <_sbrk+0x5c>)
 8001e8a:	4b15      	ldr	r3, [pc, #84]	@ (8001ee0 <_sbrk+0x60>)
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e94:	4b13      	ldr	r3, [pc, #76]	@ (8001ee4 <_sbrk+0x64>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d102      	bne.n	8001ea2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e9c:	4b11      	ldr	r3, [pc, #68]	@ (8001ee4 <_sbrk+0x64>)
 8001e9e:	4a12      	ldr	r2, [pc, #72]	@ (8001ee8 <_sbrk+0x68>)
 8001ea0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ea2:	4b10      	ldr	r3, [pc, #64]	@ (8001ee4 <_sbrk+0x64>)
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	4413      	add	r3, r2
 8001eaa:	693a      	ldr	r2, [r7, #16]
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d207      	bcs.n	8001ec0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001eb0:	f004 fe0a 	bl	8006ac8 <__errno>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	220c      	movs	r2, #12
 8001eb8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001eba:	f04f 33ff 	mov.w	r3, #4294967295
 8001ebe:	e009      	b.n	8001ed4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ec0:	4b08      	ldr	r3, [pc, #32]	@ (8001ee4 <_sbrk+0x64>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ec6:	4b07      	ldr	r3, [pc, #28]	@ (8001ee4 <_sbrk+0x64>)
 8001ec8:	681a      	ldr	r2, [r3, #0]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	4413      	add	r3, r2
 8001ece:	4a05      	ldr	r2, [pc, #20]	@ (8001ee4 <_sbrk+0x64>)
 8001ed0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	3718      	adds	r7, #24
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	20020000 	.word	0x20020000
 8001ee0:	00000400 	.word	0x00000400
 8001ee4:	200010bc 	.word	0x200010bc
 8001ee8:	20001210 	.word	0x20001210

08001eec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ef0:	4b06      	ldr	r3, [pc, #24]	@ (8001f0c <SystemInit+0x20>)
 8001ef2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ef6:	4a05      	ldr	r2, [pc, #20]	@ (8001f0c <SystemInit+0x20>)
 8001ef8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001efc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f00:	bf00      	nop
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr
 8001f0a:	bf00      	nop
 8001f0c:	e000ed00 	.word	0xe000ed00

08001f10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001f10:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f48 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001f14:	f7ff ffea 	bl	8001eec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f18:	480c      	ldr	r0, [pc, #48]	@ (8001f4c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f1a:	490d      	ldr	r1, [pc, #52]	@ (8001f50 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f1c:	4a0d      	ldr	r2, [pc, #52]	@ (8001f54 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f20:	e002      	b.n	8001f28 <LoopCopyDataInit>

08001f22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f26:	3304      	adds	r3, #4

08001f28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f2c:	d3f9      	bcc.n	8001f22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f2e:	4a0a      	ldr	r2, [pc, #40]	@ (8001f58 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001f30:	4c0a      	ldr	r4, [pc, #40]	@ (8001f5c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001f32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f34:	e001      	b.n	8001f3a <LoopFillZerobss>

08001f36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f38:	3204      	adds	r2, #4

08001f3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f3c:	d3fb      	bcc.n	8001f36 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001f3e:	f004 fdc9 	bl	8006ad4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f42:	f7ff f92b 	bl	800119c <main>
  bx  lr    
 8001f46:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f48:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f50:	20000240 	.word	0x20000240
  ldr r2, =_sidata
 8001f54:	08008c28 	.word	0x08008c28
  ldr r2, =_sbss
 8001f58:	20000240 	.word	0x20000240
  ldr r4, =_ebss
 8001f5c:	20001210 	.word	0x20001210

08001f60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f60:	e7fe      	b.n	8001f60 <ADC_IRQHandler>
	...

08001f64 <LSM6DSL_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_RegisterBusIO(LSM6DSL_Object_t *pObj, LSM6DSL_IO_t *pIO)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b084      	sub	sp, #16
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
 8001f6c:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d103      	bne.n	8001f80 <LSM6DSL_RegisterBusIO+0x1c>
  {
    ret = LSM6DSL_ERROR;
 8001f78:	f04f 33ff 	mov.w	r3, #4294967295
 8001f7c:	60fb      	str	r3, [r7, #12]
 8001f7e:	e051      	b.n	8002024 <LSM6DSL_RegisterBusIO+0xc0>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	681a      	ldr	r2, [r3, #0]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	685a      	ldr	r2, [r3, #4]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	689a      	ldr	r2, [r3, #8]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	7b1a      	ldrb	r2, [r3, #12]
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	691a      	ldr	r2, [r3, #16]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	695a      	ldr	r2, [r3, #20]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	699a      	ldr	r2, [r3, #24]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	4a1d      	ldr	r2, [pc, #116]	@ (8002030 <LSM6DSL_RegisterBusIO+0xcc>)
 8001fbc:	625a      	str	r2, [r3, #36]	@ 0x24
    pObj->Ctx.write_reg = WriteRegWrap;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	4a1c      	ldr	r2, [pc, #112]	@ (8002034 <LSM6DSL_RegisterBusIO+0xd0>)
 8001fc2:	621a      	str	r2, [r3, #32]
    pObj->Ctx.mdelay    = pIO->Delay;
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	69da      	ldr	r2, [r3, #28]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	629a      	str	r2, [r3, #40]	@ 0x28
    pObj->Ctx.handle   = pObj;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	687a      	ldr	r2, [r7, #4]
 8001fd0:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (pObj->IO.Init == NULL)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d103      	bne.n	8001fe2 <LSM6DSL_RegisterBusIO+0x7e>
    {
      ret = LSM6DSL_ERROR;
 8001fda:	f04f 33ff 	mov.w	r3, #4294967295
 8001fde:	60fb      	str	r3, [r7, #12]
 8001fe0:	e020      	b.n	8002024 <LSM6DSL_RegisterBusIO+0xc0>
    }
    else if (pObj->IO.Init() != LSM6DSL_OK)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4798      	blx	r3
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d003      	beq.n	8001ff6 <LSM6DSL_RegisterBusIO+0x92>
    {
      ret = LSM6DSL_ERROR;
 8001fee:	f04f 33ff 	mov.w	r3, #4294967295
 8001ff2:	60fb      	str	r3, [r7, #12]
 8001ff4:	e016      	b.n	8002024 <LSM6DSL_RegisterBusIO+0xc0>
    }
    else
    {
      if (pObj->IO.BusType == LSM6DSL_SPI_3WIRES_BUS) /* SPI 3-Wires */
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	689b      	ldr	r3, [r3, #8]
 8001ffa:	2b02      	cmp	r3, #2
 8001ffc:	d112      	bne.n	8002024 <LSM6DSL_RegisterBusIO+0xc0>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002004:	2b00      	cmp	r3, #0
 8002006:	d10d      	bne.n	8002024 <LSM6DSL_RegisterBusIO+0xc0>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x0C;
 8002008:	230c      	movs	r3, #12
 800200a:	72fb      	strb	r3, [r7, #11]

          if (LSM6DSL_Write_Reg(pObj, LSM6DSL_CTRL3_C, data) != LSM6DSL_OK)
 800200c:	7afb      	ldrb	r3, [r7, #11]
 800200e:	461a      	mov	r2, r3
 8002010:	2112      	movs	r1, #18
 8002012:	6878      	ldr	r0, [r7, #4]
 8002014:	f000 fa3d 	bl	8002492 <LSM6DSL_Write_Reg>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d002      	beq.n	8002024 <LSM6DSL_RegisterBusIO+0xc0>
          {
            ret = LSM6DSL_ERROR;
 800201e:	f04f 33ff 	mov.w	r3, #4294967295
 8002022:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 8002024:	68fb      	ldr	r3, [r7, #12]
}
 8002026:	4618      	mov	r0, r3
 8002028:	3710      	adds	r7, #16
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	0800274d 	.word	0x0800274d
 8002034:	08002783 	.word	0x08002783

08002038 <LSM6DSL_Init>:
  * @brief  Initialize the LSM6DSL sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_Init(LSM6DSL_Object_t *pObj)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (lsm6dsl_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSL_OK)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	3320      	adds	r3, #32
 8002044:	2101      	movs	r1, #1
 8002046:	4618      	mov	r0, r3
 8002048:	f000 fd9d 	bl	8002b86 <lsm6dsl_auto_increment_set>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d002      	beq.n	8002058 <LSM6DSL_Init+0x20>
  {
    return LSM6DSL_ERROR;
 8002052:	f04f 33ff 	mov.w	r3, #4294967295
 8002056:	e054      	b.n	8002102 <LSM6DSL_Init+0xca>
  }

  /* Enable BDU */
  if (lsm6dsl_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSL_OK)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	3320      	adds	r3, #32
 800205c:	2101      	movs	r1, #1
 800205e:	4618      	mov	r0, r3
 8002060:	f000 fd12 	bl	8002a88 <lsm6dsl_block_data_update_set>
 8002064:	4603      	mov	r3, r0
 8002066:	2b00      	cmp	r3, #0
 8002068:	d002      	beq.n	8002070 <LSM6DSL_Init+0x38>
  {
    return LSM6DSL_ERROR;
 800206a:	f04f 33ff 	mov.w	r3, #4294967295
 800206e:	e048      	b.n	8002102 <LSM6DSL_Init+0xca>
  }

  /* FIFO mode selection */
  if (lsm6dsl_fifo_mode_set(&(pObj->Ctx), LSM6DSL_BYPASS_MODE) != LSM6DSL_OK)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	3320      	adds	r3, #32
 8002074:	2100      	movs	r1, #0
 8002076:	4618      	mov	r0, r3
 8002078:	f000 ffe4 	bl	8003044 <lsm6dsl_fifo_mode_set>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d002      	beq.n	8002088 <LSM6DSL_Init+0x50>
  {
    return LSM6DSL_ERROR;
 8002082:	f04f 33ff 	mov.w	r3, #4294967295
 8002086:	e03c      	b.n	8002102 <LSM6DSL_Init+0xca>
  }

  /* Select default output data rate. */
  pObj->acc_odr = LSM6DSL_XL_ODR_104Hz;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2204      	movs	r2, #4
 800208c:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33

  /* Output data rate selection - power down. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), LSM6DSL_XL_ODR_OFF) != LSM6DSL_OK)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	3320      	adds	r3, #32
 8002094:	2100      	movs	r1, #0
 8002096:	4618      	mov	r0, r3
 8002098:	f000 fc1c 	bl	80028d4 <lsm6dsl_xl_data_rate_set>
 800209c:	4603      	mov	r3, r0
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d002      	beq.n	80020a8 <LSM6DSL_Init+0x70>
  {
    return LSM6DSL_ERROR;
 80020a2:	f04f 33ff 	mov.w	r3, #4294967295
 80020a6:	e02c      	b.n	8002102 <LSM6DSL_Init+0xca>
  }

  /* Full scale selection. */
  if (lsm6dsl_xl_full_scale_set(&(pObj->Ctx), LSM6DSL_2g) != LSM6DSL_OK)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	3320      	adds	r3, #32
 80020ac:	2100      	movs	r1, #0
 80020ae:	4618      	mov	r0, r3
 80020b0:	f000 fbb2 	bl	8002818 <lsm6dsl_xl_full_scale_set>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d002      	beq.n	80020c0 <LSM6DSL_Init+0x88>
  {
    return LSM6DSL_ERROR;
 80020ba:	f04f 33ff 	mov.w	r3, #4294967295
 80020be:	e020      	b.n	8002102 <LSM6DSL_Init+0xca>
  }

  /* Select default output data rate. */
  pObj->gyro_odr = LSM6DSL_GY_ODR_104Hz;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2204      	movs	r2, #4
 80020c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Output data rate selection - power down. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), LSM6DSL_GY_ODR_OFF) != LSM6DSL_OK)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	3320      	adds	r3, #32
 80020cc:	2100      	movs	r1, #0
 80020ce:	4618      	mov	r0, r3
 80020d0:	f000 fcb4 	bl	8002a3c <lsm6dsl_gy_data_rate_set>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d002      	beq.n	80020e0 <LSM6DSL_Init+0xa8>
  {
    return LSM6DSL_ERROR;
 80020da:	f04f 33ff 	mov.w	r3, #4294967295
 80020de:	e010      	b.n	8002102 <LSM6DSL_Init+0xca>
  }

  /* Full scale selection. */
  if (lsm6dsl_gy_full_scale_set(&(pObj->Ctx), LSM6DSL_2000dps) != LSM6DSL_OK)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	3320      	adds	r3, #32
 80020e4:	2106      	movs	r1, #6
 80020e6:	4618      	mov	r0, r3
 80020e8:	f000 fc82 	bl	80029f0 <lsm6dsl_gy_full_scale_set>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d002      	beq.n	80020f8 <LSM6DSL_Init+0xc0>
  {
    return LSM6DSL_ERROR;
 80020f2:	f04f 33ff 	mov.w	r3, #4294967295
 80020f6:	e004      	b.n	8002102 <LSM6DSL_Init+0xca>
  }

  pObj->is_initialized = 1;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2201      	movs	r2, #1
 80020fc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return LSM6DSL_OK;
 8002100:	2300      	movs	r3, #0
}
 8002102:	4618      	mov	r0, r3
 8002104:	3708      	adds	r7, #8
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}

0800210a <LSM6DSL_ReadID>:
  * @param  pObj the device pObj
  * @param  Id the WHO_AM_I value
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ReadID(LSM6DSL_Object_t *pObj, uint8_t *Id)
{
 800210a:	b580      	push	{r7, lr}
 800210c:	b082      	sub	sp, #8
 800210e:	af00      	add	r7, sp, #0
 8002110:	6078      	str	r0, [r7, #4]
 8002112:	6039      	str	r1, [r7, #0]
  if (lsm6dsl_device_id_get(&(pObj->Ctx), Id) != LSM6DSL_OK)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	3320      	adds	r3, #32
 8002118:	6839      	ldr	r1, [r7, #0]
 800211a:	4618      	mov	r0, r3
 800211c:	f000 fd22 	bl	8002b64 <lsm6dsl_device_id_get>
 8002120:	4603      	mov	r3, r0
 8002122:	2b00      	cmp	r3, #0
 8002124:	d002      	beq.n	800212c <LSM6DSL_ReadID+0x22>
  {
    return LSM6DSL_ERROR;
 8002126:	f04f 33ff 	mov.w	r3, #4294967295
 800212a:	e000      	b.n	800212e <LSM6DSL_ReadID+0x24>
  }

  return LSM6DSL_OK;
 800212c:	2300      	movs	r3, #0
}
 800212e:	4618      	mov	r0, r3
 8002130:	3708      	adds	r7, #8
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}

08002136 <LSM6DSL_ACC_Enable>:
  * @brief  Enable the LSM6DSL accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_Enable(LSM6DSL_Object_t *pObj)
{
 8002136:	b580      	push	{r7, lr}
 8002138:	b082      	sub	sp, #8
 800213a:	af00      	add	r7, sp, #0
 800213c:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8002144:	2b01      	cmp	r3, #1
 8002146:	d101      	bne.n	800214c <LSM6DSL_ACC_Enable+0x16>
  {
    return LSM6DSL_OK;
 8002148:	2300      	movs	r3, #0
 800214a:	e014      	b.n	8002176 <LSM6DSL_ACC_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), pObj->acc_odr) != LSM6DSL_OK)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	f103 0220 	add.w	r2, r3, #32
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8002158:	4619      	mov	r1, r3
 800215a:	4610      	mov	r0, r2
 800215c:	f000 fbba 	bl	80028d4 <lsm6dsl_xl_data_rate_set>
 8002160:	4603      	mov	r3, r0
 8002162:	2b00      	cmp	r3, #0
 8002164:	d002      	beq.n	800216c <LSM6DSL_ACC_Enable+0x36>
  {
    return LSM6DSL_ERROR;
 8002166:	f04f 33ff 	mov.w	r3, #4294967295
 800216a:	e004      	b.n	8002176 <LSM6DSL_ACC_Enable+0x40>
  }

  pObj->acc_is_enabled = 1;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2201      	movs	r2, #1
 8002170:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  return LSM6DSL_OK;
 8002174:	2300      	movs	r3, #0
}
 8002176:	4618      	mov	r0, r3
 8002178:	3708      	adds	r7, #8
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
	...

08002180 <LSM6DSL_ACC_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_GetSensitivity(LSM6DSL_Object_t *pObj, float *Sensitivity)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b084      	sub	sp, #16
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
 8002188:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 800218a:	2300      	movs	r3, #0
 800218c:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_xl_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_xl_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSL_OK)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	3320      	adds	r3, #32
 8002192:	f107 020b 	add.w	r2, r7, #11
 8002196:	4611      	mov	r1, r2
 8002198:	4618      	mov	r0, r3
 800219a:	f000 fb63 	bl	8002864 <lsm6dsl_xl_full_scale_get>
 800219e:	4603      	mov	r3, r0
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d002      	beq.n	80021aa <LSM6DSL_ACC_GetSensitivity+0x2a>
  {
    return LSM6DSL_ERROR;
 80021a4:	f04f 33ff 	mov.w	r3, #4294967295
 80021a8:	e023      	b.n	80021f2 <LSM6DSL_ACC_GetSensitivity+0x72>
  }

  /* Store the Sensitivity based on actual full scale. */
  switch (full_scale)
 80021aa:	7afb      	ldrb	r3, [r7, #11]
 80021ac:	2b03      	cmp	r3, #3
 80021ae:	d81b      	bhi.n	80021e8 <LSM6DSL_ACC_GetSensitivity+0x68>
 80021b0:	a201      	add	r2, pc, #4	@ (adr r2, 80021b8 <LSM6DSL_ACC_GetSensitivity+0x38>)
 80021b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021b6:	bf00      	nop
 80021b8:	080021c9 	.word	0x080021c9
 80021bc:	080021e1 	.word	0x080021e1
 80021c0:	080021d1 	.word	0x080021d1
 80021c4:	080021d9 	.word	0x080021d9
  {
    case LSM6DSL_2g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_2G;
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	4a0c      	ldr	r2, [pc, #48]	@ (80021fc <LSM6DSL_ACC_GetSensitivity+0x7c>)
 80021cc:	601a      	str	r2, [r3, #0]
      break;
 80021ce:	e00f      	b.n	80021f0 <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_4g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_4G;
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	4a0b      	ldr	r2, [pc, #44]	@ (8002200 <LSM6DSL_ACC_GetSensitivity+0x80>)
 80021d4:	601a      	str	r2, [r3, #0]
      break;
 80021d6:	e00b      	b.n	80021f0 <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_8g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_8G;
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	4a0a      	ldr	r2, [pc, #40]	@ (8002204 <LSM6DSL_ACC_GetSensitivity+0x84>)
 80021dc:	601a      	str	r2, [r3, #0]
      break;
 80021de:	e007      	b.n	80021f0 <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_16g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_16G;
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	4a09      	ldr	r2, [pc, #36]	@ (8002208 <LSM6DSL_ACC_GetSensitivity+0x88>)
 80021e4:	601a      	str	r2, [r3, #0]
      break;
 80021e6:	e003      	b.n	80021f0 <LSM6DSL_ACC_GetSensitivity+0x70>

    default:
      ret = LSM6DSL_ERROR;
 80021e8:	f04f 33ff 	mov.w	r3, #4294967295
 80021ec:	60fb      	str	r3, [r7, #12]
      break;
 80021ee:	bf00      	nop
  }

  return ret;
 80021f0:	68fb      	ldr	r3, [r7, #12]
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	3710      	adds	r7, #16
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	3d79db23 	.word	0x3d79db23
 8002200:	3df9db23 	.word	0x3df9db23
 8002204:	3e79db23 	.word	0x3e79db23
 8002208:	3ef9db23 	.word	0x3ef9db23

0800220c <LSM6DSL_ACC_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr pointer where the output data rate is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_GetOutputDataRate(LSM6DSL_Object_t *pObj, float *Odr)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 8002216:	2300      	movs	r3, #0
 8002218:	60fb      	str	r3, [r7, #12]
  lsm6dsl_odr_xl_t odr_low_level;

  /* Get current output data rate. */
  if (lsm6dsl_xl_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM6DSL_OK)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	3320      	adds	r3, #32
 800221e:	f107 020b 	add.w	r2, r7, #11
 8002222:	4611      	mov	r1, r2
 8002224:	4618      	mov	r0, r3
 8002226:	f000 fb7b 	bl	8002920 <lsm6dsl_xl_data_rate_get>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d002      	beq.n	8002236 <LSM6DSL_ACC_GetOutputDataRate+0x2a>
  {
    return LSM6DSL_ERROR;
 8002230:	f04f 33ff 	mov.w	r3, #4294967295
 8002234:	e054      	b.n	80022e0 <LSM6DSL_ACC_GetOutputDataRate+0xd4>
  }

  switch (odr_low_level)
 8002236:	7afb      	ldrb	r3, [r7, #11]
 8002238:	2b0b      	cmp	r3, #11
 800223a:	d84c      	bhi.n	80022d6 <LSM6DSL_ACC_GetOutputDataRate+0xca>
 800223c:	a201      	add	r2, pc, #4	@ (adr r2, 8002244 <LSM6DSL_ACC_GetOutputDataRate+0x38>)
 800223e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002242:	bf00      	nop
 8002244:	08002275 	.word	0x08002275
 8002248:	08002287 	.word	0x08002287
 800224c:	0800228f 	.word	0x0800228f
 8002250:	08002297 	.word	0x08002297
 8002254:	0800229f 	.word	0x0800229f
 8002258:	080022a7 	.word	0x080022a7
 800225c:	080022af 	.word	0x080022af
 8002260:	080022b7 	.word	0x080022b7
 8002264:	080022bf 	.word	0x080022bf
 8002268:	080022c7 	.word	0x080022c7
 800226c:	080022cf 	.word	0x080022cf
 8002270:	0800227f 	.word	0x0800227f
  {
    case LSM6DSL_XL_ODR_OFF:
      *Odr = 0.0f;
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	f04f 0200 	mov.w	r2, #0
 800227a:	601a      	str	r2, [r3, #0]
      break;
 800227c:	e02f      	b.n	80022de <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_1Hz6:
      *Odr = 1.6f;
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	4a19      	ldr	r2, [pc, #100]	@ (80022e8 <LSM6DSL_ACC_GetOutputDataRate+0xdc>)
 8002282:	601a      	str	r2, [r3, #0]
      break;
 8002284:	e02b      	b.n	80022de <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_12Hz5:
      *Odr = 12.5f;
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	4a18      	ldr	r2, [pc, #96]	@ (80022ec <LSM6DSL_ACC_GetOutputDataRate+0xe0>)
 800228a:	601a      	str	r2, [r3, #0]
      break;
 800228c:	e027      	b.n	80022de <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_26Hz:
      *Odr = 26.0f;
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	4a17      	ldr	r2, [pc, #92]	@ (80022f0 <LSM6DSL_ACC_GetOutputDataRate+0xe4>)
 8002292:	601a      	str	r2, [r3, #0]
      break;
 8002294:	e023      	b.n	80022de <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_52Hz:
      *Odr = 52.0f;
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	4a16      	ldr	r2, [pc, #88]	@ (80022f4 <LSM6DSL_ACC_GetOutputDataRate+0xe8>)
 800229a:	601a      	str	r2, [r3, #0]
      break;
 800229c:	e01f      	b.n	80022de <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_104Hz:
      *Odr = 104.0f;
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	4a15      	ldr	r2, [pc, #84]	@ (80022f8 <LSM6DSL_ACC_GetOutputDataRate+0xec>)
 80022a2:	601a      	str	r2, [r3, #0]
      break;
 80022a4:	e01b      	b.n	80022de <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_208Hz:
      *Odr = 208.0f;
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	4a14      	ldr	r2, [pc, #80]	@ (80022fc <LSM6DSL_ACC_GetOutputDataRate+0xf0>)
 80022aa:	601a      	str	r2, [r3, #0]
      break;
 80022ac:	e017      	b.n	80022de <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_416Hz:
      *Odr = 416.0f;
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	4a13      	ldr	r2, [pc, #76]	@ (8002300 <LSM6DSL_ACC_GetOutputDataRate+0xf4>)
 80022b2:	601a      	str	r2, [r3, #0]
      break;
 80022b4:	e013      	b.n	80022de <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_833Hz:
      *Odr = 833.0f;
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	4a12      	ldr	r2, [pc, #72]	@ (8002304 <LSM6DSL_ACC_GetOutputDataRate+0xf8>)
 80022ba:	601a      	str	r2, [r3, #0]
      break;
 80022bc:	e00f      	b.n	80022de <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_1k66Hz:
      *Odr = 1660.0f;
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	4a11      	ldr	r2, [pc, #68]	@ (8002308 <LSM6DSL_ACC_GetOutputDataRate+0xfc>)
 80022c2:	601a      	str	r2, [r3, #0]
      break;
 80022c4:	e00b      	b.n	80022de <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_3k33Hz:
      *Odr = 3330.0f;
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	4a10      	ldr	r2, [pc, #64]	@ (800230c <LSM6DSL_ACC_GetOutputDataRate+0x100>)
 80022ca:	601a      	str	r2, [r3, #0]
      break;
 80022cc:	e007      	b.n	80022de <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_6k66Hz:
      *Odr = 6660.0f;
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	4a0f      	ldr	r2, [pc, #60]	@ (8002310 <LSM6DSL_ACC_GetOutputDataRate+0x104>)
 80022d2:	601a      	str	r2, [r3, #0]
      break;
 80022d4:	e003      	b.n	80022de <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    default:
      ret = LSM6DSL_ERROR;
 80022d6:	f04f 33ff 	mov.w	r3, #4294967295
 80022da:	60fb      	str	r3, [r7, #12]
      break;
 80022dc:	bf00      	nop
  }

  return ret;
 80022de:	68fb      	ldr	r3, [r7, #12]
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	3710      	adds	r7, #16
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}
 80022e8:	3fcccccd 	.word	0x3fcccccd
 80022ec:	41480000 	.word	0x41480000
 80022f0:	41d00000 	.word	0x41d00000
 80022f4:	42500000 	.word	0x42500000
 80022f8:	42d00000 	.word	0x42d00000
 80022fc:	43500000 	.word	0x43500000
 8002300:	43d00000 	.word	0x43d00000
 8002304:	44504000 	.word	0x44504000
 8002308:	44cf8000 	.word	0x44cf8000
 800230c:	45502000 	.word	0x45502000
 8002310:	45d02000 	.word	0x45d02000

08002314 <LSM6DSL_ACC_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_SetOutputDataRate(LSM6DSL_Object_t *pObj, float Odr)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b082      	sub	sp, #8
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
 800231c:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->acc_is_enabled == 1U)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8002326:	2b01      	cmp	r3, #1
 8002328:	d106      	bne.n	8002338 <LSM6DSL_ACC_SetOutputDataRate+0x24>
  {
    return LSM6DSL_ACC_SetOutputDataRate_When_Enabled(pObj, Odr);
 800232a:	ed97 0a00 	vldr	s0, [r7]
 800232e:	6878      	ldr	r0, [r7, #4]
 8002330:	f000 f8fe 	bl	8002530 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled>
 8002334:	4603      	mov	r3, r0
 8002336:	e005      	b.n	8002344 <LSM6DSL_ACC_SetOutputDataRate+0x30>
  }
  else
  {
    return LSM6DSL_ACC_SetOutputDataRate_When_Disabled(pObj, Odr);
 8002338:	ed97 0a00 	vldr	s0, [r7]
 800233c:	6878      	ldr	r0, [r7, #4]
 800233e:	f000 f983 	bl	8002648 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled>
 8002342:	4603      	mov	r3, r0
  }
}
 8002344:	4618      	mov	r0, r3
 8002346:	3708      	adds	r7, #8
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}

0800234c <LSM6DSL_ACC_SetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_SetFullScale(LSM6DSL_Object_t *pObj, int32_t FullScale)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b084      	sub	sp, #16
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
 8002354:	6039      	str	r1, [r7, #0]
  lsm6dsl_fs_xl_t new_fs;

  /* Seems like MISRA C-2012 rule 14.3a violation but only from single file statical analysis point of view because
     the parameter passed to the function is not known at the moment of analysis */
  new_fs = (FullScale <= 2) ? LSM6DSL_2g
           : (FullScale <= 4) ? LSM6DSL_4g
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	2b02      	cmp	r3, #2
 800235a:	dd0b      	ble.n	8002374 <LSM6DSL_ACC_SetFullScale+0x28>
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	2b04      	cmp	r3, #4
 8002360:	dd06      	ble.n	8002370 <LSM6DSL_ACC_SetFullScale+0x24>
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	2b08      	cmp	r3, #8
 8002366:	dc01      	bgt.n	800236c <LSM6DSL_ACC_SetFullScale+0x20>
 8002368:	2303      	movs	r3, #3
 800236a:	e004      	b.n	8002376 <LSM6DSL_ACC_SetFullScale+0x2a>
 800236c:	2301      	movs	r3, #1
 800236e:	e002      	b.n	8002376 <LSM6DSL_ACC_SetFullScale+0x2a>
 8002370:	2302      	movs	r3, #2
 8002372:	e000      	b.n	8002376 <LSM6DSL_ACC_SetFullScale+0x2a>
 8002374:	2300      	movs	r3, #0
  new_fs = (FullScale <= 2) ? LSM6DSL_2g
 8002376:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 8) ? LSM6DSL_8g
           :                    LSM6DSL_16g;

  if (lsm6dsl_xl_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSL_OK)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	3320      	adds	r3, #32
 800237c:	7bfa      	ldrb	r2, [r7, #15]
 800237e:	4611      	mov	r1, r2
 8002380:	4618      	mov	r0, r3
 8002382:	f000 fa49 	bl	8002818 <lsm6dsl_xl_full_scale_set>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d002      	beq.n	8002392 <LSM6DSL_ACC_SetFullScale+0x46>
  {
    return LSM6DSL_ERROR;
 800238c:	f04f 33ff 	mov.w	r3, #4294967295
 8002390:	e000      	b.n	8002394 <LSM6DSL_ACC_SetFullScale+0x48>
  }

  return LSM6DSL_OK;
 8002392:	2300      	movs	r3, #0
}
 8002394:	4618      	mov	r0, r3
 8002396:	3710      	adds	r7, #16
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}

0800239c <LSM6DSL_ACC_GetAxesRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the raw values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_GetAxesRaw(LSM6DSL_Object_t *pObj, LSM6DSL_AxesRaw_t *Value)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b084      	sub	sp, #16
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
 80023a4:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lsm6dsl_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSL_OK)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	3320      	adds	r3, #32
 80023aa:	f107 0208 	add.w	r2, r7, #8
 80023ae:	4611      	mov	r1, r2
 80023b0:	4618      	mov	r0, r3
 80023b2:	f000 fb8f 	bl	8002ad4 <lsm6dsl_acceleration_raw_get>
 80023b6:	4603      	mov	r3, r0
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d002      	beq.n	80023c2 <LSM6DSL_ACC_GetAxesRaw+0x26>
  {
    return LSM6DSL_ERROR;
 80023bc:	f04f 33ff 	mov.w	r3, #4294967295
 80023c0:	e00c      	b.n	80023dc <LSM6DSL_ACC_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 80023c2:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 80023ca:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 80023d2:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	809a      	strh	r2, [r3, #4]

  return LSM6DSL_OK;
 80023da:	2300      	movs	r3, #0
}
 80023dc:	4618      	mov	r0, r3
 80023de:	3710      	adds	r7, #16
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}

080023e4 <LSM6DSL_ACC_GetAxes>:
  * @param  pObj the device pObj
  * @param  Acceleration pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_GetAxes(LSM6DSL_Object_t *pObj, LSM6DSL_Axes_t *Acceleration)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b086      	sub	sp, #24
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
 80023ec:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;
  float sensitivity = 0.0f;
 80023ee:	f04f 0300 	mov.w	r3, #0
 80023f2:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (lsm6dsl_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSL_OK)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	3320      	adds	r3, #32
 80023f8:	f107 0210 	add.w	r2, r7, #16
 80023fc:	4611      	mov	r1, r2
 80023fe:	4618      	mov	r0, r3
 8002400:	f000 fb68 	bl	8002ad4 <lsm6dsl_acceleration_raw_get>
 8002404:	4603      	mov	r3, r0
 8002406:	2b00      	cmp	r3, #0
 8002408:	d002      	beq.n	8002410 <LSM6DSL_ACC_GetAxes+0x2c>
  {
    return LSM6DSL_ERROR;
 800240a:	f04f 33ff 	mov.w	r3, #4294967295
 800240e:	e03c      	b.n	800248a <LSM6DSL_ACC_GetAxes+0xa6>
  }

  /* Get LSM6DSL actual sensitivity. */
  if (LSM6DSL_ACC_GetSensitivity(pObj, &sensitivity) != LSM6DSL_OK)
 8002410:	f107 030c 	add.w	r3, r7, #12
 8002414:	4619      	mov	r1, r3
 8002416:	6878      	ldr	r0, [r7, #4]
 8002418:	f7ff feb2 	bl	8002180 <LSM6DSL_ACC_GetSensitivity>
 800241c:	4603      	mov	r3, r0
 800241e:	2b00      	cmp	r3, #0
 8002420:	d002      	beq.n	8002428 <LSM6DSL_ACC_GetAxes+0x44>
  {
    return LSM6DSL_ERROR;
 8002422:	f04f 33ff 	mov.w	r3, #4294967295
 8002426:	e030      	b.n	800248a <LSM6DSL_ACC_GetAxes+0xa6>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 8002428:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800242c:	ee07 3a90 	vmov	s15, r3
 8002430:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002434:	edd7 7a03 	vldr	s15, [r7, #12]
 8002438:	ee67 7a27 	vmul.f32	s15, s14, s15
 800243c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002440:	ee17 2a90 	vmov	r2, s15
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 8002448:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800244c:	ee07 3a90 	vmov	s15, r3
 8002450:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002454:	edd7 7a03 	vldr	s15, [r7, #12]
 8002458:	ee67 7a27 	vmul.f32	s15, s14, s15
 800245c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002460:	ee17 2a90 	vmov	r2, s15
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 8002468:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800246c:	ee07 3a90 	vmov	s15, r3
 8002470:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002474:	edd7 7a03 	vldr	s15, [r7, #12]
 8002478:	ee67 7a27 	vmul.f32	s15, s14, s15
 800247c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002480:	ee17 2a90 	vmov	r2, s15
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	609a      	str	r2, [r3, #8]

  return LSM6DSL_OK;
 8002488:	2300      	movs	r3, #0
}
 800248a:	4618      	mov	r0, r3
 800248c:	3718      	adds	r7, #24
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}

08002492 <LSM6DSL_Write_Reg>:
  * @param  Reg address to be written
  * @param  Data value to be written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_Write_Reg(LSM6DSL_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 8002492:	b580      	push	{r7, lr}
 8002494:	b082      	sub	sp, #8
 8002496:	af00      	add	r7, sp, #0
 8002498:	6078      	str	r0, [r7, #4]
 800249a:	460b      	mov	r3, r1
 800249c:	70fb      	strb	r3, [r7, #3]
 800249e:	4613      	mov	r3, r2
 80024a0:	70bb      	strb	r3, [r7, #2]
  if (lsm6dsl_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LSM6DSL_OK)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	f103 0020 	add.w	r0, r3, #32
 80024a8:	1cba      	adds	r2, r7, #2
 80024aa:	78f9      	ldrb	r1, [r7, #3]
 80024ac:	2301      	movs	r3, #1
 80024ae:	f000 f99b 	bl	80027e8 <lsm6dsl_write_reg>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d002      	beq.n	80024be <LSM6DSL_Write_Reg+0x2c>
  {
    return LSM6DSL_ERROR;
 80024b8:	f04f 33ff 	mov.w	r3, #4294967295
 80024bc:	e000      	b.n	80024c0 <LSM6DSL_Write_Reg+0x2e>
  }

  return LSM6DSL_OK;
 80024be:	2300      	movs	r3, #0
}
 80024c0:	4618      	mov	r0, r3
 80024c2:	3708      	adds	r7, #8
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bd80      	pop	{r7, pc}

080024c8 <LSM6DSL_ACC_Set_INT1_DRDY>:
  * @param  pObj the device pObj
  * @param  Val the value of int1_drdy_xl in reg INT1_CTRL
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_Set_INT1_DRDY(LSM6DSL_Object_t *pObj, uint8_t Val)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
 80024d0:	460b      	mov	r3, r1
 80024d2:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_int1_route_t reg;

  if (lsm6dsl_pin_int1_route_get(&(pObj->Ctx), &reg) != LSM6DSL_OK)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	3320      	adds	r3, #32
 80024d8:	f107 020c 	add.w	r2, r7, #12
 80024dc:	4611      	mov	r1, r2
 80024de:	4618      	mov	r0, r3
 80024e0:	f000 fcda 	bl	8002e98 <lsm6dsl_pin_int1_route_get>
 80024e4:	4603      	mov	r3, r0
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d002      	beq.n	80024f0 <LSM6DSL_ACC_Set_INT1_DRDY+0x28>
  {
    return LSM6DSL_ERROR;
 80024ea:	f04f 33ff 	mov.w	r3, #4294967295
 80024ee:	e01b      	b.n	8002528 <LSM6DSL_ACC_Set_INT1_DRDY+0x60>
  }

  if (Val <= 1)
 80024f0:	78fb      	ldrb	r3, [r7, #3]
 80024f2:	2b01      	cmp	r3, #1
 80024f4:	d811      	bhi.n	800251a <LSM6DSL_ACC_Set_INT1_DRDY+0x52>
  {
    reg.int1_drdy_xl = Val;
 80024f6:	78fb      	ldrb	r3, [r7, #3]
 80024f8:	f003 0301 	and.w	r3, r3, #1
 80024fc:	b2da      	uxtb	r2, r3
 80024fe:	7b3b      	ldrb	r3, [r7, #12]
 8002500:	f362 0300 	bfi	r3, r2, #0, #1
 8002504:	733b      	strb	r3, [r7, #12]
  else
  {
    return LSM6DSL_ERROR;
  }

  if (lsm6dsl_pin_int1_route_set(&(pObj->Ctx), reg) != LSM6DSL_OK)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	3320      	adds	r3, #32
 800250a:	68f9      	ldr	r1, [r7, #12]
 800250c:	4618      	mov	r0, r3
 800250e:	f000 fb60 	bl	8002bd2 <lsm6dsl_pin_int1_route_set>
 8002512:	4603      	mov	r3, r0
 8002514:	2b00      	cmp	r3, #0
 8002516:	d006      	beq.n	8002526 <LSM6DSL_ACC_Set_INT1_DRDY+0x5e>
 8002518:	e002      	b.n	8002520 <LSM6DSL_ACC_Set_INT1_DRDY+0x58>
    return LSM6DSL_ERROR;
 800251a:	f04f 33ff 	mov.w	r3, #4294967295
 800251e:	e003      	b.n	8002528 <LSM6DSL_ACC_Set_INT1_DRDY+0x60>
  {
    return LSM6DSL_ERROR;
 8002520:	f04f 33ff 	mov.w	r3, #4294967295
 8002524:	e000      	b.n	8002528 <LSM6DSL_ACC_Set_INT1_DRDY+0x60>
  }

  return LSM6DSL_OK;
 8002526:	2300      	movs	r3, #0
}
 8002528:	4618      	mov	r0, r3
 800252a:	3710      	adds	r7, #16
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}

08002530 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSL_ACC_SetOutputDataRate_When_Enabled(LSM6DSL_Object_t *pObj, float Odr)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b084      	sub	sp, #16
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	ed87 0a00 	vstr	s0, [r7]
  lsm6dsl_odr_xl_t new_odr;

  new_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
            : (Odr <=   26.0f) ? LSM6DSL_XL_ODR_26Hz
 800253c:	edd7 7a00 	vldr	s15, [r7]
 8002540:	eeb2 7a09 	vmov.f32	s14, #41	@ 0x41480000  12.5
 8002544:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002548:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800254c:	d801      	bhi.n	8002552 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x22>
 800254e:	2301      	movs	r3, #1
 8002550:	e058      	b.n	8002604 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8002552:	edd7 7a00 	vldr	s15, [r7]
 8002556:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 800255a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800255e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002562:	d801      	bhi.n	8002568 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x38>
 8002564:	2302      	movs	r3, #2
 8002566:	e04d      	b.n	8002604 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8002568:	edd7 7a00 	vldr	s15, [r7]
 800256c:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800262c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xfc>
 8002570:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002574:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002578:	d801      	bhi.n	800257e <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x4e>
 800257a:	2303      	movs	r3, #3
 800257c:	e042      	b.n	8002604 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800257e:	edd7 7a00 	vldr	s15, [r7]
 8002582:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8002630 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x100>
 8002586:	eef4 7ac7 	vcmpe.f32	s15, s14
 800258a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800258e:	d801      	bhi.n	8002594 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x64>
 8002590:	2304      	movs	r3, #4
 8002592:	e037      	b.n	8002604 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8002594:	edd7 7a00 	vldr	s15, [r7]
 8002598:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8002634 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x104>
 800259c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025a4:	d801      	bhi.n	80025aa <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x7a>
 80025a6:	2305      	movs	r3, #5
 80025a8:	e02c      	b.n	8002604 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80025aa:	edd7 7a00 	vldr	s15, [r7]
 80025ae:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8002638 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x108>
 80025b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025ba:	d801      	bhi.n	80025c0 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x90>
 80025bc:	2306      	movs	r3, #6
 80025be:	e021      	b.n	8002604 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80025c0:	edd7 7a00 	vldr	s15, [r7]
 80025c4:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800263c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x10c>
 80025c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025d0:	d801      	bhi.n	80025d6 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xa6>
 80025d2:	2307      	movs	r3, #7
 80025d4:	e016      	b.n	8002604 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80025d6:	edd7 7a00 	vldr	s15, [r7]
 80025da:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8002640 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x110>
 80025de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025e6:	d801      	bhi.n	80025ec <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xbc>
 80025e8:	2308      	movs	r3, #8
 80025ea:	e00b      	b.n	8002604 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80025ec:	edd7 7a00 	vldr	s15, [r7]
 80025f0:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8002644 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x114>
 80025f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025fc:	d801      	bhi.n	8002602 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd2>
 80025fe:	2309      	movs	r3, #9
 8002600:	e000      	b.n	8002604 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8002602:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
 8002604:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 1660.0f) ? LSM6DSL_XL_ODR_1k66Hz
            : (Odr <= 3330.0f) ? LSM6DSL_XL_ODR_3k33Hz
            :                    LSM6DSL_XL_ODR_6k66Hz;

  /* Output data rate selection. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSL_OK)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	3320      	adds	r3, #32
 800260a:	7bfa      	ldrb	r2, [r7, #15]
 800260c:	4611      	mov	r1, r2
 800260e:	4618      	mov	r0, r3
 8002610:	f000 f960 	bl	80028d4 <lsm6dsl_xl_data_rate_set>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d002      	beq.n	8002620 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xf0>
  {
    return LSM6DSL_ERROR;
 800261a:	f04f 33ff 	mov.w	r3, #4294967295
 800261e:	e000      	b.n	8002622 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xf2>
  }

  return LSM6DSL_OK;
 8002620:	2300      	movs	r3, #0
}
 8002622:	4618      	mov	r0, r3
 8002624:	3710      	adds	r7, #16
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}
 800262a:	bf00      	nop
 800262c:	42500000 	.word	0x42500000
 8002630:	42d00000 	.word	0x42d00000
 8002634:	43500000 	.word	0x43500000
 8002638:	43d00000 	.word	0x43d00000
 800263c:	44504000 	.word	0x44504000
 8002640:	44cf8000 	.word	0x44cf8000
 8002644:	45502000 	.word	0x45502000

08002648 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSL_ACC_SetOutputDataRate_When_Disabled(LSM6DSL_Object_t *pObj, float Odr)
{
 8002648:	b480      	push	{r7}
 800264a:	b083      	sub	sp, #12
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
 8002650:	ed87 0a00 	vstr	s0, [r7]
  pObj->acc_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
                  : (Odr <=   26.0f) ? LSM6DSL_XL_ODR_26Hz
 8002654:	edd7 7a00 	vldr	s15, [r7]
 8002658:	eeb2 7a09 	vmov.f32	s14, #41	@ 0x41480000  12.5
 800265c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002664:	d801      	bhi.n	800266a <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x22>
 8002666:	2301      	movs	r3, #1
 8002668:	e058      	b.n	800271c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800266a:	edd7 7a00 	vldr	s15, [r7]
 800266e:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 8002672:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002676:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800267a:	d801      	bhi.n	8002680 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x38>
 800267c:	2302      	movs	r3, #2
 800267e:	e04d      	b.n	800271c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8002680:	edd7 7a00 	vldr	s15, [r7]
 8002684:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8002730 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xe8>
 8002688:	eef4 7ac7 	vcmpe.f32	s15, s14
 800268c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002690:	d801      	bhi.n	8002696 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x4e>
 8002692:	2303      	movs	r3, #3
 8002694:	e042      	b.n	800271c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8002696:	edd7 7a00 	vldr	s15, [r7]
 800269a:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8002734 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xec>
 800269e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026a6:	d801      	bhi.n	80026ac <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x64>
 80026a8:	2304      	movs	r3, #4
 80026aa:	e037      	b.n	800271c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80026ac:	edd7 7a00 	vldr	s15, [r7]
 80026b0:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8002738 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf0>
 80026b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026bc:	d801      	bhi.n	80026c2 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x7a>
 80026be:	2305      	movs	r3, #5
 80026c0:	e02c      	b.n	800271c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80026c2:	edd7 7a00 	vldr	s15, [r7]
 80026c6:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800273c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf4>
 80026ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026d2:	d801      	bhi.n	80026d8 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x90>
 80026d4:	2306      	movs	r3, #6
 80026d6:	e021      	b.n	800271c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80026d8:	edd7 7a00 	vldr	s15, [r7]
 80026dc:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8002740 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf8>
 80026e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026e8:	d801      	bhi.n	80026ee <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xa6>
 80026ea:	2307      	movs	r3, #7
 80026ec:	e016      	b.n	800271c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80026ee:	edd7 7a00 	vldr	s15, [r7]
 80026f2:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8002744 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xfc>
 80026f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026fe:	d801      	bhi.n	8002704 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xbc>
 8002700:	2308      	movs	r3, #8
 8002702:	e00b      	b.n	800271c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8002704:	edd7 7a00 	vldr	s15, [r7]
 8002708:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8002748 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x100>
 800270c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002710:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002714:	d801      	bhi.n	800271a <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd2>
 8002716:	2309      	movs	r3, #9
 8002718:	e000      	b.n	800271c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800271a:	230a      	movs	r3, #10
  pObj->acc_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
 800271c:	687a      	ldr	r2, [r7, #4]
 800271e:	f882 3033 	strb.w	r3, [r2, #51]	@ 0x33
                  : (Odr <=  833.0f) ? LSM6DSL_XL_ODR_833Hz
                  : (Odr <= 1660.0f) ? LSM6DSL_XL_ODR_1k66Hz
                  : (Odr <= 3330.0f) ? LSM6DSL_XL_ODR_3k33Hz
                  :                    LSM6DSL_XL_ODR_6k66Hz;

  return LSM6DSL_OK;
 8002722:	2300      	movs	r3, #0
}
 8002724:	4618      	mov	r0, r3
 8002726:	370c      	adds	r7, #12
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr
 8002730:	42500000 	.word	0x42500000
 8002734:	42d00000 	.word	0x42d00000
 8002738:	43500000 	.word	0x43500000
 800273c:	43d00000 	.word	0x43d00000
 8002740:	44504000 	.word	0x44504000
 8002744:	44cf8000 	.word	0x44cf8000
 8002748:	45502000 	.word	0x45502000

0800274c <ReadRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 800274c:	b590      	push	{r4, r7, lr}
 800274e:	b087      	sub	sp, #28
 8002750:	af00      	add	r7, sp, #0
 8002752:	60f8      	str	r0, [r7, #12]
 8002754:	607a      	str	r2, [r7, #4]
 8002756:	461a      	mov	r2, r3
 8002758:	460b      	mov	r3, r1
 800275a:	72fb      	strb	r3, [r7, #11]
 800275c:	4613      	mov	r3, r2
 800275e:	813b      	strh	r3, [r7, #8]
  LSM6DSL_Object_t *pObj = (LSM6DSL_Object_t *)Handle;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	695c      	ldr	r4, [r3, #20]
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	7b1b      	ldrb	r3, [r3, #12]
 800276c:	4618      	mov	r0, r3
 800276e:	7afb      	ldrb	r3, [r7, #11]
 8002770:	b299      	uxth	r1, r3
 8002772:	893b      	ldrh	r3, [r7, #8]
 8002774:	687a      	ldr	r2, [r7, #4]
 8002776:	47a0      	blx	r4
 8002778:	4603      	mov	r3, r0
}
 800277a:	4618      	mov	r0, r3
 800277c:	371c      	adds	r7, #28
 800277e:	46bd      	mov	sp, r7
 8002780:	bd90      	pop	{r4, r7, pc}

08002782 <WriteRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8002782:	b590      	push	{r4, r7, lr}
 8002784:	b087      	sub	sp, #28
 8002786:	af00      	add	r7, sp, #0
 8002788:	60f8      	str	r0, [r7, #12]
 800278a:	607a      	str	r2, [r7, #4]
 800278c:	461a      	mov	r2, r3
 800278e:	460b      	mov	r3, r1
 8002790:	72fb      	strb	r3, [r7, #11]
 8002792:	4613      	mov	r3, r2
 8002794:	813b      	strh	r3, [r7, #8]
  LSM6DSL_Object_t *pObj = (LSM6DSL_Object_t *)Handle;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 800279a:	697b      	ldr	r3, [r7, #20]
 800279c:	691c      	ldr	r4, [r3, #16]
 800279e:	697b      	ldr	r3, [r7, #20]
 80027a0:	7b1b      	ldrb	r3, [r3, #12]
 80027a2:	4618      	mov	r0, r3
 80027a4:	7afb      	ldrb	r3, [r7, #11]
 80027a6:	b299      	uxth	r1, r3
 80027a8:	893b      	ldrh	r3, [r7, #8]
 80027aa:	687a      	ldr	r2, [r7, #4]
 80027ac:	47a0      	blx	r4
 80027ae:	4603      	mov	r3, r0
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	371c      	adds	r7, #28
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd90      	pop	{r4, r7, pc}

080027b8 <lsm6dsl_read_reg>:
  *
  */
int32_t lsm6dsl_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 80027b8:	b590      	push	{r4, r7, lr}
 80027ba:	b087      	sub	sp, #28
 80027bc:	af00      	add	r7, sp, #0
 80027be:	60f8      	str	r0, [r7, #12]
 80027c0:	607a      	str	r2, [r7, #4]
 80027c2:	461a      	mov	r2, r3
 80027c4:	460b      	mov	r3, r1
 80027c6:	72fb      	strb	r3, [r7, #11]
 80027c8:	4613      	mov	r3, r2
 80027ca:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	685c      	ldr	r4, [r3, #4]
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	68d8      	ldr	r0, [r3, #12]
 80027d4:	893b      	ldrh	r3, [r7, #8]
 80027d6:	7af9      	ldrb	r1, [r7, #11]
 80027d8:	687a      	ldr	r2, [r7, #4]
 80027da:	47a0      	blx	r4
 80027dc:	6178      	str	r0, [r7, #20]

  return ret;
 80027de:	697b      	ldr	r3, [r7, #20]
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	371c      	adds	r7, #28
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd90      	pop	{r4, r7, pc}

080027e8 <lsm6dsl_write_reg>:
  *
  */
int32_t lsm6dsl_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 80027e8:	b590      	push	{r4, r7, lr}
 80027ea:	b087      	sub	sp, #28
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	60f8      	str	r0, [r7, #12]
 80027f0:	607a      	str	r2, [r7, #4]
 80027f2:	461a      	mov	r2, r3
 80027f4:	460b      	mov	r3, r1
 80027f6:	72fb      	strb	r3, [r7, #11]
 80027f8:	4613      	mov	r3, r2
 80027fa:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681c      	ldr	r4, [r3, #0]
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	68d8      	ldr	r0, [r3, #12]
 8002804:	893b      	ldrh	r3, [r7, #8]
 8002806:	7af9      	ldrb	r1, [r7, #11]
 8002808:	687a      	ldr	r2, [r7, #4]
 800280a:	47a0      	blx	r4
 800280c:	6178      	str	r0, [r7, #20]

  return ret;
 800280e:	697b      	ldr	r3, [r7, #20]
}
 8002810:	4618      	mov	r0, r3
 8002812:	371c      	adds	r7, #28
 8002814:	46bd      	mov	sp, r7
 8002816:	bd90      	pop	{r4, r7, pc}

08002818 <lsm6dsl_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsl_fs_xl_t val)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b084      	sub	sp, #16
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
 8002820:	460b      	mov	r3, r1
 8002822:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8002824:	f107 0208 	add.w	r2, r7, #8
 8002828:	2301      	movs	r3, #1
 800282a:	2110      	movs	r1, #16
 800282c:	6878      	ldr	r0, [r7, #4]
 800282e:	f7ff ffc3 	bl	80027b8 <lsm6dsl_read_reg>
 8002832:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d10f      	bne.n	800285a <lsm6dsl_xl_full_scale_set+0x42>
  {
    ctrl1_xl.fs_xl = (uint8_t) val;
 800283a:	78fb      	ldrb	r3, [r7, #3]
 800283c:	f003 0303 	and.w	r3, r3, #3
 8002840:	b2da      	uxtb	r2, r3
 8002842:	7a3b      	ldrb	r3, [r7, #8]
 8002844:	f362 0383 	bfi	r3, r2, #2, #2
 8002848:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 800284a:	f107 0208 	add.w	r2, r7, #8
 800284e:	2301      	movs	r3, #1
 8002850:	2110      	movs	r1, #16
 8002852:	6878      	ldr	r0, [r7, #4]
 8002854:	f7ff ffc8 	bl	80027e8 <lsm6dsl_write_reg>
 8002858:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800285a:	68fb      	ldr	r3, [r7, #12]
}
 800285c:	4618      	mov	r0, r3
 800285e:	3710      	adds	r7, #16
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}

08002864 <lsm6dsl_xl_full_scale_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_full_scale_get(stmdev_ctx_t *ctx,
                                  lsm6dsl_fs_xl_t *val)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b084      	sub	sp, #16
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
 800286c:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 800286e:	f107 0208 	add.w	r2, r7, #8
 8002872:	2301      	movs	r3, #1
 8002874:	2110      	movs	r1, #16
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f7ff ff9e 	bl	80027b8 <lsm6dsl_read_reg>
 800287c:	60f8      	str	r0, [r7, #12]

  switch (ctrl1_xl.fs_xl)
 800287e:	7a3b      	ldrb	r3, [r7, #8]
 8002880:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8002884:	b2db      	uxtb	r3, r3
 8002886:	2b03      	cmp	r3, #3
 8002888:	d81a      	bhi.n	80028c0 <lsm6dsl_xl_full_scale_get+0x5c>
 800288a:	a201      	add	r2, pc, #4	@ (adr r2, 8002890 <lsm6dsl_xl_full_scale_get+0x2c>)
 800288c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002890:	080028a1 	.word	0x080028a1
 8002894:	080028a9 	.word	0x080028a9
 8002898:	080028b1 	.word	0x080028b1
 800289c:	080028b9 	.word	0x080028b9
  {
    case LSM6DSL_2g:
      *val = LSM6DSL_2g;
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	2200      	movs	r2, #0
 80028a4:	701a      	strb	r2, [r3, #0]
      break;
 80028a6:	e00f      	b.n	80028c8 <lsm6dsl_xl_full_scale_get+0x64>

    case LSM6DSL_16g:
      *val = LSM6DSL_16g;
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	2201      	movs	r2, #1
 80028ac:	701a      	strb	r2, [r3, #0]
      break;
 80028ae:	e00b      	b.n	80028c8 <lsm6dsl_xl_full_scale_get+0x64>

    case LSM6DSL_4g:
      *val = LSM6DSL_4g;
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	2202      	movs	r2, #2
 80028b4:	701a      	strb	r2, [r3, #0]
      break;
 80028b6:	e007      	b.n	80028c8 <lsm6dsl_xl_full_scale_get+0x64>

    case LSM6DSL_8g:
      *val = LSM6DSL_8g;
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	2203      	movs	r2, #3
 80028bc:	701a      	strb	r2, [r3, #0]
      break;
 80028be:	e003      	b.n	80028c8 <lsm6dsl_xl_full_scale_get+0x64>

    default:
      *val = LSM6DSL_XL_FS_ND;
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	2204      	movs	r2, #4
 80028c4:	701a      	strb	r2, [r3, #0]
      break;
 80028c6:	bf00      	nop
  }

  return ret;
 80028c8:	68fb      	ldr	r3, [r7, #12]
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	3710      	adds	r7, #16
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop

080028d4 <lsm6dsl_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsl_odr_xl_t val)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b084      	sub	sp, #16
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
 80028dc:	460b      	mov	r3, r1
 80028de:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 80028e0:	f107 0208 	add.w	r2, r7, #8
 80028e4:	2301      	movs	r3, #1
 80028e6:	2110      	movs	r1, #16
 80028e8:	6878      	ldr	r0, [r7, #4]
 80028ea:	f7ff ff65 	bl	80027b8 <lsm6dsl_read_reg>
 80028ee:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d10f      	bne.n	8002916 <lsm6dsl_xl_data_rate_set+0x42>
  {
    ctrl1_xl.odr_xl = (uint8_t) val;
 80028f6:	78fb      	ldrb	r3, [r7, #3]
 80028f8:	f003 030f 	and.w	r3, r3, #15
 80028fc:	b2da      	uxtb	r2, r3
 80028fe:	7a3b      	ldrb	r3, [r7, #8]
 8002900:	f362 1307 	bfi	r3, r2, #4, #4
 8002904:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8002906:	f107 0208 	add.w	r2, r7, #8
 800290a:	2301      	movs	r3, #1
 800290c:	2110      	movs	r1, #16
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f7ff ff6a 	bl	80027e8 <lsm6dsl_write_reg>
 8002914:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8002916:	68fb      	ldr	r3, [r7, #12]
}
 8002918:	4618      	mov	r0, r3
 800291a:	3710      	adds	r7, #16
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}

08002920 <lsm6dsl_xl_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_data_rate_get(stmdev_ctx_t *ctx,
                                 lsm6dsl_odr_xl_t *val)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b084      	sub	sp, #16
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
 8002928:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 800292a:	f107 0208 	add.w	r2, r7, #8
 800292e:	2301      	movs	r3, #1
 8002930:	2110      	movs	r1, #16
 8002932:	6878      	ldr	r0, [r7, #4]
 8002934:	f7ff ff40 	bl	80027b8 <lsm6dsl_read_reg>
 8002938:	60f8      	str	r0, [r7, #12]

  switch (ctrl1_xl.odr_xl)
 800293a:	7a3b      	ldrb	r3, [r7, #8]
 800293c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002940:	b2db      	uxtb	r3, r3
 8002942:	2b0b      	cmp	r3, #11
 8002944:	d84a      	bhi.n	80029dc <lsm6dsl_xl_data_rate_get+0xbc>
 8002946:	a201      	add	r2, pc, #4	@ (adr r2, 800294c <lsm6dsl_xl_data_rate_get+0x2c>)
 8002948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800294c:	0800297d 	.word	0x0800297d
 8002950:	08002985 	.word	0x08002985
 8002954:	0800298d 	.word	0x0800298d
 8002958:	08002995 	.word	0x08002995
 800295c:	0800299d 	.word	0x0800299d
 8002960:	080029a5 	.word	0x080029a5
 8002964:	080029ad 	.word	0x080029ad
 8002968:	080029b5 	.word	0x080029b5
 800296c:	080029bd 	.word	0x080029bd
 8002970:	080029c5 	.word	0x080029c5
 8002974:	080029cd 	.word	0x080029cd
 8002978:	080029d5 	.word	0x080029d5
  {
    case LSM6DSL_XL_ODR_OFF:
      *val = LSM6DSL_XL_ODR_OFF;
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	2200      	movs	r2, #0
 8002980:	701a      	strb	r2, [r3, #0]
      break;
 8002982:	e02f      	b.n	80029e4 <lsm6dsl_xl_data_rate_get+0xc4>

    case LSM6DSL_XL_ODR_12Hz5:
      *val = LSM6DSL_XL_ODR_12Hz5;
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	2201      	movs	r2, #1
 8002988:	701a      	strb	r2, [r3, #0]
      break;
 800298a:	e02b      	b.n	80029e4 <lsm6dsl_xl_data_rate_get+0xc4>

    case LSM6DSL_XL_ODR_26Hz:
      *val = LSM6DSL_XL_ODR_26Hz;
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	2202      	movs	r2, #2
 8002990:	701a      	strb	r2, [r3, #0]
      break;
 8002992:	e027      	b.n	80029e4 <lsm6dsl_xl_data_rate_get+0xc4>

    case LSM6DSL_XL_ODR_52Hz:
      *val = LSM6DSL_XL_ODR_52Hz;
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	2203      	movs	r2, #3
 8002998:	701a      	strb	r2, [r3, #0]
      break;
 800299a:	e023      	b.n	80029e4 <lsm6dsl_xl_data_rate_get+0xc4>

    case LSM6DSL_XL_ODR_104Hz:
      *val = LSM6DSL_XL_ODR_104Hz;
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	2204      	movs	r2, #4
 80029a0:	701a      	strb	r2, [r3, #0]
      break;
 80029a2:	e01f      	b.n	80029e4 <lsm6dsl_xl_data_rate_get+0xc4>

    case LSM6DSL_XL_ODR_208Hz:
      *val = LSM6DSL_XL_ODR_208Hz;
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	2205      	movs	r2, #5
 80029a8:	701a      	strb	r2, [r3, #0]
      break;
 80029aa:	e01b      	b.n	80029e4 <lsm6dsl_xl_data_rate_get+0xc4>

    case LSM6DSL_XL_ODR_416Hz:
      *val = LSM6DSL_XL_ODR_416Hz;
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	2206      	movs	r2, #6
 80029b0:	701a      	strb	r2, [r3, #0]
      break;
 80029b2:	e017      	b.n	80029e4 <lsm6dsl_xl_data_rate_get+0xc4>

    case LSM6DSL_XL_ODR_833Hz:
      *val = LSM6DSL_XL_ODR_833Hz;
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	2207      	movs	r2, #7
 80029b8:	701a      	strb	r2, [r3, #0]
      break;
 80029ba:	e013      	b.n	80029e4 <lsm6dsl_xl_data_rate_get+0xc4>

    case LSM6DSL_XL_ODR_1k66Hz:
      *val = LSM6DSL_XL_ODR_1k66Hz;
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	2208      	movs	r2, #8
 80029c0:	701a      	strb	r2, [r3, #0]
      break;
 80029c2:	e00f      	b.n	80029e4 <lsm6dsl_xl_data_rate_get+0xc4>

    case LSM6DSL_XL_ODR_3k33Hz:
      *val = LSM6DSL_XL_ODR_3k33Hz;
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	2209      	movs	r2, #9
 80029c8:	701a      	strb	r2, [r3, #0]
      break;
 80029ca:	e00b      	b.n	80029e4 <lsm6dsl_xl_data_rate_get+0xc4>

    case LSM6DSL_XL_ODR_6k66Hz:
      *val = LSM6DSL_XL_ODR_6k66Hz;
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	220a      	movs	r2, #10
 80029d0:	701a      	strb	r2, [r3, #0]
      break;
 80029d2:	e007      	b.n	80029e4 <lsm6dsl_xl_data_rate_get+0xc4>

    case LSM6DSL_XL_ODR_1Hz6:
      *val = LSM6DSL_XL_ODR_1Hz6;
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	220b      	movs	r2, #11
 80029d8:	701a      	strb	r2, [r3, #0]
      break;
 80029da:	e003      	b.n	80029e4 <lsm6dsl_xl_data_rate_get+0xc4>

    default:
      *val = LSM6DSL_XL_ODR_ND;
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	220c      	movs	r2, #12
 80029e0:	701a      	strb	r2, [r3, #0]
      break;
 80029e2:	bf00      	nop
  }

  return ret;
 80029e4:	68fb      	ldr	r3, [r7, #12]
}
 80029e6:	4618      	mov	r0, r3
 80029e8:	3710      	adds	r7, #16
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop

080029f0 <lsm6dsl_gy_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsl_fs_g_t val)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b084      	sub	sp, #16
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
 80029f8:	460b      	mov	r3, r1
 80029fa:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 80029fc:	f107 0208 	add.w	r2, r7, #8
 8002a00:	2301      	movs	r3, #1
 8002a02:	2111      	movs	r1, #17
 8002a04:	6878      	ldr	r0, [r7, #4]
 8002a06:	f7ff fed7 	bl	80027b8 <lsm6dsl_read_reg>
 8002a0a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d10f      	bne.n	8002a32 <lsm6dsl_gy_full_scale_set+0x42>
  {
    ctrl2_g.fs_g = (uint8_t) val;
 8002a12:	78fb      	ldrb	r3, [r7, #3]
 8002a14:	f003 0307 	and.w	r3, r3, #7
 8002a18:	b2da      	uxtb	r2, r3
 8002a1a:	7a3b      	ldrb	r3, [r7, #8]
 8002a1c:	f362 0343 	bfi	r3, r2, #1, #3
 8002a20:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8002a22:	f107 0208 	add.w	r2, r7, #8
 8002a26:	2301      	movs	r3, #1
 8002a28:	2111      	movs	r1, #17
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f7ff fedc 	bl	80027e8 <lsm6dsl_write_reg>
 8002a30:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8002a32:	68fb      	ldr	r3, [r7, #12]
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	3710      	adds	r7, #16
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}

08002a3c <lsm6dsl_gy_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsl_odr_g_t val)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b084      	sub	sp, #16
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
 8002a44:	460b      	mov	r3, r1
 8002a46:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8002a48:	f107 0208 	add.w	r2, r7, #8
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	2111      	movs	r1, #17
 8002a50:	6878      	ldr	r0, [r7, #4]
 8002a52:	f7ff feb1 	bl	80027b8 <lsm6dsl_read_reg>
 8002a56:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d10f      	bne.n	8002a7e <lsm6dsl_gy_data_rate_set+0x42>
  {
    ctrl2_g.odr_g = (uint8_t) val;
 8002a5e:	78fb      	ldrb	r3, [r7, #3]
 8002a60:	f003 030f 	and.w	r3, r3, #15
 8002a64:	b2da      	uxtb	r2, r3
 8002a66:	7a3b      	ldrb	r3, [r7, #8]
 8002a68:	f362 1307 	bfi	r3, r2, #4, #4
 8002a6c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8002a6e:	f107 0208 	add.w	r2, r7, #8
 8002a72:	2301      	movs	r3, #1
 8002a74:	2111      	movs	r1, #17
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	f7ff feb6 	bl	80027e8 <lsm6dsl_write_reg>
 8002a7c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	3710      	adds	r7, #16
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}

08002a88 <lsm6dsl_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b084      	sub	sp, #16
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
 8002a90:	460b      	mov	r3, r1
 8002a92:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8002a94:	f107 0208 	add.w	r2, r7, #8
 8002a98:	2301      	movs	r3, #1
 8002a9a:	2112      	movs	r1, #18
 8002a9c:	6878      	ldr	r0, [r7, #4]
 8002a9e:	f7ff fe8b 	bl	80027b8 <lsm6dsl_read_reg>
 8002aa2:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d10f      	bne.n	8002aca <lsm6dsl_block_data_update_set+0x42>
  {
    ctrl3_c.bdu = val;
 8002aaa:	78fb      	ldrb	r3, [r7, #3]
 8002aac:	f003 0301 	and.w	r3, r3, #1
 8002ab0:	b2da      	uxtb	r2, r3
 8002ab2:	7a3b      	ldrb	r3, [r7, #8]
 8002ab4:	f362 1386 	bfi	r3, r2, #6, #1
 8002ab8:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8002aba:	f107 0208 	add.w	r2, r7, #8
 8002abe:	2301      	movs	r3, #1
 8002ac0:	2112      	movs	r1, #18
 8002ac2:	6878      	ldr	r0, [r7, #4]
 8002ac4:	f7ff fe90 	bl	80027e8 <lsm6dsl_write_reg>
 8002ac8:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8002aca:	68fb      	ldr	r3, [r7, #12]
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	3710      	adds	r7, #16
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}

08002ad4 <lsm6dsl_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b086      	sub	sp, #24
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
 8002adc:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_OUTX_L_XL, buff, 6);
 8002ade:	f107 020c 	add.w	r2, r7, #12
 8002ae2:	2306      	movs	r3, #6
 8002ae4:	2128      	movs	r1, #40	@ 0x28
 8002ae6:	6878      	ldr	r0, [r7, #4]
 8002ae8:	f7ff fe66 	bl	80027b8 <lsm6dsl_read_reg>
 8002aec:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8002aee:	7b7b      	ldrb	r3, [r7, #13]
 8002af0:	b21a      	sxth	r2, r3
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002afc:	b29b      	uxth	r3, r3
 8002afe:	021b      	lsls	r3, r3, #8
 8002b00:	b29b      	uxth	r3, r3
 8002b02:	7b3a      	ldrb	r2, [r7, #12]
 8002b04:	4413      	add	r3, r2
 8002b06:	b29b      	uxth	r3, r3
 8002b08:	b21a      	sxth	r2, r3
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8002b0e:	7bfa      	ldrb	r2, [r7, #15]
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	3302      	adds	r3, #2
 8002b14:	b212      	sxth	r2, r2
 8002b16:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	3302      	adds	r3, #2
 8002b1c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b20:	b29b      	uxth	r3, r3
 8002b22:	021b      	lsls	r3, r3, #8
 8002b24:	b29b      	uxth	r3, r3
 8002b26:	7bba      	ldrb	r2, [r7, #14]
 8002b28:	4413      	add	r3, r2
 8002b2a:	b29a      	uxth	r2, r3
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	3302      	adds	r3, #2
 8002b30:	b212      	sxth	r2, r2
 8002b32:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8002b34:	7c7a      	ldrb	r2, [r7, #17]
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	3304      	adds	r3, #4
 8002b3a:	b212      	sxth	r2, r2
 8002b3c:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	3304      	adds	r3, #4
 8002b42:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b46:	b29b      	uxth	r3, r3
 8002b48:	021b      	lsls	r3, r3, #8
 8002b4a:	b29b      	uxth	r3, r3
 8002b4c:	7c3a      	ldrb	r2, [r7, #16]
 8002b4e:	4413      	add	r3, r2
 8002b50:	b29a      	uxth	r2, r3
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	3304      	adds	r3, #4
 8002b56:	b212      	sxth	r2, r2
 8002b58:	801a      	strh	r2, [r3, #0]

  return ret;
 8002b5a:	697b      	ldr	r3, [r7, #20]
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3718      	adds	r7, #24
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}

08002b64 <lsm6dsl_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b084      	sub	sp, #16
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
 8002b6c:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_WHO_AM_I, buff, 1);
 8002b6e:	2301      	movs	r3, #1
 8002b70:	683a      	ldr	r2, [r7, #0]
 8002b72:	210f      	movs	r1, #15
 8002b74:	6878      	ldr	r0, [r7, #4]
 8002b76:	f7ff fe1f 	bl	80027b8 <lsm6dsl_read_reg>
 8002b7a:	60f8      	str	r0, [r7, #12]

  return ret;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	3710      	adds	r7, #16
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}

08002b86 <lsm6dsl_auto_increment_set>:
  * @param  val    Change the values of if_inc in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8002b86:	b580      	push	{r7, lr}
 8002b88:	b084      	sub	sp, #16
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	6078      	str	r0, [r7, #4]
 8002b8e:	460b      	mov	r3, r1
 8002b90:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8002b92:	f107 0208 	add.w	r2, r7, #8
 8002b96:	2301      	movs	r3, #1
 8002b98:	2112      	movs	r1, #18
 8002b9a:	6878      	ldr	r0, [r7, #4]
 8002b9c:	f7ff fe0c 	bl	80027b8 <lsm6dsl_read_reg>
 8002ba0:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d10f      	bne.n	8002bc8 <lsm6dsl_auto_increment_set+0x42>
  {
    ctrl3_c.if_inc = val;
 8002ba8:	78fb      	ldrb	r3, [r7, #3]
 8002baa:	f003 0301 	and.w	r3, r3, #1
 8002bae:	b2da      	uxtb	r2, r3
 8002bb0:	7a3b      	ldrb	r3, [r7, #8]
 8002bb2:	f362 0382 	bfi	r3, r2, #2, #1
 8002bb6:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8002bb8:	f107 0208 	add.w	r2, r7, #8
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	2112      	movs	r1, #18
 8002bc0:	6878      	ldr	r0, [r7, #4]
 8002bc2:	f7ff fe11 	bl	80027e8 <lsm6dsl_write_reg>
 8002bc6:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	3710      	adds	r7, #16
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}

08002bd2 <lsm6dsl_pin_int1_route_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_pin_int1_route_set(stmdev_ctx_t *ctx,
                                   lsm6dsl_int1_route_t val)
{
 8002bd2:	b580      	push	{r7, lr}
 8002bd4:	b08a      	sub	sp, #40	@ 0x28
 8002bd6:	af00      	add	r7, sp, #0
 8002bd8:	6078      	str	r0, [r7, #4]
 8002bda:	6039      	str	r1, [r7, #0]
  lsm6dsl_md2_cfg_t md2_cfg;
  lsm6dsl_ctrl4_c_t ctrl4_c;
  lsm6dsl_tap_cfg_t tap_cfg;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_INT1_CTRL, (uint8_t *)&int1_ctrl, 1);
 8002bdc:	f107 021c 	add.w	r2, r7, #28
 8002be0:	2301      	movs	r3, #1
 8002be2:	210d      	movs	r1, #13
 8002be4:	6878      	ldr	r0, [r7, #4]
 8002be6:	f7ff fde7 	bl	80027b8 <lsm6dsl_read_reg>
 8002bea:	6278      	str	r0, [r7, #36]	@ 0x24

  if (ret == 0)
 8002bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d147      	bne.n	8002c82 <lsm6dsl_pin_int1_route_set+0xb0>
  {
    int1_ctrl.int1_drdy_xl        = val.int1_drdy_xl;
 8002bf2:	783b      	ldrb	r3, [r7, #0]
 8002bf4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002bf8:	b2da      	uxtb	r2, r3
 8002bfa:	7f3b      	ldrb	r3, [r7, #28]
 8002bfc:	f362 0300 	bfi	r3, r2, #0, #1
 8002c00:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_drdy_g         = val.int1_drdy_g;
 8002c02:	783b      	ldrb	r3, [r7, #0]
 8002c04:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002c08:	b2da      	uxtb	r2, r3
 8002c0a:	7f3b      	ldrb	r3, [r7, #28]
 8002c0c:	f362 0341 	bfi	r3, r2, #1, #1
 8002c10:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_boot           = val.int1_boot;
 8002c12:	783b      	ldrb	r3, [r7, #0]
 8002c14:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002c18:	b2da      	uxtb	r2, r3
 8002c1a:	7f3b      	ldrb	r3, [r7, #28]
 8002c1c:	f362 0382 	bfi	r3, r2, #2, #1
 8002c20:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_fth            = val.int1_fth;
 8002c22:	783b      	ldrb	r3, [r7, #0]
 8002c24:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002c28:	b2da      	uxtb	r2, r3
 8002c2a:	7f3b      	ldrb	r3, [r7, #28]
 8002c2c:	f362 03c3 	bfi	r3, r2, #3, #1
 8002c30:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_fifo_ovr       = val.int1_fifo_ovr;
 8002c32:	783b      	ldrb	r3, [r7, #0]
 8002c34:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002c38:	b2da      	uxtb	r2, r3
 8002c3a:	7f3b      	ldrb	r3, [r7, #28]
 8002c3c:	f362 1304 	bfi	r3, r2, #4, #1
 8002c40:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_full_flag      = val.int1_full_flag;
 8002c42:	783b      	ldrb	r3, [r7, #0]
 8002c44:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8002c48:	b2da      	uxtb	r2, r3
 8002c4a:	7f3b      	ldrb	r3, [r7, #28]
 8002c4c:	f362 1345 	bfi	r3, r2, #5, #1
 8002c50:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_sign_mot       = val.int1_sign_mot;
 8002c52:	783b      	ldrb	r3, [r7, #0]
 8002c54:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8002c58:	b2da      	uxtb	r2, r3
 8002c5a:	7f3b      	ldrb	r3, [r7, #28]
 8002c5c:	f362 1386 	bfi	r3, r2, #6, #1
 8002c60:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_step_detector  = val.int1_step_detector;
 8002c62:	783b      	ldrb	r3, [r7, #0]
 8002c64:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8002c68:	b2da      	uxtb	r2, r3
 8002c6a:	7f3b      	ldrb	r3, [r7, #28]
 8002c6c:	f362 13c7 	bfi	r3, r2, #7, #1
 8002c70:	773b      	strb	r3, [r7, #28]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_INT1_CTRL, (uint8_t *)&int1_ctrl, 1);
 8002c72:	f107 021c 	add.w	r2, r7, #28
 8002c76:	2301      	movs	r3, #1
 8002c78:	210d      	movs	r1, #13
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	f7ff fdb4 	bl	80027e8 <lsm6dsl_write_reg>
 8002c80:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  if (ret == 0)
 8002c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d107      	bne.n	8002c98 <lsm6dsl_pin_int1_route_set+0xc6>
  {
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MD1_CFG, (uint8_t *)&md1_cfg, 1);
 8002c88:	f107 0218 	add.w	r2, r7, #24
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	215e      	movs	r1, #94	@ 0x5e
 8002c90:	6878      	ldr	r0, [r7, #4]
 8002c92:	f7ff fd91 	bl	80027b8 <lsm6dsl_read_reg>
 8002c96:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  if (ret == 0)
 8002c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d107      	bne.n	8002cae <lsm6dsl_pin_int1_route_set+0xdc>
  {
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MD2_CFG, (uint8_t *)&md2_cfg, 1);
 8002c9e:	f107 0214 	add.w	r2, r7, #20
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	215f      	movs	r1, #95	@ 0x5f
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f7ff fd86 	bl	80027b8 <lsm6dsl_read_reg>
 8002cac:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  if (ret == 0)
 8002cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d147      	bne.n	8002d44 <lsm6dsl_pin_int1_route_set+0x172>
  {
    md1_cfg.int1_timer           = val.int1_timer;
 8002cb4:	787b      	ldrb	r3, [r7, #1]
 8002cb6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002cba:	b2da      	uxtb	r2, r3
 8002cbc:	7e3b      	ldrb	r3, [r7, #24]
 8002cbe:	f362 0300 	bfi	r3, r2, #0, #1
 8002cc2:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_tilt            = val.int1_tilt;
 8002cc4:	787b      	ldrb	r3, [r7, #1]
 8002cc6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002cca:	b2da      	uxtb	r2, r3
 8002ccc:	7e3b      	ldrb	r3, [r7, #24]
 8002cce:	f362 0341 	bfi	r3, r2, #1, #1
 8002cd2:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_6d              = val.int1_6d;
 8002cd4:	787b      	ldrb	r3, [r7, #1]
 8002cd6:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002cda:	b2da      	uxtb	r2, r3
 8002cdc:	7e3b      	ldrb	r3, [r7, #24]
 8002cde:	f362 0382 	bfi	r3, r2, #2, #1
 8002ce2:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_double_tap      = val.int1_double_tap;
 8002ce4:	787b      	ldrb	r3, [r7, #1]
 8002ce6:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002cea:	b2da      	uxtb	r2, r3
 8002cec:	7e3b      	ldrb	r3, [r7, #24]
 8002cee:	f362 03c3 	bfi	r3, r2, #3, #1
 8002cf2:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_ff              = val.int1_ff;
 8002cf4:	787b      	ldrb	r3, [r7, #1]
 8002cf6:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002cfa:	b2da      	uxtb	r2, r3
 8002cfc:	7e3b      	ldrb	r3, [r7, #24]
 8002cfe:	f362 1304 	bfi	r3, r2, #4, #1
 8002d02:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_wu              = val.int1_wu;
 8002d04:	787b      	ldrb	r3, [r7, #1]
 8002d06:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8002d0a:	b2da      	uxtb	r2, r3
 8002d0c:	7e3b      	ldrb	r3, [r7, #24]
 8002d0e:	f362 1345 	bfi	r3, r2, #5, #1
 8002d12:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_single_tap      = val.int1_single_tap;
 8002d14:	787b      	ldrb	r3, [r7, #1]
 8002d16:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8002d1a:	b2da      	uxtb	r2, r3
 8002d1c:	7e3b      	ldrb	r3, [r7, #24]
 8002d1e:	f362 1386 	bfi	r3, r2, #6, #1
 8002d22:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_inact_state     = val.int1_inact_state;
 8002d24:	787b      	ldrb	r3, [r7, #1]
 8002d26:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8002d2a:	b2da      	uxtb	r2, r3
 8002d2c:	7e3b      	ldrb	r3, [r7, #24]
 8002d2e:	f362 13c7 	bfi	r3, r2, #7, #1
 8002d32:	763b      	strb	r3, [r7, #24]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_MD1_CFG, (uint8_t *)&md1_cfg, 1);
 8002d34:	f107 0218 	add.w	r2, r7, #24
 8002d38:	2301      	movs	r3, #1
 8002d3a:	215e      	movs	r1, #94	@ 0x5e
 8002d3c:	6878      	ldr	r0, [r7, #4]
 8002d3e:	f7ff fd53 	bl	80027e8 <lsm6dsl_write_reg>
 8002d42:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  if (ret == 0)
 8002d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d107      	bne.n	8002d5a <lsm6dsl_pin_int1_route_set+0x188>
  {
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL4_C, (uint8_t *)&ctrl4_c, 1);
 8002d4a:	f107 0210 	add.w	r2, r7, #16
 8002d4e:	2301      	movs	r3, #1
 8002d50:	2113      	movs	r1, #19
 8002d52:	6878      	ldr	r0, [r7, #4]
 8002d54:	f7ff fd30 	bl	80027b8 <lsm6dsl_read_reg>
 8002d58:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  if (ret == 0)
 8002d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d10f      	bne.n	8002d80 <lsm6dsl_pin_int1_route_set+0x1ae>
  {
    ctrl4_c.den_drdy_int1 = val.den_drdy_int1;
 8002d60:	78bb      	ldrb	r3, [r7, #2]
 8002d62:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002d66:	b2da      	uxtb	r2, r3
 8002d68:	7c3b      	ldrb	r3, [r7, #16]
 8002d6a:	f362 1304 	bfi	r3, r2, #4, #1
 8002d6e:	743b      	strb	r3, [r7, #16]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL4_C, (uint8_t *)&ctrl4_c, 1);
 8002d70:	f107 0210 	add.w	r2, r7, #16
 8002d74:	2301      	movs	r3, #1
 8002d76:	2113      	movs	r1, #19
 8002d78:	6878      	ldr	r0, [r7, #4]
 8002d7a:	f7ff fd35 	bl	80027e8 <lsm6dsl_write_reg>
 8002d7e:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  if (ret == 0)
 8002d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d107      	bne.n	8002d96 <lsm6dsl_pin_int1_route_set+0x1c4>
  {
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MASTER_CONFIG,
 8002d86:	f107 0220 	add.w	r2, r7, #32
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	211a      	movs	r1, #26
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	f7ff fd12 	bl	80027b8 <lsm6dsl_read_reg>
 8002d94:	6278      	str	r0, [r7, #36]	@ 0x24
                           (uint8_t *)&master_config, 1);
  }

  if (ret == 0)
 8002d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d111      	bne.n	8002dc0 <lsm6dsl_pin_int1_route_set+0x1ee>
  {
    master_config.drdy_on_int1   = val.den_drdy_int1;
 8002d9c:	78bb      	ldrb	r3, [r7, #2]
 8002d9e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002da2:	b2da      	uxtb	r2, r3
 8002da4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002da8:	f362 13c7 	bfi	r3, r2, #7, #1
 8002dac:	f887 3020 	strb.w	r3, [r7, #32]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_MASTER_CONFIG,
 8002db0:	f107 0220 	add.w	r2, r7, #32
 8002db4:	2301      	movs	r3, #1
 8002db6:	211a      	movs	r1, #26
 8002db8:	6878      	ldr	r0, [r7, #4]
 8002dba:	f7ff fd15 	bl	80027e8 <lsm6dsl_write_reg>
 8002dbe:	6278      	str	r0, [r7, #36]	@ 0x24
                            (uint8_t *)&master_config, 1);
  }

  if (ret == 0)
 8002dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d158      	bne.n	8002e78 <lsm6dsl_pin_int1_route_set+0x2a6>
  {
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_TAP_CFG, (uint8_t *)&tap_cfg, 1);
 8002dc6:	f107 020c 	add.w	r2, r7, #12
 8002dca:	2301      	movs	r3, #1
 8002dcc:	2158      	movs	r1, #88	@ 0x58
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	f7ff fcf2 	bl	80027b8 <lsm6dsl_read_reg>
 8002dd4:	6278      	str	r0, [r7, #36]	@ 0x24

    if ((val.int1_6d != 0x00U) ||
 8002dd6:	787b      	ldrb	r3, [r7, #1]
 8002dd8:	f003 0304 	and.w	r3, r3, #4
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d141      	bne.n	8002e66 <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_ff != 0x00U) ||
 8002de2:	787b      	ldrb	r3, [r7, #1]
 8002de4:	f003 0310 	and.w	r3, r3, #16
 8002de8:	b2db      	uxtb	r3, r3
    if ((val.int1_6d != 0x00U) ||
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d13b      	bne.n	8002e66 <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_wu != 0x00U) ||
 8002dee:	787b      	ldrb	r3, [r7, #1]
 8002df0:	f003 0320 	and.w	r3, r3, #32
 8002df4:	b2db      	uxtb	r3, r3
        (val.int1_ff != 0x00U) ||
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d135      	bne.n	8002e66 <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_single_tap != 0x00U) ||
 8002dfa:	787b      	ldrb	r3, [r7, #1]
 8002dfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e00:	b2db      	uxtb	r3, r3
        (val.int1_wu != 0x00U) ||
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d12f      	bne.n	8002e66 <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_double_tap != 0x00U) ||
 8002e06:	787b      	ldrb	r3, [r7, #1]
 8002e08:	f003 0308 	and.w	r3, r3, #8
 8002e0c:	b2db      	uxtb	r3, r3
        (val.int1_single_tap != 0x00U) ||
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d129      	bne.n	8002e66 <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_inact_state != 0x00U) ||
 8002e12:	787b      	ldrb	r3, [r7, #1]
 8002e14:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8002e18:	b2db      	uxtb	r3, r3
        (val.int1_double_tap != 0x00U) ||
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d123      	bne.n	8002e66 <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_6d != 0x00U) ||
 8002e1e:	7d3b      	ldrb	r3, [r7, #20]
 8002e20:	f003 0304 	and.w	r3, r3, #4
 8002e24:	b2db      	uxtb	r3, r3
        (val.int1_inact_state != 0x00U) ||
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d11d      	bne.n	8002e66 <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_ff != 0x00U) ||
 8002e2a:	7d3b      	ldrb	r3, [r7, #20]
 8002e2c:	f003 0310 	and.w	r3, r3, #16
 8002e30:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_6d != 0x00U) ||
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d117      	bne.n	8002e66 <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_wu != 0x00U) ||
 8002e36:	7d3b      	ldrb	r3, [r7, #20]
 8002e38:	f003 0320 	and.w	r3, r3, #32
 8002e3c:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_ff != 0x00U) ||
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d111      	bne.n	8002e66 <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_single_tap != 0x00U) ||
 8002e42:	7d3b      	ldrb	r3, [r7, #20]
 8002e44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e48:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_wu != 0x00U) ||
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d10b      	bne.n	8002e66 <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_double_tap != 0x00U) ||
 8002e4e:	7d3b      	ldrb	r3, [r7, #20]
 8002e50:	f003 0308 	and.w	r3, r3, #8
 8002e54:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_single_tap != 0x00U) ||
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d105      	bne.n	8002e66 <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_inact_state != 0x00U))
 8002e5a:	7d3b      	ldrb	r3, [r7, #20]
 8002e5c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8002e60:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_double_tap != 0x00U) ||
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d004      	beq.n	8002e70 <lsm6dsl_pin_int1_route_set+0x29e>
    {
      tap_cfg.interrupts_enable = PROPERTY_ENABLE;
 8002e66:	7b3b      	ldrb	r3, [r7, #12]
 8002e68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e6c:	733b      	strb	r3, [r7, #12]
 8002e6e:	e003      	b.n	8002e78 <lsm6dsl_pin_int1_route_set+0x2a6>
    }

    else
    {
      tap_cfg.interrupts_enable = PROPERTY_DISABLE;
 8002e70:	7b3b      	ldrb	r3, [r7, #12]
 8002e72:	f36f 13c7 	bfc	r3, #7, #1
 8002e76:	733b      	strb	r3, [r7, #12]
    }
  }

  if (ret == 0)
 8002e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d107      	bne.n	8002e8e <lsm6dsl_pin_int1_route_set+0x2bc>
  {
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_TAP_CFG, (uint8_t *)&tap_cfg, 1);
 8002e7e:	f107 020c 	add.w	r2, r7, #12
 8002e82:	2301      	movs	r3, #1
 8002e84:	2158      	movs	r1, #88	@ 0x58
 8002e86:	6878      	ldr	r0, [r7, #4]
 8002e88:	f7ff fcae 	bl	80027e8 <lsm6dsl_write_reg>
 8002e8c:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  return ret;
 8002e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3728      	adds	r7, #40	@ 0x28
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}

08002e98 <lsm6dsl_pin_int1_route_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_pin_int1_route_get(stmdev_ctx_t *ctx,
                                   lsm6dsl_int1_route_t *val)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b088      	sub	sp, #32
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
 8002ea0:	6039      	str	r1, [r7, #0]
  lsm6dsl_int1_ctrl_t int1_ctrl;
  lsm6dsl_md1_cfg_t md1_cfg;
  lsm6dsl_ctrl4_c_t ctrl4_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_INT1_CTRL, (uint8_t *)&int1_ctrl, 1);
 8002ea2:	f107 0214 	add.w	r2, r7, #20
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	210d      	movs	r1, #13
 8002eaa:	6878      	ldr	r0, [r7, #4]
 8002eac:	f7ff fc84 	bl	80027b8 <lsm6dsl_read_reg>
 8002eb0:	61f8      	str	r0, [r7, #28]

  if (ret == 0)
 8002eb2:	69fb      	ldr	r3, [r7, #28]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	f040 80c0 	bne.w	800303a <lsm6dsl_pin_int1_route_get+0x1a2>
  {
    val->int1_drdy_xl       = int1_ctrl.int1_drdy_xl;
 8002eba:	7d3b      	ldrb	r3, [r7, #20]
 8002ebc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002ec0:	b2d9      	uxtb	r1, r3
 8002ec2:	683a      	ldr	r2, [r7, #0]
 8002ec4:	7813      	ldrb	r3, [r2, #0]
 8002ec6:	f361 0300 	bfi	r3, r1, #0, #1
 8002eca:	7013      	strb	r3, [r2, #0]
    val->int1_drdy_g        = int1_ctrl.int1_drdy_g;
 8002ecc:	7d3b      	ldrb	r3, [r7, #20]
 8002ece:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002ed2:	b2d9      	uxtb	r1, r3
 8002ed4:	683a      	ldr	r2, [r7, #0]
 8002ed6:	7813      	ldrb	r3, [r2, #0]
 8002ed8:	f361 0341 	bfi	r3, r1, #1, #1
 8002edc:	7013      	strb	r3, [r2, #0]
    val->int1_boot          = int1_ctrl.int1_boot;
 8002ede:	7d3b      	ldrb	r3, [r7, #20]
 8002ee0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002ee4:	b2d9      	uxtb	r1, r3
 8002ee6:	683a      	ldr	r2, [r7, #0]
 8002ee8:	7813      	ldrb	r3, [r2, #0]
 8002eea:	f361 0382 	bfi	r3, r1, #2, #1
 8002eee:	7013      	strb	r3, [r2, #0]
    val->int1_fth           = int1_ctrl.int1_fth;
 8002ef0:	7d3b      	ldrb	r3, [r7, #20]
 8002ef2:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002ef6:	b2d9      	uxtb	r1, r3
 8002ef8:	683a      	ldr	r2, [r7, #0]
 8002efa:	7813      	ldrb	r3, [r2, #0]
 8002efc:	f361 03c3 	bfi	r3, r1, #3, #1
 8002f00:	7013      	strb	r3, [r2, #0]
    val->int1_fifo_ovr      = int1_ctrl.int1_fifo_ovr;
 8002f02:	7d3b      	ldrb	r3, [r7, #20]
 8002f04:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002f08:	b2d9      	uxtb	r1, r3
 8002f0a:	683a      	ldr	r2, [r7, #0]
 8002f0c:	7813      	ldrb	r3, [r2, #0]
 8002f0e:	f361 1304 	bfi	r3, r1, #4, #1
 8002f12:	7013      	strb	r3, [r2, #0]
    val->int1_full_flag     = int1_ctrl.int1_full_flag;
 8002f14:	7d3b      	ldrb	r3, [r7, #20]
 8002f16:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8002f1a:	b2d9      	uxtb	r1, r3
 8002f1c:	683a      	ldr	r2, [r7, #0]
 8002f1e:	7813      	ldrb	r3, [r2, #0]
 8002f20:	f361 1345 	bfi	r3, r1, #5, #1
 8002f24:	7013      	strb	r3, [r2, #0]
    val->int1_sign_mot      = int1_ctrl.int1_sign_mot;
 8002f26:	7d3b      	ldrb	r3, [r7, #20]
 8002f28:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8002f2c:	b2d9      	uxtb	r1, r3
 8002f2e:	683a      	ldr	r2, [r7, #0]
 8002f30:	7813      	ldrb	r3, [r2, #0]
 8002f32:	f361 1386 	bfi	r3, r1, #6, #1
 8002f36:	7013      	strb	r3, [r2, #0]
    val->int1_step_detector = int1_ctrl.int1_step_detector ;
 8002f38:	7d3b      	ldrb	r3, [r7, #20]
 8002f3a:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8002f3e:	b2d9      	uxtb	r1, r3
 8002f40:	683a      	ldr	r2, [r7, #0]
 8002f42:	7813      	ldrb	r3, [r2, #0]
 8002f44:	f361 13c7 	bfi	r3, r1, #7, #1
 8002f48:	7013      	strb	r3, [r2, #0]
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MD1_CFG, (uint8_t *)&md1_cfg, 1);
 8002f4a:	f107 0210 	add.w	r2, r7, #16
 8002f4e:	2301      	movs	r3, #1
 8002f50:	215e      	movs	r1, #94	@ 0x5e
 8002f52:	6878      	ldr	r0, [r7, #4]
 8002f54:	f7ff fc30 	bl	80027b8 <lsm6dsl_read_reg>
 8002f58:	61f8      	str	r0, [r7, #28]

    if (ret == 0)
 8002f5a:	69fb      	ldr	r3, [r7, #28]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d16c      	bne.n	800303a <lsm6dsl_pin_int1_route_get+0x1a2>
    {
      val->int1_timer       = md1_cfg.int1_timer;
 8002f60:	7c3b      	ldrb	r3, [r7, #16]
 8002f62:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002f66:	b2d9      	uxtb	r1, r3
 8002f68:	683a      	ldr	r2, [r7, #0]
 8002f6a:	7853      	ldrb	r3, [r2, #1]
 8002f6c:	f361 0300 	bfi	r3, r1, #0, #1
 8002f70:	7053      	strb	r3, [r2, #1]
      val->int1_tilt        = md1_cfg.int1_tilt;
 8002f72:	7c3b      	ldrb	r3, [r7, #16]
 8002f74:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002f78:	b2d9      	uxtb	r1, r3
 8002f7a:	683a      	ldr	r2, [r7, #0]
 8002f7c:	7853      	ldrb	r3, [r2, #1]
 8002f7e:	f361 0341 	bfi	r3, r1, #1, #1
 8002f82:	7053      	strb	r3, [r2, #1]
      val->int1_6d          = md1_cfg.int1_6d;
 8002f84:	7c3b      	ldrb	r3, [r7, #16]
 8002f86:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002f8a:	b2d9      	uxtb	r1, r3
 8002f8c:	683a      	ldr	r2, [r7, #0]
 8002f8e:	7853      	ldrb	r3, [r2, #1]
 8002f90:	f361 0382 	bfi	r3, r1, #2, #1
 8002f94:	7053      	strb	r3, [r2, #1]
      val->int1_double_tap  = md1_cfg.int1_double_tap;
 8002f96:	7c3b      	ldrb	r3, [r7, #16]
 8002f98:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002f9c:	b2d9      	uxtb	r1, r3
 8002f9e:	683a      	ldr	r2, [r7, #0]
 8002fa0:	7853      	ldrb	r3, [r2, #1]
 8002fa2:	f361 03c3 	bfi	r3, r1, #3, #1
 8002fa6:	7053      	strb	r3, [r2, #1]
      val->int1_ff          = md1_cfg.int1_ff;
 8002fa8:	7c3b      	ldrb	r3, [r7, #16]
 8002faa:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002fae:	b2d9      	uxtb	r1, r3
 8002fb0:	683a      	ldr	r2, [r7, #0]
 8002fb2:	7853      	ldrb	r3, [r2, #1]
 8002fb4:	f361 1304 	bfi	r3, r1, #4, #1
 8002fb8:	7053      	strb	r3, [r2, #1]
      val->int1_wu          = md1_cfg.int1_wu;
 8002fba:	7c3b      	ldrb	r3, [r7, #16]
 8002fbc:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8002fc0:	b2d9      	uxtb	r1, r3
 8002fc2:	683a      	ldr	r2, [r7, #0]
 8002fc4:	7853      	ldrb	r3, [r2, #1]
 8002fc6:	f361 1345 	bfi	r3, r1, #5, #1
 8002fca:	7053      	strb	r3, [r2, #1]
      val->int1_single_tap  = md1_cfg.int1_single_tap;
 8002fcc:	7c3b      	ldrb	r3, [r7, #16]
 8002fce:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8002fd2:	b2d9      	uxtb	r1, r3
 8002fd4:	683a      	ldr	r2, [r7, #0]
 8002fd6:	7853      	ldrb	r3, [r2, #1]
 8002fd8:	f361 1386 	bfi	r3, r1, #6, #1
 8002fdc:	7053      	strb	r3, [r2, #1]
      val->int1_inact_state = md1_cfg.int1_inact_state;
 8002fde:	7c3b      	ldrb	r3, [r7, #16]
 8002fe0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8002fe4:	b2d9      	uxtb	r1, r3
 8002fe6:	683a      	ldr	r2, [r7, #0]
 8002fe8:	7853      	ldrb	r3, [r2, #1]
 8002fea:	f361 13c7 	bfi	r3, r1, #7, #1
 8002fee:	7053      	strb	r3, [r2, #1]
      ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL4_C, (uint8_t *)&ctrl4_c, 1);
 8002ff0:	f107 020c 	add.w	r2, r7, #12
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	2113      	movs	r1, #19
 8002ff8:	6878      	ldr	r0, [r7, #4]
 8002ffa:	f7ff fbdd 	bl	80027b8 <lsm6dsl_read_reg>
 8002ffe:	61f8      	str	r0, [r7, #28]

      if (ret == 0)
 8003000:	69fb      	ldr	r3, [r7, #28]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d119      	bne.n	800303a <lsm6dsl_pin_int1_route_get+0x1a2>
      {
        val->den_drdy_int1 = ctrl4_c.den_drdy_int1;
 8003006:	7b3b      	ldrb	r3, [r7, #12]
 8003008:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800300c:	b2d9      	uxtb	r1, r3
 800300e:	683a      	ldr	r2, [r7, #0]
 8003010:	7893      	ldrb	r3, [r2, #2]
 8003012:	f361 0300 	bfi	r3, r1, #0, #1
 8003016:	7093      	strb	r3, [r2, #2]
        ret = lsm6dsl_read_reg(ctx, LSM6DSL_MASTER_CONFIG,
 8003018:	f107 0218 	add.w	r2, r7, #24
 800301c:	2301      	movs	r3, #1
 800301e:	211a      	movs	r1, #26
 8003020:	6878      	ldr	r0, [r7, #4]
 8003022:	f7ff fbc9 	bl	80027b8 <lsm6dsl_read_reg>
 8003026:	61f8      	str	r0, [r7, #28]
                               (uint8_t *)&master_config, 1);
        val->den_drdy_int1 = master_config.drdy_on_int1;
 8003028:	7e3b      	ldrb	r3, [r7, #24]
 800302a:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800302e:	b2d9      	uxtb	r1, r3
 8003030:	683a      	ldr	r2, [r7, #0]
 8003032:	7893      	ldrb	r3, [r2, #2]
 8003034:	f361 0300 	bfi	r3, r1, #0, #1
 8003038:	7093      	strb	r3, [r2, #2]
      }
    }
  }

  return ret;
 800303a:	69fb      	ldr	r3, [r7, #28]
}
 800303c:	4618      	mov	r0, r3
 800303e:	3720      	adds	r7, #32
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}

08003044 <lsm6dsl_fifo_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_fifo_mode_set(stmdev_ctx_t *ctx,
                              lsm6dsl_fifo_mode_t val)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b084      	sub	sp, #16
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	460b      	mov	r3, r1
 800304e:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_fifo_ctrl5_t fifo_ctrl5;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_CTRL5,
 8003050:	f107 0208 	add.w	r2, r7, #8
 8003054:	2301      	movs	r3, #1
 8003056:	210a      	movs	r1, #10
 8003058:	6878      	ldr	r0, [r7, #4]
 800305a:	f7ff fbad 	bl	80027b8 <lsm6dsl_read_reg>
 800305e:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&fifo_ctrl5, 1);

  if (ret == 0)
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d10f      	bne.n	8003086 <lsm6dsl_fifo_mode_set+0x42>
  {
    fifo_ctrl5.fifo_mode = (uint8_t)val;
 8003066:	78fb      	ldrb	r3, [r7, #3]
 8003068:	f003 0307 	and.w	r3, r3, #7
 800306c:	b2da      	uxtb	r2, r3
 800306e:	7a3b      	ldrb	r3, [r7, #8]
 8003070:	f362 0302 	bfi	r3, r2, #0, #3
 8003074:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_FIFO_CTRL5,
 8003076:	f107 0208 	add.w	r2, r7, #8
 800307a:	2301      	movs	r3, #1
 800307c:	210a      	movs	r1, #10
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	f7ff fbb2 	bl	80027e8 <lsm6dsl_write_reg>
 8003084:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_ctrl5, 1);
  }

  return ret;
 8003086:	68fb      	ldr	r3, [r7, #12]
}
 8003088:	4618      	mov	r0, r3
 800308a:	3710      	adds	r7, #16
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}

08003090 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003094:	4b0e      	ldr	r3, [pc, #56]	@ (80030d0 <HAL_Init+0x40>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4a0d      	ldr	r2, [pc, #52]	@ (80030d0 <HAL_Init+0x40>)
 800309a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800309e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80030a0:	4b0b      	ldr	r3, [pc, #44]	@ (80030d0 <HAL_Init+0x40>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a0a      	ldr	r2, [pc, #40]	@ (80030d0 <HAL_Init+0x40>)
 80030a6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80030aa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80030ac:	4b08      	ldr	r3, [pc, #32]	@ (80030d0 <HAL_Init+0x40>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a07      	ldr	r2, [pc, #28]	@ (80030d0 <HAL_Init+0x40>)
 80030b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030b8:	2003      	movs	r0, #3
 80030ba:	f000 f94f 	bl	800335c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80030be:	2000      	movs	r0, #0
 80030c0:	f000 f808 	bl	80030d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80030c4:	f7fe fbd8 	bl	8001878 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80030c8:	2300      	movs	r3, #0
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	40023c00 	.word	0x40023c00

080030d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b082      	sub	sp, #8
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80030dc:	4b12      	ldr	r3, [pc, #72]	@ (8003128 <HAL_InitTick+0x54>)
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	4b12      	ldr	r3, [pc, #72]	@ (800312c <HAL_InitTick+0x58>)
 80030e2:	781b      	ldrb	r3, [r3, #0]
 80030e4:	4619      	mov	r1, r3
 80030e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80030ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80030ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80030f2:	4618      	mov	r0, r3
 80030f4:	f000 f967 	bl	80033c6 <HAL_SYSTICK_Config>
 80030f8:	4603      	mov	r3, r0
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d001      	beq.n	8003102 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	e00e      	b.n	8003120 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2b0f      	cmp	r3, #15
 8003106:	d80a      	bhi.n	800311e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003108:	2200      	movs	r2, #0
 800310a:	6879      	ldr	r1, [r7, #4]
 800310c:	f04f 30ff 	mov.w	r0, #4294967295
 8003110:	f000 f92f 	bl	8003372 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003114:	4a06      	ldr	r2, [pc, #24]	@ (8003130 <HAL_InitTick+0x5c>)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800311a:	2300      	movs	r3, #0
 800311c:	e000      	b.n	8003120 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800311e:	2301      	movs	r3, #1
}
 8003120:	4618      	mov	r0, r3
 8003122:	3708      	adds	r7, #8
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}
 8003128:	2000006c 	.word	0x2000006c
 800312c:	20000074 	.word	0x20000074
 8003130:	20000070 	.word	0x20000070

08003134 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003134:	b480      	push	{r7}
 8003136:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003138:	4b06      	ldr	r3, [pc, #24]	@ (8003154 <HAL_IncTick+0x20>)
 800313a:	781b      	ldrb	r3, [r3, #0]
 800313c:	461a      	mov	r2, r3
 800313e:	4b06      	ldr	r3, [pc, #24]	@ (8003158 <HAL_IncTick+0x24>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4413      	add	r3, r2
 8003144:	4a04      	ldr	r2, [pc, #16]	@ (8003158 <HAL_IncTick+0x24>)
 8003146:	6013      	str	r3, [r2, #0]
}
 8003148:	bf00      	nop
 800314a:	46bd      	mov	sp, r7
 800314c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003150:	4770      	bx	lr
 8003152:	bf00      	nop
 8003154:	20000074 	.word	0x20000074
 8003158:	200010c0 	.word	0x200010c0

0800315c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800315c:	b480      	push	{r7}
 800315e:	af00      	add	r7, sp, #0
  return uwTick;
 8003160:	4b03      	ldr	r3, [pc, #12]	@ (8003170 <HAL_GetTick+0x14>)
 8003162:	681b      	ldr	r3, [r3, #0]
}
 8003164:	4618      	mov	r0, r3
 8003166:	46bd      	mov	sp, r7
 8003168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316c:	4770      	bx	lr
 800316e:	bf00      	nop
 8003170:	200010c0 	.word	0x200010c0

08003174 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b084      	sub	sp, #16
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800317c:	f7ff ffee 	bl	800315c <HAL_GetTick>
 8003180:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	f1b3 3fff 	cmp.w	r3, #4294967295
 800318c:	d005      	beq.n	800319a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800318e:	4b0a      	ldr	r3, [pc, #40]	@ (80031b8 <HAL_Delay+0x44>)
 8003190:	781b      	ldrb	r3, [r3, #0]
 8003192:	461a      	mov	r2, r3
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	4413      	add	r3, r2
 8003198:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800319a:	bf00      	nop
 800319c:	f7ff ffde 	bl	800315c <HAL_GetTick>
 80031a0:	4602      	mov	r2, r0
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	68fa      	ldr	r2, [r7, #12]
 80031a8:	429a      	cmp	r2, r3
 80031aa:	d8f7      	bhi.n	800319c <HAL_Delay+0x28>
  {
  }
}
 80031ac:	bf00      	nop
 80031ae:	bf00      	nop
 80031b0:	3710      	adds	r7, #16
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	20000074 	.word	0x20000074

080031bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031bc:	b480      	push	{r7}
 80031be:	b085      	sub	sp, #20
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	f003 0307 	and.w	r3, r3, #7
 80031ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031cc:	4b0c      	ldr	r3, [pc, #48]	@ (8003200 <__NVIC_SetPriorityGrouping+0x44>)
 80031ce:	68db      	ldr	r3, [r3, #12]
 80031d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031d2:	68ba      	ldr	r2, [r7, #8]
 80031d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80031d8:	4013      	ands	r3, r2
 80031da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80031e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031ee:	4a04      	ldr	r2, [pc, #16]	@ (8003200 <__NVIC_SetPriorityGrouping+0x44>)
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	60d3      	str	r3, [r2, #12]
}
 80031f4:	bf00      	nop
 80031f6:	3714      	adds	r7, #20
 80031f8:	46bd      	mov	sp, r7
 80031fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fe:	4770      	bx	lr
 8003200:	e000ed00 	.word	0xe000ed00

08003204 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003204:	b480      	push	{r7}
 8003206:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003208:	4b04      	ldr	r3, [pc, #16]	@ (800321c <__NVIC_GetPriorityGrouping+0x18>)
 800320a:	68db      	ldr	r3, [r3, #12]
 800320c:	0a1b      	lsrs	r3, r3, #8
 800320e:	f003 0307 	and.w	r3, r3, #7
}
 8003212:	4618      	mov	r0, r3
 8003214:	46bd      	mov	sp, r7
 8003216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321a:	4770      	bx	lr
 800321c:	e000ed00 	.word	0xe000ed00

08003220 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003220:	b480      	push	{r7}
 8003222:	b083      	sub	sp, #12
 8003224:	af00      	add	r7, sp, #0
 8003226:	4603      	mov	r3, r0
 8003228:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800322a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800322e:	2b00      	cmp	r3, #0
 8003230:	db0b      	blt.n	800324a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003232:	79fb      	ldrb	r3, [r7, #7]
 8003234:	f003 021f 	and.w	r2, r3, #31
 8003238:	4907      	ldr	r1, [pc, #28]	@ (8003258 <__NVIC_EnableIRQ+0x38>)
 800323a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800323e:	095b      	lsrs	r3, r3, #5
 8003240:	2001      	movs	r0, #1
 8003242:	fa00 f202 	lsl.w	r2, r0, r2
 8003246:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800324a:	bf00      	nop
 800324c:	370c      	adds	r7, #12
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop
 8003258:	e000e100 	.word	0xe000e100

0800325c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800325c:	b480      	push	{r7}
 800325e:	b083      	sub	sp, #12
 8003260:	af00      	add	r7, sp, #0
 8003262:	4603      	mov	r3, r0
 8003264:	6039      	str	r1, [r7, #0]
 8003266:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003268:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800326c:	2b00      	cmp	r3, #0
 800326e:	db0a      	blt.n	8003286 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	b2da      	uxtb	r2, r3
 8003274:	490c      	ldr	r1, [pc, #48]	@ (80032a8 <__NVIC_SetPriority+0x4c>)
 8003276:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800327a:	0112      	lsls	r2, r2, #4
 800327c:	b2d2      	uxtb	r2, r2
 800327e:	440b      	add	r3, r1
 8003280:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003284:	e00a      	b.n	800329c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	b2da      	uxtb	r2, r3
 800328a:	4908      	ldr	r1, [pc, #32]	@ (80032ac <__NVIC_SetPriority+0x50>)
 800328c:	79fb      	ldrb	r3, [r7, #7]
 800328e:	f003 030f 	and.w	r3, r3, #15
 8003292:	3b04      	subs	r3, #4
 8003294:	0112      	lsls	r2, r2, #4
 8003296:	b2d2      	uxtb	r2, r2
 8003298:	440b      	add	r3, r1
 800329a:	761a      	strb	r2, [r3, #24]
}
 800329c:	bf00      	nop
 800329e:	370c      	adds	r7, #12
 80032a0:	46bd      	mov	sp, r7
 80032a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a6:	4770      	bx	lr
 80032a8:	e000e100 	.word	0xe000e100
 80032ac:	e000ed00 	.word	0xe000ed00

080032b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b089      	sub	sp, #36	@ 0x24
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	60f8      	str	r0, [r7, #12]
 80032b8:	60b9      	str	r1, [r7, #8]
 80032ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	f003 0307 	and.w	r3, r3, #7
 80032c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032c4:	69fb      	ldr	r3, [r7, #28]
 80032c6:	f1c3 0307 	rsb	r3, r3, #7
 80032ca:	2b04      	cmp	r3, #4
 80032cc:	bf28      	it	cs
 80032ce:	2304      	movcs	r3, #4
 80032d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032d2:	69fb      	ldr	r3, [r7, #28]
 80032d4:	3304      	adds	r3, #4
 80032d6:	2b06      	cmp	r3, #6
 80032d8:	d902      	bls.n	80032e0 <NVIC_EncodePriority+0x30>
 80032da:	69fb      	ldr	r3, [r7, #28]
 80032dc:	3b03      	subs	r3, #3
 80032de:	e000      	b.n	80032e2 <NVIC_EncodePriority+0x32>
 80032e0:	2300      	movs	r3, #0
 80032e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032e4:	f04f 32ff 	mov.w	r2, #4294967295
 80032e8:	69bb      	ldr	r3, [r7, #24]
 80032ea:	fa02 f303 	lsl.w	r3, r2, r3
 80032ee:	43da      	mvns	r2, r3
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	401a      	ands	r2, r3
 80032f4:	697b      	ldr	r3, [r7, #20]
 80032f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032f8:	f04f 31ff 	mov.w	r1, #4294967295
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003302:	43d9      	mvns	r1, r3
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003308:	4313      	orrs	r3, r2
         );
}
 800330a:	4618      	mov	r0, r3
 800330c:	3724      	adds	r7, #36	@ 0x24
 800330e:	46bd      	mov	sp, r7
 8003310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003314:	4770      	bx	lr
	...

08003318 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b082      	sub	sp, #8
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	3b01      	subs	r3, #1
 8003324:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003328:	d301      	bcc.n	800332e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800332a:	2301      	movs	r3, #1
 800332c:	e00f      	b.n	800334e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800332e:	4a0a      	ldr	r2, [pc, #40]	@ (8003358 <SysTick_Config+0x40>)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	3b01      	subs	r3, #1
 8003334:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003336:	210f      	movs	r1, #15
 8003338:	f04f 30ff 	mov.w	r0, #4294967295
 800333c:	f7ff ff8e 	bl	800325c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003340:	4b05      	ldr	r3, [pc, #20]	@ (8003358 <SysTick_Config+0x40>)
 8003342:	2200      	movs	r2, #0
 8003344:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003346:	4b04      	ldr	r3, [pc, #16]	@ (8003358 <SysTick_Config+0x40>)
 8003348:	2207      	movs	r2, #7
 800334a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800334c:	2300      	movs	r3, #0
}
 800334e:	4618      	mov	r0, r3
 8003350:	3708      	adds	r7, #8
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}
 8003356:	bf00      	nop
 8003358:	e000e010 	.word	0xe000e010

0800335c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b082      	sub	sp, #8
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003364:	6878      	ldr	r0, [r7, #4]
 8003366:	f7ff ff29 	bl	80031bc <__NVIC_SetPriorityGrouping>
}
 800336a:	bf00      	nop
 800336c:	3708      	adds	r7, #8
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}

08003372 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003372:	b580      	push	{r7, lr}
 8003374:	b086      	sub	sp, #24
 8003376:	af00      	add	r7, sp, #0
 8003378:	4603      	mov	r3, r0
 800337a:	60b9      	str	r1, [r7, #8]
 800337c:	607a      	str	r2, [r7, #4]
 800337e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003380:	2300      	movs	r3, #0
 8003382:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003384:	f7ff ff3e 	bl	8003204 <__NVIC_GetPriorityGrouping>
 8003388:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800338a:	687a      	ldr	r2, [r7, #4]
 800338c:	68b9      	ldr	r1, [r7, #8]
 800338e:	6978      	ldr	r0, [r7, #20]
 8003390:	f7ff ff8e 	bl	80032b0 <NVIC_EncodePriority>
 8003394:	4602      	mov	r2, r0
 8003396:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800339a:	4611      	mov	r1, r2
 800339c:	4618      	mov	r0, r3
 800339e:	f7ff ff5d 	bl	800325c <__NVIC_SetPriority>
}
 80033a2:	bf00      	nop
 80033a4:	3718      	adds	r7, #24
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bd80      	pop	{r7, pc}

080033aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033aa:	b580      	push	{r7, lr}
 80033ac:	b082      	sub	sp, #8
 80033ae:	af00      	add	r7, sp, #0
 80033b0:	4603      	mov	r3, r0
 80033b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033b8:	4618      	mov	r0, r3
 80033ba:	f7ff ff31 	bl	8003220 <__NVIC_EnableIRQ>
}
 80033be:	bf00      	nop
 80033c0:	3708      	adds	r7, #8
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}

080033c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033c6:	b580      	push	{r7, lr}
 80033c8:	b082      	sub	sp, #8
 80033ca:	af00      	add	r7, sp, #0
 80033cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033ce:	6878      	ldr	r0, [r7, #4]
 80033d0:	f7ff ffa2 	bl	8003318 <SysTick_Config>
 80033d4:	4603      	mov	r3, r0
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	3708      	adds	r7, #8
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}
	...

080033e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033e0:	b480      	push	{r7}
 80033e2:	b089      	sub	sp, #36	@ 0x24
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
 80033e8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80033ea:	2300      	movs	r3, #0
 80033ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80033ee:	2300      	movs	r3, #0
 80033f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80033f2:	2300      	movs	r3, #0
 80033f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033f6:	2300      	movs	r3, #0
 80033f8:	61fb      	str	r3, [r7, #28]
 80033fa:	e165      	b.n	80036c8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80033fc:	2201      	movs	r2, #1
 80033fe:	69fb      	ldr	r3, [r7, #28]
 8003400:	fa02 f303 	lsl.w	r3, r2, r3
 8003404:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	697a      	ldr	r2, [r7, #20]
 800340c:	4013      	ands	r3, r2
 800340e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003410:	693a      	ldr	r2, [r7, #16]
 8003412:	697b      	ldr	r3, [r7, #20]
 8003414:	429a      	cmp	r2, r3
 8003416:	f040 8154 	bne.w	80036c2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	f003 0303 	and.w	r3, r3, #3
 8003422:	2b01      	cmp	r3, #1
 8003424:	d005      	beq.n	8003432 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800342e:	2b02      	cmp	r3, #2
 8003430:	d130      	bne.n	8003494 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	689b      	ldr	r3, [r3, #8]
 8003436:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003438:	69fb      	ldr	r3, [r7, #28]
 800343a:	005b      	lsls	r3, r3, #1
 800343c:	2203      	movs	r2, #3
 800343e:	fa02 f303 	lsl.w	r3, r2, r3
 8003442:	43db      	mvns	r3, r3
 8003444:	69ba      	ldr	r2, [r7, #24]
 8003446:	4013      	ands	r3, r2
 8003448:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	68da      	ldr	r2, [r3, #12]
 800344e:	69fb      	ldr	r3, [r7, #28]
 8003450:	005b      	lsls	r3, r3, #1
 8003452:	fa02 f303 	lsl.w	r3, r2, r3
 8003456:	69ba      	ldr	r2, [r7, #24]
 8003458:	4313      	orrs	r3, r2
 800345a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	69ba      	ldr	r2, [r7, #24]
 8003460:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003468:	2201      	movs	r2, #1
 800346a:	69fb      	ldr	r3, [r7, #28]
 800346c:	fa02 f303 	lsl.w	r3, r2, r3
 8003470:	43db      	mvns	r3, r3
 8003472:	69ba      	ldr	r2, [r7, #24]
 8003474:	4013      	ands	r3, r2
 8003476:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	091b      	lsrs	r3, r3, #4
 800347e:	f003 0201 	and.w	r2, r3, #1
 8003482:	69fb      	ldr	r3, [r7, #28]
 8003484:	fa02 f303 	lsl.w	r3, r2, r3
 8003488:	69ba      	ldr	r2, [r7, #24]
 800348a:	4313      	orrs	r3, r2
 800348c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	69ba      	ldr	r2, [r7, #24]
 8003492:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f003 0303 	and.w	r3, r3, #3
 800349c:	2b03      	cmp	r3, #3
 800349e:	d017      	beq.n	80034d0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	68db      	ldr	r3, [r3, #12]
 80034a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80034a6:	69fb      	ldr	r3, [r7, #28]
 80034a8:	005b      	lsls	r3, r3, #1
 80034aa:	2203      	movs	r2, #3
 80034ac:	fa02 f303 	lsl.w	r3, r2, r3
 80034b0:	43db      	mvns	r3, r3
 80034b2:	69ba      	ldr	r2, [r7, #24]
 80034b4:	4013      	ands	r3, r2
 80034b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	689a      	ldr	r2, [r3, #8]
 80034bc:	69fb      	ldr	r3, [r7, #28]
 80034be:	005b      	lsls	r3, r3, #1
 80034c0:	fa02 f303 	lsl.w	r3, r2, r3
 80034c4:	69ba      	ldr	r2, [r7, #24]
 80034c6:	4313      	orrs	r3, r2
 80034c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	69ba      	ldr	r2, [r7, #24]
 80034ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	f003 0303 	and.w	r3, r3, #3
 80034d8:	2b02      	cmp	r3, #2
 80034da:	d123      	bne.n	8003524 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80034dc:	69fb      	ldr	r3, [r7, #28]
 80034de:	08da      	lsrs	r2, r3, #3
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	3208      	adds	r2, #8
 80034e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80034ea:	69fb      	ldr	r3, [r7, #28]
 80034ec:	f003 0307 	and.w	r3, r3, #7
 80034f0:	009b      	lsls	r3, r3, #2
 80034f2:	220f      	movs	r2, #15
 80034f4:	fa02 f303 	lsl.w	r3, r2, r3
 80034f8:	43db      	mvns	r3, r3
 80034fa:	69ba      	ldr	r2, [r7, #24]
 80034fc:	4013      	ands	r3, r2
 80034fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	691a      	ldr	r2, [r3, #16]
 8003504:	69fb      	ldr	r3, [r7, #28]
 8003506:	f003 0307 	and.w	r3, r3, #7
 800350a:	009b      	lsls	r3, r3, #2
 800350c:	fa02 f303 	lsl.w	r3, r2, r3
 8003510:	69ba      	ldr	r2, [r7, #24]
 8003512:	4313      	orrs	r3, r2
 8003514:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003516:	69fb      	ldr	r3, [r7, #28]
 8003518:	08da      	lsrs	r2, r3, #3
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	3208      	adds	r2, #8
 800351e:	69b9      	ldr	r1, [r7, #24]
 8003520:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	005b      	lsls	r3, r3, #1
 800352e:	2203      	movs	r2, #3
 8003530:	fa02 f303 	lsl.w	r3, r2, r3
 8003534:	43db      	mvns	r3, r3
 8003536:	69ba      	ldr	r2, [r7, #24]
 8003538:	4013      	ands	r3, r2
 800353a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	f003 0203 	and.w	r2, r3, #3
 8003544:	69fb      	ldr	r3, [r7, #28]
 8003546:	005b      	lsls	r3, r3, #1
 8003548:	fa02 f303 	lsl.w	r3, r2, r3
 800354c:	69ba      	ldr	r2, [r7, #24]
 800354e:	4313      	orrs	r3, r2
 8003550:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	69ba      	ldr	r2, [r7, #24]
 8003556:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003560:	2b00      	cmp	r3, #0
 8003562:	f000 80ae 	beq.w	80036c2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003566:	2300      	movs	r3, #0
 8003568:	60fb      	str	r3, [r7, #12]
 800356a:	4b5d      	ldr	r3, [pc, #372]	@ (80036e0 <HAL_GPIO_Init+0x300>)
 800356c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800356e:	4a5c      	ldr	r2, [pc, #368]	@ (80036e0 <HAL_GPIO_Init+0x300>)
 8003570:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003574:	6453      	str	r3, [r2, #68]	@ 0x44
 8003576:	4b5a      	ldr	r3, [pc, #360]	@ (80036e0 <HAL_GPIO_Init+0x300>)
 8003578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800357a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800357e:	60fb      	str	r3, [r7, #12]
 8003580:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003582:	4a58      	ldr	r2, [pc, #352]	@ (80036e4 <HAL_GPIO_Init+0x304>)
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	089b      	lsrs	r3, r3, #2
 8003588:	3302      	adds	r3, #2
 800358a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800358e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003590:	69fb      	ldr	r3, [r7, #28]
 8003592:	f003 0303 	and.w	r3, r3, #3
 8003596:	009b      	lsls	r3, r3, #2
 8003598:	220f      	movs	r2, #15
 800359a:	fa02 f303 	lsl.w	r3, r2, r3
 800359e:	43db      	mvns	r3, r3
 80035a0:	69ba      	ldr	r2, [r7, #24]
 80035a2:	4013      	ands	r3, r2
 80035a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	4a4f      	ldr	r2, [pc, #316]	@ (80036e8 <HAL_GPIO_Init+0x308>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d025      	beq.n	80035fa <HAL_GPIO_Init+0x21a>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	4a4e      	ldr	r2, [pc, #312]	@ (80036ec <HAL_GPIO_Init+0x30c>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d01f      	beq.n	80035f6 <HAL_GPIO_Init+0x216>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	4a4d      	ldr	r2, [pc, #308]	@ (80036f0 <HAL_GPIO_Init+0x310>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d019      	beq.n	80035f2 <HAL_GPIO_Init+0x212>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	4a4c      	ldr	r2, [pc, #304]	@ (80036f4 <HAL_GPIO_Init+0x314>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d013      	beq.n	80035ee <HAL_GPIO_Init+0x20e>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	4a4b      	ldr	r2, [pc, #300]	@ (80036f8 <HAL_GPIO_Init+0x318>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d00d      	beq.n	80035ea <HAL_GPIO_Init+0x20a>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	4a4a      	ldr	r2, [pc, #296]	@ (80036fc <HAL_GPIO_Init+0x31c>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d007      	beq.n	80035e6 <HAL_GPIO_Init+0x206>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	4a49      	ldr	r2, [pc, #292]	@ (8003700 <HAL_GPIO_Init+0x320>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d101      	bne.n	80035e2 <HAL_GPIO_Init+0x202>
 80035de:	2306      	movs	r3, #6
 80035e0:	e00c      	b.n	80035fc <HAL_GPIO_Init+0x21c>
 80035e2:	2307      	movs	r3, #7
 80035e4:	e00a      	b.n	80035fc <HAL_GPIO_Init+0x21c>
 80035e6:	2305      	movs	r3, #5
 80035e8:	e008      	b.n	80035fc <HAL_GPIO_Init+0x21c>
 80035ea:	2304      	movs	r3, #4
 80035ec:	e006      	b.n	80035fc <HAL_GPIO_Init+0x21c>
 80035ee:	2303      	movs	r3, #3
 80035f0:	e004      	b.n	80035fc <HAL_GPIO_Init+0x21c>
 80035f2:	2302      	movs	r3, #2
 80035f4:	e002      	b.n	80035fc <HAL_GPIO_Init+0x21c>
 80035f6:	2301      	movs	r3, #1
 80035f8:	e000      	b.n	80035fc <HAL_GPIO_Init+0x21c>
 80035fa:	2300      	movs	r3, #0
 80035fc:	69fa      	ldr	r2, [r7, #28]
 80035fe:	f002 0203 	and.w	r2, r2, #3
 8003602:	0092      	lsls	r2, r2, #2
 8003604:	4093      	lsls	r3, r2
 8003606:	69ba      	ldr	r2, [r7, #24]
 8003608:	4313      	orrs	r3, r2
 800360a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800360c:	4935      	ldr	r1, [pc, #212]	@ (80036e4 <HAL_GPIO_Init+0x304>)
 800360e:	69fb      	ldr	r3, [r7, #28]
 8003610:	089b      	lsrs	r3, r3, #2
 8003612:	3302      	adds	r3, #2
 8003614:	69ba      	ldr	r2, [r7, #24]
 8003616:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800361a:	4b3a      	ldr	r3, [pc, #232]	@ (8003704 <HAL_GPIO_Init+0x324>)
 800361c:	689b      	ldr	r3, [r3, #8]
 800361e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	43db      	mvns	r3, r3
 8003624:	69ba      	ldr	r2, [r7, #24]
 8003626:	4013      	ands	r3, r2
 8003628:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003632:	2b00      	cmp	r3, #0
 8003634:	d003      	beq.n	800363e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003636:	69ba      	ldr	r2, [r7, #24]
 8003638:	693b      	ldr	r3, [r7, #16]
 800363a:	4313      	orrs	r3, r2
 800363c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800363e:	4a31      	ldr	r2, [pc, #196]	@ (8003704 <HAL_GPIO_Init+0x324>)
 8003640:	69bb      	ldr	r3, [r7, #24]
 8003642:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003644:	4b2f      	ldr	r3, [pc, #188]	@ (8003704 <HAL_GPIO_Init+0x324>)
 8003646:	68db      	ldr	r3, [r3, #12]
 8003648:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	43db      	mvns	r3, r3
 800364e:	69ba      	ldr	r2, [r7, #24]
 8003650:	4013      	ands	r3, r2
 8003652:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800365c:	2b00      	cmp	r3, #0
 800365e:	d003      	beq.n	8003668 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003660:	69ba      	ldr	r2, [r7, #24]
 8003662:	693b      	ldr	r3, [r7, #16]
 8003664:	4313      	orrs	r3, r2
 8003666:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003668:	4a26      	ldr	r2, [pc, #152]	@ (8003704 <HAL_GPIO_Init+0x324>)
 800366a:	69bb      	ldr	r3, [r7, #24]
 800366c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800366e:	4b25      	ldr	r3, [pc, #148]	@ (8003704 <HAL_GPIO_Init+0x324>)
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	43db      	mvns	r3, r3
 8003678:	69ba      	ldr	r2, [r7, #24]
 800367a:	4013      	ands	r3, r2
 800367c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003686:	2b00      	cmp	r3, #0
 8003688:	d003      	beq.n	8003692 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800368a:	69ba      	ldr	r2, [r7, #24]
 800368c:	693b      	ldr	r3, [r7, #16]
 800368e:	4313      	orrs	r3, r2
 8003690:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003692:	4a1c      	ldr	r2, [pc, #112]	@ (8003704 <HAL_GPIO_Init+0x324>)
 8003694:	69bb      	ldr	r3, [r7, #24]
 8003696:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003698:	4b1a      	ldr	r3, [pc, #104]	@ (8003704 <HAL_GPIO_Init+0x324>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	43db      	mvns	r3, r3
 80036a2:	69ba      	ldr	r2, [r7, #24]
 80036a4:	4013      	ands	r3, r2
 80036a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d003      	beq.n	80036bc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80036b4:	69ba      	ldr	r2, [r7, #24]
 80036b6:	693b      	ldr	r3, [r7, #16]
 80036b8:	4313      	orrs	r3, r2
 80036ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80036bc:	4a11      	ldr	r2, [pc, #68]	@ (8003704 <HAL_GPIO_Init+0x324>)
 80036be:	69bb      	ldr	r3, [r7, #24]
 80036c0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80036c2:	69fb      	ldr	r3, [r7, #28]
 80036c4:	3301      	adds	r3, #1
 80036c6:	61fb      	str	r3, [r7, #28]
 80036c8:	69fb      	ldr	r3, [r7, #28]
 80036ca:	2b0f      	cmp	r3, #15
 80036cc:	f67f ae96 	bls.w	80033fc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80036d0:	bf00      	nop
 80036d2:	bf00      	nop
 80036d4:	3724      	adds	r7, #36	@ 0x24
 80036d6:	46bd      	mov	sp, r7
 80036d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036dc:	4770      	bx	lr
 80036de:	bf00      	nop
 80036e0:	40023800 	.word	0x40023800
 80036e4:	40013800 	.word	0x40013800
 80036e8:	40020000 	.word	0x40020000
 80036ec:	40020400 	.word	0x40020400
 80036f0:	40020800 	.word	0x40020800
 80036f4:	40020c00 	.word	0x40020c00
 80036f8:	40021000 	.word	0x40021000
 80036fc:	40021400 	.word	0x40021400
 8003700:	40021800 	.word	0x40021800
 8003704:	40013c00 	.word	0x40013c00

08003708 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003708:	b480      	push	{r7}
 800370a:	b087      	sub	sp, #28
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
 8003710:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003712:	2300      	movs	r3, #0
 8003714:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003716:	2300      	movs	r3, #0
 8003718:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800371a:	2300      	movs	r3, #0
 800371c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800371e:	2300      	movs	r3, #0
 8003720:	617b      	str	r3, [r7, #20]
 8003722:	e0c7      	b.n	80038b4 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003724:	2201      	movs	r2, #1
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	fa02 f303 	lsl.w	r3, r2, r3
 800372c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800372e:	683a      	ldr	r2, [r7, #0]
 8003730:	693b      	ldr	r3, [r7, #16]
 8003732:	4013      	ands	r3, r2
 8003734:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003736:	68fa      	ldr	r2, [r7, #12]
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	429a      	cmp	r2, r3
 800373c:	f040 80b7 	bne.w	80038ae <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003740:	4a62      	ldr	r2, [pc, #392]	@ (80038cc <HAL_GPIO_DeInit+0x1c4>)
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	089b      	lsrs	r3, r3, #2
 8003746:	3302      	adds	r3, #2
 8003748:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800374c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	f003 0303 	and.w	r3, r3, #3
 8003754:	009b      	lsls	r3, r3, #2
 8003756:	220f      	movs	r2, #15
 8003758:	fa02 f303 	lsl.w	r3, r2, r3
 800375c:	68ba      	ldr	r2, [r7, #8]
 800375e:	4013      	ands	r3, r2
 8003760:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	4a5a      	ldr	r2, [pc, #360]	@ (80038d0 <HAL_GPIO_DeInit+0x1c8>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d025      	beq.n	80037b6 <HAL_GPIO_DeInit+0xae>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	4a59      	ldr	r2, [pc, #356]	@ (80038d4 <HAL_GPIO_DeInit+0x1cc>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d01f      	beq.n	80037b2 <HAL_GPIO_DeInit+0xaa>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	4a58      	ldr	r2, [pc, #352]	@ (80038d8 <HAL_GPIO_DeInit+0x1d0>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d019      	beq.n	80037ae <HAL_GPIO_DeInit+0xa6>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	4a57      	ldr	r2, [pc, #348]	@ (80038dc <HAL_GPIO_DeInit+0x1d4>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d013      	beq.n	80037aa <HAL_GPIO_DeInit+0xa2>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	4a56      	ldr	r2, [pc, #344]	@ (80038e0 <HAL_GPIO_DeInit+0x1d8>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d00d      	beq.n	80037a6 <HAL_GPIO_DeInit+0x9e>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	4a55      	ldr	r2, [pc, #340]	@ (80038e4 <HAL_GPIO_DeInit+0x1dc>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d007      	beq.n	80037a2 <HAL_GPIO_DeInit+0x9a>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	4a54      	ldr	r2, [pc, #336]	@ (80038e8 <HAL_GPIO_DeInit+0x1e0>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d101      	bne.n	800379e <HAL_GPIO_DeInit+0x96>
 800379a:	2306      	movs	r3, #6
 800379c:	e00c      	b.n	80037b8 <HAL_GPIO_DeInit+0xb0>
 800379e:	2307      	movs	r3, #7
 80037a0:	e00a      	b.n	80037b8 <HAL_GPIO_DeInit+0xb0>
 80037a2:	2305      	movs	r3, #5
 80037a4:	e008      	b.n	80037b8 <HAL_GPIO_DeInit+0xb0>
 80037a6:	2304      	movs	r3, #4
 80037a8:	e006      	b.n	80037b8 <HAL_GPIO_DeInit+0xb0>
 80037aa:	2303      	movs	r3, #3
 80037ac:	e004      	b.n	80037b8 <HAL_GPIO_DeInit+0xb0>
 80037ae:	2302      	movs	r3, #2
 80037b0:	e002      	b.n	80037b8 <HAL_GPIO_DeInit+0xb0>
 80037b2:	2301      	movs	r3, #1
 80037b4:	e000      	b.n	80037b8 <HAL_GPIO_DeInit+0xb0>
 80037b6:	2300      	movs	r3, #0
 80037b8:	697a      	ldr	r2, [r7, #20]
 80037ba:	f002 0203 	and.w	r2, r2, #3
 80037be:	0092      	lsls	r2, r2, #2
 80037c0:	4093      	lsls	r3, r2
 80037c2:	68ba      	ldr	r2, [r7, #8]
 80037c4:	429a      	cmp	r2, r3
 80037c6:	d132      	bne.n	800382e <HAL_GPIO_DeInit+0x126>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80037c8:	4b48      	ldr	r3, [pc, #288]	@ (80038ec <HAL_GPIO_DeInit+0x1e4>)
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	43db      	mvns	r3, r3
 80037d0:	4946      	ldr	r1, [pc, #280]	@ (80038ec <HAL_GPIO_DeInit+0x1e4>)
 80037d2:	4013      	ands	r3, r2
 80037d4:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80037d6:	4b45      	ldr	r3, [pc, #276]	@ (80038ec <HAL_GPIO_DeInit+0x1e4>)
 80037d8:	685a      	ldr	r2, [r3, #4]
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	43db      	mvns	r3, r3
 80037de:	4943      	ldr	r1, [pc, #268]	@ (80038ec <HAL_GPIO_DeInit+0x1e4>)
 80037e0:	4013      	ands	r3, r2
 80037e2:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80037e4:	4b41      	ldr	r3, [pc, #260]	@ (80038ec <HAL_GPIO_DeInit+0x1e4>)
 80037e6:	68da      	ldr	r2, [r3, #12]
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	43db      	mvns	r3, r3
 80037ec:	493f      	ldr	r1, [pc, #252]	@ (80038ec <HAL_GPIO_DeInit+0x1e4>)
 80037ee:	4013      	ands	r3, r2
 80037f0:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80037f2:	4b3e      	ldr	r3, [pc, #248]	@ (80038ec <HAL_GPIO_DeInit+0x1e4>)
 80037f4:	689a      	ldr	r2, [r3, #8]
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	43db      	mvns	r3, r3
 80037fa:	493c      	ldr	r1, [pc, #240]	@ (80038ec <HAL_GPIO_DeInit+0x1e4>)
 80037fc:	4013      	ands	r3, r2
 80037fe:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003800:	697b      	ldr	r3, [r7, #20]
 8003802:	f003 0303 	and.w	r3, r3, #3
 8003806:	009b      	lsls	r3, r3, #2
 8003808:	220f      	movs	r2, #15
 800380a:	fa02 f303 	lsl.w	r3, r2, r3
 800380e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003810:	4a2e      	ldr	r2, [pc, #184]	@ (80038cc <HAL_GPIO_DeInit+0x1c4>)
 8003812:	697b      	ldr	r3, [r7, #20]
 8003814:	089b      	lsrs	r3, r3, #2
 8003816:	3302      	adds	r3, #2
 8003818:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	43da      	mvns	r2, r3
 8003820:	482a      	ldr	r0, [pc, #168]	@ (80038cc <HAL_GPIO_DeInit+0x1c4>)
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	089b      	lsrs	r3, r3, #2
 8003826:	400a      	ands	r2, r1
 8003828:	3302      	adds	r3, #2
 800382a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681a      	ldr	r2, [r3, #0]
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	005b      	lsls	r3, r3, #1
 8003836:	2103      	movs	r1, #3
 8003838:	fa01 f303 	lsl.w	r3, r1, r3
 800383c:	43db      	mvns	r3, r3
 800383e:	401a      	ands	r2, r3
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	08da      	lsrs	r2, r3, #3
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	3208      	adds	r2, #8
 800384c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003850:	697b      	ldr	r3, [r7, #20]
 8003852:	f003 0307 	and.w	r3, r3, #7
 8003856:	009b      	lsls	r3, r3, #2
 8003858:	220f      	movs	r2, #15
 800385a:	fa02 f303 	lsl.w	r3, r2, r3
 800385e:	43db      	mvns	r3, r3
 8003860:	697a      	ldr	r2, [r7, #20]
 8003862:	08d2      	lsrs	r2, r2, #3
 8003864:	4019      	ands	r1, r3
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	3208      	adds	r2, #8
 800386a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	68da      	ldr	r2, [r3, #12]
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	005b      	lsls	r3, r3, #1
 8003876:	2103      	movs	r1, #3
 8003878:	fa01 f303 	lsl.w	r3, r1, r3
 800387c:	43db      	mvns	r3, r3
 800387e:	401a      	ands	r2, r3
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	685a      	ldr	r2, [r3, #4]
 8003888:	2101      	movs	r1, #1
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	fa01 f303 	lsl.w	r3, r1, r3
 8003890:	43db      	mvns	r3, r3
 8003892:	401a      	ands	r2, r3
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	689a      	ldr	r2, [r3, #8]
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	005b      	lsls	r3, r3, #1
 80038a0:	2103      	movs	r1, #3
 80038a2:	fa01 f303 	lsl.w	r3, r1, r3
 80038a6:	43db      	mvns	r3, r3
 80038a8:	401a      	ands	r2, r3
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038ae:	697b      	ldr	r3, [r7, #20]
 80038b0:	3301      	adds	r3, #1
 80038b2:	617b      	str	r3, [r7, #20]
 80038b4:	697b      	ldr	r3, [r7, #20]
 80038b6:	2b0f      	cmp	r3, #15
 80038b8:	f67f af34 	bls.w	8003724 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80038bc:	bf00      	nop
 80038be:	bf00      	nop
 80038c0:	371c      	adds	r7, #28
 80038c2:	46bd      	mov	sp, r7
 80038c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c8:	4770      	bx	lr
 80038ca:	bf00      	nop
 80038cc:	40013800 	.word	0x40013800
 80038d0:	40020000 	.word	0x40020000
 80038d4:	40020400 	.word	0x40020400
 80038d8:	40020800 	.word	0x40020800
 80038dc:	40020c00 	.word	0x40020c00
 80038e0:	40021000 	.word	0x40021000
 80038e4:	40021400 	.word	0x40021400
 80038e8:	40021800 	.word	0x40021800
 80038ec:	40013c00 	.word	0x40013c00

080038f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80038f0:	b480      	push	{r7}
 80038f2:	b083      	sub	sp, #12
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
 80038f8:	460b      	mov	r3, r1
 80038fa:	807b      	strh	r3, [r7, #2]
 80038fc:	4613      	mov	r3, r2
 80038fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003900:	787b      	ldrb	r3, [r7, #1]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d003      	beq.n	800390e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003906:	887a      	ldrh	r2, [r7, #2]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800390c:	e003      	b.n	8003916 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800390e:	887b      	ldrh	r3, [r7, #2]
 8003910:	041a      	lsls	r2, r3, #16
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	619a      	str	r2, [r3, #24]
}
 8003916:	bf00      	nop
 8003918:	370c      	adds	r7, #12
 800391a:	46bd      	mov	sp, r7
 800391c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003920:	4770      	bx	lr
	...

08003924 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b082      	sub	sp, #8
 8003928:	af00      	add	r7, sp, #0
 800392a:	4603      	mov	r3, r0
 800392c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800392e:	4b08      	ldr	r3, [pc, #32]	@ (8003950 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003930:	695a      	ldr	r2, [r3, #20]
 8003932:	88fb      	ldrh	r3, [r7, #6]
 8003934:	4013      	ands	r3, r2
 8003936:	2b00      	cmp	r3, #0
 8003938:	d006      	beq.n	8003948 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800393a:	4a05      	ldr	r2, [pc, #20]	@ (8003950 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800393c:	88fb      	ldrh	r3, [r7, #6]
 800393e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003940:	88fb      	ldrh	r3, [r7, #6]
 8003942:	4618      	mov	r0, r3
 8003944:	f7fd ff66 	bl	8001814 <HAL_GPIO_EXTI_Callback>
  }
}
 8003948:	bf00      	nop
 800394a:	3708      	adds	r7, #8
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}
 8003950:	40013c00 	.word	0x40013c00

08003954 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b084      	sub	sp, #16
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
 800395c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d101      	bne.n	8003968 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003964:	2301      	movs	r3, #1
 8003966:	e0cc      	b.n	8003b02 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003968:	4b68      	ldr	r3, [pc, #416]	@ (8003b0c <HAL_RCC_ClockConfig+0x1b8>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f003 030f 	and.w	r3, r3, #15
 8003970:	683a      	ldr	r2, [r7, #0]
 8003972:	429a      	cmp	r2, r3
 8003974:	d90c      	bls.n	8003990 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003976:	4b65      	ldr	r3, [pc, #404]	@ (8003b0c <HAL_RCC_ClockConfig+0x1b8>)
 8003978:	683a      	ldr	r2, [r7, #0]
 800397a:	b2d2      	uxtb	r2, r2
 800397c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800397e:	4b63      	ldr	r3, [pc, #396]	@ (8003b0c <HAL_RCC_ClockConfig+0x1b8>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f003 030f 	and.w	r3, r3, #15
 8003986:	683a      	ldr	r2, [r7, #0]
 8003988:	429a      	cmp	r2, r3
 800398a:	d001      	beq.n	8003990 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800398c:	2301      	movs	r3, #1
 800398e:	e0b8      	b.n	8003b02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f003 0302 	and.w	r3, r3, #2
 8003998:	2b00      	cmp	r3, #0
 800399a:	d020      	beq.n	80039de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f003 0304 	and.w	r3, r3, #4
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d005      	beq.n	80039b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80039a8:	4b59      	ldr	r3, [pc, #356]	@ (8003b10 <HAL_RCC_ClockConfig+0x1bc>)
 80039aa:	689b      	ldr	r3, [r3, #8]
 80039ac:	4a58      	ldr	r2, [pc, #352]	@ (8003b10 <HAL_RCC_ClockConfig+0x1bc>)
 80039ae:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80039b2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f003 0308 	and.w	r3, r3, #8
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d005      	beq.n	80039cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80039c0:	4b53      	ldr	r3, [pc, #332]	@ (8003b10 <HAL_RCC_ClockConfig+0x1bc>)
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	4a52      	ldr	r2, [pc, #328]	@ (8003b10 <HAL_RCC_ClockConfig+0x1bc>)
 80039c6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80039ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039cc:	4b50      	ldr	r3, [pc, #320]	@ (8003b10 <HAL_RCC_ClockConfig+0x1bc>)
 80039ce:	689b      	ldr	r3, [r3, #8]
 80039d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	689b      	ldr	r3, [r3, #8]
 80039d8:	494d      	ldr	r1, [pc, #308]	@ (8003b10 <HAL_RCC_ClockConfig+0x1bc>)
 80039da:	4313      	orrs	r3, r2
 80039dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f003 0301 	and.w	r3, r3, #1
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d044      	beq.n	8003a74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	2b01      	cmp	r3, #1
 80039f0:	d107      	bne.n	8003a02 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039f2:	4b47      	ldr	r3, [pc, #284]	@ (8003b10 <HAL_RCC_ClockConfig+0x1bc>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d119      	bne.n	8003a32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	e07f      	b.n	8003b02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	2b02      	cmp	r3, #2
 8003a08:	d003      	beq.n	8003a12 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a0e:	2b03      	cmp	r3, #3
 8003a10:	d107      	bne.n	8003a22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a12:	4b3f      	ldr	r3, [pc, #252]	@ (8003b10 <HAL_RCC_ClockConfig+0x1bc>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d109      	bne.n	8003a32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e06f      	b.n	8003b02 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a22:	4b3b      	ldr	r3, [pc, #236]	@ (8003b10 <HAL_RCC_ClockConfig+0x1bc>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 0302 	and.w	r3, r3, #2
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d101      	bne.n	8003a32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e067      	b.n	8003b02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a32:	4b37      	ldr	r3, [pc, #220]	@ (8003b10 <HAL_RCC_ClockConfig+0x1bc>)
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	f023 0203 	bic.w	r2, r3, #3
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	4934      	ldr	r1, [pc, #208]	@ (8003b10 <HAL_RCC_ClockConfig+0x1bc>)
 8003a40:	4313      	orrs	r3, r2
 8003a42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a44:	f7ff fb8a 	bl	800315c <HAL_GetTick>
 8003a48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a4a:	e00a      	b.n	8003a62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a4c:	f7ff fb86 	bl	800315c <HAL_GetTick>
 8003a50:	4602      	mov	r2, r0
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	1ad3      	subs	r3, r2, r3
 8003a56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d901      	bls.n	8003a62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a5e:	2303      	movs	r3, #3
 8003a60:	e04f      	b.n	8003b02 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a62:	4b2b      	ldr	r3, [pc, #172]	@ (8003b10 <HAL_RCC_ClockConfig+0x1bc>)
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	f003 020c 	and.w	r2, r3, #12
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	009b      	lsls	r3, r3, #2
 8003a70:	429a      	cmp	r2, r3
 8003a72:	d1eb      	bne.n	8003a4c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003a74:	4b25      	ldr	r3, [pc, #148]	@ (8003b0c <HAL_RCC_ClockConfig+0x1b8>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f003 030f 	and.w	r3, r3, #15
 8003a7c:	683a      	ldr	r2, [r7, #0]
 8003a7e:	429a      	cmp	r2, r3
 8003a80:	d20c      	bcs.n	8003a9c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a82:	4b22      	ldr	r3, [pc, #136]	@ (8003b0c <HAL_RCC_ClockConfig+0x1b8>)
 8003a84:	683a      	ldr	r2, [r7, #0]
 8003a86:	b2d2      	uxtb	r2, r2
 8003a88:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a8a:	4b20      	ldr	r3, [pc, #128]	@ (8003b0c <HAL_RCC_ClockConfig+0x1b8>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f003 030f 	and.w	r3, r3, #15
 8003a92:	683a      	ldr	r2, [r7, #0]
 8003a94:	429a      	cmp	r2, r3
 8003a96:	d001      	beq.n	8003a9c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e032      	b.n	8003b02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f003 0304 	and.w	r3, r3, #4
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d008      	beq.n	8003aba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003aa8:	4b19      	ldr	r3, [pc, #100]	@ (8003b10 <HAL_RCC_ClockConfig+0x1bc>)
 8003aaa:	689b      	ldr	r3, [r3, #8]
 8003aac:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	68db      	ldr	r3, [r3, #12]
 8003ab4:	4916      	ldr	r1, [pc, #88]	@ (8003b10 <HAL_RCC_ClockConfig+0x1bc>)
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f003 0308 	and.w	r3, r3, #8
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d009      	beq.n	8003ada <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ac6:	4b12      	ldr	r3, [pc, #72]	@ (8003b10 <HAL_RCC_ClockConfig+0x1bc>)
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	691b      	ldr	r3, [r3, #16]
 8003ad2:	00db      	lsls	r3, r3, #3
 8003ad4:	490e      	ldr	r1, [pc, #56]	@ (8003b10 <HAL_RCC_ClockConfig+0x1bc>)
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003ada:	f000 f855 	bl	8003b88 <HAL_RCC_GetSysClockFreq>
 8003ade:	4602      	mov	r2, r0
 8003ae0:	4b0b      	ldr	r3, [pc, #44]	@ (8003b10 <HAL_RCC_ClockConfig+0x1bc>)
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	091b      	lsrs	r3, r3, #4
 8003ae6:	f003 030f 	and.w	r3, r3, #15
 8003aea:	490a      	ldr	r1, [pc, #40]	@ (8003b14 <HAL_RCC_ClockConfig+0x1c0>)
 8003aec:	5ccb      	ldrb	r3, [r1, r3]
 8003aee:	fa22 f303 	lsr.w	r3, r2, r3
 8003af2:	4a09      	ldr	r2, [pc, #36]	@ (8003b18 <HAL_RCC_ClockConfig+0x1c4>)
 8003af4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003af6:	4b09      	ldr	r3, [pc, #36]	@ (8003b1c <HAL_RCC_ClockConfig+0x1c8>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4618      	mov	r0, r3
 8003afc:	f7ff faea 	bl	80030d4 <HAL_InitTick>

  return HAL_OK;
 8003b00:	2300      	movs	r3, #0
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	3710      	adds	r7, #16
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}
 8003b0a:	bf00      	nop
 8003b0c:	40023c00 	.word	0x40023c00
 8003b10:	40023800 	.word	0x40023800
 8003b14:	08008890 	.word	0x08008890
 8003b18:	2000006c 	.word	0x2000006c
 8003b1c:	20000070 	.word	0x20000070

08003b20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b20:	b480      	push	{r7}
 8003b22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b24:	4b03      	ldr	r3, [pc, #12]	@ (8003b34 <HAL_RCC_GetHCLKFreq+0x14>)
 8003b26:	681b      	ldr	r3, [r3, #0]
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b30:	4770      	bx	lr
 8003b32:	bf00      	nop
 8003b34:	2000006c 	.word	0x2000006c

08003b38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003b3c:	f7ff fff0 	bl	8003b20 <HAL_RCC_GetHCLKFreq>
 8003b40:	4602      	mov	r2, r0
 8003b42:	4b05      	ldr	r3, [pc, #20]	@ (8003b58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	0a9b      	lsrs	r3, r3, #10
 8003b48:	f003 0307 	and.w	r3, r3, #7
 8003b4c:	4903      	ldr	r1, [pc, #12]	@ (8003b5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b4e:	5ccb      	ldrb	r3, [r1, r3]
 8003b50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b54:	4618      	mov	r0, r3
 8003b56:	bd80      	pop	{r7, pc}
 8003b58:	40023800 	.word	0x40023800
 8003b5c:	080088a0 	.word	0x080088a0

08003b60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003b64:	f7ff ffdc 	bl	8003b20 <HAL_RCC_GetHCLKFreq>
 8003b68:	4602      	mov	r2, r0
 8003b6a:	4b05      	ldr	r3, [pc, #20]	@ (8003b80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003b6c:	689b      	ldr	r3, [r3, #8]
 8003b6e:	0b5b      	lsrs	r3, r3, #13
 8003b70:	f003 0307 	and.w	r3, r3, #7
 8003b74:	4903      	ldr	r1, [pc, #12]	@ (8003b84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b76:	5ccb      	ldrb	r3, [r1, r3]
 8003b78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	bd80      	pop	{r7, pc}
 8003b80:	40023800 	.word	0x40023800
 8003b84:	080088a0 	.word	0x080088a0

08003b88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b8c:	b0ae      	sub	sp, #184	@ 0xb8
 8003b8e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003b90:	2300      	movs	r3, #0
 8003b92:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003b96:	2300      	movs	r3, #0
 8003b98:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003ba8:	2300      	movs	r3, #0
 8003baa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003bae:	4bcb      	ldr	r3, [pc, #812]	@ (8003edc <HAL_RCC_GetSysClockFreq+0x354>)
 8003bb0:	689b      	ldr	r3, [r3, #8]
 8003bb2:	f003 030c 	and.w	r3, r3, #12
 8003bb6:	2b0c      	cmp	r3, #12
 8003bb8:	f200 8206 	bhi.w	8003fc8 <HAL_RCC_GetSysClockFreq+0x440>
 8003bbc:	a201      	add	r2, pc, #4	@ (adr r2, 8003bc4 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003bbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bc2:	bf00      	nop
 8003bc4:	08003bf9 	.word	0x08003bf9
 8003bc8:	08003fc9 	.word	0x08003fc9
 8003bcc:	08003fc9 	.word	0x08003fc9
 8003bd0:	08003fc9 	.word	0x08003fc9
 8003bd4:	08003c01 	.word	0x08003c01
 8003bd8:	08003fc9 	.word	0x08003fc9
 8003bdc:	08003fc9 	.word	0x08003fc9
 8003be0:	08003fc9 	.word	0x08003fc9
 8003be4:	08003c09 	.word	0x08003c09
 8003be8:	08003fc9 	.word	0x08003fc9
 8003bec:	08003fc9 	.word	0x08003fc9
 8003bf0:	08003fc9 	.word	0x08003fc9
 8003bf4:	08003df9 	.word	0x08003df9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003bf8:	4bb9      	ldr	r3, [pc, #740]	@ (8003ee0 <HAL_RCC_GetSysClockFreq+0x358>)
 8003bfa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
       break;
 8003bfe:	e1e7      	b.n	8003fd0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003c00:	4bb8      	ldr	r3, [pc, #736]	@ (8003ee4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003c02:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003c06:	e1e3      	b.n	8003fd0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c08:	4bb4      	ldr	r3, [pc, #720]	@ (8003edc <HAL_RCC_GetSysClockFreq+0x354>)
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003c10:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c14:	4bb1      	ldr	r3, [pc, #708]	@ (8003edc <HAL_RCC_GetSysClockFreq+0x354>)
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d071      	beq.n	8003d04 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c20:	4bae      	ldr	r3, [pc, #696]	@ (8003edc <HAL_RCC_GetSysClockFreq+0x354>)
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	099b      	lsrs	r3, r3, #6
 8003c26:	2200      	movs	r2, #0
 8003c28:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003c2c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003c30:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003c34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c38:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003c42:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003c46:	4622      	mov	r2, r4
 8003c48:	462b      	mov	r3, r5
 8003c4a:	f04f 0000 	mov.w	r0, #0
 8003c4e:	f04f 0100 	mov.w	r1, #0
 8003c52:	0159      	lsls	r1, r3, #5
 8003c54:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c58:	0150      	lsls	r0, r2, #5
 8003c5a:	4602      	mov	r2, r0
 8003c5c:	460b      	mov	r3, r1
 8003c5e:	4621      	mov	r1, r4
 8003c60:	1a51      	subs	r1, r2, r1
 8003c62:	6439      	str	r1, [r7, #64]	@ 0x40
 8003c64:	4629      	mov	r1, r5
 8003c66:	eb63 0301 	sbc.w	r3, r3, r1
 8003c6a:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c6c:	f04f 0200 	mov.w	r2, #0
 8003c70:	f04f 0300 	mov.w	r3, #0
 8003c74:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003c78:	4649      	mov	r1, r9
 8003c7a:	018b      	lsls	r3, r1, #6
 8003c7c:	4641      	mov	r1, r8
 8003c7e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003c82:	4641      	mov	r1, r8
 8003c84:	018a      	lsls	r2, r1, #6
 8003c86:	4641      	mov	r1, r8
 8003c88:	1a51      	subs	r1, r2, r1
 8003c8a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003c8c:	4649      	mov	r1, r9
 8003c8e:	eb63 0301 	sbc.w	r3, r3, r1
 8003c92:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c94:	f04f 0200 	mov.w	r2, #0
 8003c98:	f04f 0300 	mov.w	r3, #0
 8003c9c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8003ca0:	4649      	mov	r1, r9
 8003ca2:	00cb      	lsls	r3, r1, #3
 8003ca4:	4641      	mov	r1, r8
 8003ca6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003caa:	4641      	mov	r1, r8
 8003cac:	00ca      	lsls	r2, r1, #3
 8003cae:	4610      	mov	r0, r2
 8003cb0:	4619      	mov	r1, r3
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	4622      	mov	r2, r4
 8003cb6:	189b      	adds	r3, r3, r2
 8003cb8:	633b      	str	r3, [r7, #48]	@ 0x30
 8003cba:	462b      	mov	r3, r5
 8003cbc:	460a      	mov	r2, r1
 8003cbe:	eb42 0303 	adc.w	r3, r2, r3
 8003cc2:	637b      	str	r3, [r7, #52]	@ 0x34
 8003cc4:	f04f 0200 	mov.w	r2, #0
 8003cc8:	f04f 0300 	mov.w	r3, #0
 8003ccc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003cd0:	4629      	mov	r1, r5
 8003cd2:	024b      	lsls	r3, r1, #9
 8003cd4:	4621      	mov	r1, r4
 8003cd6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003cda:	4621      	mov	r1, r4
 8003cdc:	024a      	lsls	r2, r1, #9
 8003cde:	4610      	mov	r0, r2
 8003ce0:	4619      	mov	r1, r3
 8003ce2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003cec:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003cf0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003cf4:	f7fc ff78 	bl	8000be8 <__aeabi_uldivmod>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	460b      	mov	r3, r1
 8003cfc:	4613      	mov	r3, r2
 8003cfe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003d02:	e067      	b.n	8003dd4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d04:	4b75      	ldr	r3, [pc, #468]	@ (8003edc <HAL_RCC_GetSysClockFreq+0x354>)
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	099b      	lsrs	r3, r3, #6
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003d10:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003d14:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003d18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d1c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003d1e:	2300      	movs	r3, #0
 8003d20:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003d22:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8003d26:	4622      	mov	r2, r4
 8003d28:	462b      	mov	r3, r5
 8003d2a:	f04f 0000 	mov.w	r0, #0
 8003d2e:	f04f 0100 	mov.w	r1, #0
 8003d32:	0159      	lsls	r1, r3, #5
 8003d34:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d38:	0150      	lsls	r0, r2, #5
 8003d3a:	4602      	mov	r2, r0
 8003d3c:	460b      	mov	r3, r1
 8003d3e:	4621      	mov	r1, r4
 8003d40:	1a51      	subs	r1, r2, r1
 8003d42:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003d44:	4629      	mov	r1, r5
 8003d46:	eb63 0301 	sbc.w	r3, r3, r1
 8003d4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d4c:	f04f 0200 	mov.w	r2, #0
 8003d50:	f04f 0300 	mov.w	r3, #0
 8003d54:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003d58:	4649      	mov	r1, r9
 8003d5a:	018b      	lsls	r3, r1, #6
 8003d5c:	4641      	mov	r1, r8
 8003d5e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003d62:	4641      	mov	r1, r8
 8003d64:	018a      	lsls	r2, r1, #6
 8003d66:	4641      	mov	r1, r8
 8003d68:	ebb2 0a01 	subs.w	sl, r2, r1
 8003d6c:	4649      	mov	r1, r9
 8003d6e:	eb63 0b01 	sbc.w	fp, r3, r1
 8003d72:	f04f 0200 	mov.w	r2, #0
 8003d76:	f04f 0300 	mov.w	r3, #0
 8003d7a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003d7e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003d82:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003d86:	4692      	mov	sl, r2
 8003d88:	469b      	mov	fp, r3
 8003d8a:	4623      	mov	r3, r4
 8003d8c:	eb1a 0303 	adds.w	r3, sl, r3
 8003d90:	623b      	str	r3, [r7, #32]
 8003d92:	462b      	mov	r3, r5
 8003d94:	eb4b 0303 	adc.w	r3, fp, r3
 8003d98:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d9a:	f04f 0200 	mov.w	r2, #0
 8003d9e:	f04f 0300 	mov.w	r3, #0
 8003da2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003da6:	4629      	mov	r1, r5
 8003da8:	028b      	lsls	r3, r1, #10
 8003daa:	4621      	mov	r1, r4
 8003dac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003db0:	4621      	mov	r1, r4
 8003db2:	028a      	lsls	r2, r1, #10
 8003db4:	4610      	mov	r0, r2
 8003db6:	4619      	mov	r1, r3
 8003db8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	673b      	str	r3, [r7, #112]	@ 0x70
 8003dc0:	677a      	str	r2, [r7, #116]	@ 0x74
 8003dc2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003dc6:	f7fc ff0f 	bl	8000be8 <__aeabi_uldivmod>
 8003dca:	4602      	mov	r2, r0
 8003dcc:	460b      	mov	r3, r1
 8003dce:	4613      	mov	r3, r2
 8003dd0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003dd4:	4b41      	ldr	r3, [pc, #260]	@ (8003edc <HAL_RCC_GetSysClockFreq+0x354>)
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	0c1b      	lsrs	r3, r3, #16
 8003dda:	f003 0303 	and.w	r3, r3, #3
 8003dde:	3301      	adds	r3, #1
 8003de0:	005b      	lsls	r3, r3, #1
 8003de2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco/pllp;
 8003de6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003dea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003dee:	fbb2 f3f3 	udiv	r3, r2, r3
 8003df2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003df6:	e0eb      	b.n	8003fd0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003df8:	4b38      	ldr	r3, [pc, #224]	@ (8003edc <HAL_RCC_GetSysClockFreq+0x354>)
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e00:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e04:	4b35      	ldr	r3, [pc, #212]	@ (8003edc <HAL_RCC_GetSysClockFreq+0x354>)
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d06b      	beq.n	8003ee8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e10:	4b32      	ldr	r3, [pc, #200]	@ (8003edc <HAL_RCC_GetSysClockFreq+0x354>)
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	099b      	lsrs	r3, r3, #6
 8003e16:	2200      	movs	r2, #0
 8003e18:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003e1a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003e1c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003e1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e22:	663b      	str	r3, [r7, #96]	@ 0x60
 8003e24:	2300      	movs	r3, #0
 8003e26:	667b      	str	r3, [r7, #100]	@ 0x64
 8003e28:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003e2c:	4622      	mov	r2, r4
 8003e2e:	462b      	mov	r3, r5
 8003e30:	f04f 0000 	mov.w	r0, #0
 8003e34:	f04f 0100 	mov.w	r1, #0
 8003e38:	0159      	lsls	r1, r3, #5
 8003e3a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e3e:	0150      	lsls	r0, r2, #5
 8003e40:	4602      	mov	r2, r0
 8003e42:	460b      	mov	r3, r1
 8003e44:	4621      	mov	r1, r4
 8003e46:	1a51      	subs	r1, r2, r1
 8003e48:	61b9      	str	r1, [r7, #24]
 8003e4a:	4629      	mov	r1, r5
 8003e4c:	eb63 0301 	sbc.w	r3, r3, r1
 8003e50:	61fb      	str	r3, [r7, #28]
 8003e52:	f04f 0200 	mov.w	r2, #0
 8003e56:	f04f 0300 	mov.w	r3, #0
 8003e5a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003e5e:	4659      	mov	r1, fp
 8003e60:	018b      	lsls	r3, r1, #6
 8003e62:	4651      	mov	r1, sl
 8003e64:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003e68:	4651      	mov	r1, sl
 8003e6a:	018a      	lsls	r2, r1, #6
 8003e6c:	4651      	mov	r1, sl
 8003e6e:	ebb2 0801 	subs.w	r8, r2, r1
 8003e72:	4659      	mov	r1, fp
 8003e74:	eb63 0901 	sbc.w	r9, r3, r1
 8003e78:	f04f 0200 	mov.w	r2, #0
 8003e7c:	f04f 0300 	mov.w	r3, #0
 8003e80:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003e84:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003e88:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003e8c:	4690      	mov	r8, r2
 8003e8e:	4699      	mov	r9, r3
 8003e90:	4623      	mov	r3, r4
 8003e92:	eb18 0303 	adds.w	r3, r8, r3
 8003e96:	613b      	str	r3, [r7, #16]
 8003e98:	462b      	mov	r3, r5
 8003e9a:	eb49 0303 	adc.w	r3, r9, r3
 8003e9e:	617b      	str	r3, [r7, #20]
 8003ea0:	f04f 0200 	mov.w	r2, #0
 8003ea4:	f04f 0300 	mov.w	r3, #0
 8003ea8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003eac:	4629      	mov	r1, r5
 8003eae:	024b      	lsls	r3, r1, #9
 8003eb0:	4621      	mov	r1, r4
 8003eb2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003eb6:	4621      	mov	r1, r4
 8003eb8:	024a      	lsls	r2, r1, #9
 8003eba:	4610      	mov	r0, r2
 8003ebc:	4619      	mov	r1, r3
 8003ebe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003ec6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003ec8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003ecc:	f7fc fe8c 	bl	8000be8 <__aeabi_uldivmod>
 8003ed0:	4602      	mov	r2, r0
 8003ed2:	460b      	mov	r3, r1
 8003ed4:	4613      	mov	r3, r2
 8003ed6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003eda:	e065      	b.n	8003fa8 <HAL_RCC_GetSysClockFreq+0x420>
 8003edc:	40023800 	.word	0x40023800
 8003ee0:	00f42400 	.word	0x00f42400
 8003ee4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ee8:	4b3d      	ldr	r3, [pc, #244]	@ (8003fe0 <HAL_RCC_GetSysClockFreq+0x458>)
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	099b      	lsrs	r3, r3, #6
 8003eee:	2200      	movs	r2, #0
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	4611      	mov	r1, r2
 8003ef4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003ef8:	653b      	str	r3, [r7, #80]	@ 0x50
 8003efa:	2300      	movs	r3, #0
 8003efc:	657b      	str	r3, [r7, #84]	@ 0x54
 8003efe:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003f02:	4642      	mov	r2, r8
 8003f04:	464b      	mov	r3, r9
 8003f06:	f04f 0000 	mov.w	r0, #0
 8003f0a:	f04f 0100 	mov.w	r1, #0
 8003f0e:	0159      	lsls	r1, r3, #5
 8003f10:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f14:	0150      	lsls	r0, r2, #5
 8003f16:	4602      	mov	r2, r0
 8003f18:	460b      	mov	r3, r1
 8003f1a:	4641      	mov	r1, r8
 8003f1c:	1a51      	subs	r1, r2, r1
 8003f1e:	60b9      	str	r1, [r7, #8]
 8003f20:	4649      	mov	r1, r9
 8003f22:	eb63 0301 	sbc.w	r3, r3, r1
 8003f26:	60fb      	str	r3, [r7, #12]
 8003f28:	f04f 0200 	mov.w	r2, #0
 8003f2c:	f04f 0300 	mov.w	r3, #0
 8003f30:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003f34:	4659      	mov	r1, fp
 8003f36:	018b      	lsls	r3, r1, #6
 8003f38:	4651      	mov	r1, sl
 8003f3a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003f3e:	4651      	mov	r1, sl
 8003f40:	018a      	lsls	r2, r1, #6
 8003f42:	4651      	mov	r1, sl
 8003f44:	1a54      	subs	r4, r2, r1
 8003f46:	4659      	mov	r1, fp
 8003f48:	eb63 0501 	sbc.w	r5, r3, r1
 8003f4c:	f04f 0200 	mov.w	r2, #0
 8003f50:	f04f 0300 	mov.w	r3, #0
 8003f54:	00eb      	lsls	r3, r5, #3
 8003f56:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f5a:	00e2      	lsls	r2, r4, #3
 8003f5c:	4614      	mov	r4, r2
 8003f5e:	461d      	mov	r5, r3
 8003f60:	4643      	mov	r3, r8
 8003f62:	18e3      	adds	r3, r4, r3
 8003f64:	603b      	str	r3, [r7, #0]
 8003f66:	464b      	mov	r3, r9
 8003f68:	eb45 0303 	adc.w	r3, r5, r3
 8003f6c:	607b      	str	r3, [r7, #4]
 8003f6e:	f04f 0200 	mov.w	r2, #0
 8003f72:	f04f 0300 	mov.w	r3, #0
 8003f76:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003f7a:	4629      	mov	r1, r5
 8003f7c:	028b      	lsls	r3, r1, #10
 8003f7e:	4621      	mov	r1, r4
 8003f80:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003f84:	4621      	mov	r1, r4
 8003f86:	028a      	lsls	r2, r1, #10
 8003f88:	4610      	mov	r0, r2
 8003f8a:	4619      	mov	r1, r3
 8003f8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003f90:	2200      	movs	r2, #0
 8003f92:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f94:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003f96:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003f9a:	f7fc fe25 	bl	8000be8 <__aeabi_uldivmod>
 8003f9e:	4602      	mov	r2, r0
 8003fa0:	460b      	mov	r3, r1
 8003fa2:	4613      	mov	r3, r2
 8003fa4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003fa8:	4b0d      	ldr	r3, [pc, #52]	@ (8003fe0 <HAL_RCC_GetSysClockFreq+0x458>)
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	0f1b      	lsrs	r3, r3, #28
 8003fae:	f003 0307 	and.w	r3, r3, #7
 8003fb2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco/pllr;
 8003fb6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003fba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003fbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fc2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003fc6:	e003      	b.n	8003fd0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003fc8:	4b06      	ldr	r3, [pc, #24]	@ (8003fe4 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003fca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003fce:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003fd0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	37b8      	adds	r7, #184	@ 0xb8
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003fde:	bf00      	nop
 8003fe0:	40023800 	.word	0x40023800
 8003fe4:	00f42400 	.word	0x00f42400

08003fe8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b086      	sub	sp, #24
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d101      	bne.n	8003ffa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e28d      	b.n	8004516 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f003 0301 	and.w	r3, r3, #1
 8004002:	2b00      	cmp	r3, #0
 8004004:	f000 8083 	beq.w	800410e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004008:	4b94      	ldr	r3, [pc, #592]	@ (800425c <HAL_RCC_OscConfig+0x274>)
 800400a:	689b      	ldr	r3, [r3, #8]
 800400c:	f003 030c 	and.w	r3, r3, #12
 8004010:	2b04      	cmp	r3, #4
 8004012:	d019      	beq.n	8004048 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004014:	4b91      	ldr	r3, [pc, #580]	@ (800425c <HAL_RCC_OscConfig+0x274>)
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800401c:	2b08      	cmp	r3, #8
 800401e:	d106      	bne.n	800402e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004020:	4b8e      	ldr	r3, [pc, #568]	@ (800425c <HAL_RCC_OscConfig+0x274>)
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004028:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800402c:	d00c      	beq.n	8004048 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800402e:	4b8b      	ldr	r3, [pc, #556]	@ (800425c <HAL_RCC_OscConfig+0x274>)
 8004030:	689b      	ldr	r3, [r3, #8]
 8004032:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004036:	2b0c      	cmp	r3, #12
 8004038:	d112      	bne.n	8004060 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800403a:	4b88      	ldr	r3, [pc, #544]	@ (800425c <HAL_RCC_OscConfig+0x274>)
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004042:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004046:	d10b      	bne.n	8004060 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004048:	4b84      	ldr	r3, [pc, #528]	@ (800425c <HAL_RCC_OscConfig+0x274>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004050:	2b00      	cmp	r3, #0
 8004052:	d05b      	beq.n	800410c <HAL_RCC_OscConfig+0x124>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d157      	bne.n	800410c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800405c:	2301      	movs	r3, #1
 800405e:	e25a      	b.n	8004516 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004068:	d106      	bne.n	8004078 <HAL_RCC_OscConfig+0x90>
 800406a:	4b7c      	ldr	r3, [pc, #496]	@ (800425c <HAL_RCC_OscConfig+0x274>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a7b      	ldr	r2, [pc, #492]	@ (800425c <HAL_RCC_OscConfig+0x274>)
 8004070:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004074:	6013      	str	r3, [r2, #0]
 8004076:	e01d      	b.n	80040b4 <HAL_RCC_OscConfig+0xcc>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004080:	d10c      	bne.n	800409c <HAL_RCC_OscConfig+0xb4>
 8004082:	4b76      	ldr	r3, [pc, #472]	@ (800425c <HAL_RCC_OscConfig+0x274>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4a75      	ldr	r2, [pc, #468]	@ (800425c <HAL_RCC_OscConfig+0x274>)
 8004088:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800408c:	6013      	str	r3, [r2, #0]
 800408e:	4b73      	ldr	r3, [pc, #460]	@ (800425c <HAL_RCC_OscConfig+0x274>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4a72      	ldr	r2, [pc, #456]	@ (800425c <HAL_RCC_OscConfig+0x274>)
 8004094:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004098:	6013      	str	r3, [r2, #0]
 800409a:	e00b      	b.n	80040b4 <HAL_RCC_OscConfig+0xcc>
 800409c:	4b6f      	ldr	r3, [pc, #444]	@ (800425c <HAL_RCC_OscConfig+0x274>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a6e      	ldr	r2, [pc, #440]	@ (800425c <HAL_RCC_OscConfig+0x274>)
 80040a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040a6:	6013      	str	r3, [r2, #0]
 80040a8:	4b6c      	ldr	r3, [pc, #432]	@ (800425c <HAL_RCC_OscConfig+0x274>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4a6b      	ldr	r2, [pc, #428]	@ (800425c <HAL_RCC_OscConfig+0x274>)
 80040ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80040b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d013      	beq.n	80040e4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040bc:	f7ff f84e 	bl	800315c <HAL_GetTick>
 80040c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040c2:	e008      	b.n	80040d6 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80040c4:	f7ff f84a 	bl	800315c <HAL_GetTick>
 80040c8:	4602      	mov	r2, r0
 80040ca:	693b      	ldr	r3, [r7, #16]
 80040cc:	1ad3      	subs	r3, r2, r3
 80040ce:	2b64      	cmp	r3, #100	@ 0x64
 80040d0:	d901      	bls.n	80040d6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80040d2:	2303      	movs	r3, #3
 80040d4:	e21f      	b.n	8004516 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040d6:	4b61      	ldr	r3, [pc, #388]	@ (800425c <HAL_RCC_OscConfig+0x274>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d0f0      	beq.n	80040c4 <HAL_RCC_OscConfig+0xdc>
 80040e2:	e014      	b.n	800410e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040e4:	f7ff f83a 	bl	800315c <HAL_GetTick>
 80040e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040ea:	e008      	b.n	80040fe <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80040ec:	f7ff f836 	bl	800315c <HAL_GetTick>
 80040f0:	4602      	mov	r2, r0
 80040f2:	693b      	ldr	r3, [r7, #16]
 80040f4:	1ad3      	subs	r3, r2, r3
 80040f6:	2b64      	cmp	r3, #100	@ 0x64
 80040f8:	d901      	bls.n	80040fe <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80040fa:	2303      	movs	r3, #3
 80040fc:	e20b      	b.n	8004516 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040fe:	4b57      	ldr	r3, [pc, #348]	@ (800425c <HAL_RCC_OscConfig+0x274>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004106:	2b00      	cmp	r3, #0
 8004108:	d1f0      	bne.n	80040ec <HAL_RCC_OscConfig+0x104>
 800410a:	e000      	b.n	800410e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800410c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f003 0302 	and.w	r3, r3, #2
 8004116:	2b00      	cmp	r3, #0
 8004118:	d06f      	beq.n	80041fa <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800411a:	4b50      	ldr	r3, [pc, #320]	@ (800425c <HAL_RCC_OscConfig+0x274>)
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	f003 030c 	and.w	r3, r3, #12
 8004122:	2b00      	cmp	r3, #0
 8004124:	d017      	beq.n	8004156 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004126:	4b4d      	ldr	r3, [pc, #308]	@ (800425c <HAL_RCC_OscConfig+0x274>)
 8004128:	689b      	ldr	r3, [r3, #8]
 800412a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800412e:	2b08      	cmp	r3, #8
 8004130:	d105      	bne.n	800413e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004132:	4b4a      	ldr	r3, [pc, #296]	@ (800425c <HAL_RCC_OscConfig+0x274>)
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800413a:	2b00      	cmp	r3, #0
 800413c:	d00b      	beq.n	8004156 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800413e:	4b47      	ldr	r3, [pc, #284]	@ (800425c <HAL_RCC_OscConfig+0x274>)
 8004140:	689b      	ldr	r3, [r3, #8]
 8004142:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004146:	2b0c      	cmp	r3, #12
 8004148:	d11c      	bne.n	8004184 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800414a:	4b44      	ldr	r3, [pc, #272]	@ (800425c <HAL_RCC_OscConfig+0x274>)
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004152:	2b00      	cmp	r3, #0
 8004154:	d116      	bne.n	8004184 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004156:	4b41      	ldr	r3, [pc, #260]	@ (800425c <HAL_RCC_OscConfig+0x274>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f003 0302 	and.w	r3, r3, #2
 800415e:	2b00      	cmp	r3, #0
 8004160:	d005      	beq.n	800416e <HAL_RCC_OscConfig+0x186>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	68db      	ldr	r3, [r3, #12]
 8004166:	2b01      	cmp	r3, #1
 8004168:	d001      	beq.n	800416e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	e1d3      	b.n	8004516 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800416e:	4b3b      	ldr	r3, [pc, #236]	@ (800425c <HAL_RCC_OscConfig+0x274>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	691b      	ldr	r3, [r3, #16]
 800417a:	00db      	lsls	r3, r3, #3
 800417c:	4937      	ldr	r1, [pc, #220]	@ (800425c <HAL_RCC_OscConfig+0x274>)
 800417e:	4313      	orrs	r3, r2
 8004180:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004182:	e03a      	b.n	80041fa <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	68db      	ldr	r3, [r3, #12]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d020      	beq.n	80041ce <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800418c:	4b34      	ldr	r3, [pc, #208]	@ (8004260 <HAL_RCC_OscConfig+0x278>)
 800418e:	2201      	movs	r2, #1
 8004190:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004192:	f7fe ffe3 	bl	800315c <HAL_GetTick>
 8004196:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004198:	e008      	b.n	80041ac <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800419a:	f7fe ffdf 	bl	800315c <HAL_GetTick>
 800419e:	4602      	mov	r2, r0
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	1ad3      	subs	r3, r2, r3
 80041a4:	2b02      	cmp	r3, #2
 80041a6:	d901      	bls.n	80041ac <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80041a8:	2303      	movs	r3, #3
 80041aa:	e1b4      	b.n	8004516 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041ac:	4b2b      	ldr	r3, [pc, #172]	@ (800425c <HAL_RCC_OscConfig+0x274>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 0302 	and.w	r3, r3, #2
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d0f0      	beq.n	800419a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041b8:	4b28      	ldr	r3, [pc, #160]	@ (800425c <HAL_RCC_OscConfig+0x274>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	691b      	ldr	r3, [r3, #16]
 80041c4:	00db      	lsls	r3, r3, #3
 80041c6:	4925      	ldr	r1, [pc, #148]	@ (800425c <HAL_RCC_OscConfig+0x274>)
 80041c8:	4313      	orrs	r3, r2
 80041ca:	600b      	str	r3, [r1, #0]
 80041cc:	e015      	b.n	80041fa <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041ce:	4b24      	ldr	r3, [pc, #144]	@ (8004260 <HAL_RCC_OscConfig+0x278>)
 80041d0:	2200      	movs	r2, #0
 80041d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041d4:	f7fe ffc2 	bl	800315c <HAL_GetTick>
 80041d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041da:	e008      	b.n	80041ee <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80041dc:	f7fe ffbe 	bl	800315c <HAL_GetTick>
 80041e0:	4602      	mov	r2, r0
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	1ad3      	subs	r3, r2, r3
 80041e6:	2b02      	cmp	r3, #2
 80041e8:	d901      	bls.n	80041ee <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80041ea:	2303      	movs	r3, #3
 80041ec:	e193      	b.n	8004516 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041ee:	4b1b      	ldr	r3, [pc, #108]	@ (800425c <HAL_RCC_OscConfig+0x274>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f003 0302 	and.w	r3, r3, #2
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d1f0      	bne.n	80041dc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 0308 	and.w	r3, r3, #8
 8004202:	2b00      	cmp	r3, #0
 8004204:	d036      	beq.n	8004274 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	695b      	ldr	r3, [r3, #20]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d016      	beq.n	800423c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800420e:	4b15      	ldr	r3, [pc, #84]	@ (8004264 <HAL_RCC_OscConfig+0x27c>)
 8004210:	2201      	movs	r2, #1
 8004212:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004214:	f7fe ffa2 	bl	800315c <HAL_GetTick>
 8004218:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800421a:	e008      	b.n	800422e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800421c:	f7fe ff9e 	bl	800315c <HAL_GetTick>
 8004220:	4602      	mov	r2, r0
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	1ad3      	subs	r3, r2, r3
 8004226:	2b02      	cmp	r3, #2
 8004228:	d901      	bls.n	800422e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800422a:	2303      	movs	r3, #3
 800422c:	e173      	b.n	8004516 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800422e:	4b0b      	ldr	r3, [pc, #44]	@ (800425c <HAL_RCC_OscConfig+0x274>)
 8004230:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004232:	f003 0302 	and.w	r3, r3, #2
 8004236:	2b00      	cmp	r3, #0
 8004238:	d0f0      	beq.n	800421c <HAL_RCC_OscConfig+0x234>
 800423a:	e01b      	b.n	8004274 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800423c:	4b09      	ldr	r3, [pc, #36]	@ (8004264 <HAL_RCC_OscConfig+0x27c>)
 800423e:	2200      	movs	r2, #0
 8004240:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004242:	f7fe ff8b 	bl	800315c <HAL_GetTick>
 8004246:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004248:	e00e      	b.n	8004268 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800424a:	f7fe ff87 	bl	800315c <HAL_GetTick>
 800424e:	4602      	mov	r2, r0
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	1ad3      	subs	r3, r2, r3
 8004254:	2b02      	cmp	r3, #2
 8004256:	d907      	bls.n	8004268 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004258:	2303      	movs	r3, #3
 800425a:	e15c      	b.n	8004516 <HAL_RCC_OscConfig+0x52e>
 800425c:	40023800 	.word	0x40023800
 8004260:	42470000 	.word	0x42470000
 8004264:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004268:	4b8a      	ldr	r3, [pc, #552]	@ (8004494 <HAL_RCC_OscConfig+0x4ac>)
 800426a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800426c:	f003 0302 	and.w	r3, r3, #2
 8004270:	2b00      	cmp	r3, #0
 8004272:	d1ea      	bne.n	800424a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f003 0304 	and.w	r3, r3, #4
 800427c:	2b00      	cmp	r3, #0
 800427e:	f000 8097 	beq.w	80043b0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004282:	2300      	movs	r3, #0
 8004284:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004286:	4b83      	ldr	r3, [pc, #524]	@ (8004494 <HAL_RCC_OscConfig+0x4ac>)
 8004288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800428a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800428e:	2b00      	cmp	r3, #0
 8004290:	d10f      	bne.n	80042b2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004292:	2300      	movs	r3, #0
 8004294:	60bb      	str	r3, [r7, #8]
 8004296:	4b7f      	ldr	r3, [pc, #508]	@ (8004494 <HAL_RCC_OscConfig+0x4ac>)
 8004298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800429a:	4a7e      	ldr	r2, [pc, #504]	@ (8004494 <HAL_RCC_OscConfig+0x4ac>)
 800429c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80042a2:	4b7c      	ldr	r3, [pc, #496]	@ (8004494 <HAL_RCC_OscConfig+0x4ac>)
 80042a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042aa:	60bb      	str	r3, [r7, #8]
 80042ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042ae:	2301      	movs	r3, #1
 80042b0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042b2:	4b79      	ldr	r3, [pc, #484]	@ (8004498 <HAL_RCC_OscConfig+0x4b0>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d118      	bne.n	80042f0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042be:	4b76      	ldr	r3, [pc, #472]	@ (8004498 <HAL_RCC_OscConfig+0x4b0>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a75      	ldr	r2, [pc, #468]	@ (8004498 <HAL_RCC_OscConfig+0x4b0>)
 80042c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042ca:	f7fe ff47 	bl	800315c <HAL_GetTick>
 80042ce:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042d0:	e008      	b.n	80042e4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042d2:	f7fe ff43 	bl	800315c <HAL_GetTick>
 80042d6:	4602      	mov	r2, r0
 80042d8:	693b      	ldr	r3, [r7, #16]
 80042da:	1ad3      	subs	r3, r2, r3
 80042dc:	2b02      	cmp	r3, #2
 80042de:	d901      	bls.n	80042e4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80042e0:	2303      	movs	r3, #3
 80042e2:	e118      	b.n	8004516 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042e4:	4b6c      	ldr	r3, [pc, #432]	@ (8004498 <HAL_RCC_OscConfig+0x4b0>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d0f0      	beq.n	80042d2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	689b      	ldr	r3, [r3, #8]
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	d106      	bne.n	8004306 <HAL_RCC_OscConfig+0x31e>
 80042f8:	4b66      	ldr	r3, [pc, #408]	@ (8004494 <HAL_RCC_OscConfig+0x4ac>)
 80042fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042fc:	4a65      	ldr	r2, [pc, #404]	@ (8004494 <HAL_RCC_OscConfig+0x4ac>)
 80042fe:	f043 0301 	orr.w	r3, r3, #1
 8004302:	6713      	str	r3, [r2, #112]	@ 0x70
 8004304:	e01c      	b.n	8004340 <HAL_RCC_OscConfig+0x358>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	2b05      	cmp	r3, #5
 800430c:	d10c      	bne.n	8004328 <HAL_RCC_OscConfig+0x340>
 800430e:	4b61      	ldr	r3, [pc, #388]	@ (8004494 <HAL_RCC_OscConfig+0x4ac>)
 8004310:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004312:	4a60      	ldr	r2, [pc, #384]	@ (8004494 <HAL_RCC_OscConfig+0x4ac>)
 8004314:	f043 0304 	orr.w	r3, r3, #4
 8004318:	6713      	str	r3, [r2, #112]	@ 0x70
 800431a:	4b5e      	ldr	r3, [pc, #376]	@ (8004494 <HAL_RCC_OscConfig+0x4ac>)
 800431c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800431e:	4a5d      	ldr	r2, [pc, #372]	@ (8004494 <HAL_RCC_OscConfig+0x4ac>)
 8004320:	f043 0301 	orr.w	r3, r3, #1
 8004324:	6713      	str	r3, [r2, #112]	@ 0x70
 8004326:	e00b      	b.n	8004340 <HAL_RCC_OscConfig+0x358>
 8004328:	4b5a      	ldr	r3, [pc, #360]	@ (8004494 <HAL_RCC_OscConfig+0x4ac>)
 800432a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800432c:	4a59      	ldr	r2, [pc, #356]	@ (8004494 <HAL_RCC_OscConfig+0x4ac>)
 800432e:	f023 0301 	bic.w	r3, r3, #1
 8004332:	6713      	str	r3, [r2, #112]	@ 0x70
 8004334:	4b57      	ldr	r3, [pc, #348]	@ (8004494 <HAL_RCC_OscConfig+0x4ac>)
 8004336:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004338:	4a56      	ldr	r2, [pc, #344]	@ (8004494 <HAL_RCC_OscConfig+0x4ac>)
 800433a:	f023 0304 	bic.w	r3, r3, #4
 800433e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d015      	beq.n	8004374 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004348:	f7fe ff08 	bl	800315c <HAL_GetTick>
 800434c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800434e:	e00a      	b.n	8004366 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004350:	f7fe ff04 	bl	800315c <HAL_GetTick>
 8004354:	4602      	mov	r2, r0
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	1ad3      	subs	r3, r2, r3
 800435a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800435e:	4293      	cmp	r3, r2
 8004360:	d901      	bls.n	8004366 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004362:	2303      	movs	r3, #3
 8004364:	e0d7      	b.n	8004516 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004366:	4b4b      	ldr	r3, [pc, #300]	@ (8004494 <HAL_RCC_OscConfig+0x4ac>)
 8004368:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800436a:	f003 0302 	and.w	r3, r3, #2
 800436e:	2b00      	cmp	r3, #0
 8004370:	d0ee      	beq.n	8004350 <HAL_RCC_OscConfig+0x368>
 8004372:	e014      	b.n	800439e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004374:	f7fe fef2 	bl	800315c <HAL_GetTick>
 8004378:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800437a:	e00a      	b.n	8004392 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800437c:	f7fe feee 	bl	800315c <HAL_GetTick>
 8004380:	4602      	mov	r2, r0
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	1ad3      	subs	r3, r2, r3
 8004386:	f241 3288 	movw	r2, #5000	@ 0x1388
 800438a:	4293      	cmp	r3, r2
 800438c:	d901      	bls.n	8004392 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800438e:	2303      	movs	r3, #3
 8004390:	e0c1      	b.n	8004516 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004392:	4b40      	ldr	r3, [pc, #256]	@ (8004494 <HAL_RCC_OscConfig+0x4ac>)
 8004394:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004396:	f003 0302 	and.w	r3, r3, #2
 800439a:	2b00      	cmp	r3, #0
 800439c:	d1ee      	bne.n	800437c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800439e:	7dfb      	ldrb	r3, [r7, #23]
 80043a0:	2b01      	cmp	r3, #1
 80043a2:	d105      	bne.n	80043b0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043a4:	4b3b      	ldr	r3, [pc, #236]	@ (8004494 <HAL_RCC_OscConfig+0x4ac>)
 80043a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a8:	4a3a      	ldr	r2, [pc, #232]	@ (8004494 <HAL_RCC_OscConfig+0x4ac>)
 80043aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043ae:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	699b      	ldr	r3, [r3, #24]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	f000 80ad 	beq.w	8004514 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80043ba:	4b36      	ldr	r3, [pc, #216]	@ (8004494 <HAL_RCC_OscConfig+0x4ac>)
 80043bc:	689b      	ldr	r3, [r3, #8]
 80043be:	f003 030c 	and.w	r3, r3, #12
 80043c2:	2b08      	cmp	r3, #8
 80043c4:	d060      	beq.n	8004488 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	699b      	ldr	r3, [r3, #24]
 80043ca:	2b02      	cmp	r3, #2
 80043cc:	d145      	bne.n	800445a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043ce:	4b33      	ldr	r3, [pc, #204]	@ (800449c <HAL_RCC_OscConfig+0x4b4>)
 80043d0:	2200      	movs	r2, #0
 80043d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043d4:	f7fe fec2 	bl	800315c <HAL_GetTick>
 80043d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043da:	e008      	b.n	80043ee <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043dc:	f7fe febe 	bl	800315c <HAL_GetTick>
 80043e0:	4602      	mov	r2, r0
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	1ad3      	subs	r3, r2, r3
 80043e6:	2b02      	cmp	r3, #2
 80043e8:	d901      	bls.n	80043ee <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80043ea:	2303      	movs	r3, #3
 80043ec:	e093      	b.n	8004516 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043ee:	4b29      	ldr	r3, [pc, #164]	@ (8004494 <HAL_RCC_OscConfig+0x4ac>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d1f0      	bne.n	80043dc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	69da      	ldr	r2, [r3, #28]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6a1b      	ldr	r3, [r3, #32]
 8004402:	431a      	orrs	r2, r3
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004408:	019b      	lsls	r3, r3, #6
 800440a:	431a      	orrs	r2, r3
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004410:	085b      	lsrs	r3, r3, #1
 8004412:	3b01      	subs	r3, #1
 8004414:	041b      	lsls	r3, r3, #16
 8004416:	431a      	orrs	r2, r3
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800441c:	061b      	lsls	r3, r3, #24
 800441e:	431a      	orrs	r2, r3
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004424:	071b      	lsls	r3, r3, #28
 8004426:	491b      	ldr	r1, [pc, #108]	@ (8004494 <HAL_RCC_OscConfig+0x4ac>)
 8004428:	4313      	orrs	r3, r2
 800442a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800442c:	4b1b      	ldr	r3, [pc, #108]	@ (800449c <HAL_RCC_OscConfig+0x4b4>)
 800442e:	2201      	movs	r2, #1
 8004430:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004432:	f7fe fe93 	bl	800315c <HAL_GetTick>
 8004436:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004438:	e008      	b.n	800444c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800443a:	f7fe fe8f 	bl	800315c <HAL_GetTick>
 800443e:	4602      	mov	r2, r0
 8004440:	693b      	ldr	r3, [r7, #16]
 8004442:	1ad3      	subs	r3, r2, r3
 8004444:	2b02      	cmp	r3, #2
 8004446:	d901      	bls.n	800444c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004448:	2303      	movs	r3, #3
 800444a:	e064      	b.n	8004516 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800444c:	4b11      	ldr	r3, [pc, #68]	@ (8004494 <HAL_RCC_OscConfig+0x4ac>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004454:	2b00      	cmp	r3, #0
 8004456:	d0f0      	beq.n	800443a <HAL_RCC_OscConfig+0x452>
 8004458:	e05c      	b.n	8004514 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800445a:	4b10      	ldr	r3, [pc, #64]	@ (800449c <HAL_RCC_OscConfig+0x4b4>)
 800445c:	2200      	movs	r2, #0
 800445e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004460:	f7fe fe7c 	bl	800315c <HAL_GetTick>
 8004464:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004466:	e008      	b.n	800447a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004468:	f7fe fe78 	bl	800315c <HAL_GetTick>
 800446c:	4602      	mov	r2, r0
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	1ad3      	subs	r3, r2, r3
 8004472:	2b02      	cmp	r3, #2
 8004474:	d901      	bls.n	800447a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004476:	2303      	movs	r3, #3
 8004478:	e04d      	b.n	8004516 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800447a:	4b06      	ldr	r3, [pc, #24]	@ (8004494 <HAL_RCC_OscConfig+0x4ac>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004482:	2b00      	cmp	r3, #0
 8004484:	d1f0      	bne.n	8004468 <HAL_RCC_OscConfig+0x480>
 8004486:	e045      	b.n	8004514 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	699b      	ldr	r3, [r3, #24]
 800448c:	2b01      	cmp	r3, #1
 800448e:	d107      	bne.n	80044a0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004490:	2301      	movs	r3, #1
 8004492:	e040      	b.n	8004516 <HAL_RCC_OscConfig+0x52e>
 8004494:	40023800 	.word	0x40023800
 8004498:	40007000 	.word	0x40007000
 800449c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80044a0:	4b1f      	ldr	r3, [pc, #124]	@ (8004520 <HAL_RCC_OscConfig+0x538>)
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	699b      	ldr	r3, [r3, #24]
 80044aa:	2b01      	cmp	r3, #1
 80044ac:	d030      	beq.n	8004510 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044b8:	429a      	cmp	r2, r3
 80044ba:	d129      	bne.n	8004510 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044c6:	429a      	cmp	r2, r3
 80044c8:	d122      	bne.n	8004510 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044ca:	68fa      	ldr	r2, [r7, #12]
 80044cc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80044d0:	4013      	ands	r3, r2
 80044d2:	687a      	ldr	r2, [r7, #4]
 80044d4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80044d6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044d8:	4293      	cmp	r3, r2
 80044da:	d119      	bne.n	8004510 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044e6:	085b      	lsrs	r3, r3, #1
 80044e8:	3b01      	subs	r3, #1
 80044ea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044ec:	429a      	cmp	r2, r3
 80044ee:	d10f      	bne.n	8004510 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044fa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044fc:	429a      	cmp	r2, r3
 80044fe:	d107      	bne.n	8004510 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800450a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800450c:	429a      	cmp	r2, r3
 800450e:	d001      	beq.n	8004514 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8004510:	2301      	movs	r3, #1
 8004512:	e000      	b.n	8004516 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004514:	2300      	movs	r3, #0
}
 8004516:	4618      	mov	r0, r3
 8004518:	3718      	adds	r7, #24
 800451a:	46bd      	mov	sp, r7
 800451c:	bd80      	pop	{r7, pc}
 800451e:	bf00      	nop
 8004520:	40023800 	.word	0x40023800

08004524 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b082      	sub	sp, #8
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d101      	bne.n	8004536 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	e07b      	b.n	800462e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800453a:	2b00      	cmp	r3, #0
 800453c:	d108      	bne.n	8004550 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004546:	d009      	beq.n	800455c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2200      	movs	r2, #0
 800454c:	61da      	str	r2, [r3, #28]
 800454e:	e005      	b.n	800455c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2200      	movs	r2, #0
 8004554:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2200      	movs	r2, #0
 800455a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2200      	movs	r2, #0
 8004560:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004568:	b2db      	uxtb	r3, r3
 800456a:	2b00      	cmp	r3, #0
 800456c:	d106      	bne.n	800457c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2200      	movs	r2, #0
 8004572:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004576:	6878      	ldr	r0, [r7, #4]
 8004578:	f7fd f9a6 	bl	80018c8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2202      	movs	r2, #2
 8004580:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	681a      	ldr	r2, [r3, #0]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004592:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	689b      	ldr	r3, [r3, #8]
 80045a0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80045a4:	431a      	orrs	r2, r3
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	68db      	ldr	r3, [r3, #12]
 80045aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80045ae:	431a      	orrs	r2, r3
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	691b      	ldr	r3, [r3, #16]
 80045b4:	f003 0302 	and.w	r3, r3, #2
 80045b8:	431a      	orrs	r2, r3
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	695b      	ldr	r3, [r3, #20]
 80045be:	f003 0301 	and.w	r3, r3, #1
 80045c2:	431a      	orrs	r2, r3
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	699b      	ldr	r3, [r3, #24]
 80045c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80045cc:	431a      	orrs	r2, r3
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	69db      	ldr	r3, [r3, #28]
 80045d2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80045d6:	431a      	orrs	r2, r3
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6a1b      	ldr	r3, [r3, #32]
 80045dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045e0:	ea42 0103 	orr.w	r1, r2, r3
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045e8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	430a      	orrs	r2, r1
 80045f2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	699b      	ldr	r3, [r3, #24]
 80045f8:	0c1b      	lsrs	r3, r3, #16
 80045fa:	f003 0104 	and.w	r1, r3, #4
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004602:	f003 0210 	and.w	r2, r3, #16
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	430a      	orrs	r2, r1
 800460c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	69da      	ldr	r2, [r3, #28]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800461c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2200      	movs	r2, #0
 8004622:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2201      	movs	r2, #1
 8004628:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800462c:	2300      	movs	r3, #0
}
 800462e:	4618      	mov	r0, r3
 8004630:	3708      	adds	r7, #8
 8004632:	46bd      	mov	sp, r7
 8004634:	bd80      	pop	{r7, pc}

08004636 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8004636:	b580      	push	{r7, lr}
 8004638:	b082      	sub	sp, #8
 800463a:	af00      	add	r7, sp, #0
 800463c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d101      	bne.n	8004648 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8004644:	2301      	movs	r3, #1
 8004646:	e01a      	b.n	800467e <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2202      	movs	r2, #2
 800464c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	681a      	ldr	r2, [r3, #0]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800465e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8004660:	6878      	ldr	r0, [r7, #4]
 8004662:	f7fd f979 	bl	8001958 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2200      	movs	r2, #0
 800466a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2200      	movs	r2, #0
 8004670:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2200      	movs	r2, #0
 8004678:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800467c:	2300      	movs	r3, #0
}
 800467e:	4618      	mov	r0, r3
 8004680:	3708      	adds	r7, #8
 8004682:	46bd      	mov	sp, r7
 8004684:	bd80      	pop	{r7, pc}

08004686 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004686:	b580      	push	{r7, lr}
 8004688:	b088      	sub	sp, #32
 800468a:	af00      	add	r7, sp, #0
 800468c:	60f8      	str	r0, [r7, #12]
 800468e:	60b9      	str	r1, [r7, #8]
 8004690:	603b      	str	r3, [r7, #0]
 8004692:	4613      	mov	r3, r2
 8004694:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004696:	2300      	movs	r3, #0
 8004698:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d101      	bne.n	80046a8 <HAL_SPI_Transmit+0x22>
 80046a4:	2302      	movs	r3, #2
 80046a6:	e12d      	b.n	8004904 <HAL_SPI_Transmit+0x27e>
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2201      	movs	r2, #1
 80046ac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80046b0:	f7fe fd54 	bl	800315c <HAL_GetTick>
 80046b4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80046b6:	88fb      	ldrh	r3, [r7, #6]
 80046b8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	2b01      	cmp	r3, #1
 80046c4:	d002      	beq.n	80046cc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80046c6:	2302      	movs	r3, #2
 80046c8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80046ca:	e116      	b.n	80048fa <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d002      	beq.n	80046d8 <HAL_SPI_Transmit+0x52>
 80046d2:	88fb      	ldrh	r3, [r7, #6]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d102      	bne.n	80046de <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	77fb      	strb	r3, [r7, #31]
    goto error;
 80046dc:	e10d      	b.n	80048fa <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	2203      	movs	r2, #3
 80046e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	2200      	movs	r2, #0
 80046ea:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	68ba      	ldr	r2, [r7, #8]
 80046f0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	88fa      	ldrh	r2, [r7, #6]
 80046f6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	88fa      	ldrh	r2, [r7, #6]
 80046fc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2200      	movs	r2, #0
 8004702:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	2200      	movs	r2, #0
 8004708:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2200      	movs	r2, #0
 800470e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	2200      	movs	r2, #0
 8004714:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	2200      	movs	r2, #0
 800471a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	689b      	ldr	r3, [r3, #8]
 8004720:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004724:	d10f      	bne.n	8004746 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	681a      	ldr	r2, [r3, #0]
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004734:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	681a      	ldr	r2, [r3, #0]
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004744:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004750:	2b40      	cmp	r3, #64	@ 0x40
 8004752:	d007      	beq.n	8004764 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	681a      	ldr	r2, [r3, #0]
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004762:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	68db      	ldr	r3, [r3, #12]
 8004768:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800476c:	d14f      	bne.n	800480e <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d002      	beq.n	800477c <HAL_SPI_Transmit+0xf6>
 8004776:	8afb      	ldrh	r3, [r7, #22]
 8004778:	2b01      	cmp	r3, #1
 800477a:	d142      	bne.n	8004802 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004780:	881a      	ldrh	r2, [r3, #0]
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800478c:	1c9a      	adds	r2, r3, #2
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004796:	b29b      	uxth	r3, r3
 8004798:	3b01      	subs	r3, #1
 800479a:	b29a      	uxth	r2, r3
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80047a0:	e02f      	b.n	8004802 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	689b      	ldr	r3, [r3, #8]
 80047a8:	f003 0302 	and.w	r3, r3, #2
 80047ac:	2b02      	cmp	r3, #2
 80047ae:	d112      	bne.n	80047d6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047b4:	881a      	ldrh	r2, [r3, #0]
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047c0:	1c9a      	adds	r2, r3, #2
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80047ca:	b29b      	uxth	r3, r3
 80047cc:	3b01      	subs	r3, #1
 80047ce:	b29a      	uxth	r2, r3
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	86da      	strh	r2, [r3, #54]	@ 0x36
 80047d4:	e015      	b.n	8004802 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80047d6:	f7fe fcc1 	bl	800315c <HAL_GetTick>
 80047da:	4602      	mov	r2, r0
 80047dc:	69bb      	ldr	r3, [r7, #24]
 80047de:	1ad3      	subs	r3, r2, r3
 80047e0:	683a      	ldr	r2, [r7, #0]
 80047e2:	429a      	cmp	r2, r3
 80047e4:	d803      	bhi.n	80047ee <HAL_SPI_Transmit+0x168>
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047ec:	d102      	bne.n	80047f4 <HAL_SPI_Transmit+0x16e>
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d106      	bne.n	8004802 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 80047f4:	2303      	movs	r3, #3
 80047f6:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2201      	movs	r2, #1
 80047fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8004800:	e07b      	b.n	80048fa <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004806:	b29b      	uxth	r3, r3
 8004808:	2b00      	cmp	r3, #0
 800480a:	d1ca      	bne.n	80047a2 <HAL_SPI_Transmit+0x11c>
 800480c:	e050      	b.n	80048b0 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d002      	beq.n	800481c <HAL_SPI_Transmit+0x196>
 8004816:	8afb      	ldrh	r3, [r7, #22]
 8004818:	2b01      	cmp	r3, #1
 800481a:	d144      	bne.n	80048a6 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	330c      	adds	r3, #12
 8004826:	7812      	ldrb	r2, [r2, #0]
 8004828:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800482e:	1c5a      	adds	r2, r3, #1
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004838:	b29b      	uxth	r3, r3
 800483a:	3b01      	subs	r3, #1
 800483c:	b29a      	uxth	r2, r3
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004842:	e030      	b.n	80048a6 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	f003 0302 	and.w	r3, r3, #2
 800484e:	2b02      	cmp	r3, #2
 8004850:	d113      	bne.n	800487a <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	330c      	adds	r3, #12
 800485c:	7812      	ldrb	r2, [r2, #0]
 800485e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004864:	1c5a      	adds	r2, r3, #1
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800486e:	b29b      	uxth	r3, r3
 8004870:	3b01      	subs	r3, #1
 8004872:	b29a      	uxth	r2, r3
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004878:	e015      	b.n	80048a6 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800487a:	f7fe fc6f 	bl	800315c <HAL_GetTick>
 800487e:	4602      	mov	r2, r0
 8004880:	69bb      	ldr	r3, [r7, #24]
 8004882:	1ad3      	subs	r3, r2, r3
 8004884:	683a      	ldr	r2, [r7, #0]
 8004886:	429a      	cmp	r2, r3
 8004888:	d803      	bhi.n	8004892 <HAL_SPI_Transmit+0x20c>
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004890:	d102      	bne.n	8004898 <HAL_SPI_Transmit+0x212>
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d106      	bne.n	80048a6 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8004898:	2303      	movs	r3, #3
 800489a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	2201      	movs	r2, #1
 80048a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80048a4:	e029      	b.n	80048fa <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048aa:	b29b      	uxth	r3, r3
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d1c9      	bne.n	8004844 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80048b0:	69ba      	ldr	r2, [r7, #24]
 80048b2:	6839      	ldr	r1, [r7, #0]
 80048b4:	68f8      	ldr	r0, [r7, #12]
 80048b6:	f000 fa6f 	bl	8004d98 <SPI_EndRxTxTransaction>
 80048ba:	4603      	mov	r3, r0
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d002      	beq.n	80048c6 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	2220      	movs	r2, #32
 80048c4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d10a      	bne.n	80048e4 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80048ce:	2300      	movs	r3, #0
 80048d0:	613b      	str	r3, [r7, #16]
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	68db      	ldr	r3, [r3, #12]
 80048d8:	613b      	str	r3, [r7, #16]
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	689b      	ldr	r3, [r3, #8]
 80048e0:	613b      	str	r3, [r7, #16]
 80048e2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d002      	beq.n	80048f2 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	77fb      	strb	r3, [r7, #31]
 80048f0:	e003      	b.n	80048fa <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	2201      	movs	r2, #1
 80048f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	2200      	movs	r2, #0
 80048fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8004902:	7ffb      	ldrb	r3, [r7, #31]
}
 8004904:	4618      	mov	r0, r3
 8004906:	3720      	adds	r7, #32
 8004908:	46bd      	mov	sp, r7
 800490a:	bd80      	pop	{r7, pc}

0800490c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b08c      	sub	sp, #48	@ 0x30
 8004910:	af00      	add	r7, sp, #0
 8004912:	60f8      	str	r0, [r7, #12]
 8004914:	60b9      	str	r1, [r7, #8]
 8004916:	607a      	str	r2, [r7, #4]
 8004918:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800491a:	2301      	movs	r3, #1
 800491c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800491e:	2300      	movs	r3, #0
 8004920:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800492a:	2b01      	cmp	r3, #1
 800492c:	d101      	bne.n	8004932 <HAL_SPI_TransmitReceive+0x26>
 800492e:	2302      	movs	r3, #2
 8004930:	e198      	b.n	8004c64 <HAL_SPI_TransmitReceive+0x358>
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	2201      	movs	r2, #1
 8004936:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800493a:	f7fe fc0f 	bl	800315c <HAL_GetTick>
 800493e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004946:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004950:	887b      	ldrh	r3, [r7, #2]
 8004952:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004954:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004958:	2b01      	cmp	r3, #1
 800495a:	d00f      	beq.n	800497c <HAL_SPI_TransmitReceive+0x70>
 800495c:	69fb      	ldr	r3, [r7, #28]
 800495e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004962:	d107      	bne.n	8004974 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	689b      	ldr	r3, [r3, #8]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d103      	bne.n	8004974 <HAL_SPI_TransmitReceive+0x68>
 800496c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004970:	2b04      	cmp	r3, #4
 8004972:	d003      	beq.n	800497c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004974:	2302      	movs	r3, #2
 8004976:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 800497a:	e16d      	b.n	8004c58 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d005      	beq.n	800498e <HAL_SPI_TransmitReceive+0x82>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d002      	beq.n	800498e <HAL_SPI_TransmitReceive+0x82>
 8004988:	887b      	ldrh	r3, [r7, #2]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d103      	bne.n	8004996 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8004994:	e160      	b.n	8004c58 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800499c:	b2db      	uxtb	r3, r3
 800499e:	2b04      	cmp	r3, #4
 80049a0:	d003      	beq.n	80049aa <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2205      	movs	r2, #5
 80049a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	2200      	movs	r2, #0
 80049ae:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	687a      	ldr	r2, [r7, #4]
 80049b4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	887a      	ldrh	r2, [r7, #2]
 80049ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	887a      	ldrh	r2, [r7, #2]
 80049c0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	68ba      	ldr	r2, [r7, #8]
 80049c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	887a      	ldrh	r2, [r7, #2]
 80049cc:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	887a      	ldrh	r2, [r7, #2]
 80049d2:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2200      	movs	r2, #0
 80049d8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	2200      	movs	r2, #0
 80049de:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049ea:	2b40      	cmp	r3, #64	@ 0x40
 80049ec:	d007      	beq.n	80049fe <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	681a      	ldr	r2, [r3, #0]
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80049fc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	68db      	ldr	r3, [r3, #12]
 8004a02:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a06:	d17c      	bne.n	8004b02 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d002      	beq.n	8004a16 <HAL_SPI_TransmitReceive+0x10a>
 8004a10:	8b7b      	ldrh	r3, [r7, #26]
 8004a12:	2b01      	cmp	r3, #1
 8004a14:	d16a      	bne.n	8004aec <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a1a:	881a      	ldrh	r2, [r3, #0]
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a26:	1c9a      	adds	r2, r3, #2
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a30:	b29b      	uxth	r3, r3
 8004a32:	3b01      	subs	r3, #1
 8004a34:	b29a      	uxth	r2, r3
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a3a:	e057      	b.n	8004aec <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	689b      	ldr	r3, [r3, #8]
 8004a42:	f003 0302 	and.w	r3, r3, #2
 8004a46:	2b02      	cmp	r3, #2
 8004a48:	d11b      	bne.n	8004a82 <HAL_SPI_TransmitReceive+0x176>
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a4e:	b29b      	uxth	r3, r3
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d016      	beq.n	8004a82 <HAL_SPI_TransmitReceive+0x176>
 8004a54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a56:	2b01      	cmp	r3, #1
 8004a58:	d113      	bne.n	8004a82 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a5e:	881a      	ldrh	r2, [r3, #0]
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a6a:	1c9a      	adds	r2, r3, #2
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a74:	b29b      	uxth	r3, r3
 8004a76:	3b01      	subs	r3, #1
 8004a78:	b29a      	uxth	r2, r3
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004a7e:	2300      	movs	r3, #0
 8004a80:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	f003 0301 	and.w	r3, r3, #1
 8004a8c:	2b01      	cmp	r3, #1
 8004a8e:	d119      	bne.n	8004ac4 <HAL_SPI_TransmitReceive+0x1b8>
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a94:	b29b      	uxth	r3, r3
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d014      	beq.n	8004ac4 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	68da      	ldr	r2, [r3, #12]
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aa4:	b292      	uxth	r2, r2
 8004aa6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aac:	1c9a      	adds	r2, r3, #2
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ab6:	b29b      	uxth	r3, r3
 8004ab8:	3b01      	subs	r3, #1
 8004aba:	b29a      	uxth	r2, r3
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004ac4:	f7fe fb4a 	bl	800315c <HAL_GetTick>
 8004ac8:	4602      	mov	r2, r0
 8004aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004acc:	1ad3      	subs	r3, r2, r3
 8004ace:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004ad0:	429a      	cmp	r2, r3
 8004ad2:	d80b      	bhi.n	8004aec <HAL_SPI_TransmitReceive+0x1e0>
 8004ad4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ad6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ada:	d007      	beq.n	8004aec <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8004adc:	2303      	movs	r3, #3
 8004ade:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	2201      	movs	r2, #1
 8004ae6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8004aea:	e0b5      	b.n	8004c58 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004af0:	b29b      	uxth	r3, r3
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d1a2      	bne.n	8004a3c <HAL_SPI_TransmitReceive+0x130>
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004afa:	b29b      	uxth	r3, r3
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d19d      	bne.n	8004a3c <HAL_SPI_TransmitReceive+0x130>
 8004b00:	e080      	b.n	8004c04 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d002      	beq.n	8004b10 <HAL_SPI_TransmitReceive+0x204>
 8004b0a:	8b7b      	ldrh	r3, [r7, #26]
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	d16f      	bne.n	8004bf0 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	330c      	adds	r3, #12
 8004b1a:	7812      	ldrb	r2, [r2, #0]
 8004b1c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b22:	1c5a      	adds	r2, r3, #1
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b2c:	b29b      	uxth	r3, r3
 8004b2e:	3b01      	subs	r3, #1
 8004b30:	b29a      	uxth	r2, r3
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004b36:	e05b      	b.n	8004bf0 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	689b      	ldr	r3, [r3, #8]
 8004b3e:	f003 0302 	and.w	r3, r3, #2
 8004b42:	2b02      	cmp	r3, #2
 8004b44:	d11c      	bne.n	8004b80 <HAL_SPI_TransmitReceive+0x274>
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b4a:	b29b      	uxth	r3, r3
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d017      	beq.n	8004b80 <HAL_SPI_TransmitReceive+0x274>
 8004b50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b52:	2b01      	cmp	r3, #1
 8004b54:	d114      	bne.n	8004b80 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	330c      	adds	r3, #12
 8004b60:	7812      	ldrb	r2, [r2, #0]
 8004b62:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b68:	1c5a      	adds	r2, r3, #1
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b72:	b29b      	uxth	r3, r3
 8004b74:	3b01      	subs	r3, #1
 8004b76:	b29a      	uxth	r2, r3
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	f003 0301 	and.w	r3, r3, #1
 8004b8a:	2b01      	cmp	r3, #1
 8004b8c:	d119      	bne.n	8004bc2 <HAL_SPI_TransmitReceive+0x2b6>
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b92:	b29b      	uxth	r3, r3
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d014      	beq.n	8004bc2 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	68da      	ldr	r2, [r3, #12]
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ba2:	b2d2      	uxtb	r2, r2
 8004ba4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004baa:	1c5a      	adds	r2, r3, #1
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	3b01      	subs	r3, #1
 8004bb8:	b29a      	uxth	r2, r3
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004bc2:	f7fe facb 	bl	800315c <HAL_GetTick>
 8004bc6:	4602      	mov	r2, r0
 8004bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bca:	1ad3      	subs	r3, r2, r3
 8004bcc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004bce:	429a      	cmp	r2, r3
 8004bd0:	d803      	bhi.n	8004bda <HAL_SPI_TransmitReceive+0x2ce>
 8004bd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bd8:	d102      	bne.n	8004be0 <HAL_SPI_TransmitReceive+0x2d4>
 8004bda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d107      	bne.n	8004bf0 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8004be0:	2303      	movs	r3, #3
 8004be2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	2201      	movs	r2, #1
 8004bea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8004bee:	e033      	b.n	8004c58 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004bf4:	b29b      	uxth	r3, r3
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d19e      	bne.n	8004b38 <HAL_SPI_TransmitReceive+0x22c>
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bfe:	b29b      	uxth	r3, r3
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d199      	bne.n	8004b38 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004c04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c06:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004c08:	68f8      	ldr	r0, [r7, #12]
 8004c0a:	f000 f8c5 	bl	8004d98 <SPI_EndRxTxTransaction>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d006      	beq.n	8004c22 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8004c14:	2301      	movs	r3, #1
 8004c16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	2220      	movs	r2, #32
 8004c1e:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8004c20:	e01a      	b.n	8004c58 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	689b      	ldr	r3, [r3, #8]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d10a      	bne.n	8004c40 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	617b      	str	r3, [r7, #20]
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	68db      	ldr	r3, [r3, #12]
 8004c34:	617b      	str	r3, [r7, #20]
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	689b      	ldr	r3, [r3, #8]
 8004c3c:	617b      	str	r3, [r7, #20]
 8004c3e:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d003      	beq.n	8004c50 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004c4e:	e003      	b.n	8004c58 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2201      	movs	r2, #1
 8004c54:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8004c60:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8004c64:	4618      	mov	r0, r3
 8004c66:	3730      	adds	r7, #48	@ 0x30
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	bd80      	pop	{r7, pc}

08004c6c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b083      	sub	sp, #12
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004c7a:	b2db      	uxtb	r3, r3
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	370c      	adds	r7, #12
 8004c80:	46bd      	mov	sp, r7
 8004c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c86:	4770      	bx	lr

08004c88 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b088      	sub	sp, #32
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	60f8      	str	r0, [r7, #12]
 8004c90:	60b9      	str	r1, [r7, #8]
 8004c92:	603b      	str	r3, [r7, #0]
 8004c94:	4613      	mov	r3, r2
 8004c96:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004c98:	f7fe fa60 	bl	800315c <HAL_GetTick>
 8004c9c:	4602      	mov	r2, r0
 8004c9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ca0:	1a9b      	subs	r3, r3, r2
 8004ca2:	683a      	ldr	r2, [r7, #0]
 8004ca4:	4413      	add	r3, r2
 8004ca6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004ca8:	f7fe fa58 	bl	800315c <HAL_GetTick>
 8004cac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004cae:	4b39      	ldr	r3, [pc, #228]	@ (8004d94 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	015b      	lsls	r3, r3, #5
 8004cb4:	0d1b      	lsrs	r3, r3, #20
 8004cb6:	69fa      	ldr	r2, [r7, #28]
 8004cb8:	fb02 f303 	mul.w	r3, r2, r3
 8004cbc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004cbe:	e054      	b.n	8004d6a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cc6:	d050      	beq.n	8004d6a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004cc8:	f7fe fa48 	bl	800315c <HAL_GetTick>
 8004ccc:	4602      	mov	r2, r0
 8004cce:	69bb      	ldr	r3, [r7, #24]
 8004cd0:	1ad3      	subs	r3, r2, r3
 8004cd2:	69fa      	ldr	r2, [r7, #28]
 8004cd4:	429a      	cmp	r2, r3
 8004cd6:	d902      	bls.n	8004cde <SPI_WaitFlagStateUntilTimeout+0x56>
 8004cd8:	69fb      	ldr	r3, [r7, #28]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d13d      	bne.n	8004d5a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	685a      	ldr	r2, [r3, #4]
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004cec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004cf6:	d111      	bne.n	8004d1c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	689b      	ldr	r3, [r3, #8]
 8004cfc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d00:	d004      	beq.n	8004d0c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	689b      	ldr	r3, [r3, #8]
 8004d06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d0a:	d107      	bne.n	8004d1c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	681a      	ldr	r2, [r3, #0]
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d1a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d24:	d10f      	bne.n	8004d46 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	681a      	ldr	r2, [r3, #0]
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004d34:	601a      	str	r2, [r3, #0]
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	681a      	ldr	r2, [r3, #0]
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004d44:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	2201      	movs	r2, #1
 8004d4a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	2200      	movs	r2, #0
 8004d52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004d56:	2303      	movs	r3, #3
 8004d58:	e017      	b.n	8004d8a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004d5a:	697b      	ldr	r3, [r7, #20]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d101      	bne.n	8004d64 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004d60:	2300      	movs	r3, #0
 8004d62:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004d64:	697b      	ldr	r3, [r7, #20]
 8004d66:	3b01      	subs	r3, #1
 8004d68:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	689a      	ldr	r2, [r3, #8]
 8004d70:	68bb      	ldr	r3, [r7, #8]
 8004d72:	4013      	ands	r3, r2
 8004d74:	68ba      	ldr	r2, [r7, #8]
 8004d76:	429a      	cmp	r2, r3
 8004d78:	bf0c      	ite	eq
 8004d7a:	2301      	moveq	r3, #1
 8004d7c:	2300      	movne	r3, #0
 8004d7e:	b2db      	uxtb	r3, r3
 8004d80:	461a      	mov	r2, r3
 8004d82:	79fb      	ldrb	r3, [r7, #7]
 8004d84:	429a      	cmp	r2, r3
 8004d86:	d19b      	bne.n	8004cc0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004d88:	2300      	movs	r3, #0
}
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	3720      	adds	r7, #32
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}
 8004d92:	bf00      	nop
 8004d94:	2000006c 	.word	0x2000006c

08004d98 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b088      	sub	sp, #32
 8004d9c:	af02      	add	r7, sp, #8
 8004d9e:	60f8      	str	r0, [r7, #12]
 8004da0:	60b9      	str	r1, [r7, #8]
 8004da2:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	9300      	str	r3, [sp, #0]
 8004da8:	68bb      	ldr	r3, [r7, #8]
 8004daa:	2201      	movs	r2, #1
 8004dac:	2102      	movs	r1, #2
 8004dae:	68f8      	ldr	r0, [r7, #12]
 8004db0:	f7ff ff6a 	bl	8004c88 <SPI_WaitFlagStateUntilTimeout>
 8004db4:	4603      	mov	r3, r0
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d007      	beq.n	8004dca <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dbe:	f043 0220 	orr.w	r2, r3, #32
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004dc6:	2303      	movs	r3, #3
 8004dc8:	e032      	b.n	8004e30 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004dca:	4b1b      	ldr	r3, [pc, #108]	@ (8004e38 <SPI_EndRxTxTransaction+0xa0>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4a1b      	ldr	r2, [pc, #108]	@ (8004e3c <SPI_EndRxTxTransaction+0xa4>)
 8004dd0:	fba2 2303 	umull	r2, r3, r2, r3
 8004dd4:	0d5b      	lsrs	r3, r3, #21
 8004dd6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004dda:	fb02 f303 	mul.w	r3, r2, r3
 8004dde:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	685b      	ldr	r3, [r3, #4]
 8004de4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004de8:	d112      	bne.n	8004e10 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	9300      	str	r3, [sp, #0]
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	2200      	movs	r2, #0
 8004df2:	2180      	movs	r1, #128	@ 0x80
 8004df4:	68f8      	ldr	r0, [r7, #12]
 8004df6:	f7ff ff47 	bl	8004c88 <SPI_WaitFlagStateUntilTimeout>
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d016      	beq.n	8004e2e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e04:	f043 0220 	orr.w	r2, r3, #32
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004e0c:	2303      	movs	r3, #3
 8004e0e:	e00f      	b.n	8004e30 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004e10:	697b      	ldr	r3, [r7, #20]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d00a      	beq.n	8004e2c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	3b01      	subs	r3, #1
 8004e1a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	689b      	ldr	r3, [r3, #8]
 8004e22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e26:	2b80      	cmp	r3, #128	@ 0x80
 8004e28:	d0f2      	beq.n	8004e10 <SPI_EndRxTxTransaction+0x78>
 8004e2a:	e000      	b.n	8004e2e <SPI_EndRxTxTransaction+0x96>
        break;
 8004e2c:	bf00      	nop
  }

  return HAL_OK;
 8004e2e:	2300      	movs	r3, #0
}
 8004e30:	4618      	mov	r0, r3
 8004e32:	3718      	adds	r7, #24
 8004e34:	46bd      	mov	sp, r7
 8004e36:	bd80      	pop	{r7, pc}
 8004e38:	2000006c 	.word	0x2000006c
 8004e3c:	165e9f81 	.word	0x165e9f81

08004e40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b082      	sub	sp, #8
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d101      	bne.n	8004e52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	e041      	b.n	8004ed6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e58:	b2db      	uxtb	r3, r3
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d106      	bne.n	8004e6c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2200      	movs	r2, #0
 8004e62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e66:	6878      	ldr	r0, [r7, #4]
 8004e68:	f7fc fd94 	bl	8001994 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2202      	movs	r2, #2
 8004e70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681a      	ldr	r2, [r3, #0]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	3304      	adds	r3, #4
 8004e7c:	4619      	mov	r1, r3
 8004e7e:	4610      	mov	r0, r2
 8004e80:	f000 fa7e 	bl	8005380 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2201      	movs	r2, #1
 8004e88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2201      	movs	r2, #1
 8004e90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2201      	movs	r2, #1
 8004e98:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2201      	movs	r2, #1
 8004eb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2201      	movs	r2, #1
 8004eb8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2201      	movs	r2, #1
 8004ec0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2201      	movs	r2, #1
 8004ed0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ed4:	2300      	movs	r3, #0
}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	3708      	adds	r7, #8
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bd80      	pop	{r7, pc}
	...

08004ee0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	b085      	sub	sp, #20
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004eee:	b2db      	uxtb	r3, r3
 8004ef0:	2b01      	cmp	r3, #1
 8004ef2:	d001      	beq.n	8004ef8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	e04e      	b.n	8004f96 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2202      	movs	r2, #2
 8004efc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	68da      	ldr	r2, [r3, #12]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f042 0201 	orr.w	r2, r2, #1
 8004f0e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4a23      	ldr	r2, [pc, #140]	@ (8004fa4 <HAL_TIM_Base_Start_IT+0xc4>)
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d022      	beq.n	8004f60 <HAL_TIM_Base_Start_IT+0x80>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f22:	d01d      	beq.n	8004f60 <HAL_TIM_Base_Start_IT+0x80>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4a1f      	ldr	r2, [pc, #124]	@ (8004fa8 <HAL_TIM_Base_Start_IT+0xc8>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d018      	beq.n	8004f60 <HAL_TIM_Base_Start_IT+0x80>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4a1e      	ldr	r2, [pc, #120]	@ (8004fac <HAL_TIM_Base_Start_IT+0xcc>)
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d013      	beq.n	8004f60 <HAL_TIM_Base_Start_IT+0x80>
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4a1c      	ldr	r2, [pc, #112]	@ (8004fb0 <HAL_TIM_Base_Start_IT+0xd0>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d00e      	beq.n	8004f60 <HAL_TIM_Base_Start_IT+0x80>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4a1b      	ldr	r2, [pc, #108]	@ (8004fb4 <HAL_TIM_Base_Start_IT+0xd4>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d009      	beq.n	8004f60 <HAL_TIM_Base_Start_IT+0x80>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a19      	ldr	r2, [pc, #100]	@ (8004fb8 <HAL_TIM_Base_Start_IT+0xd8>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d004      	beq.n	8004f60 <HAL_TIM_Base_Start_IT+0x80>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4a18      	ldr	r2, [pc, #96]	@ (8004fbc <HAL_TIM_Base_Start_IT+0xdc>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d111      	bne.n	8004f84 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	689b      	ldr	r3, [r3, #8]
 8004f66:	f003 0307 	and.w	r3, r3, #7
 8004f6a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	2b06      	cmp	r3, #6
 8004f70:	d010      	beq.n	8004f94 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	681a      	ldr	r2, [r3, #0]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f042 0201 	orr.w	r2, r2, #1
 8004f80:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f82:	e007      	b.n	8004f94 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f042 0201 	orr.w	r2, r2, #1
 8004f92:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f94:	2300      	movs	r3, #0
}
 8004f96:	4618      	mov	r0, r3
 8004f98:	3714      	adds	r7, #20
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa0:	4770      	bx	lr
 8004fa2:	bf00      	nop
 8004fa4:	40010000 	.word	0x40010000
 8004fa8:	40000400 	.word	0x40000400
 8004fac:	40000800 	.word	0x40000800
 8004fb0:	40000c00 	.word	0x40000c00
 8004fb4:	40010400 	.word	0x40010400
 8004fb8:	40014000 	.word	0x40014000
 8004fbc:	40001800 	.word	0x40001800

08004fc0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b084      	sub	sp, #16
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	68db      	ldr	r3, [r3, #12]
 8004fce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	691b      	ldr	r3, [r3, #16]
 8004fd6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004fd8:	68bb      	ldr	r3, [r7, #8]
 8004fda:	f003 0302 	and.w	r3, r3, #2
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d020      	beq.n	8005024 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	f003 0302 	and.w	r3, r3, #2
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d01b      	beq.n	8005024 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f06f 0202 	mvn.w	r2, #2
 8004ff4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	699b      	ldr	r3, [r3, #24]
 8005002:	f003 0303 	and.w	r3, r3, #3
 8005006:	2b00      	cmp	r3, #0
 8005008:	d003      	beq.n	8005012 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	f000 f999 	bl	8005342 <HAL_TIM_IC_CaptureCallback>
 8005010:	e005      	b.n	800501e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005012:	6878      	ldr	r0, [r7, #4]
 8005014:	f000 f98b 	bl	800532e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005018:	6878      	ldr	r0, [r7, #4]
 800501a:	f000 f99c 	bl	8005356 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2200      	movs	r2, #0
 8005022:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005024:	68bb      	ldr	r3, [r7, #8]
 8005026:	f003 0304 	and.w	r3, r3, #4
 800502a:	2b00      	cmp	r3, #0
 800502c:	d020      	beq.n	8005070 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	f003 0304 	and.w	r3, r3, #4
 8005034:	2b00      	cmp	r3, #0
 8005036:	d01b      	beq.n	8005070 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f06f 0204 	mvn.w	r2, #4
 8005040:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2202      	movs	r2, #2
 8005046:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	699b      	ldr	r3, [r3, #24]
 800504e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005052:	2b00      	cmp	r3, #0
 8005054:	d003      	beq.n	800505e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005056:	6878      	ldr	r0, [r7, #4]
 8005058:	f000 f973 	bl	8005342 <HAL_TIM_IC_CaptureCallback>
 800505c:	e005      	b.n	800506a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800505e:	6878      	ldr	r0, [r7, #4]
 8005060:	f000 f965 	bl	800532e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005064:	6878      	ldr	r0, [r7, #4]
 8005066:	f000 f976 	bl	8005356 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2200      	movs	r2, #0
 800506e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	f003 0308 	and.w	r3, r3, #8
 8005076:	2b00      	cmp	r3, #0
 8005078:	d020      	beq.n	80050bc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	f003 0308 	and.w	r3, r3, #8
 8005080:	2b00      	cmp	r3, #0
 8005082:	d01b      	beq.n	80050bc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f06f 0208 	mvn.w	r2, #8
 800508c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2204      	movs	r2, #4
 8005092:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	69db      	ldr	r3, [r3, #28]
 800509a:	f003 0303 	and.w	r3, r3, #3
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d003      	beq.n	80050aa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050a2:	6878      	ldr	r0, [r7, #4]
 80050a4:	f000 f94d 	bl	8005342 <HAL_TIM_IC_CaptureCallback>
 80050a8:	e005      	b.n	80050b6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050aa:	6878      	ldr	r0, [r7, #4]
 80050ac:	f000 f93f 	bl	800532e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050b0:	6878      	ldr	r0, [r7, #4]
 80050b2:	f000 f950 	bl	8005356 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2200      	movs	r2, #0
 80050ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	f003 0310 	and.w	r3, r3, #16
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d020      	beq.n	8005108 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	f003 0310 	and.w	r3, r3, #16
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d01b      	beq.n	8005108 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f06f 0210 	mvn.w	r2, #16
 80050d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2208      	movs	r2, #8
 80050de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	69db      	ldr	r3, [r3, #28]
 80050e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d003      	beq.n	80050f6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050ee:	6878      	ldr	r0, [r7, #4]
 80050f0:	f000 f927 	bl	8005342 <HAL_TIM_IC_CaptureCallback>
 80050f4:	e005      	b.n	8005102 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050f6:	6878      	ldr	r0, [r7, #4]
 80050f8:	f000 f919 	bl	800532e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050fc:	6878      	ldr	r0, [r7, #4]
 80050fe:	f000 f92a 	bl	8005356 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2200      	movs	r2, #0
 8005106:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	f003 0301 	and.w	r3, r3, #1
 800510e:	2b00      	cmp	r3, #0
 8005110:	d00c      	beq.n	800512c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	f003 0301 	and.w	r3, r3, #1
 8005118:	2b00      	cmp	r3, #0
 800511a:	d007      	beq.n	800512c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f06f 0201 	mvn.w	r2, #1
 8005124:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005126:	6878      	ldr	r0, [r7, #4]
 8005128:	f7fb ffd4 	bl	80010d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005132:	2b00      	cmp	r3, #0
 8005134:	d00c      	beq.n	8005150 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800513c:	2b00      	cmp	r3, #0
 800513e:	d007      	beq.n	8005150 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005148:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	f000 fae4 	bl	8005718 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005156:	2b00      	cmp	r3, #0
 8005158:	d00c      	beq.n	8005174 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005160:	2b00      	cmp	r3, #0
 8005162:	d007      	beq.n	8005174 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800516c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800516e:	6878      	ldr	r0, [r7, #4]
 8005170:	f000 f8fb 	bl	800536a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	f003 0320 	and.w	r3, r3, #32
 800517a:	2b00      	cmp	r3, #0
 800517c:	d00c      	beq.n	8005198 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	f003 0320 	and.w	r3, r3, #32
 8005184:	2b00      	cmp	r3, #0
 8005186:	d007      	beq.n	8005198 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f06f 0220 	mvn.w	r2, #32
 8005190:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f000 fab6 	bl	8005704 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005198:	bf00      	nop
 800519a:	3710      	adds	r7, #16
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}

080051a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b084      	sub	sp, #16
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
 80051a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80051aa:	2300      	movs	r3, #0
 80051ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051b4:	2b01      	cmp	r3, #1
 80051b6:	d101      	bne.n	80051bc <HAL_TIM_ConfigClockSource+0x1c>
 80051b8:	2302      	movs	r3, #2
 80051ba:	e0b4      	b.n	8005326 <HAL_TIM_ConfigClockSource+0x186>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2201      	movs	r2, #1
 80051c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2202      	movs	r2, #2
 80051c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	689b      	ldr	r3, [r3, #8]
 80051d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80051da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051dc:	68bb      	ldr	r3, [r7, #8]
 80051de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80051e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	68ba      	ldr	r2, [r7, #8]
 80051ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051f4:	d03e      	beq.n	8005274 <HAL_TIM_ConfigClockSource+0xd4>
 80051f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051fa:	f200 8087 	bhi.w	800530c <HAL_TIM_ConfigClockSource+0x16c>
 80051fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005202:	f000 8086 	beq.w	8005312 <HAL_TIM_ConfigClockSource+0x172>
 8005206:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800520a:	d87f      	bhi.n	800530c <HAL_TIM_ConfigClockSource+0x16c>
 800520c:	2b70      	cmp	r3, #112	@ 0x70
 800520e:	d01a      	beq.n	8005246 <HAL_TIM_ConfigClockSource+0xa6>
 8005210:	2b70      	cmp	r3, #112	@ 0x70
 8005212:	d87b      	bhi.n	800530c <HAL_TIM_ConfigClockSource+0x16c>
 8005214:	2b60      	cmp	r3, #96	@ 0x60
 8005216:	d050      	beq.n	80052ba <HAL_TIM_ConfigClockSource+0x11a>
 8005218:	2b60      	cmp	r3, #96	@ 0x60
 800521a:	d877      	bhi.n	800530c <HAL_TIM_ConfigClockSource+0x16c>
 800521c:	2b50      	cmp	r3, #80	@ 0x50
 800521e:	d03c      	beq.n	800529a <HAL_TIM_ConfigClockSource+0xfa>
 8005220:	2b50      	cmp	r3, #80	@ 0x50
 8005222:	d873      	bhi.n	800530c <HAL_TIM_ConfigClockSource+0x16c>
 8005224:	2b40      	cmp	r3, #64	@ 0x40
 8005226:	d058      	beq.n	80052da <HAL_TIM_ConfigClockSource+0x13a>
 8005228:	2b40      	cmp	r3, #64	@ 0x40
 800522a:	d86f      	bhi.n	800530c <HAL_TIM_ConfigClockSource+0x16c>
 800522c:	2b30      	cmp	r3, #48	@ 0x30
 800522e:	d064      	beq.n	80052fa <HAL_TIM_ConfigClockSource+0x15a>
 8005230:	2b30      	cmp	r3, #48	@ 0x30
 8005232:	d86b      	bhi.n	800530c <HAL_TIM_ConfigClockSource+0x16c>
 8005234:	2b20      	cmp	r3, #32
 8005236:	d060      	beq.n	80052fa <HAL_TIM_ConfigClockSource+0x15a>
 8005238:	2b20      	cmp	r3, #32
 800523a:	d867      	bhi.n	800530c <HAL_TIM_ConfigClockSource+0x16c>
 800523c:	2b00      	cmp	r3, #0
 800523e:	d05c      	beq.n	80052fa <HAL_TIM_ConfigClockSource+0x15a>
 8005240:	2b10      	cmp	r3, #16
 8005242:	d05a      	beq.n	80052fa <HAL_TIM_ConfigClockSource+0x15a>
 8005244:	e062      	b.n	800530c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005256:	f000 f9b9 	bl	80055cc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	689b      	ldr	r3, [r3, #8]
 8005260:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005268:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	68ba      	ldr	r2, [r7, #8]
 8005270:	609a      	str	r2, [r3, #8]
      break;
 8005272:	e04f      	b.n	8005314 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005284:	f000 f9a2 	bl	80055cc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	689a      	ldr	r2, [r3, #8]
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005296:	609a      	str	r2, [r3, #8]
      break;
 8005298:	e03c      	b.n	8005314 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80052a6:	461a      	mov	r2, r3
 80052a8:	f000 f916 	bl	80054d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	2150      	movs	r1, #80	@ 0x50
 80052b2:	4618      	mov	r0, r3
 80052b4:	f000 f96f 	bl	8005596 <TIM_ITRx_SetConfig>
      break;
 80052b8:	e02c      	b.n	8005314 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80052c6:	461a      	mov	r2, r3
 80052c8:	f000 f935 	bl	8005536 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	2160      	movs	r1, #96	@ 0x60
 80052d2:	4618      	mov	r0, r3
 80052d4:	f000 f95f 	bl	8005596 <TIM_ITRx_SetConfig>
      break;
 80052d8:	e01c      	b.n	8005314 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80052e6:	461a      	mov	r2, r3
 80052e8:	f000 f8f6 	bl	80054d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	2140      	movs	r1, #64	@ 0x40
 80052f2:	4618      	mov	r0, r3
 80052f4:	f000 f94f 	bl	8005596 <TIM_ITRx_SetConfig>
      break;
 80052f8:	e00c      	b.n	8005314 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681a      	ldr	r2, [r3, #0]
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4619      	mov	r1, r3
 8005304:	4610      	mov	r0, r2
 8005306:	f000 f946 	bl	8005596 <TIM_ITRx_SetConfig>
      break;
 800530a:	e003      	b.n	8005314 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800530c:	2301      	movs	r3, #1
 800530e:	73fb      	strb	r3, [r7, #15]
      break;
 8005310:	e000      	b.n	8005314 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005312:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2201      	movs	r2, #1
 8005318:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2200      	movs	r2, #0
 8005320:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005324:	7bfb      	ldrb	r3, [r7, #15]
}
 8005326:	4618      	mov	r0, r3
 8005328:	3710      	adds	r7, #16
 800532a:	46bd      	mov	sp, r7
 800532c:	bd80      	pop	{r7, pc}

0800532e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800532e:	b480      	push	{r7}
 8005330:	b083      	sub	sp, #12
 8005332:	af00      	add	r7, sp, #0
 8005334:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005336:	bf00      	nop
 8005338:	370c      	adds	r7, #12
 800533a:	46bd      	mov	sp, r7
 800533c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005340:	4770      	bx	lr

08005342 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005342:	b480      	push	{r7}
 8005344:	b083      	sub	sp, #12
 8005346:	af00      	add	r7, sp, #0
 8005348:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800534a:	bf00      	nop
 800534c:	370c      	adds	r7, #12
 800534e:	46bd      	mov	sp, r7
 8005350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005354:	4770      	bx	lr

08005356 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005356:	b480      	push	{r7}
 8005358:	b083      	sub	sp, #12
 800535a:	af00      	add	r7, sp, #0
 800535c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800535e:	bf00      	nop
 8005360:	370c      	adds	r7, #12
 8005362:	46bd      	mov	sp, r7
 8005364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005368:	4770      	bx	lr

0800536a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800536a:	b480      	push	{r7}
 800536c:	b083      	sub	sp, #12
 800536e:	af00      	add	r7, sp, #0
 8005370:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005372:	bf00      	nop
 8005374:	370c      	adds	r7, #12
 8005376:	46bd      	mov	sp, r7
 8005378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537c:	4770      	bx	lr
	...

08005380 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005380:	b480      	push	{r7}
 8005382:	b085      	sub	sp, #20
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
 8005388:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	4a46      	ldr	r2, [pc, #280]	@ (80054ac <TIM_Base_SetConfig+0x12c>)
 8005394:	4293      	cmp	r3, r2
 8005396:	d013      	beq.n	80053c0 <TIM_Base_SetConfig+0x40>
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800539e:	d00f      	beq.n	80053c0 <TIM_Base_SetConfig+0x40>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	4a43      	ldr	r2, [pc, #268]	@ (80054b0 <TIM_Base_SetConfig+0x130>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d00b      	beq.n	80053c0 <TIM_Base_SetConfig+0x40>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	4a42      	ldr	r2, [pc, #264]	@ (80054b4 <TIM_Base_SetConfig+0x134>)
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d007      	beq.n	80053c0 <TIM_Base_SetConfig+0x40>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	4a41      	ldr	r2, [pc, #260]	@ (80054b8 <TIM_Base_SetConfig+0x138>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d003      	beq.n	80053c0 <TIM_Base_SetConfig+0x40>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	4a40      	ldr	r2, [pc, #256]	@ (80054bc <TIM_Base_SetConfig+0x13c>)
 80053bc:	4293      	cmp	r3, r2
 80053be:	d108      	bne.n	80053d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	685b      	ldr	r3, [r3, #4]
 80053cc:	68fa      	ldr	r2, [r7, #12]
 80053ce:	4313      	orrs	r3, r2
 80053d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	4a35      	ldr	r2, [pc, #212]	@ (80054ac <TIM_Base_SetConfig+0x12c>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d02b      	beq.n	8005432 <TIM_Base_SetConfig+0xb2>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053e0:	d027      	beq.n	8005432 <TIM_Base_SetConfig+0xb2>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	4a32      	ldr	r2, [pc, #200]	@ (80054b0 <TIM_Base_SetConfig+0x130>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d023      	beq.n	8005432 <TIM_Base_SetConfig+0xb2>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	4a31      	ldr	r2, [pc, #196]	@ (80054b4 <TIM_Base_SetConfig+0x134>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d01f      	beq.n	8005432 <TIM_Base_SetConfig+0xb2>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	4a30      	ldr	r2, [pc, #192]	@ (80054b8 <TIM_Base_SetConfig+0x138>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d01b      	beq.n	8005432 <TIM_Base_SetConfig+0xb2>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	4a2f      	ldr	r2, [pc, #188]	@ (80054bc <TIM_Base_SetConfig+0x13c>)
 80053fe:	4293      	cmp	r3, r2
 8005400:	d017      	beq.n	8005432 <TIM_Base_SetConfig+0xb2>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	4a2e      	ldr	r2, [pc, #184]	@ (80054c0 <TIM_Base_SetConfig+0x140>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d013      	beq.n	8005432 <TIM_Base_SetConfig+0xb2>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	4a2d      	ldr	r2, [pc, #180]	@ (80054c4 <TIM_Base_SetConfig+0x144>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d00f      	beq.n	8005432 <TIM_Base_SetConfig+0xb2>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	4a2c      	ldr	r2, [pc, #176]	@ (80054c8 <TIM_Base_SetConfig+0x148>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d00b      	beq.n	8005432 <TIM_Base_SetConfig+0xb2>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	4a2b      	ldr	r2, [pc, #172]	@ (80054cc <TIM_Base_SetConfig+0x14c>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d007      	beq.n	8005432 <TIM_Base_SetConfig+0xb2>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	4a2a      	ldr	r2, [pc, #168]	@ (80054d0 <TIM_Base_SetConfig+0x150>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d003      	beq.n	8005432 <TIM_Base_SetConfig+0xb2>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	4a29      	ldr	r2, [pc, #164]	@ (80054d4 <TIM_Base_SetConfig+0x154>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d108      	bne.n	8005444 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005438:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	68db      	ldr	r3, [r3, #12]
 800543e:	68fa      	ldr	r2, [r7, #12]
 8005440:	4313      	orrs	r3, r2
 8005442:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	695b      	ldr	r3, [r3, #20]
 800544e:	4313      	orrs	r3, r2
 8005450:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	68fa      	ldr	r2, [r7, #12]
 8005456:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	689a      	ldr	r2, [r3, #8]
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	681a      	ldr	r2, [r3, #0]
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	4a10      	ldr	r2, [pc, #64]	@ (80054ac <TIM_Base_SetConfig+0x12c>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d003      	beq.n	8005478 <TIM_Base_SetConfig+0xf8>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	4a12      	ldr	r2, [pc, #72]	@ (80054bc <TIM_Base_SetConfig+0x13c>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d103      	bne.n	8005480 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	691a      	ldr	r2, [r3, #16]
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2201      	movs	r2, #1
 8005484:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	691b      	ldr	r3, [r3, #16]
 800548a:	f003 0301 	and.w	r3, r3, #1
 800548e:	2b01      	cmp	r3, #1
 8005490:	d105      	bne.n	800549e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	691b      	ldr	r3, [r3, #16]
 8005496:	f023 0201 	bic.w	r2, r3, #1
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	611a      	str	r2, [r3, #16]
  }
}
 800549e:	bf00      	nop
 80054a0:	3714      	adds	r7, #20
 80054a2:	46bd      	mov	sp, r7
 80054a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a8:	4770      	bx	lr
 80054aa:	bf00      	nop
 80054ac:	40010000 	.word	0x40010000
 80054b0:	40000400 	.word	0x40000400
 80054b4:	40000800 	.word	0x40000800
 80054b8:	40000c00 	.word	0x40000c00
 80054bc:	40010400 	.word	0x40010400
 80054c0:	40014000 	.word	0x40014000
 80054c4:	40014400 	.word	0x40014400
 80054c8:	40014800 	.word	0x40014800
 80054cc:	40001800 	.word	0x40001800
 80054d0:	40001c00 	.word	0x40001c00
 80054d4:	40002000 	.word	0x40002000

080054d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054d8:	b480      	push	{r7}
 80054da:	b087      	sub	sp, #28
 80054dc:	af00      	add	r7, sp, #0
 80054de:	60f8      	str	r0, [r7, #12]
 80054e0:	60b9      	str	r1, [r7, #8]
 80054e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	6a1b      	ldr	r3, [r3, #32]
 80054e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	6a1b      	ldr	r3, [r3, #32]
 80054ee:	f023 0201 	bic.w	r2, r3, #1
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	699b      	ldr	r3, [r3, #24]
 80054fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80054fc:	693b      	ldr	r3, [r7, #16]
 80054fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005502:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	011b      	lsls	r3, r3, #4
 8005508:	693a      	ldr	r2, [r7, #16]
 800550a:	4313      	orrs	r3, r2
 800550c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	f023 030a 	bic.w	r3, r3, #10
 8005514:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005516:	697a      	ldr	r2, [r7, #20]
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	4313      	orrs	r3, r2
 800551c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	693a      	ldr	r2, [r7, #16]
 8005522:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	697a      	ldr	r2, [r7, #20]
 8005528:	621a      	str	r2, [r3, #32]
}
 800552a:	bf00      	nop
 800552c:	371c      	adds	r7, #28
 800552e:	46bd      	mov	sp, r7
 8005530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005534:	4770      	bx	lr

08005536 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005536:	b480      	push	{r7}
 8005538:	b087      	sub	sp, #28
 800553a:	af00      	add	r7, sp, #0
 800553c:	60f8      	str	r0, [r7, #12]
 800553e:	60b9      	str	r1, [r7, #8]
 8005540:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	6a1b      	ldr	r3, [r3, #32]
 8005546:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	6a1b      	ldr	r3, [r3, #32]
 800554c:	f023 0210 	bic.w	r2, r3, #16
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	699b      	ldr	r3, [r3, #24]
 8005558:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800555a:	693b      	ldr	r3, [r7, #16]
 800555c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005560:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	031b      	lsls	r3, r3, #12
 8005566:	693a      	ldr	r2, [r7, #16]
 8005568:	4313      	orrs	r3, r2
 800556a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800556c:	697b      	ldr	r3, [r7, #20]
 800556e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005572:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005574:	68bb      	ldr	r3, [r7, #8]
 8005576:	011b      	lsls	r3, r3, #4
 8005578:	697a      	ldr	r2, [r7, #20]
 800557a:	4313      	orrs	r3, r2
 800557c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	693a      	ldr	r2, [r7, #16]
 8005582:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	697a      	ldr	r2, [r7, #20]
 8005588:	621a      	str	r2, [r3, #32]
}
 800558a:	bf00      	nop
 800558c:	371c      	adds	r7, #28
 800558e:	46bd      	mov	sp, r7
 8005590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005594:	4770      	bx	lr

08005596 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005596:	b480      	push	{r7}
 8005598:	b085      	sub	sp, #20
 800559a:	af00      	add	r7, sp, #0
 800559c:	6078      	str	r0, [r7, #4]
 800559e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	689b      	ldr	r3, [r3, #8]
 80055a4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055ac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80055ae:	683a      	ldr	r2, [r7, #0]
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	4313      	orrs	r3, r2
 80055b4:	f043 0307 	orr.w	r3, r3, #7
 80055b8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	68fa      	ldr	r2, [r7, #12]
 80055be:	609a      	str	r2, [r3, #8]
}
 80055c0:	bf00      	nop
 80055c2:	3714      	adds	r7, #20
 80055c4:	46bd      	mov	sp, r7
 80055c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ca:	4770      	bx	lr

080055cc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b087      	sub	sp, #28
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	60f8      	str	r0, [r7, #12]
 80055d4:	60b9      	str	r1, [r7, #8]
 80055d6:	607a      	str	r2, [r7, #4]
 80055d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	689b      	ldr	r3, [r3, #8]
 80055de:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80055e0:	697b      	ldr	r3, [r7, #20]
 80055e2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80055e6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	021a      	lsls	r2, r3, #8
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	431a      	orrs	r2, r3
 80055f0:	68bb      	ldr	r3, [r7, #8]
 80055f2:	4313      	orrs	r3, r2
 80055f4:	697a      	ldr	r2, [r7, #20]
 80055f6:	4313      	orrs	r3, r2
 80055f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	697a      	ldr	r2, [r7, #20]
 80055fe:	609a      	str	r2, [r3, #8]
}
 8005600:	bf00      	nop
 8005602:	371c      	adds	r7, #28
 8005604:	46bd      	mov	sp, r7
 8005606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560a:	4770      	bx	lr

0800560c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800560c:	b480      	push	{r7}
 800560e:	b085      	sub	sp, #20
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
 8005614:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800561c:	2b01      	cmp	r3, #1
 800561e:	d101      	bne.n	8005624 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005620:	2302      	movs	r3, #2
 8005622:	e05a      	b.n	80056da <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2201      	movs	r2, #1
 8005628:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2202      	movs	r2, #2
 8005630:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	689b      	ldr	r3, [r3, #8]
 8005642:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800564a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	68fa      	ldr	r2, [r7, #12]
 8005652:	4313      	orrs	r3, r2
 8005654:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	68fa      	ldr	r2, [r7, #12]
 800565c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	4a21      	ldr	r2, [pc, #132]	@ (80056e8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d022      	beq.n	80056ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005670:	d01d      	beq.n	80056ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	4a1d      	ldr	r2, [pc, #116]	@ (80056ec <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005678:	4293      	cmp	r3, r2
 800567a:	d018      	beq.n	80056ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4a1b      	ldr	r2, [pc, #108]	@ (80056f0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d013      	beq.n	80056ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	4a1a      	ldr	r2, [pc, #104]	@ (80056f4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800568c:	4293      	cmp	r3, r2
 800568e:	d00e      	beq.n	80056ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	4a18      	ldr	r2, [pc, #96]	@ (80056f8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d009      	beq.n	80056ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	4a17      	ldr	r2, [pc, #92]	@ (80056fc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d004      	beq.n	80056ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	4a15      	ldr	r2, [pc, #84]	@ (8005700 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d10c      	bne.n	80056c8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80056ae:	68bb      	ldr	r3, [r7, #8]
 80056b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80056b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	685b      	ldr	r3, [r3, #4]
 80056ba:	68ba      	ldr	r2, [r7, #8]
 80056bc:	4313      	orrs	r3, r2
 80056be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	68ba      	ldr	r2, [r7, #8]
 80056c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2201      	movs	r2, #1
 80056cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2200      	movs	r2, #0
 80056d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80056d8:	2300      	movs	r3, #0
}
 80056da:	4618      	mov	r0, r3
 80056dc:	3714      	adds	r7, #20
 80056de:	46bd      	mov	sp, r7
 80056e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e4:	4770      	bx	lr
 80056e6:	bf00      	nop
 80056e8:	40010000 	.word	0x40010000
 80056ec:	40000400 	.word	0x40000400
 80056f0:	40000800 	.word	0x40000800
 80056f4:	40000c00 	.word	0x40000c00
 80056f8:	40010400 	.word	0x40010400
 80056fc:	40014000 	.word	0x40014000
 8005700:	40001800 	.word	0x40001800

08005704 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005704:	b480      	push	{r7}
 8005706:	b083      	sub	sp, #12
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800570c:	bf00      	nop
 800570e:	370c      	adds	r7, #12
 8005710:	46bd      	mov	sp, r7
 8005712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005716:	4770      	bx	lr

08005718 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005718:	b480      	push	{r7}
 800571a:	b083      	sub	sp, #12
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005720:	bf00      	nop
 8005722:	370c      	adds	r7, #12
 8005724:	46bd      	mov	sp, r7
 8005726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572a:	4770      	bx	lr

0800572c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b082      	sub	sp, #8
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d101      	bne.n	800573e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800573a:	2301      	movs	r3, #1
 800573c:	e042      	b.n	80057c4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005744:	b2db      	uxtb	r3, r3
 8005746:	2b00      	cmp	r3, #0
 8005748:	d106      	bne.n	8005758 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2200      	movs	r2, #0
 800574e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005752:	6878      	ldr	r0, [r7, #4]
 8005754:	f7fc f944 	bl	80019e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2224      	movs	r2, #36	@ 0x24
 800575c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	68da      	ldr	r2, [r3, #12]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800576e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005770:	6878      	ldr	r0, [r7, #4]
 8005772:	f000 f973 	bl	8005a5c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	691a      	ldr	r2, [r3, #16]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005784:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	695a      	ldr	r2, [r3, #20]
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005794:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	68da      	ldr	r2, [r3, #12]
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80057a4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2200      	movs	r2, #0
 80057aa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2220      	movs	r2, #32
 80057b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2220      	movs	r2, #32
 80057b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2200      	movs	r2, #0
 80057c0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80057c2:	2300      	movs	r3, #0
}
 80057c4:	4618      	mov	r0, r3
 80057c6:	3708      	adds	r7, #8
 80057c8:	46bd      	mov	sp, r7
 80057ca:	bd80      	pop	{r7, pc}

080057cc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b08a      	sub	sp, #40	@ 0x28
 80057d0:	af02      	add	r7, sp, #8
 80057d2:	60f8      	str	r0, [r7, #12]
 80057d4:	60b9      	str	r1, [r7, #8]
 80057d6:	603b      	str	r3, [r7, #0]
 80057d8:	4613      	mov	r3, r2
 80057da:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80057dc:	2300      	movs	r3, #0
 80057de:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80057e6:	b2db      	uxtb	r3, r3
 80057e8:	2b20      	cmp	r3, #32
 80057ea:	d175      	bne.n	80058d8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d002      	beq.n	80057f8 <HAL_UART_Transmit+0x2c>
 80057f2:	88fb      	ldrh	r3, [r7, #6]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d101      	bne.n	80057fc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80057f8:	2301      	movs	r3, #1
 80057fa:	e06e      	b.n	80058da <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2200      	movs	r2, #0
 8005800:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2221      	movs	r2, #33	@ 0x21
 8005806:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800580a:	f7fd fca7 	bl	800315c <HAL_GetTick>
 800580e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	88fa      	ldrh	r2, [r7, #6]
 8005814:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	88fa      	ldrh	r2, [r7, #6]
 800581a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	689b      	ldr	r3, [r3, #8]
 8005820:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005824:	d108      	bne.n	8005838 <HAL_UART_Transmit+0x6c>
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	691b      	ldr	r3, [r3, #16]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d104      	bne.n	8005838 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800582e:	2300      	movs	r3, #0
 8005830:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	61bb      	str	r3, [r7, #24]
 8005836:	e003      	b.n	8005840 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005838:	68bb      	ldr	r3, [r7, #8]
 800583a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800583c:	2300      	movs	r3, #0
 800583e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005840:	e02e      	b.n	80058a0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	9300      	str	r3, [sp, #0]
 8005846:	697b      	ldr	r3, [r7, #20]
 8005848:	2200      	movs	r2, #0
 800584a:	2180      	movs	r1, #128	@ 0x80
 800584c:	68f8      	ldr	r0, [r7, #12]
 800584e:	f000 f848 	bl	80058e2 <UART_WaitOnFlagUntilTimeout>
 8005852:	4603      	mov	r3, r0
 8005854:	2b00      	cmp	r3, #0
 8005856:	d005      	beq.n	8005864 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	2220      	movs	r2, #32
 800585c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005860:	2303      	movs	r3, #3
 8005862:	e03a      	b.n	80058da <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005864:	69fb      	ldr	r3, [r7, #28]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d10b      	bne.n	8005882 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800586a:	69bb      	ldr	r3, [r7, #24]
 800586c:	881b      	ldrh	r3, [r3, #0]
 800586e:	461a      	mov	r2, r3
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005878:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800587a:	69bb      	ldr	r3, [r7, #24]
 800587c:	3302      	adds	r3, #2
 800587e:	61bb      	str	r3, [r7, #24]
 8005880:	e007      	b.n	8005892 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005882:	69fb      	ldr	r3, [r7, #28]
 8005884:	781a      	ldrb	r2, [r3, #0]
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800588c:	69fb      	ldr	r3, [r7, #28]
 800588e:	3301      	adds	r3, #1
 8005890:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005896:	b29b      	uxth	r3, r3
 8005898:	3b01      	subs	r3, #1
 800589a:	b29a      	uxth	r2, r3
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80058a4:	b29b      	uxth	r3, r3
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d1cb      	bne.n	8005842 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	9300      	str	r3, [sp, #0]
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	2200      	movs	r2, #0
 80058b2:	2140      	movs	r1, #64	@ 0x40
 80058b4:	68f8      	ldr	r0, [r7, #12]
 80058b6:	f000 f814 	bl	80058e2 <UART_WaitOnFlagUntilTimeout>
 80058ba:	4603      	mov	r3, r0
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d005      	beq.n	80058cc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	2220      	movs	r2, #32
 80058c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80058c8:	2303      	movs	r3, #3
 80058ca:	e006      	b.n	80058da <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	2220      	movs	r2, #32
 80058d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80058d4:	2300      	movs	r3, #0
 80058d6:	e000      	b.n	80058da <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80058d8:	2302      	movs	r3, #2
  }
}
 80058da:	4618      	mov	r0, r3
 80058dc:	3720      	adds	r7, #32
 80058de:	46bd      	mov	sp, r7
 80058e0:	bd80      	pop	{r7, pc}

080058e2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80058e2:	b580      	push	{r7, lr}
 80058e4:	b086      	sub	sp, #24
 80058e6:	af00      	add	r7, sp, #0
 80058e8:	60f8      	str	r0, [r7, #12]
 80058ea:	60b9      	str	r1, [r7, #8]
 80058ec:	603b      	str	r3, [r7, #0]
 80058ee:	4613      	mov	r3, r2
 80058f0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058f2:	e03b      	b.n	800596c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058f4:	6a3b      	ldr	r3, [r7, #32]
 80058f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058fa:	d037      	beq.n	800596c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058fc:	f7fd fc2e 	bl	800315c <HAL_GetTick>
 8005900:	4602      	mov	r2, r0
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	1ad3      	subs	r3, r2, r3
 8005906:	6a3a      	ldr	r2, [r7, #32]
 8005908:	429a      	cmp	r2, r3
 800590a:	d302      	bcc.n	8005912 <UART_WaitOnFlagUntilTimeout+0x30>
 800590c:	6a3b      	ldr	r3, [r7, #32]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d101      	bne.n	8005916 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005912:	2303      	movs	r3, #3
 8005914:	e03a      	b.n	800598c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	68db      	ldr	r3, [r3, #12]
 800591c:	f003 0304 	and.w	r3, r3, #4
 8005920:	2b00      	cmp	r3, #0
 8005922:	d023      	beq.n	800596c <UART_WaitOnFlagUntilTimeout+0x8a>
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	2b80      	cmp	r3, #128	@ 0x80
 8005928:	d020      	beq.n	800596c <UART_WaitOnFlagUntilTimeout+0x8a>
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	2b40      	cmp	r3, #64	@ 0x40
 800592e:	d01d      	beq.n	800596c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f003 0308 	and.w	r3, r3, #8
 800593a:	2b08      	cmp	r3, #8
 800593c:	d116      	bne.n	800596c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800593e:	2300      	movs	r3, #0
 8005940:	617b      	str	r3, [r7, #20]
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	617b      	str	r3, [r7, #20]
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	617b      	str	r3, [r7, #20]
 8005952:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005954:	68f8      	ldr	r0, [r7, #12]
 8005956:	f000 f81d 	bl	8005994 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	2208      	movs	r2, #8
 800595e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2200      	movs	r2, #0
 8005964:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005968:	2301      	movs	r3, #1
 800596a:	e00f      	b.n	800598c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	681a      	ldr	r2, [r3, #0]
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	4013      	ands	r3, r2
 8005976:	68ba      	ldr	r2, [r7, #8]
 8005978:	429a      	cmp	r2, r3
 800597a:	bf0c      	ite	eq
 800597c:	2301      	moveq	r3, #1
 800597e:	2300      	movne	r3, #0
 8005980:	b2db      	uxtb	r3, r3
 8005982:	461a      	mov	r2, r3
 8005984:	79fb      	ldrb	r3, [r7, #7]
 8005986:	429a      	cmp	r2, r3
 8005988:	d0b4      	beq.n	80058f4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800598a:	2300      	movs	r3, #0
}
 800598c:	4618      	mov	r0, r3
 800598e:	3718      	adds	r7, #24
 8005990:	46bd      	mov	sp, r7
 8005992:	bd80      	pop	{r7, pc}

08005994 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005994:	b480      	push	{r7}
 8005996:	b095      	sub	sp, #84	@ 0x54
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	330c      	adds	r3, #12
 80059a2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059a6:	e853 3f00 	ldrex	r3, [r3]
 80059aa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80059ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059ae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80059b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	330c      	adds	r3, #12
 80059ba:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80059bc:	643a      	str	r2, [r7, #64]	@ 0x40
 80059be:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059c0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80059c2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80059c4:	e841 2300 	strex	r3, r2, [r1]
 80059c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80059ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d1e5      	bne.n	800599c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	3314      	adds	r3, #20
 80059d6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059d8:	6a3b      	ldr	r3, [r7, #32]
 80059da:	e853 3f00 	ldrex	r3, [r3]
 80059de:	61fb      	str	r3, [r7, #28]
   return(result);
 80059e0:	69fb      	ldr	r3, [r7, #28]
 80059e2:	f023 0301 	bic.w	r3, r3, #1
 80059e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	3314      	adds	r3, #20
 80059ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80059f0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80059f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80059f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059f8:	e841 2300 	strex	r3, r2, [r1]
 80059fc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80059fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d1e5      	bne.n	80059d0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a08:	2b01      	cmp	r3, #1
 8005a0a:	d119      	bne.n	8005a40 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	330c      	adds	r3, #12
 8005a12:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	e853 3f00 	ldrex	r3, [r3]
 8005a1a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a1c:	68bb      	ldr	r3, [r7, #8]
 8005a1e:	f023 0310 	bic.w	r3, r3, #16
 8005a22:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	330c      	adds	r3, #12
 8005a2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005a2c:	61ba      	str	r2, [r7, #24]
 8005a2e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a30:	6979      	ldr	r1, [r7, #20]
 8005a32:	69ba      	ldr	r2, [r7, #24]
 8005a34:	e841 2300 	strex	r3, r2, [r1]
 8005a38:	613b      	str	r3, [r7, #16]
   return(result);
 8005a3a:	693b      	ldr	r3, [r7, #16]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d1e5      	bne.n	8005a0c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2220      	movs	r2, #32
 8005a44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005a4e:	bf00      	nop
 8005a50:	3754      	adds	r7, #84	@ 0x54
 8005a52:	46bd      	mov	sp, r7
 8005a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a58:	4770      	bx	lr
	...

08005a5c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a60:	b0c0      	sub	sp, #256	@ 0x100
 8005a62:	af00      	add	r7, sp, #0
 8005a64:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	691b      	ldr	r3, [r3, #16]
 8005a70:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005a74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a78:	68d9      	ldr	r1, [r3, #12]
 8005a7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a7e:	681a      	ldr	r2, [r3, #0]
 8005a80:	ea40 0301 	orr.w	r3, r0, r1
 8005a84:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005a86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a8a:	689a      	ldr	r2, [r3, #8]
 8005a8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a90:	691b      	ldr	r3, [r3, #16]
 8005a92:	431a      	orrs	r2, r3
 8005a94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a98:	695b      	ldr	r3, [r3, #20]
 8005a9a:	431a      	orrs	r2, r3
 8005a9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aa0:	69db      	ldr	r3, [r3, #28]
 8005aa2:	4313      	orrs	r3, r2
 8005aa4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005aa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	68db      	ldr	r3, [r3, #12]
 8005ab0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005ab4:	f021 010c 	bic.w	r1, r1, #12
 8005ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005abc:	681a      	ldr	r2, [r3, #0]
 8005abe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005ac2:	430b      	orrs	r3, r1
 8005ac4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005ac6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	695b      	ldr	r3, [r3, #20]
 8005ace:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005ad2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ad6:	6999      	ldr	r1, [r3, #24]
 8005ad8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005adc:	681a      	ldr	r2, [r3, #0]
 8005ade:	ea40 0301 	orr.w	r3, r0, r1
 8005ae2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005ae4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ae8:	681a      	ldr	r2, [r3, #0]
 8005aea:	4b8f      	ldr	r3, [pc, #572]	@ (8005d28 <UART_SetConfig+0x2cc>)
 8005aec:	429a      	cmp	r2, r3
 8005aee:	d005      	beq.n	8005afc <UART_SetConfig+0xa0>
 8005af0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005af4:	681a      	ldr	r2, [r3, #0]
 8005af6:	4b8d      	ldr	r3, [pc, #564]	@ (8005d2c <UART_SetConfig+0x2d0>)
 8005af8:	429a      	cmp	r2, r3
 8005afa:	d104      	bne.n	8005b06 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005afc:	f7fe f830 	bl	8003b60 <HAL_RCC_GetPCLK2Freq>
 8005b00:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005b04:	e003      	b.n	8005b0e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005b06:	f7fe f817 	bl	8003b38 <HAL_RCC_GetPCLK1Freq>
 8005b0a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b12:	69db      	ldr	r3, [r3, #28]
 8005b14:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b18:	f040 810c 	bne.w	8005d34 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005b1c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b20:	2200      	movs	r2, #0
 8005b22:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005b26:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005b2a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005b2e:	4622      	mov	r2, r4
 8005b30:	462b      	mov	r3, r5
 8005b32:	1891      	adds	r1, r2, r2
 8005b34:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005b36:	415b      	adcs	r3, r3
 8005b38:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005b3a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005b3e:	4621      	mov	r1, r4
 8005b40:	eb12 0801 	adds.w	r8, r2, r1
 8005b44:	4629      	mov	r1, r5
 8005b46:	eb43 0901 	adc.w	r9, r3, r1
 8005b4a:	f04f 0200 	mov.w	r2, #0
 8005b4e:	f04f 0300 	mov.w	r3, #0
 8005b52:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005b56:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005b5a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b5e:	4690      	mov	r8, r2
 8005b60:	4699      	mov	r9, r3
 8005b62:	4623      	mov	r3, r4
 8005b64:	eb18 0303 	adds.w	r3, r8, r3
 8005b68:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005b6c:	462b      	mov	r3, r5
 8005b6e:	eb49 0303 	adc.w	r3, r9, r3
 8005b72:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005b76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b7a:	685b      	ldr	r3, [r3, #4]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005b82:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005b86:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005b8a:	460b      	mov	r3, r1
 8005b8c:	18db      	adds	r3, r3, r3
 8005b8e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b90:	4613      	mov	r3, r2
 8005b92:	eb42 0303 	adc.w	r3, r2, r3
 8005b96:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b98:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005b9c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005ba0:	f7fb f822 	bl	8000be8 <__aeabi_uldivmod>
 8005ba4:	4602      	mov	r2, r0
 8005ba6:	460b      	mov	r3, r1
 8005ba8:	4b61      	ldr	r3, [pc, #388]	@ (8005d30 <UART_SetConfig+0x2d4>)
 8005baa:	fba3 2302 	umull	r2, r3, r3, r2
 8005bae:	095b      	lsrs	r3, r3, #5
 8005bb0:	011c      	lsls	r4, r3, #4
 8005bb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005bbc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005bc0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005bc4:	4642      	mov	r2, r8
 8005bc6:	464b      	mov	r3, r9
 8005bc8:	1891      	adds	r1, r2, r2
 8005bca:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005bcc:	415b      	adcs	r3, r3
 8005bce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005bd0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005bd4:	4641      	mov	r1, r8
 8005bd6:	eb12 0a01 	adds.w	sl, r2, r1
 8005bda:	4649      	mov	r1, r9
 8005bdc:	eb43 0b01 	adc.w	fp, r3, r1
 8005be0:	f04f 0200 	mov.w	r2, #0
 8005be4:	f04f 0300 	mov.w	r3, #0
 8005be8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005bec:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005bf0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005bf4:	4692      	mov	sl, r2
 8005bf6:	469b      	mov	fp, r3
 8005bf8:	4643      	mov	r3, r8
 8005bfa:	eb1a 0303 	adds.w	r3, sl, r3
 8005bfe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005c02:	464b      	mov	r3, r9
 8005c04:	eb4b 0303 	adc.w	r3, fp, r3
 8005c08:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005c0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	2200      	movs	r2, #0
 8005c14:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005c18:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005c1c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005c20:	460b      	mov	r3, r1
 8005c22:	18db      	adds	r3, r3, r3
 8005c24:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c26:	4613      	mov	r3, r2
 8005c28:	eb42 0303 	adc.w	r3, r2, r3
 8005c2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c2e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005c32:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005c36:	f7fa ffd7 	bl	8000be8 <__aeabi_uldivmod>
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	460b      	mov	r3, r1
 8005c3e:	4611      	mov	r1, r2
 8005c40:	4b3b      	ldr	r3, [pc, #236]	@ (8005d30 <UART_SetConfig+0x2d4>)
 8005c42:	fba3 2301 	umull	r2, r3, r3, r1
 8005c46:	095b      	lsrs	r3, r3, #5
 8005c48:	2264      	movs	r2, #100	@ 0x64
 8005c4a:	fb02 f303 	mul.w	r3, r2, r3
 8005c4e:	1acb      	subs	r3, r1, r3
 8005c50:	00db      	lsls	r3, r3, #3
 8005c52:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005c56:	4b36      	ldr	r3, [pc, #216]	@ (8005d30 <UART_SetConfig+0x2d4>)
 8005c58:	fba3 2302 	umull	r2, r3, r3, r2
 8005c5c:	095b      	lsrs	r3, r3, #5
 8005c5e:	005b      	lsls	r3, r3, #1
 8005c60:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005c64:	441c      	add	r4, r3
 8005c66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005c70:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005c74:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005c78:	4642      	mov	r2, r8
 8005c7a:	464b      	mov	r3, r9
 8005c7c:	1891      	adds	r1, r2, r2
 8005c7e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005c80:	415b      	adcs	r3, r3
 8005c82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c84:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005c88:	4641      	mov	r1, r8
 8005c8a:	1851      	adds	r1, r2, r1
 8005c8c:	6339      	str	r1, [r7, #48]	@ 0x30
 8005c8e:	4649      	mov	r1, r9
 8005c90:	414b      	adcs	r3, r1
 8005c92:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c94:	f04f 0200 	mov.w	r2, #0
 8005c98:	f04f 0300 	mov.w	r3, #0
 8005c9c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005ca0:	4659      	mov	r1, fp
 8005ca2:	00cb      	lsls	r3, r1, #3
 8005ca4:	4651      	mov	r1, sl
 8005ca6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005caa:	4651      	mov	r1, sl
 8005cac:	00ca      	lsls	r2, r1, #3
 8005cae:	4610      	mov	r0, r2
 8005cb0:	4619      	mov	r1, r3
 8005cb2:	4603      	mov	r3, r0
 8005cb4:	4642      	mov	r2, r8
 8005cb6:	189b      	adds	r3, r3, r2
 8005cb8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005cbc:	464b      	mov	r3, r9
 8005cbe:	460a      	mov	r2, r1
 8005cc0:	eb42 0303 	adc.w	r3, r2, r3
 8005cc4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005cc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ccc:	685b      	ldr	r3, [r3, #4]
 8005cce:	2200      	movs	r2, #0
 8005cd0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005cd4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005cd8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005cdc:	460b      	mov	r3, r1
 8005cde:	18db      	adds	r3, r3, r3
 8005ce0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005ce2:	4613      	mov	r3, r2
 8005ce4:	eb42 0303 	adc.w	r3, r2, r3
 8005ce8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005cea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005cee:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005cf2:	f7fa ff79 	bl	8000be8 <__aeabi_uldivmod>
 8005cf6:	4602      	mov	r2, r0
 8005cf8:	460b      	mov	r3, r1
 8005cfa:	4b0d      	ldr	r3, [pc, #52]	@ (8005d30 <UART_SetConfig+0x2d4>)
 8005cfc:	fba3 1302 	umull	r1, r3, r3, r2
 8005d00:	095b      	lsrs	r3, r3, #5
 8005d02:	2164      	movs	r1, #100	@ 0x64
 8005d04:	fb01 f303 	mul.w	r3, r1, r3
 8005d08:	1ad3      	subs	r3, r2, r3
 8005d0a:	00db      	lsls	r3, r3, #3
 8005d0c:	3332      	adds	r3, #50	@ 0x32
 8005d0e:	4a08      	ldr	r2, [pc, #32]	@ (8005d30 <UART_SetConfig+0x2d4>)
 8005d10:	fba2 2303 	umull	r2, r3, r2, r3
 8005d14:	095b      	lsrs	r3, r3, #5
 8005d16:	f003 0207 	and.w	r2, r3, #7
 8005d1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4422      	add	r2, r4
 8005d22:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005d24:	e106      	b.n	8005f34 <UART_SetConfig+0x4d8>
 8005d26:	bf00      	nop
 8005d28:	40011000 	.word	0x40011000
 8005d2c:	40011400 	.word	0x40011400
 8005d30:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005d34:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d38:	2200      	movs	r2, #0
 8005d3a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005d3e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005d42:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005d46:	4642      	mov	r2, r8
 8005d48:	464b      	mov	r3, r9
 8005d4a:	1891      	adds	r1, r2, r2
 8005d4c:	6239      	str	r1, [r7, #32]
 8005d4e:	415b      	adcs	r3, r3
 8005d50:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d52:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005d56:	4641      	mov	r1, r8
 8005d58:	1854      	adds	r4, r2, r1
 8005d5a:	4649      	mov	r1, r9
 8005d5c:	eb43 0501 	adc.w	r5, r3, r1
 8005d60:	f04f 0200 	mov.w	r2, #0
 8005d64:	f04f 0300 	mov.w	r3, #0
 8005d68:	00eb      	lsls	r3, r5, #3
 8005d6a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005d6e:	00e2      	lsls	r2, r4, #3
 8005d70:	4614      	mov	r4, r2
 8005d72:	461d      	mov	r5, r3
 8005d74:	4643      	mov	r3, r8
 8005d76:	18e3      	adds	r3, r4, r3
 8005d78:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005d7c:	464b      	mov	r3, r9
 8005d7e:	eb45 0303 	adc.w	r3, r5, r3
 8005d82:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005d86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005d92:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005d96:	f04f 0200 	mov.w	r2, #0
 8005d9a:	f04f 0300 	mov.w	r3, #0
 8005d9e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005da2:	4629      	mov	r1, r5
 8005da4:	008b      	lsls	r3, r1, #2
 8005da6:	4621      	mov	r1, r4
 8005da8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005dac:	4621      	mov	r1, r4
 8005dae:	008a      	lsls	r2, r1, #2
 8005db0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005db4:	f7fa ff18 	bl	8000be8 <__aeabi_uldivmod>
 8005db8:	4602      	mov	r2, r0
 8005dba:	460b      	mov	r3, r1
 8005dbc:	4b60      	ldr	r3, [pc, #384]	@ (8005f40 <UART_SetConfig+0x4e4>)
 8005dbe:	fba3 2302 	umull	r2, r3, r3, r2
 8005dc2:	095b      	lsrs	r3, r3, #5
 8005dc4:	011c      	lsls	r4, r3, #4
 8005dc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005dca:	2200      	movs	r2, #0
 8005dcc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005dd0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005dd4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005dd8:	4642      	mov	r2, r8
 8005dda:	464b      	mov	r3, r9
 8005ddc:	1891      	adds	r1, r2, r2
 8005dde:	61b9      	str	r1, [r7, #24]
 8005de0:	415b      	adcs	r3, r3
 8005de2:	61fb      	str	r3, [r7, #28]
 8005de4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005de8:	4641      	mov	r1, r8
 8005dea:	1851      	adds	r1, r2, r1
 8005dec:	6139      	str	r1, [r7, #16]
 8005dee:	4649      	mov	r1, r9
 8005df0:	414b      	adcs	r3, r1
 8005df2:	617b      	str	r3, [r7, #20]
 8005df4:	f04f 0200 	mov.w	r2, #0
 8005df8:	f04f 0300 	mov.w	r3, #0
 8005dfc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005e00:	4659      	mov	r1, fp
 8005e02:	00cb      	lsls	r3, r1, #3
 8005e04:	4651      	mov	r1, sl
 8005e06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e0a:	4651      	mov	r1, sl
 8005e0c:	00ca      	lsls	r2, r1, #3
 8005e0e:	4610      	mov	r0, r2
 8005e10:	4619      	mov	r1, r3
 8005e12:	4603      	mov	r3, r0
 8005e14:	4642      	mov	r2, r8
 8005e16:	189b      	adds	r3, r3, r2
 8005e18:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005e1c:	464b      	mov	r3, r9
 8005e1e:	460a      	mov	r2, r1
 8005e20:	eb42 0303 	adc.w	r3, r2, r3
 8005e24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005e32:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005e34:	f04f 0200 	mov.w	r2, #0
 8005e38:	f04f 0300 	mov.w	r3, #0
 8005e3c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005e40:	4649      	mov	r1, r9
 8005e42:	008b      	lsls	r3, r1, #2
 8005e44:	4641      	mov	r1, r8
 8005e46:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e4a:	4641      	mov	r1, r8
 8005e4c:	008a      	lsls	r2, r1, #2
 8005e4e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005e52:	f7fa fec9 	bl	8000be8 <__aeabi_uldivmod>
 8005e56:	4602      	mov	r2, r0
 8005e58:	460b      	mov	r3, r1
 8005e5a:	4611      	mov	r1, r2
 8005e5c:	4b38      	ldr	r3, [pc, #224]	@ (8005f40 <UART_SetConfig+0x4e4>)
 8005e5e:	fba3 2301 	umull	r2, r3, r3, r1
 8005e62:	095b      	lsrs	r3, r3, #5
 8005e64:	2264      	movs	r2, #100	@ 0x64
 8005e66:	fb02 f303 	mul.w	r3, r2, r3
 8005e6a:	1acb      	subs	r3, r1, r3
 8005e6c:	011b      	lsls	r3, r3, #4
 8005e6e:	3332      	adds	r3, #50	@ 0x32
 8005e70:	4a33      	ldr	r2, [pc, #204]	@ (8005f40 <UART_SetConfig+0x4e4>)
 8005e72:	fba2 2303 	umull	r2, r3, r2, r3
 8005e76:	095b      	lsrs	r3, r3, #5
 8005e78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e7c:	441c      	add	r4, r3
 8005e7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e82:	2200      	movs	r2, #0
 8005e84:	673b      	str	r3, [r7, #112]	@ 0x70
 8005e86:	677a      	str	r2, [r7, #116]	@ 0x74
 8005e88:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005e8c:	4642      	mov	r2, r8
 8005e8e:	464b      	mov	r3, r9
 8005e90:	1891      	adds	r1, r2, r2
 8005e92:	60b9      	str	r1, [r7, #8]
 8005e94:	415b      	adcs	r3, r3
 8005e96:	60fb      	str	r3, [r7, #12]
 8005e98:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005e9c:	4641      	mov	r1, r8
 8005e9e:	1851      	adds	r1, r2, r1
 8005ea0:	6039      	str	r1, [r7, #0]
 8005ea2:	4649      	mov	r1, r9
 8005ea4:	414b      	adcs	r3, r1
 8005ea6:	607b      	str	r3, [r7, #4]
 8005ea8:	f04f 0200 	mov.w	r2, #0
 8005eac:	f04f 0300 	mov.w	r3, #0
 8005eb0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005eb4:	4659      	mov	r1, fp
 8005eb6:	00cb      	lsls	r3, r1, #3
 8005eb8:	4651      	mov	r1, sl
 8005eba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005ebe:	4651      	mov	r1, sl
 8005ec0:	00ca      	lsls	r2, r1, #3
 8005ec2:	4610      	mov	r0, r2
 8005ec4:	4619      	mov	r1, r3
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	4642      	mov	r2, r8
 8005eca:	189b      	adds	r3, r3, r2
 8005ecc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005ece:	464b      	mov	r3, r9
 8005ed0:	460a      	mov	r2, r1
 8005ed2:	eb42 0303 	adc.w	r3, r2, r3
 8005ed6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005ed8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005edc:	685b      	ldr	r3, [r3, #4]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	663b      	str	r3, [r7, #96]	@ 0x60
 8005ee2:	667a      	str	r2, [r7, #100]	@ 0x64
 8005ee4:	f04f 0200 	mov.w	r2, #0
 8005ee8:	f04f 0300 	mov.w	r3, #0
 8005eec:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005ef0:	4649      	mov	r1, r9
 8005ef2:	008b      	lsls	r3, r1, #2
 8005ef4:	4641      	mov	r1, r8
 8005ef6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005efa:	4641      	mov	r1, r8
 8005efc:	008a      	lsls	r2, r1, #2
 8005efe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005f02:	f7fa fe71 	bl	8000be8 <__aeabi_uldivmod>
 8005f06:	4602      	mov	r2, r0
 8005f08:	460b      	mov	r3, r1
 8005f0a:	4b0d      	ldr	r3, [pc, #52]	@ (8005f40 <UART_SetConfig+0x4e4>)
 8005f0c:	fba3 1302 	umull	r1, r3, r3, r2
 8005f10:	095b      	lsrs	r3, r3, #5
 8005f12:	2164      	movs	r1, #100	@ 0x64
 8005f14:	fb01 f303 	mul.w	r3, r1, r3
 8005f18:	1ad3      	subs	r3, r2, r3
 8005f1a:	011b      	lsls	r3, r3, #4
 8005f1c:	3332      	adds	r3, #50	@ 0x32
 8005f1e:	4a08      	ldr	r2, [pc, #32]	@ (8005f40 <UART_SetConfig+0x4e4>)
 8005f20:	fba2 2303 	umull	r2, r3, r2, r3
 8005f24:	095b      	lsrs	r3, r3, #5
 8005f26:	f003 020f 	and.w	r2, r3, #15
 8005f2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4422      	add	r2, r4
 8005f32:	609a      	str	r2, [r3, #8]
}
 8005f34:	bf00      	nop
 8005f36:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f40:	51eb851f 	.word	0x51eb851f

08005f44 <__cvt>:
 8005f44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f48:	ec57 6b10 	vmov	r6, r7, d0
 8005f4c:	2f00      	cmp	r7, #0
 8005f4e:	460c      	mov	r4, r1
 8005f50:	4619      	mov	r1, r3
 8005f52:	463b      	mov	r3, r7
 8005f54:	bfbb      	ittet	lt
 8005f56:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005f5a:	461f      	movlt	r7, r3
 8005f5c:	2300      	movge	r3, #0
 8005f5e:	232d      	movlt	r3, #45	@ 0x2d
 8005f60:	700b      	strb	r3, [r1, #0]
 8005f62:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005f64:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005f68:	4691      	mov	r9, r2
 8005f6a:	f023 0820 	bic.w	r8, r3, #32
 8005f6e:	bfbc      	itt	lt
 8005f70:	4632      	movlt	r2, r6
 8005f72:	4616      	movlt	r6, r2
 8005f74:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005f78:	d005      	beq.n	8005f86 <__cvt+0x42>
 8005f7a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005f7e:	d100      	bne.n	8005f82 <__cvt+0x3e>
 8005f80:	3401      	adds	r4, #1
 8005f82:	2102      	movs	r1, #2
 8005f84:	e000      	b.n	8005f88 <__cvt+0x44>
 8005f86:	2103      	movs	r1, #3
 8005f88:	ab03      	add	r3, sp, #12
 8005f8a:	9301      	str	r3, [sp, #4]
 8005f8c:	ab02      	add	r3, sp, #8
 8005f8e:	9300      	str	r3, [sp, #0]
 8005f90:	ec47 6b10 	vmov	d0, r6, r7
 8005f94:	4653      	mov	r3, sl
 8005f96:	4622      	mov	r2, r4
 8005f98:	f000 fe4e 	bl	8006c38 <_dtoa_r>
 8005f9c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005fa0:	4605      	mov	r5, r0
 8005fa2:	d119      	bne.n	8005fd8 <__cvt+0x94>
 8005fa4:	f019 0f01 	tst.w	r9, #1
 8005fa8:	d00e      	beq.n	8005fc8 <__cvt+0x84>
 8005faa:	eb00 0904 	add.w	r9, r0, r4
 8005fae:	2200      	movs	r2, #0
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	4630      	mov	r0, r6
 8005fb4:	4639      	mov	r1, r7
 8005fb6:	f7fa fda7 	bl	8000b08 <__aeabi_dcmpeq>
 8005fba:	b108      	cbz	r0, 8005fc0 <__cvt+0x7c>
 8005fbc:	f8cd 900c 	str.w	r9, [sp, #12]
 8005fc0:	2230      	movs	r2, #48	@ 0x30
 8005fc2:	9b03      	ldr	r3, [sp, #12]
 8005fc4:	454b      	cmp	r3, r9
 8005fc6:	d31e      	bcc.n	8006006 <__cvt+0xc2>
 8005fc8:	9b03      	ldr	r3, [sp, #12]
 8005fca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005fcc:	1b5b      	subs	r3, r3, r5
 8005fce:	4628      	mov	r0, r5
 8005fd0:	6013      	str	r3, [r2, #0]
 8005fd2:	b004      	add	sp, #16
 8005fd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fd8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005fdc:	eb00 0904 	add.w	r9, r0, r4
 8005fe0:	d1e5      	bne.n	8005fae <__cvt+0x6a>
 8005fe2:	7803      	ldrb	r3, [r0, #0]
 8005fe4:	2b30      	cmp	r3, #48	@ 0x30
 8005fe6:	d10a      	bne.n	8005ffe <__cvt+0xba>
 8005fe8:	2200      	movs	r2, #0
 8005fea:	2300      	movs	r3, #0
 8005fec:	4630      	mov	r0, r6
 8005fee:	4639      	mov	r1, r7
 8005ff0:	f7fa fd8a 	bl	8000b08 <__aeabi_dcmpeq>
 8005ff4:	b918      	cbnz	r0, 8005ffe <__cvt+0xba>
 8005ff6:	f1c4 0401 	rsb	r4, r4, #1
 8005ffa:	f8ca 4000 	str.w	r4, [sl]
 8005ffe:	f8da 3000 	ldr.w	r3, [sl]
 8006002:	4499      	add	r9, r3
 8006004:	e7d3      	b.n	8005fae <__cvt+0x6a>
 8006006:	1c59      	adds	r1, r3, #1
 8006008:	9103      	str	r1, [sp, #12]
 800600a:	701a      	strb	r2, [r3, #0]
 800600c:	e7d9      	b.n	8005fc2 <__cvt+0x7e>

0800600e <__exponent>:
 800600e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006010:	2900      	cmp	r1, #0
 8006012:	bfba      	itte	lt
 8006014:	4249      	neglt	r1, r1
 8006016:	232d      	movlt	r3, #45	@ 0x2d
 8006018:	232b      	movge	r3, #43	@ 0x2b
 800601a:	2909      	cmp	r1, #9
 800601c:	7002      	strb	r2, [r0, #0]
 800601e:	7043      	strb	r3, [r0, #1]
 8006020:	dd29      	ble.n	8006076 <__exponent+0x68>
 8006022:	f10d 0307 	add.w	r3, sp, #7
 8006026:	461d      	mov	r5, r3
 8006028:	270a      	movs	r7, #10
 800602a:	461a      	mov	r2, r3
 800602c:	fbb1 f6f7 	udiv	r6, r1, r7
 8006030:	fb07 1416 	mls	r4, r7, r6, r1
 8006034:	3430      	adds	r4, #48	@ 0x30
 8006036:	f802 4c01 	strb.w	r4, [r2, #-1]
 800603a:	460c      	mov	r4, r1
 800603c:	2c63      	cmp	r4, #99	@ 0x63
 800603e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006042:	4631      	mov	r1, r6
 8006044:	dcf1      	bgt.n	800602a <__exponent+0x1c>
 8006046:	3130      	adds	r1, #48	@ 0x30
 8006048:	1e94      	subs	r4, r2, #2
 800604a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800604e:	1c41      	adds	r1, r0, #1
 8006050:	4623      	mov	r3, r4
 8006052:	42ab      	cmp	r3, r5
 8006054:	d30a      	bcc.n	800606c <__exponent+0x5e>
 8006056:	f10d 0309 	add.w	r3, sp, #9
 800605a:	1a9b      	subs	r3, r3, r2
 800605c:	42ac      	cmp	r4, r5
 800605e:	bf88      	it	hi
 8006060:	2300      	movhi	r3, #0
 8006062:	3302      	adds	r3, #2
 8006064:	4403      	add	r3, r0
 8006066:	1a18      	subs	r0, r3, r0
 8006068:	b003      	add	sp, #12
 800606a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800606c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006070:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006074:	e7ed      	b.n	8006052 <__exponent+0x44>
 8006076:	2330      	movs	r3, #48	@ 0x30
 8006078:	3130      	adds	r1, #48	@ 0x30
 800607a:	7083      	strb	r3, [r0, #2]
 800607c:	70c1      	strb	r1, [r0, #3]
 800607e:	1d03      	adds	r3, r0, #4
 8006080:	e7f1      	b.n	8006066 <__exponent+0x58>
	...

08006084 <_printf_float>:
 8006084:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006088:	b08d      	sub	sp, #52	@ 0x34
 800608a:	460c      	mov	r4, r1
 800608c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006090:	4616      	mov	r6, r2
 8006092:	461f      	mov	r7, r3
 8006094:	4605      	mov	r5, r0
 8006096:	f000 fccd 	bl	8006a34 <_localeconv_r>
 800609a:	6803      	ldr	r3, [r0, #0]
 800609c:	9304      	str	r3, [sp, #16]
 800609e:	4618      	mov	r0, r3
 80060a0:	f7fa f906 	bl	80002b0 <strlen>
 80060a4:	2300      	movs	r3, #0
 80060a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80060a8:	f8d8 3000 	ldr.w	r3, [r8]
 80060ac:	9005      	str	r0, [sp, #20]
 80060ae:	3307      	adds	r3, #7
 80060b0:	f023 0307 	bic.w	r3, r3, #7
 80060b4:	f103 0208 	add.w	r2, r3, #8
 80060b8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80060bc:	f8d4 b000 	ldr.w	fp, [r4]
 80060c0:	f8c8 2000 	str.w	r2, [r8]
 80060c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80060c8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80060cc:	9307      	str	r3, [sp, #28]
 80060ce:	f8cd 8018 	str.w	r8, [sp, #24]
 80060d2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80060d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060da:	4b9c      	ldr	r3, [pc, #624]	@ (800634c <_printf_float+0x2c8>)
 80060dc:	f04f 32ff 	mov.w	r2, #4294967295
 80060e0:	f7fa fd44 	bl	8000b6c <__aeabi_dcmpun>
 80060e4:	bb70      	cbnz	r0, 8006144 <_printf_float+0xc0>
 80060e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060ea:	4b98      	ldr	r3, [pc, #608]	@ (800634c <_printf_float+0x2c8>)
 80060ec:	f04f 32ff 	mov.w	r2, #4294967295
 80060f0:	f7fa fd1e 	bl	8000b30 <__aeabi_dcmple>
 80060f4:	bb30      	cbnz	r0, 8006144 <_printf_float+0xc0>
 80060f6:	2200      	movs	r2, #0
 80060f8:	2300      	movs	r3, #0
 80060fa:	4640      	mov	r0, r8
 80060fc:	4649      	mov	r1, r9
 80060fe:	f7fa fd0d 	bl	8000b1c <__aeabi_dcmplt>
 8006102:	b110      	cbz	r0, 800610a <_printf_float+0x86>
 8006104:	232d      	movs	r3, #45	@ 0x2d
 8006106:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800610a:	4a91      	ldr	r2, [pc, #580]	@ (8006350 <_printf_float+0x2cc>)
 800610c:	4b91      	ldr	r3, [pc, #580]	@ (8006354 <_printf_float+0x2d0>)
 800610e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006112:	bf94      	ite	ls
 8006114:	4690      	movls	r8, r2
 8006116:	4698      	movhi	r8, r3
 8006118:	2303      	movs	r3, #3
 800611a:	6123      	str	r3, [r4, #16]
 800611c:	f02b 0304 	bic.w	r3, fp, #4
 8006120:	6023      	str	r3, [r4, #0]
 8006122:	f04f 0900 	mov.w	r9, #0
 8006126:	9700      	str	r7, [sp, #0]
 8006128:	4633      	mov	r3, r6
 800612a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800612c:	4621      	mov	r1, r4
 800612e:	4628      	mov	r0, r5
 8006130:	f000 f9d2 	bl	80064d8 <_printf_common>
 8006134:	3001      	adds	r0, #1
 8006136:	f040 808d 	bne.w	8006254 <_printf_float+0x1d0>
 800613a:	f04f 30ff 	mov.w	r0, #4294967295
 800613e:	b00d      	add	sp, #52	@ 0x34
 8006140:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006144:	4642      	mov	r2, r8
 8006146:	464b      	mov	r3, r9
 8006148:	4640      	mov	r0, r8
 800614a:	4649      	mov	r1, r9
 800614c:	f7fa fd0e 	bl	8000b6c <__aeabi_dcmpun>
 8006150:	b140      	cbz	r0, 8006164 <_printf_float+0xe0>
 8006152:	464b      	mov	r3, r9
 8006154:	2b00      	cmp	r3, #0
 8006156:	bfbc      	itt	lt
 8006158:	232d      	movlt	r3, #45	@ 0x2d
 800615a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800615e:	4a7e      	ldr	r2, [pc, #504]	@ (8006358 <_printf_float+0x2d4>)
 8006160:	4b7e      	ldr	r3, [pc, #504]	@ (800635c <_printf_float+0x2d8>)
 8006162:	e7d4      	b.n	800610e <_printf_float+0x8a>
 8006164:	6863      	ldr	r3, [r4, #4]
 8006166:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800616a:	9206      	str	r2, [sp, #24]
 800616c:	1c5a      	adds	r2, r3, #1
 800616e:	d13b      	bne.n	80061e8 <_printf_float+0x164>
 8006170:	2306      	movs	r3, #6
 8006172:	6063      	str	r3, [r4, #4]
 8006174:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006178:	2300      	movs	r3, #0
 800617a:	6022      	str	r2, [r4, #0]
 800617c:	9303      	str	r3, [sp, #12]
 800617e:	ab0a      	add	r3, sp, #40	@ 0x28
 8006180:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006184:	ab09      	add	r3, sp, #36	@ 0x24
 8006186:	9300      	str	r3, [sp, #0]
 8006188:	6861      	ldr	r1, [r4, #4]
 800618a:	ec49 8b10 	vmov	d0, r8, r9
 800618e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006192:	4628      	mov	r0, r5
 8006194:	f7ff fed6 	bl	8005f44 <__cvt>
 8006198:	9b06      	ldr	r3, [sp, #24]
 800619a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800619c:	2b47      	cmp	r3, #71	@ 0x47
 800619e:	4680      	mov	r8, r0
 80061a0:	d129      	bne.n	80061f6 <_printf_float+0x172>
 80061a2:	1cc8      	adds	r0, r1, #3
 80061a4:	db02      	blt.n	80061ac <_printf_float+0x128>
 80061a6:	6863      	ldr	r3, [r4, #4]
 80061a8:	4299      	cmp	r1, r3
 80061aa:	dd41      	ble.n	8006230 <_printf_float+0x1ac>
 80061ac:	f1aa 0a02 	sub.w	sl, sl, #2
 80061b0:	fa5f fa8a 	uxtb.w	sl, sl
 80061b4:	3901      	subs	r1, #1
 80061b6:	4652      	mov	r2, sl
 80061b8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80061bc:	9109      	str	r1, [sp, #36]	@ 0x24
 80061be:	f7ff ff26 	bl	800600e <__exponent>
 80061c2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80061c4:	1813      	adds	r3, r2, r0
 80061c6:	2a01      	cmp	r2, #1
 80061c8:	4681      	mov	r9, r0
 80061ca:	6123      	str	r3, [r4, #16]
 80061cc:	dc02      	bgt.n	80061d4 <_printf_float+0x150>
 80061ce:	6822      	ldr	r2, [r4, #0]
 80061d0:	07d2      	lsls	r2, r2, #31
 80061d2:	d501      	bpl.n	80061d8 <_printf_float+0x154>
 80061d4:	3301      	adds	r3, #1
 80061d6:	6123      	str	r3, [r4, #16]
 80061d8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d0a2      	beq.n	8006126 <_printf_float+0xa2>
 80061e0:	232d      	movs	r3, #45	@ 0x2d
 80061e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80061e6:	e79e      	b.n	8006126 <_printf_float+0xa2>
 80061e8:	9a06      	ldr	r2, [sp, #24]
 80061ea:	2a47      	cmp	r2, #71	@ 0x47
 80061ec:	d1c2      	bne.n	8006174 <_printf_float+0xf0>
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d1c0      	bne.n	8006174 <_printf_float+0xf0>
 80061f2:	2301      	movs	r3, #1
 80061f4:	e7bd      	b.n	8006172 <_printf_float+0xee>
 80061f6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80061fa:	d9db      	bls.n	80061b4 <_printf_float+0x130>
 80061fc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006200:	d118      	bne.n	8006234 <_printf_float+0x1b0>
 8006202:	2900      	cmp	r1, #0
 8006204:	6863      	ldr	r3, [r4, #4]
 8006206:	dd0b      	ble.n	8006220 <_printf_float+0x19c>
 8006208:	6121      	str	r1, [r4, #16]
 800620a:	b913      	cbnz	r3, 8006212 <_printf_float+0x18e>
 800620c:	6822      	ldr	r2, [r4, #0]
 800620e:	07d0      	lsls	r0, r2, #31
 8006210:	d502      	bpl.n	8006218 <_printf_float+0x194>
 8006212:	3301      	adds	r3, #1
 8006214:	440b      	add	r3, r1
 8006216:	6123      	str	r3, [r4, #16]
 8006218:	65a1      	str	r1, [r4, #88]	@ 0x58
 800621a:	f04f 0900 	mov.w	r9, #0
 800621e:	e7db      	b.n	80061d8 <_printf_float+0x154>
 8006220:	b913      	cbnz	r3, 8006228 <_printf_float+0x1a4>
 8006222:	6822      	ldr	r2, [r4, #0]
 8006224:	07d2      	lsls	r2, r2, #31
 8006226:	d501      	bpl.n	800622c <_printf_float+0x1a8>
 8006228:	3302      	adds	r3, #2
 800622a:	e7f4      	b.n	8006216 <_printf_float+0x192>
 800622c:	2301      	movs	r3, #1
 800622e:	e7f2      	b.n	8006216 <_printf_float+0x192>
 8006230:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006234:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006236:	4299      	cmp	r1, r3
 8006238:	db05      	blt.n	8006246 <_printf_float+0x1c2>
 800623a:	6823      	ldr	r3, [r4, #0]
 800623c:	6121      	str	r1, [r4, #16]
 800623e:	07d8      	lsls	r0, r3, #31
 8006240:	d5ea      	bpl.n	8006218 <_printf_float+0x194>
 8006242:	1c4b      	adds	r3, r1, #1
 8006244:	e7e7      	b.n	8006216 <_printf_float+0x192>
 8006246:	2900      	cmp	r1, #0
 8006248:	bfd4      	ite	le
 800624a:	f1c1 0202 	rsble	r2, r1, #2
 800624e:	2201      	movgt	r2, #1
 8006250:	4413      	add	r3, r2
 8006252:	e7e0      	b.n	8006216 <_printf_float+0x192>
 8006254:	6823      	ldr	r3, [r4, #0]
 8006256:	055a      	lsls	r2, r3, #21
 8006258:	d407      	bmi.n	800626a <_printf_float+0x1e6>
 800625a:	6923      	ldr	r3, [r4, #16]
 800625c:	4642      	mov	r2, r8
 800625e:	4631      	mov	r1, r6
 8006260:	4628      	mov	r0, r5
 8006262:	47b8      	blx	r7
 8006264:	3001      	adds	r0, #1
 8006266:	d12b      	bne.n	80062c0 <_printf_float+0x23c>
 8006268:	e767      	b.n	800613a <_printf_float+0xb6>
 800626a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800626e:	f240 80dd 	bls.w	800642c <_printf_float+0x3a8>
 8006272:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006276:	2200      	movs	r2, #0
 8006278:	2300      	movs	r3, #0
 800627a:	f7fa fc45 	bl	8000b08 <__aeabi_dcmpeq>
 800627e:	2800      	cmp	r0, #0
 8006280:	d033      	beq.n	80062ea <_printf_float+0x266>
 8006282:	4a37      	ldr	r2, [pc, #220]	@ (8006360 <_printf_float+0x2dc>)
 8006284:	2301      	movs	r3, #1
 8006286:	4631      	mov	r1, r6
 8006288:	4628      	mov	r0, r5
 800628a:	47b8      	blx	r7
 800628c:	3001      	adds	r0, #1
 800628e:	f43f af54 	beq.w	800613a <_printf_float+0xb6>
 8006292:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006296:	4543      	cmp	r3, r8
 8006298:	db02      	blt.n	80062a0 <_printf_float+0x21c>
 800629a:	6823      	ldr	r3, [r4, #0]
 800629c:	07d8      	lsls	r0, r3, #31
 800629e:	d50f      	bpl.n	80062c0 <_printf_float+0x23c>
 80062a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80062a4:	4631      	mov	r1, r6
 80062a6:	4628      	mov	r0, r5
 80062a8:	47b8      	blx	r7
 80062aa:	3001      	adds	r0, #1
 80062ac:	f43f af45 	beq.w	800613a <_printf_float+0xb6>
 80062b0:	f04f 0900 	mov.w	r9, #0
 80062b4:	f108 38ff 	add.w	r8, r8, #4294967295
 80062b8:	f104 0a1a 	add.w	sl, r4, #26
 80062bc:	45c8      	cmp	r8, r9
 80062be:	dc09      	bgt.n	80062d4 <_printf_float+0x250>
 80062c0:	6823      	ldr	r3, [r4, #0]
 80062c2:	079b      	lsls	r3, r3, #30
 80062c4:	f100 8103 	bmi.w	80064ce <_printf_float+0x44a>
 80062c8:	68e0      	ldr	r0, [r4, #12]
 80062ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80062cc:	4298      	cmp	r0, r3
 80062ce:	bfb8      	it	lt
 80062d0:	4618      	movlt	r0, r3
 80062d2:	e734      	b.n	800613e <_printf_float+0xba>
 80062d4:	2301      	movs	r3, #1
 80062d6:	4652      	mov	r2, sl
 80062d8:	4631      	mov	r1, r6
 80062da:	4628      	mov	r0, r5
 80062dc:	47b8      	blx	r7
 80062de:	3001      	adds	r0, #1
 80062e0:	f43f af2b 	beq.w	800613a <_printf_float+0xb6>
 80062e4:	f109 0901 	add.w	r9, r9, #1
 80062e8:	e7e8      	b.n	80062bc <_printf_float+0x238>
 80062ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	dc39      	bgt.n	8006364 <_printf_float+0x2e0>
 80062f0:	4a1b      	ldr	r2, [pc, #108]	@ (8006360 <_printf_float+0x2dc>)
 80062f2:	2301      	movs	r3, #1
 80062f4:	4631      	mov	r1, r6
 80062f6:	4628      	mov	r0, r5
 80062f8:	47b8      	blx	r7
 80062fa:	3001      	adds	r0, #1
 80062fc:	f43f af1d 	beq.w	800613a <_printf_float+0xb6>
 8006300:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006304:	ea59 0303 	orrs.w	r3, r9, r3
 8006308:	d102      	bne.n	8006310 <_printf_float+0x28c>
 800630a:	6823      	ldr	r3, [r4, #0]
 800630c:	07d9      	lsls	r1, r3, #31
 800630e:	d5d7      	bpl.n	80062c0 <_printf_float+0x23c>
 8006310:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006314:	4631      	mov	r1, r6
 8006316:	4628      	mov	r0, r5
 8006318:	47b8      	blx	r7
 800631a:	3001      	adds	r0, #1
 800631c:	f43f af0d 	beq.w	800613a <_printf_float+0xb6>
 8006320:	f04f 0a00 	mov.w	sl, #0
 8006324:	f104 0b1a 	add.w	fp, r4, #26
 8006328:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800632a:	425b      	negs	r3, r3
 800632c:	4553      	cmp	r3, sl
 800632e:	dc01      	bgt.n	8006334 <_printf_float+0x2b0>
 8006330:	464b      	mov	r3, r9
 8006332:	e793      	b.n	800625c <_printf_float+0x1d8>
 8006334:	2301      	movs	r3, #1
 8006336:	465a      	mov	r2, fp
 8006338:	4631      	mov	r1, r6
 800633a:	4628      	mov	r0, r5
 800633c:	47b8      	blx	r7
 800633e:	3001      	adds	r0, #1
 8006340:	f43f aefb 	beq.w	800613a <_printf_float+0xb6>
 8006344:	f10a 0a01 	add.w	sl, sl, #1
 8006348:	e7ee      	b.n	8006328 <_printf_float+0x2a4>
 800634a:	bf00      	nop
 800634c:	7fefffff 	.word	0x7fefffff
 8006350:	080088a8 	.word	0x080088a8
 8006354:	080088ac 	.word	0x080088ac
 8006358:	080088b0 	.word	0x080088b0
 800635c:	080088b4 	.word	0x080088b4
 8006360:	080088b8 	.word	0x080088b8
 8006364:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006366:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800636a:	4553      	cmp	r3, sl
 800636c:	bfa8      	it	ge
 800636e:	4653      	movge	r3, sl
 8006370:	2b00      	cmp	r3, #0
 8006372:	4699      	mov	r9, r3
 8006374:	dc36      	bgt.n	80063e4 <_printf_float+0x360>
 8006376:	f04f 0b00 	mov.w	fp, #0
 800637a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800637e:	f104 021a 	add.w	r2, r4, #26
 8006382:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006384:	9306      	str	r3, [sp, #24]
 8006386:	eba3 0309 	sub.w	r3, r3, r9
 800638a:	455b      	cmp	r3, fp
 800638c:	dc31      	bgt.n	80063f2 <_printf_float+0x36e>
 800638e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006390:	459a      	cmp	sl, r3
 8006392:	dc3a      	bgt.n	800640a <_printf_float+0x386>
 8006394:	6823      	ldr	r3, [r4, #0]
 8006396:	07da      	lsls	r2, r3, #31
 8006398:	d437      	bmi.n	800640a <_printf_float+0x386>
 800639a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800639c:	ebaa 0903 	sub.w	r9, sl, r3
 80063a0:	9b06      	ldr	r3, [sp, #24]
 80063a2:	ebaa 0303 	sub.w	r3, sl, r3
 80063a6:	4599      	cmp	r9, r3
 80063a8:	bfa8      	it	ge
 80063aa:	4699      	movge	r9, r3
 80063ac:	f1b9 0f00 	cmp.w	r9, #0
 80063b0:	dc33      	bgt.n	800641a <_printf_float+0x396>
 80063b2:	f04f 0800 	mov.w	r8, #0
 80063b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80063ba:	f104 0b1a 	add.w	fp, r4, #26
 80063be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063c0:	ebaa 0303 	sub.w	r3, sl, r3
 80063c4:	eba3 0309 	sub.w	r3, r3, r9
 80063c8:	4543      	cmp	r3, r8
 80063ca:	f77f af79 	ble.w	80062c0 <_printf_float+0x23c>
 80063ce:	2301      	movs	r3, #1
 80063d0:	465a      	mov	r2, fp
 80063d2:	4631      	mov	r1, r6
 80063d4:	4628      	mov	r0, r5
 80063d6:	47b8      	blx	r7
 80063d8:	3001      	adds	r0, #1
 80063da:	f43f aeae 	beq.w	800613a <_printf_float+0xb6>
 80063de:	f108 0801 	add.w	r8, r8, #1
 80063e2:	e7ec      	b.n	80063be <_printf_float+0x33a>
 80063e4:	4642      	mov	r2, r8
 80063e6:	4631      	mov	r1, r6
 80063e8:	4628      	mov	r0, r5
 80063ea:	47b8      	blx	r7
 80063ec:	3001      	adds	r0, #1
 80063ee:	d1c2      	bne.n	8006376 <_printf_float+0x2f2>
 80063f0:	e6a3      	b.n	800613a <_printf_float+0xb6>
 80063f2:	2301      	movs	r3, #1
 80063f4:	4631      	mov	r1, r6
 80063f6:	4628      	mov	r0, r5
 80063f8:	9206      	str	r2, [sp, #24]
 80063fa:	47b8      	blx	r7
 80063fc:	3001      	adds	r0, #1
 80063fe:	f43f ae9c 	beq.w	800613a <_printf_float+0xb6>
 8006402:	9a06      	ldr	r2, [sp, #24]
 8006404:	f10b 0b01 	add.w	fp, fp, #1
 8006408:	e7bb      	b.n	8006382 <_printf_float+0x2fe>
 800640a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800640e:	4631      	mov	r1, r6
 8006410:	4628      	mov	r0, r5
 8006412:	47b8      	blx	r7
 8006414:	3001      	adds	r0, #1
 8006416:	d1c0      	bne.n	800639a <_printf_float+0x316>
 8006418:	e68f      	b.n	800613a <_printf_float+0xb6>
 800641a:	9a06      	ldr	r2, [sp, #24]
 800641c:	464b      	mov	r3, r9
 800641e:	4442      	add	r2, r8
 8006420:	4631      	mov	r1, r6
 8006422:	4628      	mov	r0, r5
 8006424:	47b8      	blx	r7
 8006426:	3001      	adds	r0, #1
 8006428:	d1c3      	bne.n	80063b2 <_printf_float+0x32e>
 800642a:	e686      	b.n	800613a <_printf_float+0xb6>
 800642c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006430:	f1ba 0f01 	cmp.w	sl, #1
 8006434:	dc01      	bgt.n	800643a <_printf_float+0x3b6>
 8006436:	07db      	lsls	r3, r3, #31
 8006438:	d536      	bpl.n	80064a8 <_printf_float+0x424>
 800643a:	2301      	movs	r3, #1
 800643c:	4642      	mov	r2, r8
 800643e:	4631      	mov	r1, r6
 8006440:	4628      	mov	r0, r5
 8006442:	47b8      	blx	r7
 8006444:	3001      	adds	r0, #1
 8006446:	f43f ae78 	beq.w	800613a <_printf_float+0xb6>
 800644a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800644e:	4631      	mov	r1, r6
 8006450:	4628      	mov	r0, r5
 8006452:	47b8      	blx	r7
 8006454:	3001      	adds	r0, #1
 8006456:	f43f ae70 	beq.w	800613a <_printf_float+0xb6>
 800645a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800645e:	2200      	movs	r2, #0
 8006460:	2300      	movs	r3, #0
 8006462:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006466:	f7fa fb4f 	bl	8000b08 <__aeabi_dcmpeq>
 800646a:	b9c0      	cbnz	r0, 800649e <_printf_float+0x41a>
 800646c:	4653      	mov	r3, sl
 800646e:	f108 0201 	add.w	r2, r8, #1
 8006472:	4631      	mov	r1, r6
 8006474:	4628      	mov	r0, r5
 8006476:	47b8      	blx	r7
 8006478:	3001      	adds	r0, #1
 800647a:	d10c      	bne.n	8006496 <_printf_float+0x412>
 800647c:	e65d      	b.n	800613a <_printf_float+0xb6>
 800647e:	2301      	movs	r3, #1
 8006480:	465a      	mov	r2, fp
 8006482:	4631      	mov	r1, r6
 8006484:	4628      	mov	r0, r5
 8006486:	47b8      	blx	r7
 8006488:	3001      	adds	r0, #1
 800648a:	f43f ae56 	beq.w	800613a <_printf_float+0xb6>
 800648e:	f108 0801 	add.w	r8, r8, #1
 8006492:	45d0      	cmp	r8, sl
 8006494:	dbf3      	blt.n	800647e <_printf_float+0x3fa>
 8006496:	464b      	mov	r3, r9
 8006498:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800649c:	e6df      	b.n	800625e <_printf_float+0x1da>
 800649e:	f04f 0800 	mov.w	r8, #0
 80064a2:	f104 0b1a 	add.w	fp, r4, #26
 80064a6:	e7f4      	b.n	8006492 <_printf_float+0x40e>
 80064a8:	2301      	movs	r3, #1
 80064aa:	4642      	mov	r2, r8
 80064ac:	e7e1      	b.n	8006472 <_printf_float+0x3ee>
 80064ae:	2301      	movs	r3, #1
 80064b0:	464a      	mov	r2, r9
 80064b2:	4631      	mov	r1, r6
 80064b4:	4628      	mov	r0, r5
 80064b6:	47b8      	blx	r7
 80064b8:	3001      	adds	r0, #1
 80064ba:	f43f ae3e 	beq.w	800613a <_printf_float+0xb6>
 80064be:	f108 0801 	add.w	r8, r8, #1
 80064c2:	68e3      	ldr	r3, [r4, #12]
 80064c4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80064c6:	1a5b      	subs	r3, r3, r1
 80064c8:	4543      	cmp	r3, r8
 80064ca:	dcf0      	bgt.n	80064ae <_printf_float+0x42a>
 80064cc:	e6fc      	b.n	80062c8 <_printf_float+0x244>
 80064ce:	f04f 0800 	mov.w	r8, #0
 80064d2:	f104 0919 	add.w	r9, r4, #25
 80064d6:	e7f4      	b.n	80064c2 <_printf_float+0x43e>

080064d8 <_printf_common>:
 80064d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064dc:	4616      	mov	r6, r2
 80064de:	4698      	mov	r8, r3
 80064e0:	688a      	ldr	r2, [r1, #8]
 80064e2:	690b      	ldr	r3, [r1, #16]
 80064e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80064e8:	4293      	cmp	r3, r2
 80064ea:	bfb8      	it	lt
 80064ec:	4613      	movlt	r3, r2
 80064ee:	6033      	str	r3, [r6, #0]
 80064f0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80064f4:	4607      	mov	r7, r0
 80064f6:	460c      	mov	r4, r1
 80064f8:	b10a      	cbz	r2, 80064fe <_printf_common+0x26>
 80064fa:	3301      	adds	r3, #1
 80064fc:	6033      	str	r3, [r6, #0]
 80064fe:	6823      	ldr	r3, [r4, #0]
 8006500:	0699      	lsls	r1, r3, #26
 8006502:	bf42      	ittt	mi
 8006504:	6833      	ldrmi	r3, [r6, #0]
 8006506:	3302      	addmi	r3, #2
 8006508:	6033      	strmi	r3, [r6, #0]
 800650a:	6825      	ldr	r5, [r4, #0]
 800650c:	f015 0506 	ands.w	r5, r5, #6
 8006510:	d106      	bne.n	8006520 <_printf_common+0x48>
 8006512:	f104 0a19 	add.w	sl, r4, #25
 8006516:	68e3      	ldr	r3, [r4, #12]
 8006518:	6832      	ldr	r2, [r6, #0]
 800651a:	1a9b      	subs	r3, r3, r2
 800651c:	42ab      	cmp	r3, r5
 800651e:	dc26      	bgt.n	800656e <_printf_common+0x96>
 8006520:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006524:	6822      	ldr	r2, [r4, #0]
 8006526:	3b00      	subs	r3, #0
 8006528:	bf18      	it	ne
 800652a:	2301      	movne	r3, #1
 800652c:	0692      	lsls	r2, r2, #26
 800652e:	d42b      	bmi.n	8006588 <_printf_common+0xb0>
 8006530:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006534:	4641      	mov	r1, r8
 8006536:	4638      	mov	r0, r7
 8006538:	47c8      	blx	r9
 800653a:	3001      	adds	r0, #1
 800653c:	d01e      	beq.n	800657c <_printf_common+0xa4>
 800653e:	6823      	ldr	r3, [r4, #0]
 8006540:	6922      	ldr	r2, [r4, #16]
 8006542:	f003 0306 	and.w	r3, r3, #6
 8006546:	2b04      	cmp	r3, #4
 8006548:	bf02      	ittt	eq
 800654a:	68e5      	ldreq	r5, [r4, #12]
 800654c:	6833      	ldreq	r3, [r6, #0]
 800654e:	1aed      	subeq	r5, r5, r3
 8006550:	68a3      	ldr	r3, [r4, #8]
 8006552:	bf0c      	ite	eq
 8006554:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006558:	2500      	movne	r5, #0
 800655a:	4293      	cmp	r3, r2
 800655c:	bfc4      	itt	gt
 800655e:	1a9b      	subgt	r3, r3, r2
 8006560:	18ed      	addgt	r5, r5, r3
 8006562:	2600      	movs	r6, #0
 8006564:	341a      	adds	r4, #26
 8006566:	42b5      	cmp	r5, r6
 8006568:	d11a      	bne.n	80065a0 <_printf_common+0xc8>
 800656a:	2000      	movs	r0, #0
 800656c:	e008      	b.n	8006580 <_printf_common+0xa8>
 800656e:	2301      	movs	r3, #1
 8006570:	4652      	mov	r2, sl
 8006572:	4641      	mov	r1, r8
 8006574:	4638      	mov	r0, r7
 8006576:	47c8      	blx	r9
 8006578:	3001      	adds	r0, #1
 800657a:	d103      	bne.n	8006584 <_printf_common+0xac>
 800657c:	f04f 30ff 	mov.w	r0, #4294967295
 8006580:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006584:	3501      	adds	r5, #1
 8006586:	e7c6      	b.n	8006516 <_printf_common+0x3e>
 8006588:	18e1      	adds	r1, r4, r3
 800658a:	1c5a      	adds	r2, r3, #1
 800658c:	2030      	movs	r0, #48	@ 0x30
 800658e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006592:	4422      	add	r2, r4
 8006594:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006598:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800659c:	3302      	adds	r3, #2
 800659e:	e7c7      	b.n	8006530 <_printf_common+0x58>
 80065a0:	2301      	movs	r3, #1
 80065a2:	4622      	mov	r2, r4
 80065a4:	4641      	mov	r1, r8
 80065a6:	4638      	mov	r0, r7
 80065a8:	47c8      	blx	r9
 80065aa:	3001      	adds	r0, #1
 80065ac:	d0e6      	beq.n	800657c <_printf_common+0xa4>
 80065ae:	3601      	adds	r6, #1
 80065b0:	e7d9      	b.n	8006566 <_printf_common+0x8e>
	...

080065b4 <_printf_i>:
 80065b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065b8:	7e0f      	ldrb	r7, [r1, #24]
 80065ba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80065bc:	2f78      	cmp	r7, #120	@ 0x78
 80065be:	4691      	mov	r9, r2
 80065c0:	4680      	mov	r8, r0
 80065c2:	460c      	mov	r4, r1
 80065c4:	469a      	mov	sl, r3
 80065c6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80065ca:	d807      	bhi.n	80065dc <_printf_i+0x28>
 80065cc:	2f62      	cmp	r7, #98	@ 0x62
 80065ce:	d80a      	bhi.n	80065e6 <_printf_i+0x32>
 80065d0:	2f00      	cmp	r7, #0
 80065d2:	f000 80d2 	beq.w	800677a <_printf_i+0x1c6>
 80065d6:	2f58      	cmp	r7, #88	@ 0x58
 80065d8:	f000 80b9 	beq.w	800674e <_printf_i+0x19a>
 80065dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80065e0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80065e4:	e03a      	b.n	800665c <_printf_i+0xa8>
 80065e6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80065ea:	2b15      	cmp	r3, #21
 80065ec:	d8f6      	bhi.n	80065dc <_printf_i+0x28>
 80065ee:	a101      	add	r1, pc, #4	@ (adr r1, 80065f4 <_printf_i+0x40>)
 80065f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80065f4:	0800664d 	.word	0x0800664d
 80065f8:	08006661 	.word	0x08006661
 80065fc:	080065dd 	.word	0x080065dd
 8006600:	080065dd 	.word	0x080065dd
 8006604:	080065dd 	.word	0x080065dd
 8006608:	080065dd 	.word	0x080065dd
 800660c:	08006661 	.word	0x08006661
 8006610:	080065dd 	.word	0x080065dd
 8006614:	080065dd 	.word	0x080065dd
 8006618:	080065dd 	.word	0x080065dd
 800661c:	080065dd 	.word	0x080065dd
 8006620:	08006761 	.word	0x08006761
 8006624:	0800668b 	.word	0x0800668b
 8006628:	0800671b 	.word	0x0800671b
 800662c:	080065dd 	.word	0x080065dd
 8006630:	080065dd 	.word	0x080065dd
 8006634:	08006783 	.word	0x08006783
 8006638:	080065dd 	.word	0x080065dd
 800663c:	0800668b 	.word	0x0800668b
 8006640:	080065dd 	.word	0x080065dd
 8006644:	080065dd 	.word	0x080065dd
 8006648:	08006723 	.word	0x08006723
 800664c:	6833      	ldr	r3, [r6, #0]
 800664e:	1d1a      	adds	r2, r3, #4
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	6032      	str	r2, [r6, #0]
 8006654:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006658:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800665c:	2301      	movs	r3, #1
 800665e:	e09d      	b.n	800679c <_printf_i+0x1e8>
 8006660:	6833      	ldr	r3, [r6, #0]
 8006662:	6820      	ldr	r0, [r4, #0]
 8006664:	1d19      	adds	r1, r3, #4
 8006666:	6031      	str	r1, [r6, #0]
 8006668:	0606      	lsls	r6, r0, #24
 800666a:	d501      	bpl.n	8006670 <_printf_i+0xbc>
 800666c:	681d      	ldr	r5, [r3, #0]
 800666e:	e003      	b.n	8006678 <_printf_i+0xc4>
 8006670:	0645      	lsls	r5, r0, #25
 8006672:	d5fb      	bpl.n	800666c <_printf_i+0xb8>
 8006674:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006678:	2d00      	cmp	r5, #0
 800667a:	da03      	bge.n	8006684 <_printf_i+0xd0>
 800667c:	232d      	movs	r3, #45	@ 0x2d
 800667e:	426d      	negs	r5, r5
 8006680:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006684:	4859      	ldr	r0, [pc, #356]	@ (80067ec <_printf_i+0x238>)
 8006686:	230a      	movs	r3, #10
 8006688:	e011      	b.n	80066ae <_printf_i+0xfa>
 800668a:	6821      	ldr	r1, [r4, #0]
 800668c:	6833      	ldr	r3, [r6, #0]
 800668e:	0608      	lsls	r0, r1, #24
 8006690:	f853 5b04 	ldr.w	r5, [r3], #4
 8006694:	d402      	bmi.n	800669c <_printf_i+0xe8>
 8006696:	0649      	lsls	r1, r1, #25
 8006698:	bf48      	it	mi
 800669a:	b2ad      	uxthmi	r5, r5
 800669c:	2f6f      	cmp	r7, #111	@ 0x6f
 800669e:	4853      	ldr	r0, [pc, #332]	@ (80067ec <_printf_i+0x238>)
 80066a0:	6033      	str	r3, [r6, #0]
 80066a2:	bf14      	ite	ne
 80066a4:	230a      	movne	r3, #10
 80066a6:	2308      	moveq	r3, #8
 80066a8:	2100      	movs	r1, #0
 80066aa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80066ae:	6866      	ldr	r6, [r4, #4]
 80066b0:	60a6      	str	r6, [r4, #8]
 80066b2:	2e00      	cmp	r6, #0
 80066b4:	bfa2      	ittt	ge
 80066b6:	6821      	ldrge	r1, [r4, #0]
 80066b8:	f021 0104 	bicge.w	r1, r1, #4
 80066bc:	6021      	strge	r1, [r4, #0]
 80066be:	b90d      	cbnz	r5, 80066c4 <_printf_i+0x110>
 80066c0:	2e00      	cmp	r6, #0
 80066c2:	d04b      	beq.n	800675c <_printf_i+0x1a8>
 80066c4:	4616      	mov	r6, r2
 80066c6:	fbb5 f1f3 	udiv	r1, r5, r3
 80066ca:	fb03 5711 	mls	r7, r3, r1, r5
 80066ce:	5dc7      	ldrb	r7, [r0, r7]
 80066d0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80066d4:	462f      	mov	r7, r5
 80066d6:	42bb      	cmp	r3, r7
 80066d8:	460d      	mov	r5, r1
 80066da:	d9f4      	bls.n	80066c6 <_printf_i+0x112>
 80066dc:	2b08      	cmp	r3, #8
 80066de:	d10b      	bne.n	80066f8 <_printf_i+0x144>
 80066e0:	6823      	ldr	r3, [r4, #0]
 80066e2:	07df      	lsls	r7, r3, #31
 80066e4:	d508      	bpl.n	80066f8 <_printf_i+0x144>
 80066e6:	6923      	ldr	r3, [r4, #16]
 80066e8:	6861      	ldr	r1, [r4, #4]
 80066ea:	4299      	cmp	r1, r3
 80066ec:	bfde      	ittt	le
 80066ee:	2330      	movle	r3, #48	@ 0x30
 80066f0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80066f4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80066f8:	1b92      	subs	r2, r2, r6
 80066fa:	6122      	str	r2, [r4, #16]
 80066fc:	f8cd a000 	str.w	sl, [sp]
 8006700:	464b      	mov	r3, r9
 8006702:	aa03      	add	r2, sp, #12
 8006704:	4621      	mov	r1, r4
 8006706:	4640      	mov	r0, r8
 8006708:	f7ff fee6 	bl	80064d8 <_printf_common>
 800670c:	3001      	adds	r0, #1
 800670e:	d14a      	bne.n	80067a6 <_printf_i+0x1f2>
 8006710:	f04f 30ff 	mov.w	r0, #4294967295
 8006714:	b004      	add	sp, #16
 8006716:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800671a:	6823      	ldr	r3, [r4, #0]
 800671c:	f043 0320 	orr.w	r3, r3, #32
 8006720:	6023      	str	r3, [r4, #0]
 8006722:	4833      	ldr	r0, [pc, #204]	@ (80067f0 <_printf_i+0x23c>)
 8006724:	2778      	movs	r7, #120	@ 0x78
 8006726:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800672a:	6823      	ldr	r3, [r4, #0]
 800672c:	6831      	ldr	r1, [r6, #0]
 800672e:	061f      	lsls	r7, r3, #24
 8006730:	f851 5b04 	ldr.w	r5, [r1], #4
 8006734:	d402      	bmi.n	800673c <_printf_i+0x188>
 8006736:	065f      	lsls	r7, r3, #25
 8006738:	bf48      	it	mi
 800673a:	b2ad      	uxthmi	r5, r5
 800673c:	6031      	str	r1, [r6, #0]
 800673e:	07d9      	lsls	r1, r3, #31
 8006740:	bf44      	itt	mi
 8006742:	f043 0320 	orrmi.w	r3, r3, #32
 8006746:	6023      	strmi	r3, [r4, #0]
 8006748:	b11d      	cbz	r5, 8006752 <_printf_i+0x19e>
 800674a:	2310      	movs	r3, #16
 800674c:	e7ac      	b.n	80066a8 <_printf_i+0xf4>
 800674e:	4827      	ldr	r0, [pc, #156]	@ (80067ec <_printf_i+0x238>)
 8006750:	e7e9      	b.n	8006726 <_printf_i+0x172>
 8006752:	6823      	ldr	r3, [r4, #0]
 8006754:	f023 0320 	bic.w	r3, r3, #32
 8006758:	6023      	str	r3, [r4, #0]
 800675a:	e7f6      	b.n	800674a <_printf_i+0x196>
 800675c:	4616      	mov	r6, r2
 800675e:	e7bd      	b.n	80066dc <_printf_i+0x128>
 8006760:	6833      	ldr	r3, [r6, #0]
 8006762:	6825      	ldr	r5, [r4, #0]
 8006764:	6961      	ldr	r1, [r4, #20]
 8006766:	1d18      	adds	r0, r3, #4
 8006768:	6030      	str	r0, [r6, #0]
 800676a:	062e      	lsls	r6, r5, #24
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	d501      	bpl.n	8006774 <_printf_i+0x1c0>
 8006770:	6019      	str	r1, [r3, #0]
 8006772:	e002      	b.n	800677a <_printf_i+0x1c6>
 8006774:	0668      	lsls	r0, r5, #25
 8006776:	d5fb      	bpl.n	8006770 <_printf_i+0x1bc>
 8006778:	8019      	strh	r1, [r3, #0]
 800677a:	2300      	movs	r3, #0
 800677c:	6123      	str	r3, [r4, #16]
 800677e:	4616      	mov	r6, r2
 8006780:	e7bc      	b.n	80066fc <_printf_i+0x148>
 8006782:	6833      	ldr	r3, [r6, #0]
 8006784:	1d1a      	adds	r2, r3, #4
 8006786:	6032      	str	r2, [r6, #0]
 8006788:	681e      	ldr	r6, [r3, #0]
 800678a:	6862      	ldr	r2, [r4, #4]
 800678c:	2100      	movs	r1, #0
 800678e:	4630      	mov	r0, r6
 8006790:	f7f9 fd3e 	bl	8000210 <memchr>
 8006794:	b108      	cbz	r0, 800679a <_printf_i+0x1e6>
 8006796:	1b80      	subs	r0, r0, r6
 8006798:	6060      	str	r0, [r4, #4]
 800679a:	6863      	ldr	r3, [r4, #4]
 800679c:	6123      	str	r3, [r4, #16]
 800679e:	2300      	movs	r3, #0
 80067a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80067a4:	e7aa      	b.n	80066fc <_printf_i+0x148>
 80067a6:	6923      	ldr	r3, [r4, #16]
 80067a8:	4632      	mov	r2, r6
 80067aa:	4649      	mov	r1, r9
 80067ac:	4640      	mov	r0, r8
 80067ae:	47d0      	blx	sl
 80067b0:	3001      	adds	r0, #1
 80067b2:	d0ad      	beq.n	8006710 <_printf_i+0x15c>
 80067b4:	6823      	ldr	r3, [r4, #0]
 80067b6:	079b      	lsls	r3, r3, #30
 80067b8:	d413      	bmi.n	80067e2 <_printf_i+0x22e>
 80067ba:	68e0      	ldr	r0, [r4, #12]
 80067bc:	9b03      	ldr	r3, [sp, #12]
 80067be:	4298      	cmp	r0, r3
 80067c0:	bfb8      	it	lt
 80067c2:	4618      	movlt	r0, r3
 80067c4:	e7a6      	b.n	8006714 <_printf_i+0x160>
 80067c6:	2301      	movs	r3, #1
 80067c8:	4632      	mov	r2, r6
 80067ca:	4649      	mov	r1, r9
 80067cc:	4640      	mov	r0, r8
 80067ce:	47d0      	blx	sl
 80067d0:	3001      	adds	r0, #1
 80067d2:	d09d      	beq.n	8006710 <_printf_i+0x15c>
 80067d4:	3501      	adds	r5, #1
 80067d6:	68e3      	ldr	r3, [r4, #12]
 80067d8:	9903      	ldr	r1, [sp, #12]
 80067da:	1a5b      	subs	r3, r3, r1
 80067dc:	42ab      	cmp	r3, r5
 80067de:	dcf2      	bgt.n	80067c6 <_printf_i+0x212>
 80067e0:	e7eb      	b.n	80067ba <_printf_i+0x206>
 80067e2:	2500      	movs	r5, #0
 80067e4:	f104 0619 	add.w	r6, r4, #25
 80067e8:	e7f5      	b.n	80067d6 <_printf_i+0x222>
 80067ea:	bf00      	nop
 80067ec:	080088ba 	.word	0x080088ba
 80067f0:	080088cb 	.word	0x080088cb

080067f4 <std>:
 80067f4:	2300      	movs	r3, #0
 80067f6:	b510      	push	{r4, lr}
 80067f8:	4604      	mov	r4, r0
 80067fa:	e9c0 3300 	strd	r3, r3, [r0]
 80067fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006802:	6083      	str	r3, [r0, #8]
 8006804:	8181      	strh	r1, [r0, #12]
 8006806:	6643      	str	r3, [r0, #100]	@ 0x64
 8006808:	81c2      	strh	r2, [r0, #14]
 800680a:	6183      	str	r3, [r0, #24]
 800680c:	4619      	mov	r1, r3
 800680e:	2208      	movs	r2, #8
 8006810:	305c      	adds	r0, #92	@ 0x5c
 8006812:	f000 f906 	bl	8006a22 <memset>
 8006816:	4b0d      	ldr	r3, [pc, #52]	@ (800684c <std+0x58>)
 8006818:	6263      	str	r3, [r4, #36]	@ 0x24
 800681a:	4b0d      	ldr	r3, [pc, #52]	@ (8006850 <std+0x5c>)
 800681c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800681e:	4b0d      	ldr	r3, [pc, #52]	@ (8006854 <std+0x60>)
 8006820:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006822:	4b0d      	ldr	r3, [pc, #52]	@ (8006858 <std+0x64>)
 8006824:	6323      	str	r3, [r4, #48]	@ 0x30
 8006826:	4b0d      	ldr	r3, [pc, #52]	@ (800685c <std+0x68>)
 8006828:	6224      	str	r4, [r4, #32]
 800682a:	429c      	cmp	r4, r3
 800682c:	d006      	beq.n	800683c <std+0x48>
 800682e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006832:	4294      	cmp	r4, r2
 8006834:	d002      	beq.n	800683c <std+0x48>
 8006836:	33d0      	adds	r3, #208	@ 0xd0
 8006838:	429c      	cmp	r4, r3
 800683a:	d105      	bne.n	8006848 <std+0x54>
 800683c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006840:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006844:	f000 b96a 	b.w	8006b1c <__retarget_lock_init_recursive>
 8006848:	bd10      	pop	{r4, pc}
 800684a:	bf00      	nop
 800684c:	0800699d 	.word	0x0800699d
 8006850:	080069bf 	.word	0x080069bf
 8006854:	080069f7 	.word	0x080069f7
 8006858:	08006a1b 	.word	0x08006a1b
 800685c:	200010c4 	.word	0x200010c4

08006860 <stdio_exit_handler>:
 8006860:	4a02      	ldr	r2, [pc, #8]	@ (800686c <stdio_exit_handler+0xc>)
 8006862:	4903      	ldr	r1, [pc, #12]	@ (8006870 <stdio_exit_handler+0x10>)
 8006864:	4803      	ldr	r0, [pc, #12]	@ (8006874 <stdio_exit_handler+0x14>)
 8006866:	f000 b869 	b.w	800693c <_fwalk_sglue>
 800686a:	bf00      	nop
 800686c:	20000078 	.word	0x20000078
 8006870:	08008451 	.word	0x08008451
 8006874:	20000088 	.word	0x20000088

08006878 <cleanup_stdio>:
 8006878:	6841      	ldr	r1, [r0, #4]
 800687a:	4b0c      	ldr	r3, [pc, #48]	@ (80068ac <cleanup_stdio+0x34>)
 800687c:	4299      	cmp	r1, r3
 800687e:	b510      	push	{r4, lr}
 8006880:	4604      	mov	r4, r0
 8006882:	d001      	beq.n	8006888 <cleanup_stdio+0x10>
 8006884:	f001 fde4 	bl	8008450 <_fflush_r>
 8006888:	68a1      	ldr	r1, [r4, #8]
 800688a:	4b09      	ldr	r3, [pc, #36]	@ (80068b0 <cleanup_stdio+0x38>)
 800688c:	4299      	cmp	r1, r3
 800688e:	d002      	beq.n	8006896 <cleanup_stdio+0x1e>
 8006890:	4620      	mov	r0, r4
 8006892:	f001 fddd 	bl	8008450 <_fflush_r>
 8006896:	68e1      	ldr	r1, [r4, #12]
 8006898:	4b06      	ldr	r3, [pc, #24]	@ (80068b4 <cleanup_stdio+0x3c>)
 800689a:	4299      	cmp	r1, r3
 800689c:	d004      	beq.n	80068a8 <cleanup_stdio+0x30>
 800689e:	4620      	mov	r0, r4
 80068a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068a4:	f001 bdd4 	b.w	8008450 <_fflush_r>
 80068a8:	bd10      	pop	{r4, pc}
 80068aa:	bf00      	nop
 80068ac:	200010c4 	.word	0x200010c4
 80068b0:	2000112c 	.word	0x2000112c
 80068b4:	20001194 	.word	0x20001194

080068b8 <global_stdio_init.part.0>:
 80068b8:	b510      	push	{r4, lr}
 80068ba:	4b0b      	ldr	r3, [pc, #44]	@ (80068e8 <global_stdio_init.part.0+0x30>)
 80068bc:	4c0b      	ldr	r4, [pc, #44]	@ (80068ec <global_stdio_init.part.0+0x34>)
 80068be:	4a0c      	ldr	r2, [pc, #48]	@ (80068f0 <global_stdio_init.part.0+0x38>)
 80068c0:	601a      	str	r2, [r3, #0]
 80068c2:	4620      	mov	r0, r4
 80068c4:	2200      	movs	r2, #0
 80068c6:	2104      	movs	r1, #4
 80068c8:	f7ff ff94 	bl	80067f4 <std>
 80068cc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80068d0:	2201      	movs	r2, #1
 80068d2:	2109      	movs	r1, #9
 80068d4:	f7ff ff8e 	bl	80067f4 <std>
 80068d8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80068dc:	2202      	movs	r2, #2
 80068de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068e2:	2112      	movs	r1, #18
 80068e4:	f7ff bf86 	b.w	80067f4 <std>
 80068e8:	200011fc 	.word	0x200011fc
 80068ec:	200010c4 	.word	0x200010c4
 80068f0:	08006861 	.word	0x08006861

080068f4 <__sfp_lock_acquire>:
 80068f4:	4801      	ldr	r0, [pc, #4]	@ (80068fc <__sfp_lock_acquire+0x8>)
 80068f6:	f000 b912 	b.w	8006b1e <__retarget_lock_acquire_recursive>
 80068fa:	bf00      	nop
 80068fc:	20001205 	.word	0x20001205

08006900 <__sfp_lock_release>:
 8006900:	4801      	ldr	r0, [pc, #4]	@ (8006908 <__sfp_lock_release+0x8>)
 8006902:	f000 b90d 	b.w	8006b20 <__retarget_lock_release_recursive>
 8006906:	bf00      	nop
 8006908:	20001205 	.word	0x20001205

0800690c <__sinit>:
 800690c:	b510      	push	{r4, lr}
 800690e:	4604      	mov	r4, r0
 8006910:	f7ff fff0 	bl	80068f4 <__sfp_lock_acquire>
 8006914:	6a23      	ldr	r3, [r4, #32]
 8006916:	b11b      	cbz	r3, 8006920 <__sinit+0x14>
 8006918:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800691c:	f7ff bff0 	b.w	8006900 <__sfp_lock_release>
 8006920:	4b04      	ldr	r3, [pc, #16]	@ (8006934 <__sinit+0x28>)
 8006922:	6223      	str	r3, [r4, #32]
 8006924:	4b04      	ldr	r3, [pc, #16]	@ (8006938 <__sinit+0x2c>)
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d1f5      	bne.n	8006918 <__sinit+0xc>
 800692c:	f7ff ffc4 	bl	80068b8 <global_stdio_init.part.0>
 8006930:	e7f2      	b.n	8006918 <__sinit+0xc>
 8006932:	bf00      	nop
 8006934:	08006879 	.word	0x08006879
 8006938:	200011fc 	.word	0x200011fc

0800693c <_fwalk_sglue>:
 800693c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006940:	4607      	mov	r7, r0
 8006942:	4688      	mov	r8, r1
 8006944:	4614      	mov	r4, r2
 8006946:	2600      	movs	r6, #0
 8006948:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800694c:	f1b9 0901 	subs.w	r9, r9, #1
 8006950:	d505      	bpl.n	800695e <_fwalk_sglue+0x22>
 8006952:	6824      	ldr	r4, [r4, #0]
 8006954:	2c00      	cmp	r4, #0
 8006956:	d1f7      	bne.n	8006948 <_fwalk_sglue+0xc>
 8006958:	4630      	mov	r0, r6
 800695a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800695e:	89ab      	ldrh	r3, [r5, #12]
 8006960:	2b01      	cmp	r3, #1
 8006962:	d907      	bls.n	8006974 <_fwalk_sglue+0x38>
 8006964:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006968:	3301      	adds	r3, #1
 800696a:	d003      	beq.n	8006974 <_fwalk_sglue+0x38>
 800696c:	4629      	mov	r1, r5
 800696e:	4638      	mov	r0, r7
 8006970:	47c0      	blx	r8
 8006972:	4306      	orrs	r6, r0
 8006974:	3568      	adds	r5, #104	@ 0x68
 8006976:	e7e9      	b.n	800694c <_fwalk_sglue+0x10>

08006978 <iprintf>:
 8006978:	b40f      	push	{r0, r1, r2, r3}
 800697a:	b507      	push	{r0, r1, r2, lr}
 800697c:	4906      	ldr	r1, [pc, #24]	@ (8006998 <iprintf+0x20>)
 800697e:	ab04      	add	r3, sp, #16
 8006980:	6808      	ldr	r0, [r1, #0]
 8006982:	f853 2b04 	ldr.w	r2, [r3], #4
 8006986:	6881      	ldr	r1, [r0, #8]
 8006988:	9301      	str	r3, [sp, #4]
 800698a:	f001 fbc5 	bl	8008118 <_vfiprintf_r>
 800698e:	b003      	add	sp, #12
 8006990:	f85d eb04 	ldr.w	lr, [sp], #4
 8006994:	b004      	add	sp, #16
 8006996:	4770      	bx	lr
 8006998:	20000084 	.word	0x20000084

0800699c <__sread>:
 800699c:	b510      	push	{r4, lr}
 800699e:	460c      	mov	r4, r1
 80069a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069a4:	f000 f86c 	bl	8006a80 <_read_r>
 80069a8:	2800      	cmp	r0, #0
 80069aa:	bfab      	itete	ge
 80069ac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80069ae:	89a3      	ldrhlt	r3, [r4, #12]
 80069b0:	181b      	addge	r3, r3, r0
 80069b2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80069b6:	bfac      	ite	ge
 80069b8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80069ba:	81a3      	strhlt	r3, [r4, #12]
 80069bc:	bd10      	pop	{r4, pc}

080069be <__swrite>:
 80069be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069c2:	461f      	mov	r7, r3
 80069c4:	898b      	ldrh	r3, [r1, #12]
 80069c6:	05db      	lsls	r3, r3, #23
 80069c8:	4605      	mov	r5, r0
 80069ca:	460c      	mov	r4, r1
 80069cc:	4616      	mov	r6, r2
 80069ce:	d505      	bpl.n	80069dc <__swrite+0x1e>
 80069d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069d4:	2302      	movs	r3, #2
 80069d6:	2200      	movs	r2, #0
 80069d8:	f000 f840 	bl	8006a5c <_lseek_r>
 80069dc:	89a3      	ldrh	r3, [r4, #12]
 80069de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80069e2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80069e6:	81a3      	strh	r3, [r4, #12]
 80069e8:	4632      	mov	r2, r6
 80069ea:	463b      	mov	r3, r7
 80069ec:	4628      	mov	r0, r5
 80069ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80069f2:	f000 b857 	b.w	8006aa4 <_write_r>

080069f6 <__sseek>:
 80069f6:	b510      	push	{r4, lr}
 80069f8:	460c      	mov	r4, r1
 80069fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069fe:	f000 f82d 	bl	8006a5c <_lseek_r>
 8006a02:	1c43      	adds	r3, r0, #1
 8006a04:	89a3      	ldrh	r3, [r4, #12]
 8006a06:	bf15      	itete	ne
 8006a08:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006a0a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006a0e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006a12:	81a3      	strheq	r3, [r4, #12]
 8006a14:	bf18      	it	ne
 8006a16:	81a3      	strhne	r3, [r4, #12]
 8006a18:	bd10      	pop	{r4, pc}

08006a1a <__sclose>:
 8006a1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a1e:	f000 b80d 	b.w	8006a3c <_close_r>

08006a22 <memset>:
 8006a22:	4402      	add	r2, r0
 8006a24:	4603      	mov	r3, r0
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d100      	bne.n	8006a2c <memset+0xa>
 8006a2a:	4770      	bx	lr
 8006a2c:	f803 1b01 	strb.w	r1, [r3], #1
 8006a30:	e7f9      	b.n	8006a26 <memset+0x4>
	...

08006a34 <_localeconv_r>:
 8006a34:	4800      	ldr	r0, [pc, #0]	@ (8006a38 <_localeconv_r+0x4>)
 8006a36:	4770      	bx	lr
 8006a38:	200001c4 	.word	0x200001c4

08006a3c <_close_r>:
 8006a3c:	b538      	push	{r3, r4, r5, lr}
 8006a3e:	4d06      	ldr	r5, [pc, #24]	@ (8006a58 <_close_r+0x1c>)
 8006a40:	2300      	movs	r3, #0
 8006a42:	4604      	mov	r4, r0
 8006a44:	4608      	mov	r0, r1
 8006a46:	602b      	str	r3, [r5, #0]
 8006a48:	f7fb f9e6 	bl	8001e18 <_close>
 8006a4c:	1c43      	adds	r3, r0, #1
 8006a4e:	d102      	bne.n	8006a56 <_close_r+0x1a>
 8006a50:	682b      	ldr	r3, [r5, #0]
 8006a52:	b103      	cbz	r3, 8006a56 <_close_r+0x1a>
 8006a54:	6023      	str	r3, [r4, #0]
 8006a56:	bd38      	pop	{r3, r4, r5, pc}
 8006a58:	20001200 	.word	0x20001200

08006a5c <_lseek_r>:
 8006a5c:	b538      	push	{r3, r4, r5, lr}
 8006a5e:	4d07      	ldr	r5, [pc, #28]	@ (8006a7c <_lseek_r+0x20>)
 8006a60:	4604      	mov	r4, r0
 8006a62:	4608      	mov	r0, r1
 8006a64:	4611      	mov	r1, r2
 8006a66:	2200      	movs	r2, #0
 8006a68:	602a      	str	r2, [r5, #0]
 8006a6a:	461a      	mov	r2, r3
 8006a6c:	f7fb f9fb 	bl	8001e66 <_lseek>
 8006a70:	1c43      	adds	r3, r0, #1
 8006a72:	d102      	bne.n	8006a7a <_lseek_r+0x1e>
 8006a74:	682b      	ldr	r3, [r5, #0]
 8006a76:	b103      	cbz	r3, 8006a7a <_lseek_r+0x1e>
 8006a78:	6023      	str	r3, [r4, #0]
 8006a7a:	bd38      	pop	{r3, r4, r5, pc}
 8006a7c:	20001200 	.word	0x20001200

08006a80 <_read_r>:
 8006a80:	b538      	push	{r3, r4, r5, lr}
 8006a82:	4d07      	ldr	r5, [pc, #28]	@ (8006aa0 <_read_r+0x20>)
 8006a84:	4604      	mov	r4, r0
 8006a86:	4608      	mov	r0, r1
 8006a88:	4611      	mov	r1, r2
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	602a      	str	r2, [r5, #0]
 8006a8e:	461a      	mov	r2, r3
 8006a90:	f7fb f9a5 	bl	8001dde <_read>
 8006a94:	1c43      	adds	r3, r0, #1
 8006a96:	d102      	bne.n	8006a9e <_read_r+0x1e>
 8006a98:	682b      	ldr	r3, [r5, #0]
 8006a9a:	b103      	cbz	r3, 8006a9e <_read_r+0x1e>
 8006a9c:	6023      	str	r3, [r4, #0]
 8006a9e:	bd38      	pop	{r3, r4, r5, pc}
 8006aa0:	20001200 	.word	0x20001200

08006aa4 <_write_r>:
 8006aa4:	b538      	push	{r3, r4, r5, lr}
 8006aa6:	4d07      	ldr	r5, [pc, #28]	@ (8006ac4 <_write_r+0x20>)
 8006aa8:	4604      	mov	r4, r0
 8006aaa:	4608      	mov	r0, r1
 8006aac:	4611      	mov	r1, r2
 8006aae:	2200      	movs	r2, #0
 8006ab0:	602a      	str	r2, [r5, #0]
 8006ab2:	461a      	mov	r2, r3
 8006ab4:	f7fa fec4 	bl	8001840 <_write>
 8006ab8:	1c43      	adds	r3, r0, #1
 8006aba:	d102      	bne.n	8006ac2 <_write_r+0x1e>
 8006abc:	682b      	ldr	r3, [r5, #0]
 8006abe:	b103      	cbz	r3, 8006ac2 <_write_r+0x1e>
 8006ac0:	6023      	str	r3, [r4, #0]
 8006ac2:	bd38      	pop	{r3, r4, r5, pc}
 8006ac4:	20001200 	.word	0x20001200

08006ac8 <__errno>:
 8006ac8:	4b01      	ldr	r3, [pc, #4]	@ (8006ad0 <__errno+0x8>)
 8006aca:	6818      	ldr	r0, [r3, #0]
 8006acc:	4770      	bx	lr
 8006ace:	bf00      	nop
 8006ad0:	20000084 	.word	0x20000084

08006ad4 <__libc_init_array>:
 8006ad4:	b570      	push	{r4, r5, r6, lr}
 8006ad6:	4d0d      	ldr	r5, [pc, #52]	@ (8006b0c <__libc_init_array+0x38>)
 8006ad8:	4c0d      	ldr	r4, [pc, #52]	@ (8006b10 <__libc_init_array+0x3c>)
 8006ada:	1b64      	subs	r4, r4, r5
 8006adc:	10a4      	asrs	r4, r4, #2
 8006ade:	2600      	movs	r6, #0
 8006ae0:	42a6      	cmp	r6, r4
 8006ae2:	d109      	bne.n	8006af8 <__libc_init_array+0x24>
 8006ae4:	4d0b      	ldr	r5, [pc, #44]	@ (8006b14 <__libc_init_array+0x40>)
 8006ae6:	4c0c      	ldr	r4, [pc, #48]	@ (8006b18 <__libc_init_array+0x44>)
 8006ae8:	f001 fec0 	bl	800886c <_init>
 8006aec:	1b64      	subs	r4, r4, r5
 8006aee:	10a4      	asrs	r4, r4, #2
 8006af0:	2600      	movs	r6, #0
 8006af2:	42a6      	cmp	r6, r4
 8006af4:	d105      	bne.n	8006b02 <__libc_init_array+0x2e>
 8006af6:	bd70      	pop	{r4, r5, r6, pc}
 8006af8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006afc:	4798      	blx	r3
 8006afe:	3601      	adds	r6, #1
 8006b00:	e7ee      	b.n	8006ae0 <__libc_init_array+0xc>
 8006b02:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b06:	4798      	blx	r3
 8006b08:	3601      	adds	r6, #1
 8006b0a:	e7f2      	b.n	8006af2 <__libc_init_array+0x1e>
 8006b0c:	08008c20 	.word	0x08008c20
 8006b10:	08008c20 	.word	0x08008c20
 8006b14:	08008c20 	.word	0x08008c20
 8006b18:	08008c24 	.word	0x08008c24

08006b1c <__retarget_lock_init_recursive>:
 8006b1c:	4770      	bx	lr

08006b1e <__retarget_lock_acquire_recursive>:
 8006b1e:	4770      	bx	lr

08006b20 <__retarget_lock_release_recursive>:
 8006b20:	4770      	bx	lr

08006b22 <quorem>:
 8006b22:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b26:	6903      	ldr	r3, [r0, #16]
 8006b28:	690c      	ldr	r4, [r1, #16]
 8006b2a:	42a3      	cmp	r3, r4
 8006b2c:	4607      	mov	r7, r0
 8006b2e:	db7e      	blt.n	8006c2e <quorem+0x10c>
 8006b30:	3c01      	subs	r4, #1
 8006b32:	f101 0814 	add.w	r8, r1, #20
 8006b36:	00a3      	lsls	r3, r4, #2
 8006b38:	f100 0514 	add.w	r5, r0, #20
 8006b3c:	9300      	str	r3, [sp, #0]
 8006b3e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b42:	9301      	str	r3, [sp, #4]
 8006b44:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006b48:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b4c:	3301      	adds	r3, #1
 8006b4e:	429a      	cmp	r2, r3
 8006b50:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006b54:	fbb2 f6f3 	udiv	r6, r2, r3
 8006b58:	d32e      	bcc.n	8006bb8 <quorem+0x96>
 8006b5a:	f04f 0a00 	mov.w	sl, #0
 8006b5e:	46c4      	mov	ip, r8
 8006b60:	46ae      	mov	lr, r5
 8006b62:	46d3      	mov	fp, sl
 8006b64:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006b68:	b298      	uxth	r0, r3
 8006b6a:	fb06 a000 	mla	r0, r6, r0, sl
 8006b6e:	0c02      	lsrs	r2, r0, #16
 8006b70:	0c1b      	lsrs	r3, r3, #16
 8006b72:	fb06 2303 	mla	r3, r6, r3, r2
 8006b76:	f8de 2000 	ldr.w	r2, [lr]
 8006b7a:	b280      	uxth	r0, r0
 8006b7c:	b292      	uxth	r2, r2
 8006b7e:	1a12      	subs	r2, r2, r0
 8006b80:	445a      	add	r2, fp
 8006b82:	f8de 0000 	ldr.w	r0, [lr]
 8006b86:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006b8a:	b29b      	uxth	r3, r3
 8006b8c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006b90:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006b94:	b292      	uxth	r2, r2
 8006b96:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006b9a:	45e1      	cmp	r9, ip
 8006b9c:	f84e 2b04 	str.w	r2, [lr], #4
 8006ba0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006ba4:	d2de      	bcs.n	8006b64 <quorem+0x42>
 8006ba6:	9b00      	ldr	r3, [sp, #0]
 8006ba8:	58eb      	ldr	r3, [r5, r3]
 8006baa:	b92b      	cbnz	r3, 8006bb8 <quorem+0x96>
 8006bac:	9b01      	ldr	r3, [sp, #4]
 8006bae:	3b04      	subs	r3, #4
 8006bb0:	429d      	cmp	r5, r3
 8006bb2:	461a      	mov	r2, r3
 8006bb4:	d32f      	bcc.n	8006c16 <quorem+0xf4>
 8006bb6:	613c      	str	r4, [r7, #16]
 8006bb8:	4638      	mov	r0, r7
 8006bba:	f001 f97b 	bl	8007eb4 <__mcmp>
 8006bbe:	2800      	cmp	r0, #0
 8006bc0:	db25      	blt.n	8006c0e <quorem+0xec>
 8006bc2:	4629      	mov	r1, r5
 8006bc4:	2000      	movs	r0, #0
 8006bc6:	f858 2b04 	ldr.w	r2, [r8], #4
 8006bca:	f8d1 c000 	ldr.w	ip, [r1]
 8006bce:	fa1f fe82 	uxth.w	lr, r2
 8006bd2:	fa1f f38c 	uxth.w	r3, ip
 8006bd6:	eba3 030e 	sub.w	r3, r3, lr
 8006bda:	4403      	add	r3, r0
 8006bdc:	0c12      	lsrs	r2, r2, #16
 8006bde:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006be2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006be6:	b29b      	uxth	r3, r3
 8006be8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006bec:	45c1      	cmp	r9, r8
 8006bee:	f841 3b04 	str.w	r3, [r1], #4
 8006bf2:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006bf6:	d2e6      	bcs.n	8006bc6 <quorem+0xa4>
 8006bf8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006bfc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006c00:	b922      	cbnz	r2, 8006c0c <quorem+0xea>
 8006c02:	3b04      	subs	r3, #4
 8006c04:	429d      	cmp	r5, r3
 8006c06:	461a      	mov	r2, r3
 8006c08:	d30b      	bcc.n	8006c22 <quorem+0x100>
 8006c0a:	613c      	str	r4, [r7, #16]
 8006c0c:	3601      	adds	r6, #1
 8006c0e:	4630      	mov	r0, r6
 8006c10:	b003      	add	sp, #12
 8006c12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c16:	6812      	ldr	r2, [r2, #0]
 8006c18:	3b04      	subs	r3, #4
 8006c1a:	2a00      	cmp	r2, #0
 8006c1c:	d1cb      	bne.n	8006bb6 <quorem+0x94>
 8006c1e:	3c01      	subs	r4, #1
 8006c20:	e7c6      	b.n	8006bb0 <quorem+0x8e>
 8006c22:	6812      	ldr	r2, [r2, #0]
 8006c24:	3b04      	subs	r3, #4
 8006c26:	2a00      	cmp	r2, #0
 8006c28:	d1ef      	bne.n	8006c0a <quorem+0xe8>
 8006c2a:	3c01      	subs	r4, #1
 8006c2c:	e7ea      	b.n	8006c04 <quorem+0xe2>
 8006c2e:	2000      	movs	r0, #0
 8006c30:	e7ee      	b.n	8006c10 <quorem+0xee>
 8006c32:	0000      	movs	r0, r0
 8006c34:	0000      	movs	r0, r0
	...

08006c38 <_dtoa_r>:
 8006c38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c3c:	69c7      	ldr	r7, [r0, #28]
 8006c3e:	b099      	sub	sp, #100	@ 0x64
 8006c40:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006c44:	ec55 4b10 	vmov	r4, r5, d0
 8006c48:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8006c4a:	9109      	str	r1, [sp, #36]	@ 0x24
 8006c4c:	4683      	mov	fp, r0
 8006c4e:	920e      	str	r2, [sp, #56]	@ 0x38
 8006c50:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006c52:	b97f      	cbnz	r7, 8006c74 <_dtoa_r+0x3c>
 8006c54:	2010      	movs	r0, #16
 8006c56:	f000 fdfd 	bl	8007854 <malloc>
 8006c5a:	4602      	mov	r2, r0
 8006c5c:	f8cb 001c 	str.w	r0, [fp, #28]
 8006c60:	b920      	cbnz	r0, 8006c6c <_dtoa_r+0x34>
 8006c62:	4ba7      	ldr	r3, [pc, #668]	@ (8006f00 <_dtoa_r+0x2c8>)
 8006c64:	21ef      	movs	r1, #239	@ 0xef
 8006c66:	48a7      	ldr	r0, [pc, #668]	@ (8006f04 <_dtoa_r+0x2cc>)
 8006c68:	f001 fccc 	bl	8008604 <__assert_func>
 8006c6c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006c70:	6007      	str	r7, [r0, #0]
 8006c72:	60c7      	str	r7, [r0, #12]
 8006c74:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006c78:	6819      	ldr	r1, [r3, #0]
 8006c7a:	b159      	cbz	r1, 8006c94 <_dtoa_r+0x5c>
 8006c7c:	685a      	ldr	r2, [r3, #4]
 8006c7e:	604a      	str	r2, [r1, #4]
 8006c80:	2301      	movs	r3, #1
 8006c82:	4093      	lsls	r3, r2
 8006c84:	608b      	str	r3, [r1, #8]
 8006c86:	4658      	mov	r0, fp
 8006c88:	f000 feda 	bl	8007a40 <_Bfree>
 8006c8c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006c90:	2200      	movs	r2, #0
 8006c92:	601a      	str	r2, [r3, #0]
 8006c94:	1e2b      	subs	r3, r5, #0
 8006c96:	bfb9      	ittee	lt
 8006c98:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006c9c:	9303      	strlt	r3, [sp, #12]
 8006c9e:	2300      	movge	r3, #0
 8006ca0:	6033      	strge	r3, [r6, #0]
 8006ca2:	9f03      	ldr	r7, [sp, #12]
 8006ca4:	4b98      	ldr	r3, [pc, #608]	@ (8006f08 <_dtoa_r+0x2d0>)
 8006ca6:	bfbc      	itt	lt
 8006ca8:	2201      	movlt	r2, #1
 8006caa:	6032      	strlt	r2, [r6, #0]
 8006cac:	43bb      	bics	r3, r7
 8006cae:	d112      	bne.n	8006cd6 <_dtoa_r+0x9e>
 8006cb0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006cb2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006cb6:	6013      	str	r3, [r2, #0]
 8006cb8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006cbc:	4323      	orrs	r3, r4
 8006cbe:	f000 854d 	beq.w	800775c <_dtoa_r+0xb24>
 8006cc2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006cc4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006f1c <_dtoa_r+0x2e4>
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	f000 854f 	beq.w	800776c <_dtoa_r+0xb34>
 8006cce:	f10a 0303 	add.w	r3, sl, #3
 8006cd2:	f000 bd49 	b.w	8007768 <_dtoa_r+0xb30>
 8006cd6:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006cda:	2200      	movs	r2, #0
 8006cdc:	ec51 0b17 	vmov	r0, r1, d7
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8006ce6:	f7f9 ff0f 	bl	8000b08 <__aeabi_dcmpeq>
 8006cea:	4680      	mov	r8, r0
 8006cec:	b158      	cbz	r0, 8006d06 <_dtoa_r+0xce>
 8006cee:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006cf0:	2301      	movs	r3, #1
 8006cf2:	6013      	str	r3, [r2, #0]
 8006cf4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006cf6:	b113      	cbz	r3, 8006cfe <_dtoa_r+0xc6>
 8006cf8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006cfa:	4b84      	ldr	r3, [pc, #528]	@ (8006f0c <_dtoa_r+0x2d4>)
 8006cfc:	6013      	str	r3, [r2, #0]
 8006cfe:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006f20 <_dtoa_r+0x2e8>
 8006d02:	f000 bd33 	b.w	800776c <_dtoa_r+0xb34>
 8006d06:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006d0a:	aa16      	add	r2, sp, #88	@ 0x58
 8006d0c:	a917      	add	r1, sp, #92	@ 0x5c
 8006d0e:	4658      	mov	r0, fp
 8006d10:	f001 f980 	bl	8008014 <__d2b>
 8006d14:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006d18:	4681      	mov	r9, r0
 8006d1a:	2e00      	cmp	r6, #0
 8006d1c:	d077      	beq.n	8006e0e <_dtoa_r+0x1d6>
 8006d1e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006d20:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8006d24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d28:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006d2c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006d30:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006d34:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006d38:	4619      	mov	r1, r3
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	4b74      	ldr	r3, [pc, #464]	@ (8006f10 <_dtoa_r+0x2d8>)
 8006d3e:	f7f9 fac3 	bl	80002c8 <__aeabi_dsub>
 8006d42:	a369      	add	r3, pc, #420	@ (adr r3, 8006ee8 <_dtoa_r+0x2b0>)
 8006d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d48:	f7f9 fc76 	bl	8000638 <__aeabi_dmul>
 8006d4c:	a368      	add	r3, pc, #416	@ (adr r3, 8006ef0 <_dtoa_r+0x2b8>)
 8006d4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d52:	f7f9 fabb 	bl	80002cc <__adddf3>
 8006d56:	4604      	mov	r4, r0
 8006d58:	4630      	mov	r0, r6
 8006d5a:	460d      	mov	r5, r1
 8006d5c:	f7f9 fc02 	bl	8000564 <__aeabi_i2d>
 8006d60:	a365      	add	r3, pc, #404	@ (adr r3, 8006ef8 <_dtoa_r+0x2c0>)
 8006d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d66:	f7f9 fc67 	bl	8000638 <__aeabi_dmul>
 8006d6a:	4602      	mov	r2, r0
 8006d6c:	460b      	mov	r3, r1
 8006d6e:	4620      	mov	r0, r4
 8006d70:	4629      	mov	r1, r5
 8006d72:	f7f9 faab 	bl	80002cc <__adddf3>
 8006d76:	4604      	mov	r4, r0
 8006d78:	460d      	mov	r5, r1
 8006d7a:	f7f9 ff0d 	bl	8000b98 <__aeabi_d2iz>
 8006d7e:	2200      	movs	r2, #0
 8006d80:	4607      	mov	r7, r0
 8006d82:	2300      	movs	r3, #0
 8006d84:	4620      	mov	r0, r4
 8006d86:	4629      	mov	r1, r5
 8006d88:	f7f9 fec8 	bl	8000b1c <__aeabi_dcmplt>
 8006d8c:	b140      	cbz	r0, 8006da0 <_dtoa_r+0x168>
 8006d8e:	4638      	mov	r0, r7
 8006d90:	f7f9 fbe8 	bl	8000564 <__aeabi_i2d>
 8006d94:	4622      	mov	r2, r4
 8006d96:	462b      	mov	r3, r5
 8006d98:	f7f9 feb6 	bl	8000b08 <__aeabi_dcmpeq>
 8006d9c:	b900      	cbnz	r0, 8006da0 <_dtoa_r+0x168>
 8006d9e:	3f01      	subs	r7, #1
 8006da0:	2f16      	cmp	r7, #22
 8006da2:	d851      	bhi.n	8006e48 <_dtoa_r+0x210>
 8006da4:	4b5b      	ldr	r3, [pc, #364]	@ (8006f14 <_dtoa_r+0x2dc>)
 8006da6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006db2:	f7f9 feb3 	bl	8000b1c <__aeabi_dcmplt>
 8006db6:	2800      	cmp	r0, #0
 8006db8:	d048      	beq.n	8006e4c <_dtoa_r+0x214>
 8006dba:	3f01      	subs	r7, #1
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	9312      	str	r3, [sp, #72]	@ 0x48
 8006dc0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006dc2:	1b9b      	subs	r3, r3, r6
 8006dc4:	1e5a      	subs	r2, r3, #1
 8006dc6:	bf44      	itt	mi
 8006dc8:	f1c3 0801 	rsbmi	r8, r3, #1
 8006dcc:	2300      	movmi	r3, #0
 8006dce:	9208      	str	r2, [sp, #32]
 8006dd0:	bf54      	ite	pl
 8006dd2:	f04f 0800 	movpl.w	r8, #0
 8006dd6:	9308      	strmi	r3, [sp, #32]
 8006dd8:	2f00      	cmp	r7, #0
 8006dda:	db39      	blt.n	8006e50 <_dtoa_r+0x218>
 8006ddc:	9b08      	ldr	r3, [sp, #32]
 8006dde:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006de0:	443b      	add	r3, r7
 8006de2:	9308      	str	r3, [sp, #32]
 8006de4:	2300      	movs	r3, #0
 8006de6:	930a      	str	r3, [sp, #40]	@ 0x28
 8006de8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006dea:	2b09      	cmp	r3, #9
 8006dec:	d864      	bhi.n	8006eb8 <_dtoa_r+0x280>
 8006dee:	2b05      	cmp	r3, #5
 8006df0:	bfc4      	itt	gt
 8006df2:	3b04      	subgt	r3, #4
 8006df4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8006df6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006df8:	f1a3 0302 	sub.w	r3, r3, #2
 8006dfc:	bfcc      	ite	gt
 8006dfe:	2400      	movgt	r4, #0
 8006e00:	2401      	movle	r4, #1
 8006e02:	2b03      	cmp	r3, #3
 8006e04:	d863      	bhi.n	8006ece <_dtoa_r+0x296>
 8006e06:	e8df f003 	tbb	[pc, r3]
 8006e0a:	372a      	.short	0x372a
 8006e0c:	5535      	.short	0x5535
 8006e0e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8006e12:	441e      	add	r6, r3
 8006e14:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006e18:	2b20      	cmp	r3, #32
 8006e1a:	bfc1      	itttt	gt
 8006e1c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006e20:	409f      	lslgt	r7, r3
 8006e22:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006e26:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006e2a:	bfd6      	itet	le
 8006e2c:	f1c3 0320 	rsble	r3, r3, #32
 8006e30:	ea47 0003 	orrgt.w	r0, r7, r3
 8006e34:	fa04 f003 	lslle.w	r0, r4, r3
 8006e38:	f7f9 fb84 	bl	8000544 <__aeabi_ui2d>
 8006e3c:	2201      	movs	r2, #1
 8006e3e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006e42:	3e01      	subs	r6, #1
 8006e44:	9214      	str	r2, [sp, #80]	@ 0x50
 8006e46:	e777      	b.n	8006d38 <_dtoa_r+0x100>
 8006e48:	2301      	movs	r3, #1
 8006e4a:	e7b8      	b.n	8006dbe <_dtoa_r+0x186>
 8006e4c:	9012      	str	r0, [sp, #72]	@ 0x48
 8006e4e:	e7b7      	b.n	8006dc0 <_dtoa_r+0x188>
 8006e50:	427b      	negs	r3, r7
 8006e52:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e54:	2300      	movs	r3, #0
 8006e56:	eba8 0807 	sub.w	r8, r8, r7
 8006e5a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006e5c:	e7c4      	b.n	8006de8 <_dtoa_r+0x1b0>
 8006e5e:	2300      	movs	r3, #0
 8006e60:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006e62:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	dc35      	bgt.n	8006ed4 <_dtoa_r+0x29c>
 8006e68:	2301      	movs	r3, #1
 8006e6a:	9300      	str	r3, [sp, #0]
 8006e6c:	9307      	str	r3, [sp, #28]
 8006e6e:	461a      	mov	r2, r3
 8006e70:	920e      	str	r2, [sp, #56]	@ 0x38
 8006e72:	e00b      	b.n	8006e8c <_dtoa_r+0x254>
 8006e74:	2301      	movs	r3, #1
 8006e76:	e7f3      	b.n	8006e60 <_dtoa_r+0x228>
 8006e78:	2300      	movs	r3, #0
 8006e7a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006e7c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006e7e:	18fb      	adds	r3, r7, r3
 8006e80:	9300      	str	r3, [sp, #0]
 8006e82:	3301      	adds	r3, #1
 8006e84:	2b01      	cmp	r3, #1
 8006e86:	9307      	str	r3, [sp, #28]
 8006e88:	bfb8      	it	lt
 8006e8a:	2301      	movlt	r3, #1
 8006e8c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006e90:	2100      	movs	r1, #0
 8006e92:	2204      	movs	r2, #4
 8006e94:	f102 0514 	add.w	r5, r2, #20
 8006e98:	429d      	cmp	r5, r3
 8006e9a:	d91f      	bls.n	8006edc <_dtoa_r+0x2a4>
 8006e9c:	6041      	str	r1, [r0, #4]
 8006e9e:	4658      	mov	r0, fp
 8006ea0:	f000 fd8e 	bl	80079c0 <_Balloc>
 8006ea4:	4682      	mov	sl, r0
 8006ea6:	2800      	cmp	r0, #0
 8006ea8:	d13c      	bne.n	8006f24 <_dtoa_r+0x2ec>
 8006eaa:	4b1b      	ldr	r3, [pc, #108]	@ (8006f18 <_dtoa_r+0x2e0>)
 8006eac:	4602      	mov	r2, r0
 8006eae:	f240 11af 	movw	r1, #431	@ 0x1af
 8006eb2:	e6d8      	b.n	8006c66 <_dtoa_r+0x2e>
 8006eb4:	2301      	movs	r3, #1
 8006eb6:	e7e0      	b.n	8006e7a <_dtoa_r+0x242>
 8006eb8:	2401      	movs	r4, #1
 8006eba:	2300      	movs	r3, #0
 8006ebc:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ebe:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006ec0:	f04f 33ff 	mov.w	r3, #4294967295
 8006ec4:	9300      	str	r3, [sp, #0]
 8006ec6:	9307      	str	r3, [sp, #28]
 8006ec8:	2200      	movs	r2, #0
 8006eca:	2312      	movs	r3, #18
 8006ecc:	e7d0      	b.n	8006e70 <_dtoa_r+0x238>
 8006ece:	2301      	movs	r3, #1
 8006ed0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006ed2:	e7f5      	b.n	8006ec0 <_dtoa_r+0x288>
 8006ed4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006ed6:	9300      	str	r3, [sp, #0]
 8006ed8:	9307      	str	r3, [sp, #28]
 8006eda:	e7d7      	b.n	8006e8c <_dtoa_r+0x254>
 8006edc:	3101      	adds	r1, #1
 8006ede:	0052      	lsls	r2, r2, #1
 8006ee0:	e7d8      	b.n	8006e94 <_dtoa_r+0x25c>
 8006ee2:	bf00      	nop
 8006ee4:	f3af 8000 	nop.w
 8006ee8:	636f4361 	.word	0x636f4361
 8006eec:	3fd287a7 	.word	0x3fd287a7
 8006ef0:	8b60c8b3 	.word	0x8b60c8b3
 8006ef4:	3fc68a28 	.word	0x3fc68a28
 8006ef8:	509f79fb 	.word	0x509f79fb
 8006efc:	3fd34413 	.word	0x3fd34413
 8006f00:	080088e9 	.word	0x080088e9
 8006f04:	08008900 	.word	0x08008900
 8006f08:	7ff00000 	.word	0x7ff00000
 8006f0c:	080088b9 	.word	0x080088b9
 8006f10:	3ff80000 	.word	0x3ff80000
 8006f14:	080089f8 	.word	0x080089f8
 8006f18:	08008958 	.word	0x08008958
 8006f1c:	080088e5 	.word	0x080088e5
 8006f20:	080088b8 	.word	0x080088b8
 8006f24:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006f28:	6018      	str	r0, [r3, #0]
 8006f2a:	9b07      	ldr	r3, [sp, #28]
 8006f2c:	2b0e      	cmp	r3, #14
 8006f2e:	f200 80a4 	bhi.w	800707a <_dtoa_r+0x442>
 8006f32:	2c00      	cmp	r4, #0
 8006f34:	f000 80a1 	beq.w	800707a <_dtoa_r+0x442>
 8006f38:	2f00      	cmp	r7, #0
 8006f3a:	dd33      	ble.n	8006fa4 <_dtoa_r+0x36c>
 8006f3c:	4bad      	ldr	r3, [pc, #692]	@ (80071f4 <_dtoa_r+0x5bc>)
 8006f3e:	f007 020f 	and.w	r2, r7, #15
 8006f42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f46:	ed93 7b00 	vldr	d7, [r3]
 8006f4a:	05f8      	lsls	r0, r7, #23
 8006f4c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006f50:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006f54:	d516      	bpl.n	8006f84 <_dtoa_r+0x34c>
 8006f56:	4ba8      	ldr	r3, [pc, #672]	@ (80071f8 <_dtoa_r+0x5c0>)
 8006f58:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006f5c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006f60:	f7f9 fc94 	bl	800088c <__aeabi_ddiv>
 8006f64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f68:	f004 040f 	and.w	r4, r4, #15
 8006f6c:	2603      	movs	r6, #3
 8006f6e:	4da2      	ldr	r5, [pc, #648]	@ (80071f8 <_dtoa_r+0x5c0>)
 8006f70:	b954      	cbnz	r4, 8006f88 <_dtoa_r+0x350>
 8006f72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f7a:	f7f9 fc87 	bl	800088c <__aeabi_ddiv>
 8006f7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f82:	e028      	b.n	8006fd6 <_dtoa_r+0x39e>
 8006f84:	2602      	movs	r6, #2
 8006f86:	e7f2      	b.n	8006f6e <_dtoa_r+0x336>
 8006f88:	07e1      	lsls	r1, r4, #31
 8006f8a:	d508      	bpl.n	8006f9e <_dtoa_r+0x366>
 8006f8c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f90:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006f94:	f7f9 fb50 	bl	8000638 <__aeabi_dmul>
 8006f98:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f9c:	3601      	adds	r6, #1
 8006f9e:	1064      	asrs	r4, r4, #1
 8006fa0:	3508      	adds	r5, #8
 8006fa2:	e7e5      	b.n	8006f70 <_dtoa_r+0x338>
 8006fa4:	f000 80d2 	beq.w	800714c <_dtoa_r+0x514>
 8006fa8:	427c      	negs	r4, r7
 8006faa:	4b92      	ldr	r3, [pc, #584]	@ (80071f4 <_dtoa_r+0x5bc>)
 8006fac:	4d92      	ldr	r5, [pc, #584]	@ (80071f8 <_dtoa_r+0x5c0>)
 8006fae:	f004 020f 	and.w	r2, r4, #15
 8006fb2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006fbe:	f7f9 fb3b 	bl	8000638 <__aeabi_dmul>
 8006fc2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006fc6:	1124      	asrs	r4, r4, #4
 8006fc8:	2300      	movs	r3, #0
 8006fca:	2602      	movs	r6, #2
 8006fcc:	2c00      	cmp	r4, #0
 8006fce:	f040 80b2 	bne.w	8007136 <_dtoa_r+0x4fe>
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d1d3      	bne.n	8006f7e <_dtoa_r+0x346>
 8006fd6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006fd8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	f000 80b7 	beq.w	8007150 <_dtoa_r+0x518>
 8006fe2:	4b86      	ldr	r3, [pc, #536]	@ (80071fc <_dtoa_r+0x5c4>)
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	4620      	mov	r0, r4
 8006fe8:	4629      	mov	r1, r5
 8006fea:	f7f9 fd97 	bl	8000b1c <__aeabi_dcmplt>
 8006fee:	2800      	cmp	r0, #0
 8006ff0:	f000 80ae 	beq.w	8007150 <_dtoa_r+0x518>
 8006ff4:	9b07      	ldr	r3, [sp, #28]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	f000 80aa 	beq.w	8007150 <_dtoa_r+0x518>
 8006ffc:	9b00      	ldr	r3, [sp, #0]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	dd37      	ble.n	8007072 <_dtoa_r+0x43a>
 8007002:	1e7b      	subs	r3, r7, #1
 8007004:	9304      	str	r3, [sp, #16]
 8007006:	4620      	mov	r0, r4
 8007008:	4b7d      	ldr	r3, [pc, #500]	@ (8007200 <_dtoa_r+0x5c8>)
 800700a:	2200      	movs	r2, #0
 800700c:	4629      	mov	r1, r5
 800700e:	f7f9 fb13 	bl	8000638 <__aeabi_dmul>
 8007012:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007016:	9c00      	ldr	r4, [sp, #0]
 8007018:	3601      	adds	r6, #1
 800701a:	4630      	mov	r0, r6
 800701c:	f7f9 faa2 	bl	8000564 <__aeabi_i2d>
 8007020:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007024:	f7f9 fb08 	bl	8000638 <__aeabi_dmul>
 8007028:	4b76      	ldr	r3, [pc, #472]	@ (8007204 <_dtoa_r+0x5cc>)
 800702a:	2200      	movs	r2, #0
 800702c:	f7f9 f94e 	bl	80002cc <__adddf3>
 8007030:	4605      	mov	r5, r0
 8007032:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007036:	2c00      	cmp	r4, #0
 8007038:	f040 808d 	bne.w	8007156 <_dtoa_r+0x51e>
 800703c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007040:	4b71      	ldr	r3, [pc, #452]	@ (8007208 <_dtoa_r+0x5d0>)
 8007042:	2200      	movs	r2, #0
 8007044:	f7f9 f940 	bl	80002c8 <__aeabi_dsub>
 8007048:	4602      	mov	r2, r0
 800704a:	460b      	mov	r3, r1
 800704c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007050:	462a      	mov	r2, r5
 8007052:	4633      	mov	r3, r6
 8007054:	f7f9 fd80 	bl	8000b58 <__aeabi_dcmpgt>
 8007058:	2800      	cmp	r0, #0
 800705a:	f040 828b 	bne.w	8007574 <_dtoa_r+0x93c>
 800705e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007062:	462a      	mov	r2, r5
 8007064:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007068:	f7f9 fd58 	bl	8000b1c <__aeabi_dcmplt>
 800706c:	2800      	cmp	r0, #0
 800706e:	f040 8128 	bne.w	80072c2 <_dtoa_r+0x68a>
 8007072:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007076:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800707a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800707c:	2b00      	cmp	r3, #0
 800707e:	f2c0 815a 	blt.w	8007336 <_dtoa_r+0x6fe>
 8007082:	2f0e      	cmp	r7, #14
 8007084:	f300 8157 	bgt.w	8007336 <_dtoa_r+0x6fe>
 8007088:	4b5a      	ldr	r3, [pc, #360]	@ (80071f4 <_dtoa_r+0x5bc>)
 800708a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800708e:	ed93 7b00 	vldr	d7, [r3]
 8007092:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007094:	2b00      	cmp	r3, #0
 8007096:	ed8d 7b00 	vstr	d7, [sp]
 800709a:	da03      	bge.n	80070a4 <_dtoa_r+0x46c>
 800709c:	9b07      	ldr	r3, [sp, #28]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	f340 8101 	ble.w	80072a6 <_dtoa_r+0x66e>
 80070a4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80070a8:	4656      	mov	r6, sl
 80070aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80070ae:	4620      	mov	r0, r4
 80070b0:	4629      	mov	r1, r5
 80070b2:	f7f9 fbeb 	bl	800088c <__aeabi_ddiv>
 80070b6:	f7f9 fd6f 	bl	8000b98 <__aeabi_d2iz>
 80070ba:	4680      	mov	r8, r0
 80070bc:	f7f9 fa52 	bl	8000564 <__aeabi_i2d>
 80070c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80070c4:	f7f9 fab8 	bl	8000638 <__aeabi_dmul>
 80070c8:	4602      	mov	r2, r0
 80070ca:	460b      	mov	r3, r1
 80070cc:	4620      	mov	r0, r4
 80070ce:	4629      	mov	r1, r5
 80070d0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80070d4:	f7f9 f8f8 	bl	80002c8 <__aeabi_dsub>
 80070d8:	f806 4b01 	strb.w	r4, [r6], #1
 80070dc:	9d07      	ldr	r5, [sp, #28]
 80070de:	eba6 040a 	sub.w	r4, r6, sl
 80070e2:	42a5      	cmp	r5, r4
 80070e4:	4602      	mov	r2, r0
 80070e6:	460b      	mov	r3, r1
 80070e8:	f040 8117 	bne.w	800731a <_dtoa_r+0x6e2>
 80070ec:	f7f9 f8ee 	bl	80002cc <__adddf3>
 80070f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80070f4:	4604      	mov	r4, r0
 80070f6:	460d      	mov	r5, r1
 80070f8:	f7f9 fd2e 	bl	8000b58 <__aeabi_dcmpgt>
 80070fc:	2800      	cmp	r0, #0
 80070fe:	f040 80f9 	bne.w	80072f4 <_dtoa_r+0x6bc>
 8007102:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007106:	4620      	mov	r0, r4
 8007108:	4629      	mov	r1, r5
 800710a:	f7f9 fcfd 	bl	8000b08 <__aeabi_dcmpeq>
 800710e:	b118      	cbz	r0, 8007118 <_dtoa_r+0x4e0>
 8007110:	f018 0f01 	tst.w	r8, #1
 8007114:	f040 80ee 	bne.w	80072f4 <_dtoa_r+0x6bc>
 8007118:	4649      	mov	r1, r9
 800711a:	4658      	mov	r0, fp
 800711c:	f000 fc90 	bl	8007a40 <_Bfree>
 8007120:	2300      	movs	r3, #0
 8007122:	7033      	strb	r3, [r6, #0]
 8007124:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007126:	3701      	adds	r7, #1
 8007128:	601f      	str	r7, [r3, #0]
 800712a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800712c:	2b00      	cmp	r3, #0
 800712e:	f000 831d 	beq.w	800776c <_dtoa_r+0xb34>
 8007132:	601e      	str	r6, [r3, #0]
 8007134:	e31a      	b.n	800776c <_dtoa_r+0xb34>
 8007136:	07e2      	lsls	r2, r4, #31
 8007138:	d505      	bpl.n	8007146 <_dtoa_r+0x50e>
 800713a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800713e:	f7f9 fa7b 	bl	8000638 <__aeabi_dmul>
 8007142:	3601      	adds	r6, #1
 8007144:	2301      	movs	r3, #1
 8007146:	1064      	asrs	r4, r4, #1
 8007148:	3508      	adds	r5, #8
 800714a:	e73f      	b.n	8006fcc <_dtoa_r+0x394>
 800714c:	2602      	movs	r6, #2
 800714e:	e742      	b.n	8006fd6 <_dtoa_r+0x39e>
 8007150:	9c07      	ldr	r4, [sp, #28]
 8007152:	9704      	str	r7, [sp, #16]
 8007154:	e761      	b.n	800701a <_dtoa_r+0x3e2>
 8007156:	4b27      	ldr	r3, [pc, #156]	@ (80071f4 <_dtoa_r+0x5bc>)
 8007158:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800715a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800715e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007162:	4454      	add	r4, sl
 8007164:	2900      	cmp	r1, #0
 8007166:	d053      	beq.n	8007210 <_dtoa_r+0x5d8>
 8007168:	4928      	ldr	r1, [pc, #160]	@ (800720c <_dtoa_r+0x5d4>)
 800716a:	2000      	movs	r0, #0
 800716c:	f7f9 fb8e 	bl	800088c <__aeabi_ddiv>
 8007170:	4633      	mov	r3, r6
 8007172:	462a      	mov	r2, r5
 8007174:	f7f9 f8a8 	bl	80002c8 <__aeabi_dsub>
 8007178:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800717c:	4656      	mov	r6, sl
 800717e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007182:	f7f9 fd09 	bl	8000b98 <__aeabi_d2iz>
 8007186:	4605      	mov	r5, r0
 8007188:	f7f9 f9ec 	bl	8000564 <__aeabi_i2d>
 800718c:	4602      	mov	r2, r0
 800718e:	460b      	mov	r3, r1
 8007190:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007194:	f7f9 f898 	bl	80002c8 <__aeabi_dsub>
 8007198:	3530      	adds	r5, #48	@ 0x30
 800719a:	4602      	mov	r2, r0
 800719c:	460b      	mov	r3, r1
 800719e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80071a2:	f806 5b01 	strb.w	r5, [r6], #1
 80071a6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80071aa:	f7f9 fcb7 	bl	8000b1c <__aeabi_dcmplt>
 80071ae:	2800      	cmp	r0, #0
 80071b0:	d171      	bne.n	8007296 <_dtoa_r+0x65e>
 80071b2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80071b6:	4911      	ldr	r1, [pc, #68]	@ (80071fc <_dtoa_r+0x5c4>)
 80071b8:	2000      	movs	r0, #0
 80071ba:	f7f9 f885 	bl	80002c8 <__aeabi_dsub>
 80071be:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80071c2:	f7f9 fcab 	bl	8000b1c <__aeabi_dcmplt>
 80071c6:	2800      	cmp	r0, #0
 80071c8:	f040 8095 	bne.w	80072f6 <_dtoa_r+0x6be>
 80071cc:	42a6      	cmp	r6, r4
 80071ce:	f43f af50 	beq.w	8007072 <_dtoa_r+0x43a>
 80071d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80071d6:	4b0a      	ldr	r3, [pc, #40]	@ (8007200 <_dtoa_r+0x5c8>)
 80071d8:	2200      	movs	r2, #0
 80071da:	f7f9 fa2d 	bl	8000638 <__aeabi_dmul>
 80071de:	4b08      	ldr	r3, [pc, #32]	@ (8007200 <_dtoa_r+0x5c8>)
 80071e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80071e4:	2200      	movs	r2, #0
 80071e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071ea:	f7f9 fa25 	bl	8000638 <__aeabi_dmul>
 80071ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80071f2:	e7c4      	b.n	800717e <_dtoa_r+0x546>
 80071f4:	080089f8 	.word	0x080089f8
 80071f8:	080089d0 	.word	0x080089d0
 80071fc:	3ff00000 	.word	0x3ff00000
 8007200:	40240000 	.word	0x40240000
 8007204:	401c0000 	.word	0x401c0000
 8007208:	40140000 	.word	0x40140000
 800720c:	3fe00000 	.word	0x3fe00000
 8007210:	4631      	mov	r1, r6
 8007212:	4628      	mov	r0, r5
 8007214:	f7f9 fa10 	bl	8000638 <__aeabi_dmul>
 8007218:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800721c:	9415      	str	r4, [sp, #84]	@ 0x54
 800721e:	4656      	mov	r6, sl
 8007220:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007224:	f7f9 fcb8 	bl	8000b98 <__aeabi_d2iz>
 8007228:	4605      	mov	r5, r0
 800722a:	f7f9 f99b 	bl	8000564 <__aeabi_i2d>
 800722e:	4602      	mov	r2, r0
 8007230:	460b      	mov	r3, r1
 8007232:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007236:	f7f9 f847 	bl	80002c8 <__aeabi_dsub>
 800723a:	3530      	adds	r5, #48	@ 0x30
 800723c:	f806 5b01 	strb.w	r5, [r6], #1
 8007240:	4602      	mov	r2, r0
 8007242:	460b      	mov	r3, r1
 8007244:	42a6      	cmp	r6, r4
 8007246:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800724a:	f04f 0200 	mov.w	r2, #0
 800724e:	d124      	bne.n	800729a <_dtoa_r+0x662>
 8007250:	4bac      	ldr	r3, [pc, #688]	@ (8007504 <_dtoa_r+0x8cc>)
 8007252:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007256:	f7f9 f839 	bl	80002cc <__adddf3>
 800725a:	4602      	mov	r2, r0
 800725c:	460b      	mov	r3, r1
 800725e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007262:	f7f9 fc79 	bl	8000b58 <__aeabi_dcmpgt>
 8007266:	2800      	cmp	r0, #0
 8007268:	d145      	bne.n	80072f6 <_dtoa_r+0x6be>
 800726a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800726e:	49a5      	ldr	r1, [pc, #660]	@ (8007504 <_dtoa_r+0x8cc>)
 8007270:	2000      	movs	r0, #0
 8007272:	f7f9 f829 	bl	80002c8 <__aeabi_dsub>
 8007276:	4602      	mov	r2, r0
 8007278:	460b      	mov	r3, r1
 800727a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800727e:	f7f9 fc4d 	bl	8000b1c <__aeabi_dcmplt>
 8007282:	2800      	cmp	r0, #0
 8007284:	f43f aef5 	beq.w	8007072 <_dtoa_r+0x43a>
 8007288:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800728a:	1e73      	subs	r3, r6, #1
 800728c:	9315      	str	r3, [sp, #84]	@ 0x54
 800728e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007292:	2b30      	cmp	r3, #48	@ 0x30
 8007294:	d0f8      	beq.n	8007288 <_dtoa_r+0x650>
 8007296:	9f04      	ldr	r7, [sp, #16]
 8007298:	e73e      	b.n	8007118 <_dtoa_r+0x4e0>
 800729a:	4b9b      	ldr	r3, [pc, #620]	@ (8007508 <_dtoa_r+0x8d0>)
 800729c:	f7f9 f9cc 	bl	8000638 <__aeabi_dmul>
 80072a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80072a4:	e7bc      	b.n	8007220 <_dtoa_r+0x5e8>
 80072a6:	d10c      	bne.n	80072c2 <_dtoa_r+0x68a>
 80072a8:	4b98      	ldr	r3, [pc, #608]	@ (800750c <_dtoa_r+0x8d4>)
 80072aa:	2200      	movs	r2, #0
 80072ac:	e9dd 0100 	ldrd	r0, r1, [sp]
 80072b0:	f7f9 f9c2 	bl	8000638 <__aeabi_dmul>
 80072b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80072b8:	f7f9 fc44 	bl	8000b44 <__aeabi_dcmpge>
 80072bc:	2800      	cmp	r0, #0
 80072be:	f000 8157 	beq.w	8007570 <_dtoa_r+0x938>
 80072c2:	2400      	movs	r4, #0
 80072c4:	4625      	mov	r5, r4
 80072c6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80072c8:	43db      	mvns	r3, r3
 80072ca:	9304      	str	r3, [sp, #16]
 80072cc:	4656      	mov	r6, sl
 80072ce:	2700      	movs	r7, #0
 80072d0:	4621      	mov	r1, r4
 80072d2:	4658      	mov	r0, fp
 80072d4:	f000 fbb4 	bl	8007a40 <_Bfree>
 80072d8:	2d00      	cmp	r5, #0
 80072da:	d0dc      	beq.n	8007296 <_dtoa_r+0x65e>
 80072dc:	b12f      	cbz	r7, 80072ea <_dtoa_r+0x6b2>
 80072de:	42af      	cmp	r7, r5
 80072e0:	d003      	beq.n	80072ea <_dtoa_r+0x6b2>
 80072e2:	4639      	mov	r1, r7
 80072e4:	4658      	mov	r0, fp
 80072e6:	f000 fbab 	bl	8007a40 <_Bfree>
 80072ea:	4629      	mov	r1, r5
 80072ec:	4658      	mov	r0, fp
 80072ee:	f000 fba7 	bl	8007a40 <_Bfree>
 80072f2:	e7d0      	b.n	8007296 <_dtoa_r+0x65e>
 80072f4:	9704      	str	r7, [sp, #16]
 80072f6:	4633      	mov	r3, r6
 80072f8:	461e      	mov	r6, r3
 80072fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80072fe:	2a39      	cmp	r2, #57	@ 0x39
 8007300:	d107      	bne.n	8007312 <_dtoa_r+0x6da>
 8007302:	459a      	cmp	sl, r3
 8007304:	d1f8      	bne.n	80072f8 <_dtoa_r+0x6c0>
 8007306:	9a04      	ldr	r2, [sp, #16]
 8007308:	3201      	adds	r2, #1
 800730a:	9204      	str	r2, [sp, #16]
 800730c:	2230      	movs	r2, #48	@ 0x30
 800730e:	f88a 2000 	strb.w	r2, [sl]
 8007312:	781a      	ldrb	r2, [r3, #0]
 8007314:	3201      	adds	r2, #1
 8007316:	701a      	strb	r2, [r3, #0]
 8007318:	e7bd      	b.n	8007296 <_dtoa_r+0x65e>
 800731a:	4b7b      	ldr	r3, [pc, #492]	@ (8007508 <_dtoa_r+0x8d0>)
 800731c:	2200      	movs	r2, #0
 800731e:	f7f9 f98b 	bl	8000638 <__aeabi_dmul>
 8007322:	2200      	movs	r2, #0
 8007324:	2300      	movs	r3, #0
 8007326:	4604      	mov	r4, r0
 8007328:	460d      	mov	r5, r1
 800732a:	f7f9 fbed 	bl	8000b08 <__aeabi_dcmpeq>
 800732e:	2800      	cmp	r0, #0
 8007330:	f43f aebb 	beq.w	80070aa <_dtoa_r+0x472>
 8007334:	e6f0      	b.n	8007118 <_dtoa_r+0x4e0>
 8007336:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007338:	2a00      	cmp	r2, #0
 800733a:	f000 80db 	beq.w	80074f4 <_dtoa_r+0x8bc>
 800733e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007340:	2a01      	cmp	r2, #1
 8007342:	f300 80bf 	bgt.w	80074c4 <_dtoa_r+0x88c>
 8007346:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007348:	2a00      	cmp	r2, #0
 800734a:	f000 80b7 	beq.w	80074bc <_dtoa_r+0x884>
 800734e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007352:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007354:	4646      	mov	r6, r8
 8007356:	9a08      	ldr	r2, [sp, #32]
 8007358:	2101      	movs	r1, #1
 800735a:	441a      	add	r2, r3
 800735c:	4658      	mov	r0, fp
 800735e:	4498      	add	r8, r3
 8007360:	9208      	str	r2, [sp, #32]
 8007362:	f000 fc21 	bl	8007ba8 <__i2b>
 8007366:	4605      	mov	r5, r0
 8007368:	b15e      	cbz	r6, 8007382 <_dtoa_r+0x74a>
 800736a:	9b08      	ldr	r3, [sp, #32]
 800736c:	2b00      	cmp	r3, #0
 800736e:	dd08      	ble.n	8007382 <_dtoa_r+0x74a>
 8007370:	42b3      	cmp	r3, r6
 8007372:	9a08      	ldr	r2, [sp, #32]
 8007374:	bfa8      	it	ge
 8007376:	4633      	movge	r3, r6
 8007378:	eba8 0803 	sub.w	r8, r8, r3
 800737c:	1af6      	subs	r6, r6, r3
 800737e:	1ad3      	subs	r3, r2, r3
 8007380:	9308      	str	r3, [sp, #32]
 8007382:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007384:	b1f3      	cbz	r3, 80073c4 <_dtoa_r+0x78c>
 8007386:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007388:	2b00      	cmp	r3, #0
 800738a:	f000 80b7 	beq.w	80074fc <_dtoa_r+0x8c4>
 800738e:	b18c      	cbz	r4, 80073b4 <_dtoa_r+0x77c>
 8007390:	4629      	mov	r1, r5
 8007392:	4622      	mov	r2, r4
 8007394:	4658      	mov	r0, fp
 8007396:	f000 fcc7 	bl	8007d28 <__pow5mult>
 800739a:	464a      	mov	r2, r9
 800739c:	4601      	mov	r1, r0
 800739e:	4605      	mov	r5, r0
 80073a0:	4658      	mov	r0, fp
 80073a2:	f000 fc17 	bl	8007bd4 <__multiply>
 80073a6:	4649      	mov	r1, r9
 80073a8:	9004      	str	r0, [sp, #16]
 80073aa:	4658      	mov	r0, fp
 80073ac:	f000 fb48 	bl	8007a40 <_Bfree>
 80073b0:	9b04      	ldr	r3, [sp, #16]
 80073b2:	4699      	mov	r9, r3
 80073b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073b6:	1b1a      	subs	r2, r3, r4
 80073b8:	d004      	beq.n	80073c4 <_dtoa_r+0x78c>
 80073ba:	4649      	mov	r1, r9
 80073bc:	4658      	mov	r0, fp
 80073be:	f000 fcb3 	bl	8007d28 <__pow5mult>
 80073c2:	4681      	mov	r9, r0
 80073c4:	2101      	movs	r1, #1
 80073c6:	4658      	mov	r0, fp
 80073c8:	f000 fbee 	bl	8007ba8 <__i2b>
 80073cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80073ce:	4604      	mov	r4, r0
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	f000 81cf 	beq.w	8007774 <_dtoa_r+0xb3c>
 80073d6:	461a      	mov	r2, r3
 80073d8:	4601      	mov	r1, r0
 80073da:	4658      	mov	r0, fp
 80073dc:	f000 fca4 	bl	8007d28 <__pow5mult>
 80073e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073e2:	2b01      	cmp	r3, #1
 80073e4:	4604      	mov	r4, r0
 80073e6:	f300 8095 	bgt.w	8007514 <_dtoa_r+0x8dc>
 80073ea:	9b02      	ldr	r3, [sp, #8]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	f040 8087 	bne.w	8007500 <_dtoa_r+0x8c8>
 80073f2:	9b03      	ldr	r3, [sp, #12]
 80073f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	f040 8089 	bne.w	8007510 <_dtoa_r+0x8d8>
 80073fe:	9b03      	ldr	r3, [sp, #12]
 8007400:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007404:	0d1b      	lsrs	r3, r3, #20
 8007406:	051b      	lsls	r3, r3, #20
 8007408:	b12b      	cbz	r3, 8007416 <_dtoa_r+0x7de>
 800740a:	9b08      	ldr	r3, [sp, #32]
 800740c:	3301      	adds	r3, #1
 800740e:	9308      	str	r3, [sp, #32]
 8007410:	f108 0801 	add.w	r8, r8, #1
 8007414:	2301      	movs	r3, #1
 8007416:	930a      	str	r3, [sp, #40]	@ 0x28
 8007418:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800741a:	2b00      	cmp	r3, #0
 800741c:	f000 81b0 	beq.w	8007780 <_dtoa_r+0xb48>
 8007420:	6923      	ldr	r3, [r4, #16]
 8007422:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007426:	6918      	ldr	r0, [r3, #16]
 8007428:	f000 fb72 	bl	8007b10 <__hi0bits>
 800742c:	f1c0 0020 	rsb	r0, r0, #32
 8007430:	9b08      	ldr	r3, [sp, #32]
 8007432:	4418      	add	r0, r3
 8007434:	f010 001f 	ands.w	r0, r0, #31
 8007438:	d077      	beq.n	800752a <_dtoa_r+0x8f2>
 800743a:	f1c0 0320 	rsb	r3, r0, #32
 800743e:	2b04      	cmp	r3, #4
 8007440:	dd6b      	ble.n	800751a <_dtoa_r+0x8e2>
 8007442:	9b08      	ldr	r3, [sp, #32]
 8007444:	f1c0 001c 	rsb	r0, r0, #28
 8007448:	4403      	add	r3, r0
 800744a:	4480      	add	r8, r0
 800744c:	4406      	add	r6, r0
 800744e:	9308      	str	r3, [sp, #32]
 8007450:	f1b8 0f00 	cmp.w	r8, #0
 8007454:	dd05      	ble.n	8007462 <_dtoa_r+0x82a>
 8007456:	4649      	mov	r1, r9
 8007458:	4642      	mov	r2, r8
 800745a:	4658      	mov	r0, fp
 800745c:	f000 fcbe 	bl	8007ddc <__lshift>
 8007460:	4681      	mov	r9, r0
 8007462:	9b08      	ldr	r3, [sp, #32]
 8007464:	2b00      	cmp	r3, #0
 8007466:	dd05      	ble.n	8007474 <_dtoa_r+0x83c>
 8007468:	4621      	mov	r1, r4
 800746a:	461a      	mov	r2, r3
 800746c:	4658      	mov	r0, fp
 800746e:	f000 fcb5 	bl	8007ddc <__lshift>
 8007472:	4604      	mov	r4, r0
 8007474:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007476:	2b00      	cmp	r3, #0
 8007478:	d059      	beq.n	800752e <_dtoa_r+0x8f6>
 800747a:	4621      	mov	r1, r4
 800747c:	4648      	mov	r0, r9
 800747e:	f000 fd19 	bl	8007eb4 <__mcmp>
 8007482:	2800      	cmp	r0, #0
 8007484:	da53      	bge.n	800752e <_dtoa_r+0x8f6>
 8007486:	1e7b      	subs	r3, r7, #1
 8007488:	9304      	str	r3, [sp, #16]
 800748a:	4649      	mov	r1, r9
 800748c:	2300      	movs	r3, #0
 800748e:	220a      	movs	r2, #10
 8007490:	4658      	mov	r0, fp
 8007492:	f000 faf7 	bl	8007a84 <__multadd>
 8007496:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007498:	4681      	mov	r9, r0
 800749a:	2b00      	cmp	r3, #0
 800749c:	f000 8172 	beq.w	8007784 <_dtoa_r+0xb4c>
 80074a0:	2300      	movs	r3, #0
 80074a2:	4629      	mov	r1, r5
 80074a4:	220a      	movs	r2, #10
 80074a6:	4658      	mov	r0, fp
 80074a8:	f000 faec 	bl	8007a84 <__multadd>
 80074ac:	9b00      	ldr	r3, [sp, #0]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	4605      	mov	r5, r0
 80074b2:	dc67      	bgt.n	8007584 <_dtoa_r+0x94c>
 80074b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074b6:	2b02      	cmp	r3, #2
 80074b8:	dc41      	bgt.n	800753e <_dtoa_r+0x906>
 80074ba:	e063      	b.n	8007584 <_dtoa_r+0x94c>
 80074bc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80074be:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80074c2:	e746      	b.n	8007352 <_dtoa_r+0x71a>
 80074c4:	9b07      	ldr	r3, [sp, #28]
 80074c6:	1e5c      	subs	r4, r3, #1
 80074c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80074ca:	42a3      	cmp	r3, r4
 80074cc:	bfbf      	itttt	lt
 80074ce:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80074d0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80074d2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80074d4:	1ae3      	sublt	r3, r4, r3
 80074d6:	bfb4      	ite	lt
 80074d8:	18d2      	addlt	r2, r2, r3
 80074da:	1b1c      	subge	r4, r3, r4
 80074dc:	9b07      	ldr	r3, [sp, #28]
 80074de:	bfbc      	itt	lt
 80074e0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80074e2:	2400      	movlt	r4, #0
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	bfb5      	itete	lt
 80074e8:	eba8 0603 	sublt.w	r6, r8, r3
 80074ec:	9b07      	ldrge	r3, [sp, #28]
 80074ee:	2300      	movlt	r3, #0
 80074f0:	4646      	movge	r6, r8
 80074f2:	e730      	b.n	8007356 <_dtoa_r+0x71e>
 80074f4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80074f6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80074f8:	4646      	mov	r6, r8
 80074fa:	e735      	b.n	8007368 <_dtoa_r+0x730>
 80074fc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80074fe:	e75c      	b.n	80073ba <_dtoa_r+0x782>
 8007500:	2300      	movs	r3, #0
 8007502:	e788      	b.n	8007416 <_dtoa_r+0x7de>
 8007504:	3fe00000 	.word	0x3fe00000
 8007508:	40240000 	.word	0x40240000
 800750c:	40140000 	.word	0x40140000
 8007510:	9b02      	ldr	r3, [sp, #8]
 8007512:	e780      	b.n	8007416 <_dtoa_r+0x7de>
 8007514:	2300      	movs	r3, #0
 8007516:	930a      	str	r3, [sp, #40]	@ 0x28
 8007518:	e782      	b.n	8007420 <_dtoa_r+0x7e8>
 800751a:	d099      	beq.n	8007450 <_dtoa_r+0x818>
 800751c:	9a08      	ldr	r2, [sp, #32]
 800751e:	331c      	adds	r3, #28
 8007520:	441a      	add	r2, r3
 8007522:	4498      	add	r8, r3
 8007524:	441e      	add	r6, r3
 8007526:	9208      	str	r2, [sp, #32]
 8007528:	e792      	b.n	8007450 <_dtoa_r+0x818>
 800752a:	4603      	mov	r3, r0
 800752c:	e7f6      	b.n	800751c <_dtoa_r+0x8e4>
 800752e:	9b07      	ldr	r3, [sp, #28]
 8007530:	9704      	str	r7, [sp, #16]
 8007532:	2b00      	cmp	r3, #0
 8007534:	dc20      	bgt.n	8007578 <_dtoa_r+0x940>
 8007536:	9300      	str	r3, [sp, #0]
 8007538:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800753a:	2b02      	cmp	r3, #2
 800753c:	dd1e      	ble.n	800757c <_dtoa_r+0x944>
 800753e:	9b00      	ldr	r3, [sp, #0]
 8007540:	2b00      	cmp	r3, #0
 8007542:	f47f aec0 	bne.w	80072c6 <_dtoa_r+0x68e>
 8007546:	4621      	mov	r1, r4
 8007548:	2205      	movs	r2, #5
 800754a:	4658      	mov	r0, fp
 800754c:	f000 fa9a 	bl	8007a84 <__multadd>
 8007550:	4601      	mov	r1, r0
 8007552:	4604      	mov	r4, r0
 8007554:	4648      	mov	r0, r9
 8007556:	f000 fcad 	bl	8007eb4 <__mcmp>
 800755a:	2800      	cmp	r0, #0
 800755c:	f77f aeb3 	ble.w	80072c6 <_dtoa_r+0x68e>
 8007560:	4656      	mov	r6, sl
 8007562:	2331      	movs	r3, #49	@ 0x31
 8007564:	f806 3b01 	strb.w	r3, [r6], #1
 8007568:	9b04      	ldr	r3, [sp, #16]
 800756a:	3301      	adds	r3, #1
 800756c:	9304      	str	r3, [sp, #16]
 800756e:	e6ae      	b.n	80072ce <_dtoa_r+0x696>
 8007570:	9c07      	ldr	r4, [sp, #28]
 8007572:	9704      	str	r7, [sp, #16]
 8007574:	4625      	mov	r5, r4
 8007576:	e7f3      	b.n	8007560 <_dtoa_r+0x928>
 8007578:	9b07      	ldr	r3, [sp, #28]
 800757a:	9300      	str	r3, [sp, #0]
 800757c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800757e:	2b00      	cmp	r3, #0
 8007580:	f000 8104 	beq.w	800778c <_dtoa_r+0xb54>
 8007584:	2e00      	cmp	r6, #0
 8007586:	dd05      	ble.n	8007594 <_dtoa_r+0x95c>
 8007588:	4629      	mov	r1, r5
 800758a:	4632      	mov	r2, r6
 800758c:	4658      	mov	r0, fp
 800758e:	f000 fc25 	bl	8007ddc <__lshift>
 8007592:	4605      	mov	r5, r0
 8007594:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007596:	2b00      	cmp	r3, #0
 8007598:	d05a      	beq.n	8007650 <_dtoa_r+0xa18>
 800759a:	6869      	ldr	r1, [r5, #4]
 800759c:	4658      	mov	r0, fp
 800759e:	f000 fa0f 	bl	80079c0 <_Balloc>
 80075a2:	4606      	mov	r6, r0
 80075a4:	b928      	cbnz	r0, 80075b2 <_dtoa_r+0x97a>
 80075a6:	4b84      	ldr	r3, [pc, #528]	@ (80077b8 <_dtoa_r+0xb80>)
 80075a8:	4602      	mov	r2, r0
 80075aa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80075ae:	f7ff bb5a 	b.w	8006c66 <_dtoa_r+0x2e>
 80075b2:	692a      	ldr	r2, [r5, #16]
 80075b4:	3202      	adds	r2, #2
 80075b6:	0092      	lsls	r2, r2, #2
 80075b8:	f105 010c 	add.w	r1, r5, #12
 80075bc:	300c      	adds	r0, #12
 80075be:	f001 f813 	bl	80085e8 <memcpy>
 80075c2:	2201      	movs	r2, #1
 80075c4:	4631      	mov	r1, r6
 80075c6:	4658      	mov	r0, fp
 80075c8:	f000 fc08 	bl	8007ddc <__lshift>
 80075cc:	f10a 0301 	add.w	r3, sl, #1
 80075d0:	9307      	str	r3, [sp, #28]
 80075d2:	9b00      	ldr	r3, [sp, #0]
 80075d4:	4453      	add	r3, sl
 80075d6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80075d8:	9b02      	ldr	r3, [sp, #8]
 80075da:	f003 0301 	and.w	r3, r3, #1
 80075de:	462f      	mov	r7, r5
 80075e0:	930a      	str	r3, [sp, #40]	@ 0x28
 80075e2:	4605      	mov	r5, r0
 80075e4:	9b07      	ldr	r3, [sp, #28]
 80075e6:	4621      	mov	r1, r4
 80075e8:	3b01      	subs	r3, #1
 80075ea:	4648      	mov	r0, r9
 80075ec:	9300      	str	r3, [sp, #0]
 80075ee:	f7ff fa98 	bl	8006b22 <quorem>
 80075f2:	4639      	mov	r1, r7
 80075f4:	9002      	str	r0, [sp, #8]
 80075f6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80075fa:	4648      	mov	r0, r9
 80075fc:	f000 fc5a 	bl	8007eb4 <__mcmp>
 8007600:	462a      	mov	r2, r5
 8007602:	9008      	str	r0, [sp, #32]
 8007604:	4621      	mov	r1, r4
 8007606:	4658      	mov	r0, fp
 8007608:	f000 fc70 	bl	8007eec <__mdiff>
 800760c:	68c2      	ldr	r2, [r0, #12]
 800760e:	4606      	mov	r6, r0
 8007610:	bb02      	cbnz	r2, 8007654 <_dtoa_r+0xa1c>
 8007612:	4601      	mov	r1, r0
 8007614:	4648      	mov	r0, r9
 8007616:	f000 fc4d 	bl	8007eb4 <__mcmp>
 800761a:	4602      	mov	r2, r0
 800761c:	4631      	mov	r1, r6
 800761e:	4658      	mov	r0, fp
 8007620:	920e      	str	r2, [sp, #56]	@ 0x38
 8007622:	f000 fa0d 	bl	8007a40 <_Bfree>
 8007626:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007628:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800762a:	9e07      	ldr	r6, [sp, #28]
 800762c:	ea43 0102 	orr.w	r1, r3, r2
 8007630:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007632:	4319      	orrs	r1, r3
 8007634:	d110      	bne.n	8007658 <_dtoa_r+0xa20>
 8007636:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800763a:	d029      	beq.n	8007690 <_dtoa_r+0xa58>
 800763c:	9b08      	ldr	r3, [sp, #32]
 800763e:	2b00      	cmp	r3, #0
 8007640:	dd02      	ble.n	8007648 <_dtoa_r+0xa10>
 8007642:	9b02      	ldr	r3, [sp, #8]
 8007644:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007648:	9b00      	ldr	r3, [sp, #0]
 800764a:	f883 8000 	strb.w	r8, [r3]
 800764e:	e63f      	b.n	80072d0 <_dtoa_r+0x698>
 8007650:	4628      	mov	r0, r5
 8007652:	e7bb      	b.n	80075cc <_dtoa_r+0x994>
 8007654:	2201      	movs	r2, #1
 8007656:	e7e1      	b.n	800761c <_dtoa_r+0x9e4>
 8007658:	9b08      	ldr	r3, [sp, #32]
 800765a:	2b00      	cmp	r3, #0
 800765c:	db04      	blt.n	8007668 <_dtoa_r+0xa30>
 800765e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007660:	430b      	orrs	r3, r1
 8007662:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007664:	430b      	orrs	r3, r1
 8007666:	d120      	bne.n	80076aa <_dtoa_r+0xa72>
 8007668:	2a00      	cmp	r2, #0
 800766a:	dded      	ble.n	8007648 <_dtoa_r+0xa10>
 800766c:	4649      	mov	r1, r9
 800766e:	2201      	movs	r2, #1
 8007670:	4658      	mov	r0, fp
 8007672:	f000 fbb3 	bl	8007ddc <__lshift>
 8007676:	4621      	mov	r1, r4
 8007678:	4681      	mov	r9, r0
 800767a:	f000 fc1b 	bl	8007eb4 <__mcmp>
 800767e:	2800      	cmp	r0, #0
 8007680:	dc03      	bgt.n	800768a <_dtoa_r+0xa52>
 8007682:	d1e1      	bne.n	8007648 <_dtoa_r+0xa10>
 8007684:	f018 0f01 	tst.w	r8, #1
 8007688:	d0de      	beq.n	8007648 <_dtoa_r+0xa10>
 800768a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800768e:	d1d8      	bne.n	8007642 <_dtoa_r+0xa0a>
 8007690:	9a00      	ldr	r2, [sp, #0]
 8007692:	2339      	movs	r3, #57	@ 0x39
 8007694:	7013      	strb	r3, [r2, #0]
 8007696:	4633      	mov	r3, r6
 8007698:	461e      	mov	r6, r3
 800769a:	3b01      	subs	r3, #1
 800769c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80076a0:	2a39      	cmp	r2, #57	@ 0x39
 80076a2:	d052      	beq.n	800774a <_dtoa_r+0xb12>
 80076a4:	3201      	adds	r2, #1
 80076a6:	701a      	strb	r2, [r3, #0]
 80076a8:	e612      	b.n	80072d0 <_dtoa_r+0x698>
 80076aa:	2a00      	cmp	r2, #0
 80076ac:	dd07      	ble.n	80076be <_dtoa_r+0xa86>
 80076ae:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80076b2:	d0ed      	beq.n	8007690 <_dtoa_r+0xa58>
 80076b4:	9a00      	ldr	r2, [sp, #0]
 80076b6:	f108 0301 	add.w	r3, r8, #1
 80076ba:	7013      	strb	r3, [r2, #0]
 80076bc:	e608      	b.n	80072d0 <_dtoa_r+0x698>
 80076be:	9b07      	ldr	r3, [sp, #28]
 80076c0:	9a07      	ldr	r2, [sp, #28]
 80076c2:	f803 8c01 	strb.w	r8, [r3, #-1]
 80076c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80076c8:	4293      	cmp	r3, r2
 80076ca:	d028      	beq.n	800771e <_dtoa_r+0xae6>
 80076cc:	4649      	mov	r1, r9
 80076ce:	2300      	movs	r3, #0
 80076d0:	220a      	movs	r2, #10
 80076d2:	4658      	mov	r0, fp
 80076d4:	f000 f9d6 	bl	8007a84 <__multadd>
 80076d8:	42af      	cmp	r7, r5
 80076da:	4681      	mov	r9, r0
 80076dc:	f04f 0300 	mov.w	r3, #0
 80076e0:	f04f 020a 	mov.w	r2, #10
 80076e4:	4639      	mov	r1, r7
 80076e6:	4658      	mov	r0, fp
 80076e8:	d107      	bne.n	80076fa <_dtoa_r+0xac2>
 80076ea:	f000 f9cb 	bl	8007a84 <__multadd>
 80076ee:	4607      	mov	r7, r0
 80076f0:	4605      	mov	r5, r0
 80076f2:	9b07      	ldr	r3, [sp, #28]
 80076f4:	3301      	adds	r3, #1
 80076f6:	9307      	str	r3, [sp, #28]
 80076f8:	e774      	b.n	80075e4 <_dtoa_r+0x9ac>
 80076fa:	f000 f9c3 	bl	8007a84 <__multadd>
 80076fe:	4629      	mov	r1, r5
 8007700:	4607      	mov	r7, r0
 8007702:	2300      	movs	r3, #0
 8007704:	220a      	movs	r2, #10
 8007706:	4658      	mov	r0, fp
 8007708:	f000 f9bc 	bl	8007a84 <__multadd>
 800770c:	4605      	mov	r5, r0
 800770e:	e7f0      	b.n	80076f2 <_dtoa_r+0xaba>
 8007710:	9b00      	ldr	r3, [sp, #0]
 8007712:	2b00      	cmp	r3, #0
 8007714:	bfcc      	ite	gt
 8007716:	461e      	movgt	r6, r3
 8007718:	2601      	movle	r6, #1
 800771a:	4456      	add	r6, sl
 800771c:	2700      	movs	r7, #0
 800771e:	4649      	mov	r1, r9
 8007720:	2201      	movs	r2, #1
 8007722:	4658      	mov	r0, fp
 8007724:	f000 fb5a 	bl	8007ddc <__lshift>
 8007728:	4621      	mov	r1, r4
 800772a:	4681      	mov	r9, r0
 800772c:	f000 fbc2 	bl	8007eb4 <__mcmp>
 8007730:	2800      	cmp	r0, #0
 8007732:	dcb0      	bgt.n	8007696 <_dtoa_r+0xa5e>
 8007734:	d102      	bne.n	800773c <_dtoa_r+0xb04>
 8007736:	f018 0f01 	tst.w	r8, #1
 800773a:	d1ac      	bne.n	8007696 <_dtoa_r+0xa5e>
 800773c:	4633      	mov	r3, r6
 800773e:	461e      	mov	r6, r3
 8007740:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007744:	2a30      	cmp	r2, #48	@ 0x30
 8007746:	d0fa      	beq.n	800773e <_dtoa_r+0xb06>
 8007748:	e5c2      	b.n	80072d0 <_dtoa_r+0x698>
 800774a:	459a      	cmp	sl, r3
 800774c:	d1a4      	bne.n	8007698 <_dtoa_r+0xa60>
 800774e:	9b04      	ldr	r3, [sp, #16]
 8007750:	3301      	adds	r3, #1
 8007752:	9304      	str	r3, [sp, #16]
 8007754:	2331      	movs	r3, #49	@ 0x31
 8007756:	f88a 3000 	strb.w	r3, [sl]
 800775a:	e5b9      	b.n	80072d0 <_dtoa_r+0x698>
 800775c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800775e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80077bc <_dtoa_r+0xb84>
 8007762:	b11b      	cbz	r3, 800776c <_dtoa_r+0xb34>
 8007764:	f10a 0308 	add.w	r3, sl, #8
 8007768:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800776a:	6013      	str	r3, [r2, #0]
 800776c:	4650      	mov	r0, sl
 800776e:	b019      	add	sp, #100	@ 0x64
 8007770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007774:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007776:	2b01      	cmp	r3, #1
 8007778:	f77f ae37 	ble.w	80073ea <_dtoa_r+0x7b2>
 800777c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800777e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007780:	2001      	movs	r0, #1
 8007782:	e655      	b.n	8007430 <_dtoa_r+0x7f8>
 8007784:	9b00      	ldr	r3, [sp, #0]
 8007786:	2b00      	cmp	r3, #0
 8007788:	f77f aed6 	ble.w	8007538 <_dtoa_r+0x900>
 800778c:	4656      	mov	r6, sl
 800778e:	4621      	mov	r1, r4
 8007790:	4648      	mov	r0, r9
 8007792:	f7ff f9c6 	bl	8006b22 <quorem>
 8007796:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800779a:	f806 8b01 	strb.w	r8, [r6], #1
 800779e:	9b00      	ldr	r3, [sp, #0]
 80077a0:	eba6 020a 	sub.w	r2, r6, sl
 80077a4:	4293      	cmp	r3, r2
 80077a6:	ddb3      	ble.n	8007710 <_dtoa_r+0xad8>
 80077a8:	4649      	mov	r1, r9
 80077aa:	2300      	movs	r3, #0
 80077ac:	220a      	movs	r2, #10
 80077ae:	4658      	mov	r0, fp
 80077b0:	f000 f968 	bl	8007a84 <__multadd>
 80077b4:	4681      	mov	r9, r0
 80077b6:	e7ea      	b.n	800778e <_dtoa_r+0xb56>
 80077b8:	08008958 	.word	0x08008958
 80077bc:	080088dc 	.word	0x080088dc

080077c0 <_free_r>:
 80077c0:	b538      	push	{r3, r4, r5, lr}
 80077c2:	4605      	mov	r5, r0
 80077c4:	2900      	cmp	r1, #0
 80077c6:	d041      	beq.n	800784c <_free_r+0x8c>
 80077c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80077cc:	1f0c      	subs	r4, r1, #4
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	bfb8      	it	lt
 80077d2:	18e4      	addlt	r4, r4, r3
 80077d4:	f000 f8e8 	bl	80079a8 <__malloc_lock>
 80077d8:	4a1d      	ldr	r2, [pc, #116]	@ (8007850 <_free_r+0x90>)
 80077da:	6813      	ldr	r3, [r2, #0]
 80077dc:	b933      	cbnz	r3, 80077ec <_free_r+0x2c>
 80077de:	6063      	str	r3, [r4, #4]
 80077e0:	6014      	str	r4, [r2, #0]
 80077e2:	4628      	mov	r0, r5
 80077e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80077e8:	f000 b8e4 	b.w	80079b4 <__malloc_unlock>
 80077ec:	42a3      	cmp	r3, r4
 80077ee:	d908      	bls.n	8007802 <_free_r+0x42>
 80077f0:	6820      	ldr	r0, [r4, #0]
 80077f2:	1821      	adds	r1, r4, r0
 80077f4:	428b      	cmp	r3, r1
 80077f6:	bf01      	itttt	eq
 80077f8:	6819      	ldreq	r1, [r3, #0]
 80077fa:	685b      	ldreq	r3, [r3, #4]
 80077fc:	1809      	addeq	r1, r1, r0
 80077fe:	6021      	streq	r1, [r4, #0]
 8007800:	e7ed      	b.n	80077de <_free_r+0x1e>
 8007802:	461a      	mov	r2, r3
 8007804:	685b      	ldr	r3, [r3, #4]
 8007806:	b10b      	cbz	r3, 800780c <_free_r+0x4c>
 8007808:	42a3      	cmp	r3, r4
 800780a:	d9fa      	bls.n	8007802 <_free_r+0x42>
 800780c:	6811      	ldr	r1, [r2, #0]
 800780e:	1850      	adds	r0, r2, r1
 8007810:	42a0      	cmp	r0, r4
 8007812:	d10b      	bne.n	800782c <_free_r+0x6c>
 8007814:	6820      	ldr	r0, [r4, #0]
 8007816:	4401      	add	r1, r0
 8007818:	1850      	adds	r0, r2, r1
 800781a:	4283      	cmp	r3, r0
 800781c:	6011      	str	r1, [r2, #0]
 800781e:	d1e0      	bne.n	80077e2 <_free_r+0x22>
 8007820:	6818      	ldr	r0, [r3, #0]
 8007822:	685b      	ldr	r3, [r3, #4]
 8007824:	6053      	str	r3, [r2, #4]
 8007826:	4408      	add	r0, r1
 8007828:	6010      	str	r0, [r2, #0]
 800782a:	e7da      	b.n	80077e2 <_free_r+0x22>
 800782c:	d902      	bls.n	8007834 <_free_r+0x74>
 800782e:	230c      	movs	r3, #12
 8007830:	602b      	str	r3, [r5, #0]
 8007832:	e7d6      	b.n	80077e2 <_free_r+0x22>
 8007834:	6820      	ldr	r0, [r4, #0]
 8007836:	1821      	adds	r1, r4, r0
 8007838:	428b      	cmp	r3, r1
 800783a:	bf04      	itt	eq
 800783c:	6819      	ldreq	r1, [r3, #0]
 800783e:	685b      	ldreq	r3, [r3, #4]
 8007840:	6063      	str	r3, [r4, #4]
 8007842:	bf04      	itt	eq
 8007844:	1809      	addeq	r1, r1, r0
 8007846:	6021      	streq	r1, [r4, #0]
 8007848:	6054      	str	r4, [r2, #4]
 800784a:	e7ca      	b.n	80077e2 <_free_r+0x22>
 800784c:	bd38      	pop	{r3, r4, r5, pc}
 800784e:	bf00      	nop
 8007850:	2000120c 	.word	0x2000120c

08007854 <malloc>:
 8007854:	4b02      	ldr	r3, [pc, #8]	@ (8007860 <malloc+0xc>)
 8007856:	4601      	mov	r1, r0
 8007858:	6818      	ldr	r0, [r3, #0]
 800785a:	f000 b825 	b.w	80078a8 <_malloc_r>
 800785e:	bf00      	nop
 8007860:	20000084 	.word	0x20000084

08007864 <sbrk_aligned>:
 8007864:	b570      	push	{r4, r5, r6, lr}
 8007866:	4e0f      	ldr	r6, [pc, #60]	@ (80078a4 <sbrk_aligned+0x40>)
 8007868:	460c      	mov	r4, r1
 800786a:	6831      	ldr	r1, [r6, #0]
 800786c:	4605      	mov	r5, r0
 800786e:	b911      	cbnz	r1, 8007876 <sbrk_aligned+0x12>
 8007870:	f000 feaa 	bl	80085c8 <_sbrk_r>
 8007874:	6030      	str	r0, [r6, #0]
 8007876:	4621      	mov	r1, r4
 8007878:	4628      	mov	r0, r5
 800787a:	f000 fea5 	bl	80085c8 <_sbrk_r>
 800787e:	1c43      	adds	r3, r0, #1
 8007880:	d103      	bne.n	800788a <sbrk_aligned+0x26>
 8007882:	f04f 34ff 	mov.w	r4, #4294967295
 8007886:	4620      	mov	r0, r4
 8007888:	bd70      	pop	{r4, r5, r6, pc}
 800788a:	1cc4      	adds	r4, r0, #3
 800788c:	f024 0403 	bic.w	r4, r4, #3
 8007890:	42a0      	cmp	r0, r4
 8007892:	d0f8      	beq.n	8007886 <sbrk_aligned+0x22>
 8007894:	1a21      	subs	r1, r4, r0
 8007896:	4628      	mov	r0, r5
 8007898:	f000 fe96 	bl	80085c8 <_sbrk_r>
 800789c:	3001      	adds	r0, #1
 800789e:	d1f2      	bne.n	8007886 <sbrk_aligned+0x22>
 80078a0:	e7ef      	b.n	8007882 <sbrk_aligned+0x1e>
 80078a2:	bf00      	nop
 80078a4:	20001208 	.word	0x20001208

080078a8 <_malloc_r>:
 80078a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078ac:	1ccd      	adds	r5, r1, #3
 80078ae:	f025 0503 	bic.w	r5, r5, #3
 80078b2:	3508      	adds	r5, #8
 80078b4:	2d0c      	cmp	r5, #12
 80078b6:	bf38      	it	cc
 80078b8:	250c      	movcc	r5, #12
 80078ba:	2d00      	cmp	r5, #0
 80078bc:	4606      	mov	r6, r0
 80078be:	db01      	blt.n	80078c4 <_malloc_r+0x1c>
 80078c0:	42a9      	cmp	r1, r5
 80078c2:	d904      	bls.n	80078ce <_malloc_r+0x26>
 80078c4:	230c      	movs	r3, #12
 80078c6:	6033      	str	r3, [r6, #0]
 80078c8:	2000      	movs	r0, #0
 80078ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80079a4 <_malloc_r+0xfc>
 80078d2:	f000 f869 	bl	80079a8 <__malloc_lock>
 80078d6:	f8d8 3000 	ldr.w	r3, [r8]
 80078da:	461c      	mov	r4, r3
 80078dc:	bb44      	cbnz	r4, 8007930 <_malloc_r+0x88>
 80078de:	4629      	mov	r1, r5
 80078e0:	4630      	mov	r0, r6
 80078e2:	f7ff ffbf 	bl	8007864 <sbrk_aligned>
 80078e6:	1c43      	adds	r3, r0, #1
 80078e8:	4604      	mov	r4, r0
 80078ea:	d158      	bne.n	800799e <_malloc_r+0xf6>
 80078ec:	f8d8 4000 	ldr.w	r4, [r8]
 80078f0:	4627      	mov	r7, r4
 80078f2:	2f00      	cmp	r7, #0
 80078f4:	d143      	bne.n	800797e <_malloc_r+0xd6>
 80078f6:	2c00      	cmp	r4, #0
 80078f8:	d04b      	beq.n	8007992 <_malloc_r+0xea>
 80078fa:	6823      	ldr	r3, [r4, #0]
 80078fc:	4639      	mov	r1, r7
 80078fe:	4630      	mov	r0, r6
 8007900:	eb04 0903 	add.w	r9, r4, r3
 8007904:	f000 fe60 	bl	80085c8 <_sbrk_r>
 8007908:	4581      	cmp	r9, r0
 800790a:	d142      	bne.n	8007992 <_malloc_r+0xea>
 800790c:	6821      	ldr	r1, [r4, #0]
 800790e:	1a6d      	subs	r5, r5, r1
 8007910:	4629      	mov	r1, r5
 8007912:	4630      	mov	r0, r6
 8007914:	f7ff ffa6 	bl	8007864 <sbrk_aligned>
 8007918:	3001      	adds	r0, #1
 800791a:	d03a      	beq.n	8007992 <_malloc_r+0xea>
 800791c:	6823      	ldr	r3, [r4, #0]
 800791e:	442b      	add	r3, r5
 8007920:	6023      	str	r3, [r4, #0]
 8007922:	f8d8 3000 	ldr.w	r3, [r8]
 8007926:	685a      	ldr	r2, [r3, #4]
 8007928:	bb62      	cbnz	r2, 8007984 <_malloc_r+0xdc>
 800792a:	f8c8 7000 	str.w	r7, [r8]
 800792e:	e00f      	b.n	8007950 <_malloc_r+0xa8>
 8007930:	6822      	ldr	r2, [r4, #0]
 8007932:	1b52      	subs	r2, r2, r5
 8007934:	d420      	bmi.n	8007978 <_malloc_r+0xd0>
 8007936:	2a0b      	cmp	r2, #11
 8007938:	d917      	bls.n	800796a <_malloc_r+0xc2>
 800793a:	1961      	adds	r1, r4, r5
 800793c:	42a3      	cmp	r3, r4
 800793e:	6025      	str	r5, [r4, #0]
 8007940:	bf18      	it	ne
 8007942:	6059      	strne	r1, [r3, #4]
 8007944:	6863      	ldr	r3, [r4, #4]
 8007946:	bf08      	it	eq
 8007948:	f8c8 1000 	streq.w	r1, [r8]
 800794c:	5162      	str	r2, [r4, r5]
 800794e:	604b      	str	r3, [r1, #4]
 8007950:	4630      	mov	r0, r6
 8007952:	f000 f82f 	bl	80079b4 <__malloc_unlock>
 8007956:	f104 000b 	add.w	r0, r4, #11
 800795a:	1d23      	adds	r3, r4, #4
 800795c:	f020 0007 	bic.w	r0, r0, #7
 8007960:	1ac2      	subs	r2, r0, r3
 8007962:	bf1c      	itt	ne
 8007964:	1a1b      	subne	r3, r3, r0
 8007966:	50a3      	strne	r3, [r4, r2]
 8007968:	e7af      	b.n	80078ca <_malloc_r+0x22>
 800796a:	6862      	ldr	r2, [r4, #4]
 800796c:	42a3      	cmp	r3, r4
 800796e:	bf0c      	ite	eq
 8007970:	f8c8 2000 	streq.w	r2, [r8]
 8007974:	605a      	strne	r2, [r3, #4]
 8007976:	e7eb      	b.n	8007950 <_malloc_r+0xa8>
 8007978:	4623      	mov	r3, r4
 800797a:	6864      	ldr	r4, [r4, #4]
 800797c:	e7ae      	b.n	80078dc <_malloc_r+0x34>
 800797e:	463c      	mov	r4, r7
 8007980:	687f      	ldr	r7, [r7, #4]
 8007982:	e7b6      	b.n	80078f2 <_malloc_r+0x4a>
 8007984:	461a      	mov	r2, r3
 8007986:	685b      	ldr	r3, [r3, #4]
 8007988:	42a3      	cmp	r3, r4
 800798a:	d1fb      	bne.n	8007984 <_malloc_r+0xdc>
 800798c:	2300      	movs	r3, #0
 800798e:	6053      	str	r3, [r2, #4]
 8007990:	e7de      	b.n	8007950 <_malloc_r+0xa8>
 8007992:	230c      	movs	r3, #12
 8007994:	6033      	str	r3, [r6, #0]
 8007996:	4630      	mov	r0, r6
 8007998:	f000 f80c 	bl	80079b4 <__malloc_unlock>
 800799c:	e794      	b.n	80078c8 <_malloc_r+0x20>
 800799e:	6005      	str	r5, [r0, #0]
 80079a0:	e7d6      	b.n	8007950 <_malloc_r+0xa8>
 80079a2:	bf00      	nop
 80079a4:	2000120c 	.word	0x2000120c

080079a8 <__malloc_lock>:
 80079a8:	4801      	ldr	r0, [pc, #4]	@ (80079b0 <__malloc_lock+0x8>)
 80079aa:	f7ff b8b8 	b.w	8006b1e <__retarget_lock_acquire_recursive>
 80079ae:	bf00      	nop
 80079b0:	20001204 	.word	0x20001204

080079b4 <__malloc_unlock>:
 80079b4:	4801      	ldr	r0, [pc, #4]	@ (80079bc <__malloc_unlock+0x8>)
 80079b6:	f7ff b8b3 	b.w	8006b20 <__retarget_lock_release_recursive>
 80079ba:	bf00      	nop
 80079bc:	20001204 	.word	0x20001204

080079c0 <_Balloc>:
 80079c0:	b570      	push	{r4, r5, r6, lr}
 80079c2:	69c6      	ldr	r6, [r0, #28]
 80079c4:	4604      	mov	r4, r0
 80079c6:	460d      	mov	r5, r1
 80079c8:	b976      	cbnz	r6, 80079e8 <_Balloc+0x28>
 80079ca:	2010      	movs	r0, #16
 80079cc:	f7ff ff42 	bl	8007854 <malloc>
 80079d0:	4602      	mov	r2, r0
 80079d2:	61e0      	str	r0, [r4, #28]
 80079d4:	b920      	cbnz	r0, 80079e0 <_Balloc+0x20>
 80079d6:	4b18      	ldr	r3, [pc, #96]	@ (8007a38 <_Balloc+0x78>)
 80079d8:	4818      	ldr	r0, [pc, #96]	@ (8007a3c <_Balloc+0x7c>)
 80079da:	216b      	movs	r1, #107	@ 0x6b
 80079dc:	f000 fe12 	bl	8008604 <__assert_func>
 80079e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80079e4:	6006      	str	r6, [r0, #0]
 80079e6:	60c6      	str	r6, [r0, #12]
 80079e8:	69e6      	ldr	r6, [r4, #28]
 80079ea:	68f3      	ldr	r3, [r6, #12]
 80079ec:	b183      	cbz	r3, 8007a10 <_Balloc+0x50>
 80079ee:	69e3      	ldr	r3, [r4, #28]
 80079f0:	68db      	ldr	r3, [r3, #12]
 80079f2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80079f6:	b9b8      	cbnz	r0, 8007a28 <_Balloc+0x68>
 80079f8:	2101      	movs	r1, #1
 80079fa:	fa01 f605 	lsl.w	r6, r1, r5
 80079fe:	1d72      	adds	r2, r6, #5
 8007a00:	0092      	lsls	r2, r2, #2
 8007a02:	4620      	mov	r0, r4
 8007a04:	f000 fe1c 	bl	8008640 <_calloc_r>
 8007a08:	b160      	cbz	r0, 8007a24 <_Balloc+0x64>
 8007a0a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007a0e:	e00e      	b.n	8007a2e <_Balloc+0x6e>
 8007a10:	2221      	movs	r2, #33	@ 0x21
 8007a12:	2104      	movs	r1, #4
 8007a14:	4620      	mov	r0, r4
 8007a16:	f000 fe13 	bl	8008640 <_calloc_r>
 8007a1a:	69e3      	ldr	r3, [r4, #28]
 8007a1c:	60f0      	str	r0, [r6, #12]
 8007a1e:	68db      	ldr	r3, [r3, #12]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d1e4      	bne.n	80079ee <_Balloc+0x2e>
 8007a24:	2000      	movs	r0, #0
 8007a26:	bd70      	pop	{r4, r5, r6, pc}
 8007a28:	6802      	ldr	r2, [r0, #0]
 8007a2a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007a2e:	2300      	movs	r3, #0
 8007a30:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007a34:	e7f7      	b.n	8007a26 <_Balloc+0x66>
 8007a36:	bf00      	nop
 8007a38:	080088e9 	.word	0x080088e9
 8007a3c:	08008969 	.word	0x08008969

08007a40 <_Bfree>:
 8007a40:	b570      	push	{r4, r5, r6, lr}
 8007a42:	69c6      	ldr	r6, [r0, #28]
 8007a44:	4605      	mov	r5, r0
 8007a46:	460c      	mov	r4, r1
 8007a48:	b976      	cbnz	r6, 8007a68 <_Bfree+0x28>
 8007a4a:	2010      	movs	r0, #16
 8007a4c:	f7ff ff02 	bl	8007854 <malloc>
 8007a50:	4602      	mov	r2, r0
 8007a52:	61e8      	str	r0, [r5, #28]
 8007a54:	b920      	cbnz	r0, 8007a60 <_Bfree+0x20>
 8007a56:	4b09      	ldr	r3, [pc, #36]	@ (8007a7c <_Bfree+0x3c>)
 8007a58:	4809      	ldr	r0, [pc, #36]	@ (8007a80 <_Bfree+0x40>)
 8007a5a:	218f      	movs	r1, #143	@ 0x8f
 8007a5c:	f000 fdd2 	bl	8008604 <__assert_func>
 8007a60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007a64:	6006      	str	r6, [r0, #0]
 8007a66:	60c6      	str	r6, [r0, #12]
 8007a68:	b13c      	cbz	r4, 8007a7a <_Bfree+0x3a>
 8007a6a:	69eb      	ldr	r3, [r5, #28]
 8007a6c:	6862      	ldr	r2, [r4, #4]
 8007a6e:	68db      	ldr	r3, [r3, #12]
 8007a70:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007a74:	6021      	str	r1, [r4, #0]
 8007a76:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007a7a:	bd70      	pop	{r4, r5, r6, pc}
 8007a7c:	080088e9 	.word	0x080088e9
 8007a80:	08008969 	.word	0x08008969

08007a84 <__multadd>:
 8007a84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a88:	690d      	ldr	r5, [r1, #16]
 8007a8a:	4607      	mov	r7, r0
 8007a8c:	460c      	mov	r4, r1
 8007a8e:	461e      	mov	r6, r3
 8007a90:	f101 0c14 	add.w	ip, r1, #20
 8007a94:	2000      	movs	r0, #0
 8007a96:	f8dc 3000 	ldr.w	r3, [ip]
 8007a9a:	b299      	uxth	r1, r3
 8007a9c:	fb02 6101 	mla	r1, r2, r1, r6
 8007aa0:	0c1e      	lsrs	r6, r3, #16
 8007aa2:	0c0b      	lsrs	r3, r1, #16
 8007aa4:	fb02 3306 	mla	r3, r2, r6, r3
 8007aa8:	b289      	uxth	r1, r1
 8007aaa:	3001      	adds	r0, #1
 8007aac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007ab0:	4285      	cmp	r5, r0
 8007ab2:	f84c 1b04 	str.w	r1, [ip], #4
 8007ab6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007aba:	dcec      	bgt.n	8007a96 <__multadd+0x12>
 8007abc:	b30e      	cbz	r6, 8007b02 <__multadd+0x7e>
 8007abe:	68a3      	ldr	r3, [r4, #8]
 8007ac0:	42ab      	cmp	r3, r5
 8007ac2:	dc19      	bgt.n	8007af8 <__multadd+0x74>
 8007ac4:	6861      	ldr	r1, [r4, #4]
 8007ac6:	4638      	mov	r0, r7
 8007ac8:	3101      	adds	r1, #1
 8007aca:	f7ff ff79 	bl	80079c0 <_Balloc>
 8007ace:	4680      	mov	r8, r0
 8007ad0:	b928      	cbnz	r0, 8007ade <__multadd+0x5a>
 8007ad2:	4602      	mov	r2, r0
 8007ad4:	4b0c      	ldr	r3, [pc, #48]	@ (8007b08 <__multadd+0x84>)
 8007ad6:	480d      	ldr	r0, [pc, #52]	@ (8007b0c <__multadd+0x88>)
 8007ad8:	21ba      	movs	r1, #186	@ 0xba
 8007ada:	f000 fd93 	bl	8008604 <__assert_func>
 8007ade:	6922      	ldr	r2, [r4, #16]
 8007ae0:	3202      	adds	r2, #2
 8007ae2:	f104 010c 	add.w	r1, r4, #12
 8007ae6:	0092      	lsls	r2, r2, #2
 8007ae8:	300c      	adds	r0, #12
 8007aea:	f000 fd7d 	bl	80085e8 <memcpy>
 8007aee:	4621      	mov	r1, r4
 8007af0:	4638      	mov	r0, r7
 8007af2:	f7ff ffa5 	bl	8007a40 <_Bfree>
 8007af6:	4644      	mov	r4, r8
 8007af8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007afc:	3501      	adds	r5, #1
 8007afe:	615e      	str	r6, [r3, #20]
 8007b00:	6125      	str	r5, [r4, #16]
 8007b02:	4620      	mov	r0, r4
 8007b04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b08:	08008958 	.word	0x08008958
 8007b0c:	08008969 	.word	0x08008969

08007b10 <__hi0bits>:
 8007b10:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007b14:	4603      	mov	r3, r0
 8007b16:	bf36      	itet	cc
 8007b18:	0403      	lslcc	r3, r0, #16
 8007b1a:	2000      	movcs	r0, #0
 8007b1c:	2010      	movcc	r0, #16
 8007b1e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007b22:	bf3c      	itt	cc
 8007b24:	021b      	lslcc	r3, r3, #8
 8007b26:	3008      	addcc	r0, #8
 8007b28:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007b2c:	bf3c      	itt	cc
 8007b2e:	011b      	lslcc	r3, r3, #4
 8007b30:	3004      	addcc	r0, #4
 8007b32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b36:	bf3c      	itt	cc
 8007b38:	009b      	lslcc	r3, r3, #2
 8007b3a:	3002      	addcc	r0, #2
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	db05      	blt.n	8007b4c <__hi0bits+0x3c>
 8007b40:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007b44:	f100 0001 	add.w	r0, r0, #1
 8007b48:	bf08      	it	eq
 8007b4a:	2020      	moveq	r0, #32
 8007b4c:	4770      	bx	lr

08007b4e <__lo0bits>:
 8007b4e:	6803      	ldr	r3, [r0, #0]
 8007b50:	4602      	mov	r2, r0
 8007b52:	f013 0007 	ands.w	r0, r3, #7
 8007b56:	d00b      	beq.n	8007b70 <__lo0bits+0x22>
 8007b58:	07d9      	lsls	r1, r3, #31
 8007b5a:	d421      	bmi.n	8007ba0 <__lo0bits+0x52>
 8007b5c:	0798      	lsls	r0, r3, #30
 8007b5e:	bf49      	itett	mi
 8007b60:	085b      	lsrmi	r3, r3, #1
 8007b62:	089b      	lsrpl	r3, r3, #2
 8007b64:	2001      	movmi	r0, #1
 8007b66:	6013      	strmi	r3, [r2, #0]
 8007b68:	bf5c      	itt	pl
 8007b6a:	6013      	strpl	r3, [r2, #0]
 8007b6c:	2002      	movpl	r0, #2
 8007b6e:	4770      	bx	lr
 8007b70:	b299      	uxth	r1, r3
 8007b72:	b909      	cbnz	r1, 8007b78 <__lo0bits+0x2a>
 8007b74:	0c1b      	lsrs	r3, r3, #16
 8007b76:	2010      	movs	r0, #16
 8007b78:	b2d9      	uxtb	r1, r3
 8007b7a:	b909      	cbnz	r1, 8007b80 <__lo0bits+0x32>
 8007b7c:	3008      	adds	r0, #8
 8007b7e:	0a1b      	lsrs	r3, r3, #8
 8007b80:	0719      	lsls	r1, r3, #28
 8007b82:	bf04      	itt	eq
 8007b84:	091b      	lsreq	r3, r3, #4
 8007b86:	3004      	addeq	r0, #4
 8007b88:	0799      	lsls	r1, r3, #30
 8007b8a:	bf04      	itt	eq
 8007b8c:	089b      	lsreq	r3, r3, #2
 8007b8e:	3002      	addeq	r0, #2
 8007b90:	07d9      	lsls	r1, r3, #31
 8007b92:	d403      	bmi.n	8007b9c <__lo0bits+0x4e>
 8007b94:	085b      	lsrs	r3, r3, #1
 8007b96:	f100 0001 	add.w	r0, r0, #1
 8007b9a:	d003      	beq.n	8007ba4 <__lo0bits+0x56>
 8007b9c:	6013      	str	r3, [r2, #0]
 8007b9e:	4770      	bx	lr
 8007ba0:	2000      	movs	r0, #0
 8007ba2:	4770      	bx	lr
 8007ba4:	2020      	movs	r0, #32
 8007ba6:	4770      	bx	lr

08007ba8 <__i2b>:
 8007ba8:	b510      	push	{r4, lr}
 8007baa:	460c      	mov	r4, r1
 8007bac:	2101      	movs	r1, #1
 8007bae:	f7ff ff07 	bl	80079c0 <_Balloc>
 8007bb2:	4602      	mov	r2, r0
 8007bb4:	b928      	cbnz	r0, 8007bc2 <__i2b+0x1a>
 8007bb6:	4b05      	ldr	r3, [pc, #20]	@ (8007bcc <__i2b+0x24>)
 8007bb8:	4805      	ldr	r0, [pc, #20]	@ (8007bd0 <__i2b+0x28>)
 8007bba:	f240 1145 	movw	r1, #325	@ 0x145
 8007bbe:	f000 fd21 	bl	8008604 <__assert_func>
 8007bc2:	2301      	movs	r3, #1
 8007bc4:	6144      	str	r4, [r0, #20]
 8007bc6:	6103      	str	r3, [r0, #16]
 8007bc8:	bd10      	pop	{r4, pc}
 8007bca:	bf00      	nop
 8007bcc:	08008958 	.word	0x08008958
 8007bd0:	08008969 	.word	0x08008969

08007bd4 <__multiply>:
 8007bd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bd8:	4614      	mov	r4, r2
 8007bda:	690a      	ldr	r2, [r1, #16]
 8007bdc:	6923      	ldr	r3, [r4, #16]
 8007bde:	429a      	cmp	r2, r3
 8007be0:	bfa8      	it	ge
 8007be2:	4623      	movge	r3, r4
 8007be4:	460f      	mov	r7, r1
 8007be6:	bfa4      	itt	ge
 8007be8:	460c      	movge	r4, r1
 8007bea:	461f      	movge	r7, r3
 8007bec:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007bf0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007bf4:	68a3      	ldr	r3, [r4, #8]
 8007bf6:	6861      	ldr	r1, [r4, #4]
 8007bf8:	eb0a 0609 	add.w	r6, sl, r9
 8007bfc:	42b3      	cmp	r3, r6
 8007bfe:	b085      	sub	sp, #20
 8007c00:	bfb8      	it	lt
 8007c02:	3101      	addlt	r1, #1
 8007c04:	f7ff fedc 	bl	80079c0 <_Balloc>
 8007c08:	b930      	cbnz	r0, 8007c18 <__multiply+0x44>
 8007c0a:	4602      	mov	r2, r0
 8007c0c:	4b44      	ldr	r3, [pc, #272]	@ (8007d20 <__multiply+0x14c>)
 8007c0e:	4845      	ldr	r0, [pc, #276]	@ (8007d24 <__multiply+0x150>)
 8007c10:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007c14:	f000 fcf6 	bl	8008604 <__assert_func>
 8007c18:	f100 0514 	add.w	r5, r0, #20
 8007c1c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007c20:	462b      	mov	r3, r5
 8007c22:	2200      	movs	r2, #0
 8007c24:	4543      	cmp	r3, r8
 8007c26:	d321      	bcc.n	8007c6c <__multiply+0x98>
 8007c28:	f107 0114 	add.w	r1, r7, #20
 8007c2c:	f104 0214 	add.w	r2, r4, #20
 8007c30:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007c34:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007c38:	9302      	str	r3, [sp, #8]
 8007c3a:	1b13      	subs	r3, r2, r4
 8007c3c:	3b15      	subs	r3, #21
 8007c3e:	f023 0303 	bic.w	r3, r3, #3
 8007c42:	3304      	adds	r3, #4
 8007c44:	f104 0715 	add.w	r7, r4, #21
 8007c48:	42ba      	cmp	r2, r7
 8007c4a:	bf38      	it	cc
 8007c4c:	2304      	movcc	r3, #4
 8007c4e:	9301      	str	r3, [sp, #4]
 8007c50:	9b02      	ldr	r3, [sp, #8]
 8007c52:	9103      	str	r1, [sp, #12]
 8007c54:	428b      	cmp	r3, r1
 8007c56:	d80c      	bhi.n	8007c72 <__multiply+0x9e>
 8007c58:	2e00      	cmp	r6, #0
 8007c5a:	dd03      	ble.n	8007c64 <__multiply+0x90>
 8007c5c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d05b      	beq.n	8007d1c <__multiply+0x148>
 8007c64:	6106      	str	r6, [r0, #16]
 8007c66:	b005      	add	sp, #20
 8007c68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c6c:	f843 2b04 	str.w	r2, [r3], #4
 8007c70:	e7d8      	b.n	8007c24 <__multiply+0x50>
 8007c72:	f8b1 a000 	ldrh.w	sl, [r1]
 8007c76:	f1ba 0f00 	cmp.w	sl, #0
 8007c7a:	d024      	beq.n	8007cc6 <__multiply+0xf2>
 8007c7c:	f104 0e14 	add.w	lr, r4, #20
 8007c80:	46a9      	mov	r9, r5
 8007c82:	f04f 0c00 	mov.w	ip, #0
 8007c86:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007c8a:	f8d9 3000 	ldr.w	r3, [r9]
 8007c8e:	fa1f fb87 	uxth.w	fp, r7
 8007c92:	b29b      	uxth	r3, r3
 8007c94:	fb0a 330b 	mla	r3, sl, fp, r3
 8007c98:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007c9c:	f8d9 7000 	ldr.w	r7, [r9]
 8007ca0:	4463      	add	r3, ip
 8007ca2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007ca6:	fb0a c70b 	mla	r7, sl, fp, ip
 8007caa:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007cae:	b29b      	uxth	r3, r3
 8007cb0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007cb4:	4572      	cmp	r2, lr
 8007cb6:	f849 3b04 	str.w	r3, [r9], #4
 8007cba:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007cbe:	d8e2      	bhi.n	8007c86 <__multiply+0xb2>
 8007cc0:	9b01      	ldr	r3, [sp, #4]
 8007cc2:	f845 c003 	str.w	ip, [r5, r3]
 8007cc6:	9b03      	ldr	r3, [sp, #12]
 8007cc8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007ccc:	3104      	adds	r1, #4
 8007cce:	f1b9 0f00 	cmp.w	r9, #0
 8007cd2:	d021      	beq.n	8007d18 <__multiply+0x144>
 8007cd4:	682b      	ldr	r3, [r5, #0]
 8007cd6:	f104 0c14 	add.w	ip, r4, #20
 8007cda:	46ae      	mov	lr, r5
 8007cdc:	f04f 0a00 	mov.w	sl, #0
 8007ce0:	f8bc b000 	ldrh.w	fp, [ip]
 8007ce4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007ce8:	fb09 770b 	mla	r7, r9, fp, r7
 8007cec:	4457      	add	r7, sl
 8007cee:	b29b      	uxth	r3, r3
 8007cf0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007cf4:	f84e 3b04 	str.w	r3, [lr], #4
 8007cf8:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007cfc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007d00:	f8be 3000 	ldrh.w	r3, [lr]
 8007d04:	fb09 330a 	mla	r3, r9, sl, r3
 8007d08:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007d0c:	4562      	cmp	r2, ip
 8007d0e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007d12:	d8e5      	bhi.n	8007ce0 <__multiply+0x10c>
 8007d14:	9f01      	ldr	r7, [sp, #4]
 8007d16:	51eb      	str	r3, [r5, r7]
 8007d18:	3504      	adds	r5, #4
 8007d1a:	e799      	b.n	8007c50 <__multiply+0x7c>
 8007d1c:	3e01      	subs	r6, #1
 8007d1e:	e79b      	b.n	8007c58 <__multiply+0x84>
 8007d20:	08008958 	.word	0x08008958
 8007d24:	08008969 	.word	0x08008969

08007d28 <__pow5mult>:
 8007d28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d2c:	4615      	mov	r5, r2
 8007d2e:	f012 0203 	ands.w	r2, r2, #3
 8007d32:	4607      	mov	r7, r0
 8007d34:	460e      	mov	r6, r1
 8007d36:	d007      	beq.n	8007d48 <__pow5mult+0x20>
 8007d38:	4c25      	ldr	r4, [pc, #148]	@ (8007dd0 <__pow5mult+0xa8>)
 8007d3a:	3a01      	subs	r2, #1
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007d42:	f7ff fe9f 	bl	8007a84 <__multadd>
 8007d46:	4606      	mov	r6, r0
 8007d48:	10ad      	asrs	r5, r5, #2
 8007d4a:	d03d      	beq.n	8007dc8 <__pow5mult+0xa0>
 8007d4c:	69fc      	ldr	r4, [r7, #28]
 8007d4e:	b97c      	cbnz	r4, 8007d70 <__pow5mult+0x48>
 8007d50:	2010      	movs	r0, #16
 8007d52:	f7ff fd7f 	bl	8007854 <malloc>
 8007d56:	4602      	mov	r2, r0
 8007d58:	61f8      	str	r0, [r7, #28]
 8007d5a:	b928      	cbnz	r0, 8007d68 <__pow5mult+0x40>
 8007d5c:	4b1d      	ldr	r3, [pc, #116]	@ (8007dd4 <__pow5mult+0xac>)
 8007d5e:	481e      	ldr	r0, [pc, #120]	@ (8007dd8 <__pow5mult+0xb0>)
 8007d60:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007d64:	f000 fc4e 	bl	8008604 <__assert_func>
 8007d68:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007d6c:	6004      	str	r4, [r0, #0]
 8007d6e:	60c4      	str	r4, [r0, #12]
 8007d70:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007d74:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007d78:	b94c      	cbnz	r4, 8007d8e <__pow5mult+0x66>
 8007d7a:	f240 2171 	movw	r1, #625	@ 0x271
 8007d7e:	4638      	mov	r0, r7
 8007d80:	f7ff ff12 	bl	8007ba8 <__i2b>
 8007d84:	2300      	movs	r3, #0
 8007d86:	f8c8 0008 	str.w	r0, [r8, #8]
 8007d8a:	4604      	mov	r4, r0
 8007d8c:	6003      	str	r3, [r0, #0]
 8007d8e:	f04f 0900 	mov.w	r9, #0
 8007d92:	07eb      	lsls	r3, r5, #31
 8007d94:	d50a      	bpl.n	8007dac <__pow5mult+0x84>
 8007d96:	4631      	mov	r1, r6
 8007d98:	4622      	mov	r2, r4
 8007d9a:	4638      	mov	r0, r7
 8007d9c:	f7ff ff1a 	bl	8007bd4 <__multiply>
 8007da0:	4631      	mov	r1, r6
 8007da2:	4680      	mov	r8, r0
 8007da4:	4638      	mov	r0, r7
 8007da6:	f7ff fe4b 	bl	8007a40 <_Bfree>
 8007daa:	4646      	mov	r6, r8
 8007dac:	106d      	asrs	r5, r5, #1
 8007dae:	d00b      	beq.n	8007dc8 <__pow5mult+0xa0>
 8007db0:	6820      	ldr	r0, [r4, #0]
 8007db2:	b938      	cbnz	r0, 8007dc4 <__pow5mult+0x9c>
 8007db4:	4622      	mov	r2, r4
 8007db6:	4621      	mov	r1, r4
 8007db8:	4638      	mov	r0, r7
 8007dba:	f7ff ff0b 	bl	8007bd4 <__multiply>
 8007dbe:	6020      	str	r0, [r4, #0]
 8007dc0:	f8c0 9000 	str.w	r9, [r0]
 8007dc4:	4604      	mov	r4, r0
 8007dc6:	e7e4      	b.n	8007d92 <__pow5mult+0x6a>
 8007dc8:	4630      	mov	r0, r6
 8007dca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007dce:	bf00      	nop
 8007dd0:	080089c4 	.word	0x080089c4
 8007dd4:	080088e9 	.word	0x080088e9
 8007dd8:	08008969 	.word	0x08008969

08007ddc <__lshift>:
 8007ddc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007de0:	460c      	mov	r4, r1
 8007de2:	6849      	ldr	r1, [r1, #4]
 8007de4:	6923      	ldr	r3, [r4, #16]
 8007de6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007dea:	68a3      	ldr	r3, [r4, #8]
 8007dec:	4607      	mov	r7, r0
 8007dee:	4691      	mov	r9, r2
 8007df0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007df4:	f108 0601 	add.w	r6, r8, #1
 8007df8:	42b3      	cmp	r3, r6
 8007dfa:	db0b      	blt.n	8007e14 <__lshift+0x38>
 8007dfc:	4638      	mov	r0, r7
 8007dfe:	f7ff fddf 	bl	80079c0 <_Balloc>
 8007e02:	4605      	mov	r5, r0
 8007e04:	b948      	cbnz	r0, 8007e1a <__lshift+0x3e>
 8007e06:	4602      	mov	r2, r0
 8007e08:	4b28      	ldr	r3, [pc, #160]	@ (8007eac <__lshift+0xd0>)
 8007e0a:	4829      	ldr	r0, [pc, #164]	@ (8007eb0 <__lshift+0xd4>)
 8007e0c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007e10:	f000 fbf8 	bl	8008604 <__assert_func>
 8007e14:	3101      	adds	r1, #1
 8007e16:	005b      	lsls	r3, r3, #1
 8007e18:	e7ee      	b.n	8007df8 <__lshift+0x1c>
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	f100 0114 	add.w	r1, r0, #20
 8007e20:	f100 0210 	add.w	r2, r0, #16
 8007e24:	4618      	mov	r0, r3
 8007e26:	4553      	cmp	r3, sl
 8007e28:	db33      	blt.n	8007e92 <__lshift+0xb6>
 8007e2a:	6920      	ldr	r0, [r4, #16]
 8007e2c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007e30:	f104 0314 	add.w	r3, r4, #20
 8007e34:	f019 091f 	ands.w	r9, r9, #31
 8007e38:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007e3c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007e40:	d02b      	beq.n	8007e9a <__lshift+0xbe>
 8007e42:	f1c9 0e20 	rsb	lr, r9, #32
 8007e46:	468a      	mov	sl, r1
 8007e48:	2200      	movs	r2, #0
 8007e4a:	6818      	ldr	r0, [r3, #0]
 8007e4c:	fa00 f009 	lsl.w	r0, r0, r9
 8007e50:	4310      	orrs	r0, r2
 8007e52:	f84a 0b04 	str.w	r0, [sl], #4
 8007e56:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e5a:	459c      	cmp	ip, r3
 8007e5c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007e60:	d8f3      	bhi.n	8007e4a <__lshift+0x6e>
 8007e62:	ebac 0304 	sub.w	r3, ip, r4
 8007e66:	3b15      	subs	r3, #21
 8007e68:	f023 0303 	bic.w	r3, r3, #3
 8007e6c:	3304      	adds	r3, #4
 8007e6e:	f104 0015 	add.w	r0, r4, #21
 8007e72:	4584      	cmp	ip, r0
 8007e74:	bf38      	it	cc
 8007e76:	2304      	movcc	r3, #4
 8007e78:	50ca      	str	r2, [r1, r3]
 8007e7a:	b10a      	cbz	r2, 8007e80 <__lshift+0xa4>
 8007e7c:	f108 0602 	add.w	r6, r8, #2
 8007e80:	3e01      	subs	r6, #1
 8007e82:	4638      	mov	r0, r7
 8007e84:	612e      	str	r6, [r5, #16]
 8007e86:	4621      	mov	r1, r4
 8007e88:	f7ff fdda 	bl	8007a40 <_Bfree>
 8007e8c:	4628      	mov	r0, r5
 8007e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e92:	f842 0f04 	str.w	r0, [r2, #4]!
 8007e96:	3301      	adds	r3, #1
 8007e98:	e7c5      	b.n	8007e26 <__lshift+0x4a>
 8007e9a:	3904      	subs	r1, #4
 8007e9c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ea0:	f841 2f04 	str.w	r2, [r1, #4]!
 8007ea4:	459c      	cmp	ip, r3
 8007ea6:	d8f9      	bhi.n	8007e9c <__lshift+0xc0>
 8007ea8:	e7ea      	b.n	8007e80 <__lshift+0xa4>
 8007eaa:	bf00      	nop
 8007eac:	08008958 	.word	0x08008958
 8007eb0:	08008969 	.word	0x08008969

08007eb4 <__mcmp>:
 8007eb4:	690a      	ldr	r2, [r1, #16]
 8007eb6:	4603      	mov	r3, r0
 8007eb8:	6900      	ldr	r0, [r0, #16]
 8007eba:	1a80      	subs	r0, r0, r2
 8007ebc:	b530      	push	{r4, r5, lr}
 8007ebe:	d10e      	bne.n	8007ede <__mcmp+0x2a>
 8007ec0:	3314      	adds	r3, #20
 8007ec2:	3114      	adds	r1, #20
 8007ec4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007ec8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007ecc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007ed0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007ed4:	4295      	cmp	r5, r2
 8007ed6:	d003      	beq.n	8007ee0 <__mcmp+0x2c>
 8007ed8:	d205      	bcs.n	8007ee6 <__mcmp+0x32>
 8007eda:	f04f 30ff 	mov.w	r0, #4294967295
 8007ede:	bd30      	pop	{r4, r5, pc}
 8007ee0:	42a3      	cmp	r3, r4
 8007ee2:	d3f3      	bcc.n	8007ecc <__mcmp+0x18>
 8007ee4:	e7fb      	b.n	8007ede <__mcmp+0x2a>
 8007ee6:	2001      	movs	r0, #1
 8007ee8:	e7f9      	b.n	8007ede <__mcmp+0x2a>
	...

08007eec <__mdiff>:
 8007eec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ef0:	4689      	mov	r9, r1
 8007ef2:	4606      	mov	r6, r0
 8007ef4:	4611      	mov	r1, r2
 8007ef6:	4648      	mov	r0, r9
 8007ef8:	4614      	mov	r4, r2
 8007efa:	f7ff ffdb 	bl	8007eb4 <__mcmp>
 8007efe:	1e05      	subs	r5, r0, #0
 8007f00:	d112      	bne.n	8007f28 <__mdiff+0x3c>
 8007f02:	4629      	mov	r1, r5
 8007f04:	4630      	mov	r0, r6
 8007f06:	f7ff fd5b 	bl	80079c0 <_Balloc>
 8007f0a:	4602      	mov	r2, r0
 8007f0c:	b928      	cbnz	r0, 8007f1a <__mdiff+0x2e>
 8007f0e:	4b3f      	ldr	r3, [pc, #252]	@ (800800c <__mdiff+0x120>)
 8007f10:	f240 2137 	movw	r1, #567	@ 0x237
 8007f14:	483e      	ldr	r0, [pc, #248]	@ (8008010 <__mdiff+0x124>)
 8007f16:	f000 fb75 	bl	8008604 <__assert_func>
 8007f1a:	2301      	movs	r3, #1
 8007f1c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007f20:	4610      	mov	r0, r2
 8007f22:	b003      	add	sp, #12
 8007f24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f28:	bfbc      	itt	lt
 8007f2a:	464b      	movlt	r3, r9
 8007f2c:	46a1      	movlt	r9, r4
 8007f2e:	4630      	mov	r0, r6
 8007f30:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007f34:	bfba      	itte	lt
 8007f36:	461c      	movlt	r4, r3
 8007f38:	2501      	movlt	r5, #1
 8007f3a:	2500      	movge	r5, #0
 8007f3c:	f7ff fd40 	bl	80079c0 <_Balloc>
 8007f40:	4602      	mov	r2, r0
 8007f42:	b918      	cbnz	r0, 8007f4c <__mdiff+0x60>
 8007f44:	4b31      	ldr	r3, [pc, #196]	@ (800800c <__mdiff+0x120>)
 8007f46:	f240 2145 	movw	r1, #581	@ 0x245
 8007f4a:	e7e3      	b.n	8007f14 <__mdiff+0x28>
 8007f4c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007f50:	6926      	ldr	r6, [r4, #16]
 8007f52:	60c5      	str	r5, [r0, #12]
 8007f54:	f109 0310 	add.w	r3, r9, #16
 8007f58:	f109 0514 	add.w	r5, r9, #20
 8007f5c:	f104 0e14 	add.w	lr, r4, #20
 8007f60:	f100 0b14 	add.w	fp, r0, #20
 8007f64:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007f68:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007f6c:	9301      	str	r3, [sp, #4]
 8007f6e:	46d9      	mov	r9, fp
 8007f70:	f04f 0c00 	mov.w	ip, #0
 8007f74:	9b01      	ldr	r3, [sp, #4]
 8007f76:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007f7a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007f7e:	9301      	str	r3, [sp, #4]
 8007f80:	fa1f f38a 	uxth.w	r3, sl
 8007f84:	4619      	mov	r1, r3
 8007f86:	b283      	uxth	r3, r0
 8007f88:	1acb      	subs	r3, r1, r3
 8007f8a:	0c00      	lsrs	r0, r0, #16
 8007f8c:	4463      	add	r3, ip
 8007f8e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007f92:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007f96:	b29b      	uxth	r3, r3
 8007f98:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007f9c:	4576      	cmp	r6, lr
 8007f9e:	f849 3b04 	str.w	r3, [r9], #4
 8007fa2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007fa6:	d8e5      	bhi.n	8007f74 <__mdiff+0x88>
 8007fa8:	1b33      	subs	r3, r6, r4
 8007faa:	3b15      	subs	r3, #21
 8007fac:	f023 0303 	bic.w	r3, r3, #3
 8007fb0:	3415      	adds	r4, #21
 8007fb2:	3304      	adds	r3, #4
 8007fb4:	42a6      	cmp	r6, r4
 8007fb6:	bf38      	it	cc
 8007fb8:	2304      	movcc	r3, #4
 8007fba:	441d      	add	r5, r3
 8007fbc:	445b      	add	r3, fp
 8007fbe:	461e      	mov	r6, r3
 8007fc0:	462c      	mov	r4, r5
 8007fc2:	4544      	cmp	r4, r8
 8007fc4:	d30e      	bcc.n	8007fe4 <__mdiff+0xf8>
 8007fc6:	f108 0103 	add.w	r1, r8, #3
 8007fca:	1b49      	subs	r1, r1, r5
 8007fcc:	f021 0103 	bic.w	r1, r1, #3
 8007fd0:	3d03      	subs	r5, #3
 8007fd2:	45a8      	cmp	r8, r5
 8007fd4:	bf38      	it	cc
 8007fd6:	2100      	movcc	r1, #0
 8007fd8:	440b      	add	r3, r1
 8007fda:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007fde:	b191      	cbz	r1, 8008006 <__mdiff+0x11a>
 8007fe0:	6117      	str	r7, [r2, #16]
 8007fe2:	e79d      	b.n	8007f20 <__mdiff+0x34>
 8007fe4:	f854 1b04 	ldr.w	r1, [r4], #4
 8007fe8:	46e6      	mov	lr, ip
 8007fea:	0c08      	lsrs	r0, r1, #16
 8007fec:	fa1c fc81 	uxtah	ip, ip, r1
 8007ff0:	4471      	add	r1, lr
 8007ff2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007ff6:	b289      	uxth	r1, r1
 8007ff8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007ffc:	f846 1b04 	str.w	r1, [r6], #4
 8008000:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008004:	e7dd      	b.n	8007fc2 <__mdiff+0xd6>
 8008006:	3f01      	subs	r7, #1
 8008008:	e7e7      	b.n	8007fda <__mdiff+0xee>
 800800a:	bf00      	nop
 800800c:	08008958 	.word	0x08008958
 8008010:	08008969 	.word	0x08008969

08008014 <__d2b>:
 8008014:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008018:	460f      	mov	r7, r1
 800801a:	2101      	movs	r1, #1
 800801c:	ec59 8b10 	vmov	r8, r9, d0
 8008020:	4616      	mov	r6, r2
 8008022:	f7ff fccd 	bl	80079c0 <_Balloc>
 8008026:	4604      	mov	r4, r0
 8008028:	b930      	cbnz	r0, 8008038 <__d2b+0x24>
 800802a:	4602      	mov	r2, r0
 800802c:	4b23      	ldr	r3, [pc, #140]	@ (80080bc <__d2b+0xa8>)
 800802e:	4824      	ldr	r0, [pc, #144]	@ (80080c0 <__d2b+0xac>)
 8008030:	f240 310f 	movw	r1, #783	@ 0x30f
 8008034:	f000 fae6 	bl	8008604 <__assert_func>
 8008038:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800803c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008040:	b10d      	cbz	r5, 8008046 <__d2b+0x32>
 8008042:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008046:	9301      	str	r3, [sp, #4]
 8008048:	f1b8 0300 	subs.w	r3, r8, #0
 800804c:	d023      	beq.n	8008096 <__d2b+0x82>
 800804e:	4668      	mov	r0, sp
 8008050:	9300      	str	r3, [sp, #0]
 8008052:	f7ff fd7c 	bl	8007b4e <__lo0bits>
 8008056:	e9dd 1200 	ldrd	r1, r2, [sp]
 800805a:	b1d0      	cbz	r0, 8008092 <__d2b+0x7e>
 800805c:	f1c0 0320 	rsb	r3, r0, #32
 8008060:	fa02 f303 	lsl.w	r3, r2, r3
 8008064:	430b      	orrs	r3, r1
 8008066:	40c2      	lsrs	r2, r0
 8008068:	6163      	str	r3, [r4, #20]
 800806a:	9201      	str	r2, [sp, #4]
 800806c:	9b01      	ldr	r3, [sp, #4]
 800806e:	61a3      	str	r3, [r4, #24]
 8008070:	2b00      	cmp	r3, #0
 8008072:	bf0c      	ite	eq
 8008074:	2201      	moveq	r2, #1
 8008076:	2202      	movne	r2, #2
 8008078:	6122      	str	r2, [r4, #16]
 800807a:	b1a5      	cbz	r5, 80080a6 <__d2b+0x92>
 800807c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008080:	4405      	add	r5, r0
 8008082:	603d      	str	r5, [r7, #0]
 8008084:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008088:	6030      	str	r0, [r6, #0]
 800808a:	4620      	mov	r0, r4
 800808c:	b003      	add	sp, #12
 800808e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008092:	6161      	str	r1, [r4, #20]
 8008094:	e7ea      	b.n	800806c <__d2b+0x58>
 8008096:	a801      	add	r0, sp, #4
 8008098:	f7ff fd59 	bl	8007b4e <__lo0bits>
 800809c:	9b01      	ldr	r3, [sp, #4]
 800809e:	6163      	str	r3, [r4, #20]
 80080a0:	3020      	adds	r0, #32
 80080a2:	2201      	movs	r2, #1
 80080a4:	e7e8      	b.n	8008078 <__d2b+0x64>
 80080a6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80080aa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80080ae:	6038      	str	r0, [r7, #0]
 80080b0:	6918      	ldr	r0, [r3, #16]
 80080b2:	f7ff fd2d 	bl	8007b10 <__hi0bits>
 80080b6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80080ba:	e7e5      	b.n	8008088 <__d2b+0x74>
 80080bc:	08008958 	.word	0x08008958
 80080c0:	08008969 	.word	0x08008969

080080c4 <__sfputc_r>:
 80080c4:	6893      	ldr	r3, [r2, #8]
 80080c6:	3b01      	subs	r3, #1
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	b410      	push	{r4}
 80080cc:	6093      	str	r3, [r2, #8]
 80080ce:	da08      	bge.n	80080e2 <__sfputc_r+0x1e>
 80080d0:	6994      	ldr	r4, [r2, #24]
 80080d2:	42a3      	cmp	r3, r4
 80080d4:	db01      	blt.n	80080da <__sfputc_r+0x16>
 80080d6:	290a      	cmp	r1, #10
 80080d8:	d103      	bne.n	80080e2 <__sfputc_r+0x1e>
 80080da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80080de:	f000 b9df 	b.w	80084a0 <__swbuf_r>
 80080e2:	6813      	ldr	r3, [r2, #0]
 80080e4:	1c58      	adds	r0, r3, #1
 80080e6:	6010      	str	r0, [r2, #0]
 80080e8:	7019      	strb	r1, [r3, #0]
 80080ea:	4608      	mov	r0, r1
 80080ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80080f0:	4770      	bx	lr

080080f2 <__sfputs_r>:
 80080f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080f4:	4606      	mov	r6, r0
 80080f6:	460f      	mov	r7, r1
 80080f8:	4614      	mov	r4, r2
 80080fa:	18d5      	adds	r5, r2, r3
 80080fc:	42ac      	cmp	r4, r5
 80080fe:	d101      	bne.n	8008104 <__sfputs_r+0x12>
 8008100:	2000      	movs	r0, #0
 8008102:	e007      	b.n	8008114 <__sfputs_r+0x22>
 8008104:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008108:	463a      	mov	r2, r7
 800810a:	4630      	mov	r0, r6
 800810c:	f7ff ffda 	bl	80080c4 <__sfputc_r>
 8008110:	1c43      	adds	r3, r0, #1
 8008112:	d1f3      	bne.n	80080fc <__sfputs_r+0xa>
 8008114:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008118 <_vfiprintf_r>:
 8008118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800811c:	460d      	mov	r5, r1
 800811e:	b09d      	sub	sp, #116	@ 0x74
 8008120:	4614      	mov	r4, r2
 8008122:	4698      	mov	r8, r3
 8008124:	4606      	mov	r6, r0
 8008126:	b118      	cbz	r0, 8008130 <_vfiprintf_r+0x18>
 8008128:	6a03      	ldr	r3, [r0, #32]
 800812a:	b90b      	cbnz	r3, 8008130 <_vfiprintf_r+0x18>
 800812c:	f7fe fbee 	bl	800690c <__sinit>
 8008130:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008132:	07d9      	lsls	r1, r3, #31
 8008134:	d405      	bmi.n	8008142 <_vfiprintf_r+0x2a>
 8008136:	89ab      	ldrh	r3, [r5, #12]
 8008138:	059a      	lsls	r2, r3, #22
 800813a:	d402      	bmi.n	8008142 <_vfiprintf_r+0x2a>
 800813c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800813e:	f7fe fcee 	bl	8006b1e <__retarget_lock_acquire_recursive>
 8008142:	89ab      	ldrh	r3, [r5, #12]
 8008144:	071b      	lsls	r3, r3, #28
 8008146:	d501      	bpl.n	800814c <_vfiprintf_r+0x34>
 8008148:	692b      	ldr	r3, [r5, #16]
 800814a:	b99b      	cbnz	r3, 8008174 <_vfiprintf_r+0x5c>
 800814c:	4629      	mov	r1, r5
 800814e:	4630      	mov	r0, r6
 8008150:	f000 f9e4 	bl	800851c <__swsetup_r>
 8008154:	b170      	cbz	r0, 8008174 <_vfiprintf_r+0x5c>
 8008156:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008158:	07dc      	lsls	r4, r3, #31
 800815a:	d504      	bpl.n	8008166 <_vfiprintf_r+0x4e>
 800815c:	f04f 30ff 	mov.w	r0, #4294967295
 8008160:	b01d      	add	sp, #116	@ 0x74
 8008162:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008166:	89ab      	ldrh	r3, [r5, #12]
 8008168:	0598      	lsls	r0, r3, #22
 800816a:	d4f7      	bmi.n	800815c <_vfiprintf_r+0x44>
 800816c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800816e:	f7fe fcd7 	bl	8006b20 <__retarget_lock_release_recursive>
 8008172:	e7f3      	b.n	800815c <_vfiprintf_r+0x44>
 8008174:	2300      	movs	r3, #0
 8008176:	9309      	str	r3, [sp, #36]	@ 0x24
 8008178:	2320      	movs	r3, #32
 800817a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800817e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008182:	2330      	movs	r3, #48	@ 0x30
 8008184:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008334 <_vfiprintf_r+0x21c>
 8008188:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800818c:	f04f 0901 	mov.w	r9, #1
 8008190:	4623      	mov	r3, r4
 8008192:	469a      	mov	sl, r3
 8008194:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008198:	b10a      	cbz	r2, 800819e <_vfiprintf_r+0x86>
 800819a:	2a25      	cmp	r2, #37	@ 0x25
 800819c:	d1f9      	bne.n	8008192 <_vfiprintf_r+0x7a>
 800819e:	ebba 0b04 	subs.w	fp, sl, r4
 80081a2:	d00b      	beq.n	80081bc <_vfiprintf_r+0xa4>
 80081a4:	465b      	mov	r3, fp
 80081a6:	4622      	mov	r2, r4
 80081a8:	4629      	mov	r1, r5
 80081aa:	4630      	mov	r0, r6
 80081ac:	f7ff ffa1 	bl	80080f2 <__sfputs_r>
 80081b0:	3001      	adds	r0, #1
 80081b2:	f000 80a7 	beq.w	8008304 <_vfiprintf_r+0x1ec>
 80081b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80081b8:	445a      	add	r2, fp
 80081ba:	9209      	str	r2, [sp, #36]	@ 0x24
 80081bc:	f89a 3000 	ldrb.w	r3, [sl]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	f000 809f 	beq.w	8008304 <_vfiprintf_r+0x1ec>
 80081c6:	2300      	movs	r3, #0
 80081c8:	f04f 32ff 	mov.w	r2, #4294967295
 80081cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80081d0:	f10a 0a01 	add.w	sl, sl, #1
 80081d4:	9304      	str	r3, [sp, #16]
 80081d6:	9307      	str	r3, [sp, #28]
 80081d8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80081dc:	931a      	str	r3, [sp, #104]	@ 0x68
 80081de:	4654      	mov	r4, sl
 80081e0:	2205      	movs	r2, #5
 80081e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081e6:	4853      	ldr	r0, [pc, #332]	@ (8008334 <_vfiprintf_r+0x21c>)
 80081e8:	f7f8 f812 	bl	8000210 <memchr>
 80081ec:	9a04      	ldr	r2, [sp, #16]
 80081ee:	b9d8      	cbnz	r0, 8008228 <_vfiprintf_r+0x110>
 80081f0:	06d1      	lsls	r1, r2, #27
 80081f2:	bf44      	itt	mi
 80081f4:	2320      	movmi	r3, #32
 80081f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80081fa:	0713      	lsls	r3, r2, #28
 80081fc:	bf44      	itt	mi
 80081fe:	232b      	movmi	r3, #43	@ 0x2b
 8008200:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008204:	f89a 3000 	ldrb.w	r3, [sl]
 8008208:	2b2a      	cmp	r3, #42	@ 0x2a
 800820a:	d015      	beq.n	8008238 <_vfiprintf_r+0x120>
 800820c:	9a07      	ldr	r2, [sp, #28]
 800820e:	4654      	mov	r4, sl
 8008210:	2000      	movs	r0, #0
 8008212:	f04f 0c0a 	mov.w	ip, #10
 8008216:	4621      	mov	r1, r4
 8008218:	f811 3b01 	ldrb.w	r3, [r1], #1
 800821c:	3b30      	subs	r3, #48	@ 0x30
 800821e:	2b09      	cmp	r3, #9
 8008220:	d94b      	bls.n	80082ba <_vfiprintf_r+0x1a2>
 8008222:	b1b0      	cbz	r0, 8008252 <_vfiprintf_r+0x13a>
 8008224:	9207      	str	r2, [sp, #28]
 8008226:	e014      	b.n	8008252 <_vfiprintf_r+0x13a>
 8008228:	eba0 0308 	sub.w	r3, r0, r8
 800822c:	fa09 f303 	lsl.w	r3, r9, r3
 8008230:	4313      	orrs	r3, r2
 8008232:	9304      	str	r3, [sp, #16]
 8008234:	46a2      	mov	sl, r4
 8008236:	e7d2      	b.n	80081de <_vfiprintf_r+0xc6>
 8008238:	9b03      	ldr	r3, [sp, #12]
 800823a:	1d19      	adds	r1, r3, #4
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	9103      	str	r1, [sp, #12]
 8008240:	2b00      	cmp	r3, #0
 8008242:	bfbb      	ittet	lt
 8008244:	425b      	neglt	r3, r3
 8008246:	f042 0202 	orrlt.w	r2, r2, #2
 800824a:	9307      	strge	r3, [sp, #28]
 800824c:	9307      	strlt	r3, [sp, #28]
 800824e:	bfb8      	it	lt
 8008250:	9204      	strlt	r2, [sp, #16]
 8008252:	7823      	ldrb	r3, [r4, #0]
 8008254:	2b2e      	cmp	r3, #46	@ 0x2e
 8008256:	d10a      	bne.n	800826e <_vfiprintf_r+0x156>
 8008258:	7863      	ldrb	r3, [r4, #1]
 800825a:	2b2a      	cmp	r3, #42	@ 0x2a
 800825c:	d132      	bne.n	80082c4 <_vfiprintf_r+0x1ac>
 800825e:	9b03      	ldr	r3, [sp, #12]
 8008260:	1d1a      	adds	r2, r3, #4
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	9203      	str	r2, [sp, #12]
 8008266:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800826a:	3402      	adds	r4, #2
 800826c:	9305      	str	r3, [sp, #20]
 800826e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008344 <_vfiprintf_r+0x22c>
 8008272:	7821      	ldrb	r1, [r4, #0]
 8008274:	2203      	movs	r2, #3
 8008276:	4650      	mov	r0, sl
 8008278:	f7f7 ffca 	bl	8000210 <memchr>
 800827c:	b138      	cbz	r0, 800828e <_vfiprintf_r+0x176>
 800827e:	9b04      	ldr	r3, [sp, #16]
 8008280:	eba0 000a 	sub.w	r0, r0, sl
 8008284:	2240      	movs	r2, #64	@ 0x40
 8008286:	4082      	lsls	r2, r0
 8008288:	4313      	orrs	r3, r2
 800828a:	3401      	adds	r4, #1
 800828c:	9304      	str	r3, [sp, #16]
 800828e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008292:	4829      	ldr	r0, [pc, #164]	@ (8008338 <_vfiprintf_r+0x220>)
 8008294:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008298:	2206      	movs	r2, #6
 800829a:	f7f7 ffb9 	bl	8000210 <memchr>
 800829e:	2800      	cmp	r0, #0
 80082a0:	d03f      	beq.n	8008322 <_vfiprintf_r+0x20a>
 80082a2:	4b26      	ldr	r3, [pc, #152]	@ (800833c <_vfiprintf_r+0x224>)
 80082a4:	bb1b      	cbnz	r3, 80082ee <_vfiprintf_r+0x1d6>
 80082a6:	9b03      	ldr	r3, [sp, #12]
 80082a8:	3307      	adds	r3, #7
 80082aa:	f023 0307 	bic.w	r3, r3, #7
 80082ae:	3308      	adds	r3, #8
 80082b0:	9303      	str	r3, [sp, #12]
 80082b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082b4:	443b      	add	r3, r7
 80082b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80082b8:	e76a      	b.n	8008190 <_vfiprintf_r+0x78>
 80082ba:	fb0c 3202 	mla	r2, ip, r2, r3
 80082be:	460c      	mov	r4, r1
 80082c0:	2001      	movs	r0, #1
 80082c2:	e7a8      	b.n	8008216 <_vfiprintf_r+0xfe>
 80082c4:	2300      	movs	r3, #0
 80082c6:	3401      	adds	r4, #1
 80082c8:	9305      	str	r3, [sp, #20]
 80082ca:	4619      	mov	r1, r3
 80082cc:	f04f 0c0a 	mov.w	ip, #10
 80082d0:	4620      	mov	r0, r4
 80082d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80082d6:	3a30      	subs	r2, #48	@ 0x30
 80082d8:	2a09      	cmp	r2, #9
 80082da:	d903      	bls.n	80082e4 <_vfiprintf_r+0x1cc>
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d0c6      	beq.n	800826e <_vfiprintf_r+0x156>
 80082e0:	9105      	str	r1, [sp, #20]
 80082e2:	e7c4      	b.n	800826e <_vfiprintf_r+0x156>
 80082e4:	fb0c 2101 	mla	r1, ip, r1, r2
 80082e8:	4604      	mov	r4, r0
 80082ea:	2301      	movs	r3, #1
 80082ec:	e7f0      	b.n	80082d0 <_vfiprintf_r+0x1b8>
 80082ee:	ab03      	add	r3, sp, #12
 80082f0:	9300      	str	r3, [sp, #0]
 80082f2:	462a      	mov	r2, r5
 80082f4:	4b12      	ldr	r3, [pc, #72]	@ (8008340 <_vfiprintf_r+0x228>)
 80082f6:	a904      	add	r1, sp, #16
 80082f8:	4630      	mov	r0, r6
 80082fa:	f7fd fec3 	bl	8006084 <_printf_float>
 80082fe:	4607      	mov	r7, r0
 8008300:	1c78      	adds	r0, r7, #1
 8008302:	d1d6      	bne.n	80082b2 <_vfiprintf_r+0x19a>
 8008304:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008306:	07d9      	lsls	r1, r3, #31
 8008308:	d405      	bmi.n	8008316 <_vfiprintf_r+0x1fe>
 800830a:	89ab      	ldrh	r3, [r5, #12]
 800830c:	059a      	lsls	r2, r3, #22
 800830e:	d402      	bmi.n	8008316 <_vfiprintf_r+0x1fe>
 8008310:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008312:	f7fe fc05 	bl	8006b20 <__retarget_lock_release_recursive>
 8008316:	89ab      	ldrh	r3, [r5, #12]
 8008318:	065b      	lsls	r3, r3, #25
 800831a:	f53f af1f 	bmi.w	800815c <_vfiprintf_r+0x44>
 800831e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008320:	e71e      	b.n	8008160 <_vfiprintf_r+0x48>
 8008322:	ab03      	add	r3, sp, #12
 8008324:	9300      	str	r3, [sp, #0]
 8008326:	462a      	mov	r2, r5
 8008328:	4b05      	ldr	r3, [pc, #20]	@ (8008340 <_vfiprintf_r+0x228>)
 800832a:	a904      	add	r1, sp, #16
 800832c:	4630      	mov	r0, r6
 800832e:	f7fe f941 	bl	80065b4 <_printf_i>
 8008332:	e7e4      	b.n	80082fe <_vfiprintf_r+0x1e6>
 8008334:	08008ac0 	.word	0x08008ac0
 8008338:	08008aca 	.word	0x08008aca
 800833c:	08006085 	.word	0x08006085
 8008340:	080080f3 	.word	0x080080f3
 8008344:	08008ac6 	.word	0x08008ac6

08008348 <__sflush_r>:
 8008348:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800834c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008350:	0716      	lsls	r6, r2, #28
 8008352:	4605      	mov	r5, r0
 8008354:	460c      	mov	r4, r1
 8008356:	d454      	bmi.n	8008402 <__sflush_r+0xba>
 8008358:	684b      	ldr	r3, [r1, #4]
 800835a:	2b00      	cmp	r3, #0
 800835c:	dc02      	bgt.n	8008364 <__sflush_r+0x1c>
 800835e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008360:	2b00      	cmp	r3, #0
 8008362:	dd48      	ble.n	80083f6 <__sflush_r+0xae>
 8008364:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008366:	2e00      	cmp	r6, #0
 8008368:	d045      	beq.n	80083f6 <__sflush_r+0xae>
 800836a:	2300      	movs	r3, #0
 800836c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008370:	682f      	ldr	r7, [r5, #0]
 8008372:	6a21      	ldr	r1, [r4, #32]
 8008374:	602b      	str	r3, [r5, #0]
 8008376:	d030      	beq.n	80083da <__sflush_r+0x92>
 8008378:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800837a:	89a3      	ldrh	r3, [r4, #12]
 800837c:	0759      	lsls	r1, r3, #29
 800837e:	d505      	bpl.n	800838c <__sflush_r+0x44>
 8008380:	6863      	ldr	r3, [r4, #4]
 8008382:	1ad2      	subs	r2, r2, r3
 8008384:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008386:	b10b      	cbz	r3, 800838c <__sflush_r+0x44>
 8008388:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800838a:	1ad2      	subs	r2, r2, r3
 800838c:	2300      	movs	r3, #0
 800838e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008390:	6a21      	ldr	r1, [r4, #32]
 8008392:	4628      	mov	r0, r5
 8008394:	47b0      	blx	r6
 8008396:	1c43      	adds	r3, r0, #1
 8008398:	89a3      	ldrh	r3, [r4, #12]
 800839a:	d106      	bne.n	80083aa <__sflush_r+0x62>
 800839c:	6829      	ldr	r1, [r5, #0]
 800839e:	291d      	cmp	r1, #29
 80083a0:	d82b      	bhi.n	80083fa <__sflush_r+0xb2>
 80083a2:	4a2a      	ldr	r2, [pc, #168]	@ (800844c <__sflush_r+0x104>)
 80083a4:	410a      	asrs	r2, r1
 80083a6:	07d6      	lsls	r6, r2, #31
 80083a8:	d427      	bmi.n	80083fa <__sflush_r+0xb2>
 80083aa:	2200      	movs	r2, #0
 80083ac:	6062      	str	r2, [r4, #4]
 80083ae:	04d9      	lsls	r1, r3, #19
 80083b0:	6922      	ldr	r2, [r4, #16]
 80083b2:	6022      	str	r2, [r4, #0]
 80083b4:	d504      	bpl.n	80083c0 <__sflush_r+0x78>
 80083b6:	1c42      	adds	r2, r0, #1
 80083b8:	d101      	bne.n	80083be <__sflush_r+0x76>
 80083ba:	682b      	ldr	r3, [r5, #0]
 80083bc:	b903      	cbnz	r3, 80083c0 <__sflush_r+0x78>
 80083be:	6560      	str	r0, [r4, #84]	@ 0x54
 80083c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80083c2:	602f      	str	r7, [r5, #0]
 80083c4:	b1b9      	cbz	r1, 80083f6 <__sflush_r+0xae>
 80083c6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80083ca:	4299      	cmp	r1, r3
 80083cc:	d002      	beq.n	80083d4 <__sflush_r+0x8c>
 80083ce:	4628      	mov	r0, r5
 80083d0:	f7ff f9f6 	bl	80077c0 <_free_r>
 80083d4:	2300      	movs	r3, #0
 80083d6:	6363      	str	r3, [r4, #52]	@ 0x34
 80083d8:	e00d      	b.n	80083f6 <__sflush_r+0xae>
 80083da:	2301      	movs	r3, #1
 80083dc:	4628      	mov	r0, r5
 80083de:	47b0      	blx	r6
 80083e0:	4602      	mov	r2, r0
 80083e2:	1c50      	adds	r0, r2, #1
 80083e4:	d1c9      	bne.n	800837a <__sflush_r+0x32>
 80083e6:	682b      	ldr	r3, [r5, #0]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d0c6      	beq.n	800837a <__sflush_r+0x32>
 80083ec:	2b1d      	cmp	r3, #29
 80083ee:	d001      	beq.n	80083f4 <__sflush_r+0xac>
 80083f0:	2b16      	cmp	r3, #22
 80083f2:	d11e      	bne.n	8008432 <__sflush_r+0xea>
 80083f4:	602f      	str	r7, [r5, #0]
 80083f6:	2000      	movs	r0, #0
 80083f8:	e022      	b.n	8008440 <__sflush_r+0xf8>
 80083fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80083fe:	b21b      	sxth	r3, r3
 8008400:	e01b      	b.n	800843a <__sflush_r+0xf2>
 8008402:	690f      	ldr	r7, [r1, #16]
 8008404:	2f00      	cmp	r7, #0
 8008406:	d0f6      	beq.n	80083f6 <__sflush_r+0xae>
 8008408:	0793      	lsls	r3, r2, #30
 800840a:	680e      	ldr	r6, [r1, #0]
 800840c:	bf08      	it	eq
 800840e:	694b      	ldreq	r3, [r1, #20]
 8008410:	600f      	str	r7, [r1, #0]
 8008412:	bf18      	it	ne
 8008414:	2300      	movne	r3, #0
 8008416:	eba6 0807 	sub.w	r8, r6, r7
 800841a:	608b      	str	r3, [r1, #8]
 800841c:	f1b8 0f00 	cmp.w	r8, #0
 8008420:	dde9      	ble.n	80083f6 <__sflush_r+0xae>
 8008422:	6a21      	ldr	r1, [r4, #32]
 8008424:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008426:	4643      	mov	r3, r8
 8008428:	463a      	mov	r2, r7
 800842a:	4628      	mov	r0, r5
 800842c:	47b0      	blx	r6
 800842e:	2800      	cmp	r0, #0
 8008430:	dc08      	bgt.n	8008444 <__sflush_r+0xfc>
 8008432:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008436:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800843a:	81a3      	strh	r3, [r4, #12]
 800843c:	f04f 30ff 	mov.w	r0, #4294967295
 8008440:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008444:	4407      	add	r7, r0
 8008446:	eba8 0800 	sub.w	r8, r8, r0
 800844a:	e7e7      	b.n	800841c <__sflush_r+0xd4>
 800844c:	dfbffffe 	.word	0xdfbffffe

08008450 <_fflush_r>:
 8008450:	b538      	push	{r3, r4, r5, lr}
 8008452:	690b      	ldr	r3, [r1, #16]
 8008454:	4605      	mov	r5, r0
 8008456:	460c      	mov	r4, r1
 8008458:	b913      	cbnz	r3, 8008460 <_fflush_r+0x10>
 800845a:	2500      	movs	r5, #0
 800845c:	4628      	mov	r0, r5
 800845e:	bd38      	pop	{r3, r4, r5, pc}
 8008460:	b118      	cbz	r0, 800846a <_fflush_r+0x1a>
 8008462:	6a03      	ldr	r3, [r0, #32]
 8008464:	b90b      	cbnz	r3, 800846a <_fflush_r+0x1a>
 8008466:	f7fe fa51 	bl	800690c <__sinit>
 800846a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800846e:	2b00      	cmp	r3, #0
 8008470:	d0f3      	beq.n	800845a <_fflush_r+0xa>
 8008472:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008474:	07d0      	lsls	r0, r2, #31
 8008476:	d404      	bmi.n	8008482 <_fflush_r+0x32>
 8008478:	0599      	lsls	r1, r3, #22
 800847a:	d402      	bmi.n	8008482 <_fflush_r+0x32>
 800847c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800847e:	f7fe fb4e 	bl	8006b1e <__retarget_lock_acquire_recursive>
 8008482:	4628      	mov	r0, r5
 8008484:	4621      	mov	r1, r4
 8008486:	f7ff ff5f 	bl	8008348 <__sflush_r>
 800848a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800848c:	07da      	lsls	r2, r3, #31
 800848e:	4605      	mov	r5, r0
 8008490:	d4e4      	bmi.n	800845c <_fflush_r+0xc>
 8008492:	89a3      	ldrh	r3, [r4, #12]
 8008494:	059b      	lsls	r3, r3, #22
 8008496:	d4e1      	bmi.n	800845c <_fflush_r+0xc>
 8008498:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800849a:	f7fe fb41 	bl	8006b20 <__retarget_lock_release_recursive>
 800849e:	e7dd      	b.n	800845c <_fflush_r+0xc>

080084a0 <__swbuf_r>:
 80084a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084a2:	460e      	mov	r6, r1
 80084a4:	4614      	mov	r4, r2
 80084a6:	4605      	mov	r5, r0
 80084a8:	b118      	cbz	r0, 80084b2 <__swbuf_r+0x12>
 80084aa:	6a03      	ldr	r3, [r0, #32]
 80084ac:	b90b      	cbnz	r3, 80084b2 <__swbuf_r+0x12>
 80084ae:	f7fe fa2d 	bl	800690c <__sinit>
 80084b2:	69a3      	ldr	r3, [r4, #24]
 80084b4:	60a3      	str	r3, [r4, #8]
 80084b6:	89a3      	ldrh	r3, [r4, #12]
 80084b8:	071a      	lsls	r2, r3, #28
 80084ba:	d501      	bpl.n	80084c0 <__swbuf_r+0x20>
 80084bc:	6923      	ldr	r3, [r4, #16]
 80084be:	b943      	cbnz	r3, 80084d2 <__swbuf_r+0x32>
 80084c0:	4621      	mov	r1, r4
 80084c2:	4628      	mov	r0, r5
 80084c4:	f000 f82a 	bl	800851c <__swsetup_r>
 80084c8:	b118      	cbz	r0, 80084d2 <__swbuf_r+0x32>
 80084ca:	f04f 37ff 	mov.w	r7, #4294967295
 80084ce:	4638      	mov	r0, r7
 80084d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80084d2:	6823      	ldr	r3, [r4, #0]
 80084d4:	6922      	ldr	r2, [r4, #16]
 80084d6:	1a98      	subs	r0, r3, r2
 80084d8:	6963      	ldr	r3, [r4, #20]
 80084da:	b2f6      	uxtb	r6, r6
 80084dc:	4283      	cmp	r3, r0
 80084de:	4637      	mov	r7, r6
 80084e0:	dc05      	bgt.n	80084ee <__swbuf_r+0x4e>
 80084e2:	4621      	mov	r1, r4
 80084e4:	4628      	mov	r0, r5
 80084e6:	f7ff ffb3 	bl	8008450 <_fflush_r>
 80084ea:	2800      	cmp	r0, #0
 80084ec:	d1ed      	bne.n	80084ca <__swbuf_r+0x2a>
 80084ee:	68a3      	ldr	r3, [r4, #8]
 80084f0:	3b01      	subs	r3, #1
 80084f2:	60a3      	str	r3, [r4, #8]
 80084f4:	6823      	ldr	r3, [r4, #0]
 80084f6:	1c5a      	adds	r2, r3, #1
 80084f8:	6022      	str	r2, [r4, #0]
 80084fa:	701e      	strb	r6, [r3, #0]
 80084fc:	6962      	ldr	r2, [r4, #20]
 80084fe:	1c43      	adds	r3, r0, #1
 8008500:	429a      	cmp	r2, r3
 8008502:	d004      	beq.n	800850e <__swbuf_r+0x6e>
 8008504:	89a3      	ldrh	r3, [r4, #12]
 8008506:	07db      	lsls	r3, r3, #31
 8008508:	d5e1      	bpl.n	80084ce <__swbuf_r+0x2e>
 800850a:	2e0a      	cmp	r6, #10
 800850c:	d1df      	bne.n	80084ce <__swbuf_r+0x2e>
 800850e:	4621      	mov	r1, r4
 8008510:	4628      	mov	r0, r5
 8008512:	f7ff ff9d 	bl	8008450 <_fflush_r>
 8008516:	2800      	cmp	r0, #0
 8008518:	d0d9      	beq.n	80084ce <__swbuf_r+0x2e>
 800851a:	e7d6      	b.n	80084ca <__swbuf_r+0x2a>

0800851c <__swsetup_r>:
 800851c:	b538      	push	{r3, r4, r5, lr}
 800851e:	4b29      	ldr	r3, [pc, #164]	@ (80085c4 <__swsetup_r+0xa8>)
 8008520:	4605      	mov	r5, r0
 8008522:	6818      	ldr	r0, [r3, #0]
 8008524:	460c      	mov	r4, r1
 8008526:	b118      	cbz	r0, 8008530 <__swsetup_r+0x14>
 8008528:	6a03      	ldr	r3, [r0, #32]
 800852a:	b90b      	cbnz	r3, 8008530 <__swsetup_r+0x14>
 800852c:	f7fe f9ee 	bl	800690c <__sinit>
 8008530:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008534:	0719      	lsls	r1, r3, #28
 8008536:	d422      	bmi.n	800857e <__swsetup_r+0x62>
 8008538:	06da      	lsls	r2, r3, #27
 800853a:	d407      	bmi.n	800854c <__swsetup_r+0x30>
 800853c:	2209      	movs	r2, #9
 800853e:	602a      	str	r2, [r5, #0]
 8008540:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008544:	81a3      	strh	r3, [r4, #12]
 8008546:	f04f 30ff 	mov.w	r0, #4294967295
 800854a:	e033      	b.n	80085b4 <__swsetup_r+0x98>
 800854c:	0758      	lsls	r0, r3, #29
 800854e:	d512      	bpl.n	8008576 <__swsetup_r+0x5a>
 8008550:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008552:	b141      	cbz	r1, 8008566 <__swsetup_r+0x4a>
 8008554:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008558:	4299      	cmp	r1, r3
 800855a:	d002      	beq.n	8008562 <__swsetup_r+0x46>
 800855c:	4628      	mov	r0, r5
 800855e:	f7ff f92f 	bl	80077c0 <_free_r>
 8008562:	2300      	movs	r3, #0
 8008564:	6363      	str	r3, [r4, #52]	@ 0x34
 8008566:	89a3      	ldrh	r3, [r4, #12]
 8008568:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800856c:	81a3      	strh	r3, [r4, #12]
 800856e:	2300      	movs	r3, #0
 8008570:	6063      	str	r3, [r4, #4]
 8008572:	6923      	ldr	r3, [r4, #16]
 8008574:	6023      	str	r3, [r4, #0]
 8008576:	89a3      	ldrh	r3, [r4, #12]
 8008578:	f043 0308 	orr.w	r3, r3, #8
 800857c:	81a3      	strh	r3, [r4, #12]
 800857e:	6923      	ldr	r3, [r4, #16]
 8008580:	b94b      	cbnz	r3, 8008596 <__swsetup_r+0x7a>
 8008582:	89a3      	ldrh	r3, [r4, #12]
 8008584:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008588:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800858c:	d003      	beq.n	8008596 <__swsetup_r+0x7a>
 800858e:	4621      	mov	r1, r4
 8008590:	4628      	mov	r0, r5
 8008592:	f000 f8c1 	bl	8008718 <__smakebuf_r>
 8008596:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800859a:	f013 0201 	ands.w	r2, r3, #1
 800859e:	d00a      	beq.n	80085b6 <__swsetup_r+0x9a>
 80085a0:	2200      	movs	r2, #0
 80085a2:	60a2      	str	r2, [r4, #8]
 80085a4:	6962      	ldr	r2, [r4, #20]
 80085a6:	4252      	negs	r2, r2
 80085a8:	61a2      	str	r2, [r4, #24]
 80085aa:	6922      	ldr	r2, [r4, #16]
 80085ac:	b942      	cbnz	r2, 80085c0 <__swsetup_r+0xa4>
 80085ae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80085b2:	d1c5      	bne.n	8008540 <__swsetup_r+0x24>
 80085b4:	bd38      	pop	{r3, r4, r5, pc}
 80085b6:	0799      	lsls	r1, r3, #30
 80085b8:	bf58      	it	pl
 80085ba:	6962      	ldrpl	r2, [r4, #20]
 80085bc:	60a2      	str	r2, [r4, #8]
 80085be:	e7f4      	b.n	80085aa <__swsetup_r+0x8e>
 80085c0:	2000      	movs	r0, #0
 80085c2:	e7f7      	b.n	80085b4 <__swsetup_r+0x98>
 80085c4:	20000084 	.word	0x20000084

080085c8 <_sbrk_r>:
 80085c8:	b538      	push	{r3, r4, r5, lr}
 80085ca:	4d06      	ldr	r5, [pc, #24]	@ (80085e4 <_sbrk_r+0x1c>)
 80085cc:	2300      	movs	r3, #0
 80085ce:	4604      	mov	r4, r0
 80085d0:	4608      	mov	r0, r1
 80085d2:	602b      	str	r3, [r5, #0]
 80085d4:	f7f9 fc54 	bl	8001e80 <_sbrk>
 80085d8:	1c43      	adds	r3, r0, #1
 80085da:	d102      	bne.n	80085e2 <_sbrk_r+0x1a>
 80085dc:	682b      	ldr	r3, [r5, #0]
 80085de:	b103      	cbz	r3, 80085e2 <_sbrk_r+0x1a>
 80085e0:	6023      	str	r3, [r4, #0]
 80085e2:	bd38      	pop	{r3, r4, r5, pc}
 80085e4:	20001200 	.word	0x20001200

080085e8 <memcpy>:
 80085e8:	440a      	add	r2, r1
 80085ea:	4291      	cmp	r1, r2
 80085ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80085f0:	d100      	bne.n	80085f4 <memcpy+0xc>
 80085f2:	4770      	bx	lr
 80085f4:	b510      	push	{r4, lr}
 80085f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80085fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80085fe:	4291      	cmp	r1, r2
 8008600:	d1f9      	bne.n	80085f6 <memcpy+0xe>
 8008602:	bd10      	pop	{r4, pc}

08008604 <__assert_func>:
 8008604:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008606:	4614      	mov	r4, r2
 8008608:	461a      	mov	r2, r3
 800860a:	4b09      	ldr	r3, [pc, #36]	@ (8008630 <__assert_func+0x2c>)
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	4605      	mov	r5, r0
 8008610:	68d8      	ldr	r0, [r3, #12]
 8008612:	b954      	cbnz	r4, 800862a <__assert_func+0x26>
 8008614:	4b07      	ldr	r3, [pc, #28]	@ (8008634 <__assert_func+0x30>)
 8008616:	461c      	mov	r4, r3
 8008618:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800861c:	9100      	str	r1, [sp, #0]
 800861e:	462b      	mov	r3, r5
 8008620:	4905      	ldr	r1, [pc, #20]	@ (8008638 <__assert_func+0x34>)
 8008622:	f000 f841 	bl	80086a8 <fiprintf>
 8008626:	f000 f8d5 	bl	80087d4 <abort>
 800862a:	4b04      	ldr	r3, [pc, #16]	@ (800863c <__assert_func+0x38>)
 800862c:	e7f4      	b.n	8008618 <__assert_func+0x14>
 800862e:	bf00      	nop
 8008630:	20000084 	.word	0x20000084
 8008634:	08008b16 	.word	0x08008b16
 8008638:	08008ae8 	.word	0x08008ae8
 800863c:	08008adb 	.word	0x08008adb

08008640 <_calloc_r>:
 8008640:	b570      	push	{r4, r5, r6, lr}
 8008642:	fba1 5402 	umull	r5, r4, r1, r2
 8008646:	b93c      	cbnz	r4, 8008658 <_calloc_r+0x18>
 8008648:	4629      	mov	r1, r5
 800864a:	f7ff f92d 	bl	80078a8 <_malloc_r>
 800864e:	4606      	mov	r6, r0
 8008650:	b928      	cbnz	r0, 800865e <_calloc_r+0x1e>
 8008652:	2600      	movs	r6, #0
 8008654:	4630      	mov	r0, r6
 8008656:	bd70      	pop	{r4, r5, r6, pc}
 8008658:	220c      	movs	r2, #12
 800865a:	6002      	str	r2, [r0, #0]
 800865c:	e7f9      	b.n	8008652 <_calloc_r+0x12>
 800865e:	462a      	mov	r2, r5
 8008660:	4621      	mov	r1, r4
 8008662:	f7fe f9de 	bl	8006a22 <memset>
 8008666:	e7f5      	b.n	8008654 <_calloc_r+0x14>

08008668 <__ascii_mbtowc>:
 8008668:	b082      	sub	sp, #8
 800866a:	b901      	cbnz	r1, 800866e <__ascii_mbtowc+0x6>
 800866c:	a901      	add	r1, sp, #4
 800866e:	b142      	cbz	r2, 8008682 <__ascii_mbtowc+0x1a>
 8008670:	b14b      	cbz	r3, 8008686 <__ascii_mbtowc+0x1e>
 8008672:	7813      	ldrb	r3, [r2, #0]
 8008674:	600b      	str	r3, [r1, #0]
 8008676:	7812      	ldrb	r2, [r2, #0]
 8008678:	1e10      	subs	r0, r2, #0
 800867a:	bf18      	it	ne
 800867c:	2001      	movne	r0, #1
 800867e:	b002      	add	sp, #8
 8008680:	4770      	bx	lr
 8008682:	4610      	mov	r0, r2
 8008684:	e7fb      	b.n	800867e <__ascii_mbtowc+0x16>
 8008686:	f06f 0001 	mvn.w	r0, #1
 800868a:	e7f8      	b.n	800867e <__ascii_mbtowc+0x16>

0800868c <__ascii_wctomb>:
 800868c:	4603      	mov	r3, r0
 800868e:	4608      	mov	r0, r1
 8008690:	b141      	cbz	r1, 80086a4 <__ascii_wctomb+0x18>
 8008692:	2aff      	cmp	r2, #255	@ 0xff
 8008694:	d904      	bls.n	80086a0 <__ascii_wctomb+0x14>
 8008696:	228a      	movs	r2, #138	@ 0x8a
 8008698:	601a      	str	r2, [r3, #0]
 800869a:	f04f 30ff 	mov.w	r0, #4294967295
 800869e:	4770      	bx	lr
 80086a0:	700a      	strb	r2, [r1, #0]
 80086a2:	2001      	movs	r0, #1
 80086a4:	4770      	bx	lr
	...

080086a8 <fiprintf>:
 80086a8:	b40e      	push	{r1, r2, r3}
 80086aa:	b503      	push	{r0, r1, lr}
 80086ac:	4601      	mov	r1, r0
 80086ae:	ab03      	add	r3, sp, #12
 80086b0:	4805      	ldr	r0, [pc, #20]	@ (80086c8 <fiprintf+0x20>)
 80086b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80086b6:	6800      	ldr	r0, [r0, #0]
 80086b8:	9301      	str	r3, [sp, #4]
 80086ba:	f7ff fd2d 	bl	8008118 <_vfiprintf_r>
 80086be:	b002      	add	sp, #8
 80086c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80086c4:	b003      	add	sp, #12
 80086c6:	4770      	bx	lr
 80086c8:	20000084 	.word	0x20000084

080086cc <__swhatbuf_r>:
 80086cc:	b570      	push	{r4, r5, r6, lr}
 80086ce:	460c      	mov	r4, r1
 80086d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086d4:	2900      	cmp	r1, #0
 80086d6:	b096      	sub	sp, #88	@ 0x58
 80086d8:	4615      	mov	r5, r2
 80086da:	461e      	mov	r6, r3
 80086dc:	da0d      	bge.n	80086fa <__swhatbuf_r+0x2e>
 80086de:	89a3      	ldrh	r3, [r4, #12]
 80086e0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80086e4:	f04f 0100 	mov.w	r1, #0
 80086e8:	bf14      	ite	ne
 80086ea:	2340      	movne	r3, #64	@ 0x40
 80086ec:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80086f0:	2000      	movs	r0, #0
 80086f2:	6031      	str	r1, [r6, #0]
 80086f4:	602b      	str	r3, [r5, #0]
 80086f6:	b016      	add	sp, #88	@ 0x58
 80086f8:	bd70      	pop	{r4, r5, r6, pc}
 80086fa:	466a      	mov	r2, sp
 80086fc:	f000 f848 	bl	8008790 <_fstat_r>
 8008700:	2800      	cmp	r0, #0
 8008702:	dbec      	blt.n	80086de <__swhatbuf_r+0x12>
 8008704:	9901      	ldr	r1, [sp, #4]
 8008706:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800870a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800870e:	4259      	negs	r1, r3
 8008710:	4159      	adcs	r1, r3
 8008712:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008716:	e7eb      	b.n	80086f0 <__swhatbuf_r+0x24>

08008718 <__smakebuf_r>:
 8008718:	898b      	ldrh	r3, [r1, #12]
 800871a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800871c:	079d      	lsls	r5, r3, #30
 800871e:	4606      	mov	r6, r0
 8008720:	460c      	mov	r4, r1
 8008722:	d507      	bpl.n	8008734 <__smakebuf_r+0x1c>
 8008724:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008728:	6023      	str	r3, [r4, #0]
 800872a:	6123      	str	r3, [r4, #16]
 800872c:	2301      	movs	r3, #1
 800872e:	6163      	str	r3, [r4, #20]
 8008730:	b003      	add	sp, #12
 8008732:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008734:	ab01      	add	r3, sp, #4
 8008736:	466a      	mov	r2, sp
 8008738:	f7ff ffc8 	bl	80086cc <__swhatbuf_r>
 800873c:	9f00      	ldr	r7, [sp, #0]
 800873e:	4605      	mov	r5, r0
 8008740:	4639      	mov	r1, r7
 8008742:	4630      	mov	r0, r6
 8008744:	f7ff f8b0 	bl	80078a8 <_malloc_r>
 8008748:	b948      	cbnz	r0, 800875e <__smakebuf_r+0x46>
 800874a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800874e:	059a      	lsls	r2, r3, #22
 8008750:	d4ee      	bmi.n	8008730 <__smakebuf_r+0x18>
 8008752:	f023 0303 	bic.w	r3, r3, #3
 8008756:	f043 0302 	orr.w	r3, r3, #2
 800875a:	81a3      	strh	r3, [r4, #12]
 800875c:	e7e2      	b.n	8008724 <__smakebuf_r+0xc>
 800875e:	89a3      	ldrh	r3, [r4, #12]
 8008760:	6020      	str	r0, [r4, #0]
 8008762:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008766:	81a3      	strh	r3, [r4, #12]
 8008768:	9b01      	ldr	r3, [sp, #4]
 800876a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800876e:	b15b      	cbz	r3, 8008788 <__smakebuf_r+0x70>
 8008770:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008774:	4630      	mov	r0, r6
 8008776:	f000 f81d 	bl	80087b4 <_isatty_r>
 800877a:	b128      	cbz	r0, 8008788 <__smakebuf_r+0x70>
 800877c:	89a3      	ldrh	r3, [r4, #12]
 800877e:	f023 0303 	bic.w	r3, r3, #3
 8008782:	f043 0301 	orr.w	r3, r3, #1
 8008786:	81a3      	strh	r3, [r4, #12]
 8008788:	89a3      	ldrh	r3, [r4, #12]
 800878a:	431d      	orrs	r5, r3
 800878c:	81a5      	strh	r5, [r4, #12]
 800878e:	e7cf      	b.n	8008730 <__smakebuf_r+0x18>

08008790 <_fstat_r>:
 8008790:	b538      	push	{r3, r4, r5, lr}
 8008792:	4d07      	ldr	r5, [pc, #28]	@ (80087b0 <_fstat_r+0x20>)
 8008794:	2300      	movs	r3, #0
 8008796:	4604      	mov	r4, r0
 8008798:	4608      	mov	r0, r1
 800879a:	4611      	mov	r1, r2
 800879c:	602b      	str	r3, [r5, #0]
 800879e:	f7f9 fb47 	bl	8001e30 <_fstat>
 80087a2:	1c43      	adds	r3, r0, #1
 80087a4:	d102      	bne.n	80087ac <_fstat_r+0x1c>
 80087a6:	682b      	ldr	r3, [r5, #0]
 80087a8:	b103      	cbz	r3, 80087ac <_fstat_r+0x1c>
 80087aa:	6023      	str	r3, [r4, #0]
 80087ac:	bd38      	pop	{r3, r4, r5, pc}
 80087ae:	bf00      	nop
 80087b0:	20001200 	.word	0x20001200

080087b4 <_isatty_r>:
 80087b4:	b538      	push	{r3, r4, r5, lr}
 80087b6:	4d06      	ldr	r5, [pc, #24]	@ (80087d0 <_isatty_r+0x1c>)
 80087b8:	2300      	movs	r3, #0
 80087ba:	4604      	mov	r4, r0
 80087bc:	4608      	mov	r0, r1
 80087be:	602b      	str	r3, [r5, #0]
 80087c0:	f7f9 fb46 	bl	8001e50 <_isatty>
 80087c4:	1c43      	adds	r3, r0, #1
 80087c6:	d102      	bne.n	80087ce <_isatty_r+0x1a>
 80087c8:	682b      	ldr	r3, [r5, #0]
 80087ca:	b103      	cbz	r3, 80087ce <_isatty_r+0x1a>
 80087cc:	6023      	str	r3, [r4, #0]
 80087ce:	bd38      	pop	{r3, r4, r5, pc}
 80087d0:	20001200 	.word	0x20001200

080087d4 <abort>:
 80087d4:	b508      	push	{r3, lr}
 80087d6:	2006      	movs	r0, #6
 80087d8:	f000 f82c 	bl	8008834 <raise>
 80087dc:	2001      	movs	r0, #1
 80087de:	f7f9 faf3 	bl	8001dc8 <_exit>

080087e2 <_raise_r>:
 80087e2:	291f      	cmp	r1, #31
 80087e4:	b538      	push	{r3, r4, r5, lr}
 80087e6:	4605      	mov	r5, r0
 80087e8:	460c      	mov	r4, r1
 80087ea:	d904      	bls.n	80087f6 <_raise_r+0x14>
 80087ec:	2316      	movs	r3, #22
 80087ee:	6003      	str	r3, [r0, #0]
 80087f0:	f04f 30ff 	mov.w	r0, #4294967295
 80087f4:	bd38      	pop	{r3, r4, r5, pc}
 80087f6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80087f8:	b112      	cbz	r2, 8008800 <_raise_r+0x1e>
 80087fa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80087fe:	b94b      	cbnz	r3, 8008814 <_raise_r+0x32>
 8008800:	4628      	mov	r0, r5
 8008802:	f000 f831 	bl	8008868 <_getpid_r>
 8008806:	4622      	mov	r2, r4
 8008808:	4601      	mov	r1, r0
 800880a:	4628      	mov	r0, r5
 800880c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008810:	f000 b818 	b.w	8008844 <_kill_r>
 8008814:	2b01      	cmp	r3, #1
 8008816:	d00a      	beq.n	800882e <_raise_r+0x4c>
 8008818:	1c59      	adds	r1, r3, #1
 800881a:	d103      	bne.n	8008824 <_raise_r+0x42>
 800881c:	2316      	movs	r3, #22
 800881e:	6003      	str	r3, [r0, #0]
 8008820:	2001      	movs	r0, #1
 8008822:	e7e7      	b.n	80087f4 <_raise_r+0x12>
 8008824:	2100      	movs	r1, #0
 8008826:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800882a:	4620      	mov	r0, r4
 800882c:	4798      	blx	r3
 800882e:	2000      	movs	r0, #0
 8008830:	e7e0      	b.n	80087f4 <_raise_r+0x12>
	...

08008834 <raise>:
 8008834:	4b02      	ldr	r3, [pc, #8]	@ (8008840 <raise+0xc>)
 8008836:	4601      	mov	r1, r0
 8008838:	6818      	ldr	r0, [r3, #0]
 800883a:	f7ff bfd2 	b.w	80087e2 <_raise_r>
 800883e:	bf00      	nop
 8008840:	20000084 	.word	0x20000084

08008844 <_kill_r>:
 8008844:	b538      	push	{r3, r4, r5, lr}
 8008846:	4d07      	ldr	r5, [pc, #28]	@ (8008864 <_kill_r+0x20>)
 8008848:	2300      	movs	r3, #0
 800884a:	4604      	mov	r4, r0
 800884c:	4608      	mov	r0, r1
 800884e:	4611      	mov	r1, r2
 8008850:	602b      	str	r3, [r5, #0]
 8008852:	f7f9 faa9 	bl	8001da8 <_kill>
 8008856:	1c43      	adds	r3, r0, #1
 8008858:	d102      	bne.n	8008860 <_kill_r+0x1c>
 800885a:	682b      	ldr	r3, [r5, #0]
 800885c:	b103      	cbz	r3, 8008860 <_kill_r+0x1c>
 800885e:	6023      	str	r3, [r4, #0]
 8008860:	bd38      	pop	{r3, r4, r5, pc}
 8008862:	bf00      	nop
 8008864:	20001200 	.word	0x20001200

08008868 <_getpid_r>:
 8008868:	f7f9 ba96 	b.w	8001d98 <_getpid>

0800886c <_init>:
 800886c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800886e:	bf00      	nop
 8008870:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008872:	bc08      	pop	{r3}
 8008874:	469e      	mov	lr, r3
 8008876:	4770      	bx	lr

08008878 <_fini>:
 8008878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800887a:	bf00      	nop
 800887c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800887e:	bc08      	pop	{r3}
 8008880:	469e      	mov	lr, r3
 8008882:	4770      	bx	lr
