<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg400-1" LaunchTime="1657030006">
  <File Type="PA-TCL" Name="design_dijkstra_reg_wrapper.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="design_dijkstra_reg_wrapper_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="design_dijkstra_reg_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="design_dijkstra_reg_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="design_dijkstra_reg_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="design_dijkstra_reg_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="design_dijkstra_reg_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="design_dijkstra_reg_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="design_dijkstra_reg_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/design_dijkstra_reg/design_dijkstra_reg.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../2020_2/project_FPGA/project_FPGA.srcs/sources_1/bd/design_dijkstra_reg/design_dijkstra_reg.bd"/>
        <Attr Name="ImportTime" Val="1656505645"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/design_dijkstra_reg_wrapper.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../2020_2/project_FPGA/project_FPGA.gen/sources_1/bd/design_dijkstra_reg/hdl/design_dijkstra_reg_wrapper.vhd"/>
        <Attr Name="ImportTime" Val="1655903976"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/RAM_Controller.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/new/RAM_Controller.vhd"/>
        <Attr Name="ImportTime" Val="1655112136"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_dijkstra_ram/design_dijkstra_ram.bd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../2020_2/project_FPGA/project_FPGA.srcs/sources_1/bd/design_dijkstra_ram/design_dijkstra_ram.bd"/>
        <Attr Name="ImportTime" Val="1656505643"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/design_dijkstra_ram_wrapper.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../2020_2/project_FPGA/project_FPGA.gen/sources_1/bd/design_dijkstra_ram/hdl/design_dijkstra_ram_wrapper.vhd"/>
        <Attr Name="ImportTime" Val="1655907500"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/new/pkg_dijkstra.vhd">
      <FileInfo>
        <Attr Name="Library" Val="robot"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/imports/new/pkg_dijkstra.vhd"/>
        <Attr Name="ImportTime" Val="1654007489"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/new/DIJKSTRA_CONTROLLER.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/imports/new/DIJKSTRA_CONTROLLER.vhd"/>
        <Attr Name="ImportTime" Val="1654778207"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/new/DPRAM.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/imports/new/DPRAM.vhd"/>
        <Attr Name="ImportTime" Val="1654590341"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/new/NEAREST_NODE.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/imports/new/NEAREST_NODE.vhd"/>
        <Attr Name="ImportTime" Val="1655112849"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/new/ROM.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/imports/new/ROM.vhd"/>
        <Attr Name="ImportTime" Val="1654693367"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/new/UPDATE_RAM.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/imports/new/UPDATE_RAM.vhd"/>
        <Attr Name="ImportTime" Val="1654606683"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/new/comparateur1.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/imports/new/comparateur1.vhd"/>
        <Attr Name="ImportTime" Val="1654007489"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/new/comparateur2.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/imports/new/comparateur2.vhd"/>
        <Attr Name="ImportTime" Val="1654007489"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/TOP_dijkstra.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/new/TOP_dijkstra.vhd"/>
        <Attr Name="ImportTime" Val="1654777167"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="design_dijkstra_reg_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/Desktop/zybo-z7-20.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/constrs_1/imports/Desktop/zybo-z7-20.xdc"/>
        <Attr Name="ImportTime" Val="1654785311"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/new/ilas.xdc">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../2020_2/project_FPGA/project_FPGA.srcs/constrs_1/new/ilas.xdc"/>
        <Attr Name="ImportTime" Val="1655902772"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="design_dijkstra_reg_Dijkstra_reg_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_dijkstra_ram_RAM_Controller_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_dijkstra_ram_axi_uartlite_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_dijkstra_ram_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_dijkstra_reg_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_dijkstra_ram_Dijkstra_algorithm_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_dijkstra_reg_axi_uartlite_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_dijkstra_reg_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_dijkstra_reg_rst_ps7_0_50M_0"/>
</GenRun>
