23:12:26 INFO  : Registering command handlers for SDK TCF services
23:12:27 INFO  : Launching XSCT server: xsct.bat -interactive G:\Git\fpgaLearning\YeHuo\vivado2018\SD\SD_multi_GPIO\multi_GPIO.sdk\SD\temp_xsdb_launch_script.tcl
23:12:30 INFO  : XSCT server has started successfully.
23:12:30 INFO  : Successfully done setting XSCT server connection channel  
23:12:31 INFO  : Successfully done setting SDK workspace  
23:12:31 INFO  : Processing command line option -hwspec G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.sdk/SD/axi_gpio_wrapper.hdf.
23:16:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0} -index 1' command is executed.
23:16:03 INFO  : 'fpga -state' command is executed.
23:16:06 INFO  : Memory regions updated for context APU
23:16:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:16:18 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
23:16:18 INFO  : 'jtag frequency' command is executed.
23:16:18 INFO  : Sourcing of 'G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.sdk/SD/axi_gpio_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:16:18 INFO  : Context for 'APU' is selected.
23:16:18 INFO  : System reset is completed.
23:16:21 INFO  : 'after 3000' command is executed.
23:16:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0} -index 1' command is executed.
23:16:22 INFO  : FPGA configured successfully with bitstream "G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.sdk/SD/axi_gpio_wrapper_hw_platform_0/axi_gpio_wrapper.bit"
23:16:22 INFO  : Context for 'APU' is selected.
23:16:22 INFO  : Hardware design information is loaded from 'G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.sdk/SD/axi_gpio_wrapper_hw_platform_0/system.hdf'.
23:16:22 INFO  : 'configparams force-mem-access 1' command is executed.
23:16:22 INFO  : Context for 'APU' is selected.
23:16:23 INFO  : 'ps7_init' command is executed.
23:16:23 INFO  : 'ps7_post_config' command is executed.
23:16:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:23 INFO  : The application 'G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.sdk/SD/SD_multi_GPIO/Debug/SD_multi_GPIO.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:16:23 INFO  : 'configparams force-mem-access 0' command is executed.
23:16:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.sdk/SD/axi_gpio_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0} -index 1
fpga -file G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.sdk/SD/axi_gpio_wrapper_hw_platform_0/axi_gpio_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA"} -index 0
loadhw -hw G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.sdk/SD/axi_gpio_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA"} -index 0
dow G:/Git/fpgaLearning/YeHuo/vivado2018/SD/SD_multi_GPIO/multi_GPIO.sdk/SD/SD_multi_GPIO/Debug/SD_multi_GPIO.elf
configparams force-mem-access 0
----------------End of Script----------------

23:16:24 INFO  : Memory regions updated for context APU
23:16:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:24 INFO  : 'con' command is executed.
23:16:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA"} -index 0
con
----------------End of Script----------------

23:16:24 INFO  : Launch script is exported to file 'G:\Git\fpgaLearning\YeHuo\vivado2018\SD\SD_multi_GPIO\multi_GPIO.sdk\SD\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sd_multi_gpio.elf_on_local.tcl'
23:19:27 INFO  : Refreshed build settings on project SD_multi_GPIO
23:30:13 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o G:\Git\fpgaLearning\YeHuo\vivado2018\SD\SD_multi_GPIO\multi_GPIO.sdk\SD\FBSL\image\BOOT.bin
23:30:13 INFO  : Creating new bif file G:\Git\fpgaLearning\YeHuo\vivado2018\SD\SD_multi_GPIO\multi_GPIO.sdk\SD\FBSL\image\output.bif
23:30:16 INFO  : Bootgen command execution is done.
23:33:03 INFO  : Disconnected from the channel tcfchan#1.
