/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az1543-261
+ date
Wed Dec  6 18:15:31 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1701886531
+ CACTUS_STARTTIME=1701886531
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.14.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.14.0
Compile date:      Dec 06 2023 (18:09:04)
Run date:          Dec 06 2023 (18:15:32+0000)
Run host:          fv-az1543-261.nfhami3213qelic5zgc4gn5ygc.cx.internal.cloudapp.net (pid=130402)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az1543-261
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16365016KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=e809d52f-cc9f-2546-87e5-3dc66fe3b7a2, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.2.0-1016-azure, OSVersion="#16~22.04.1-Ubuntu SMP Tue Oct 10 17:11:51 UTC 2023", HostName=fv-az1543-261, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16365016KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00142418 sec
      iterations=10000000... time=0.0124097 sec
      iterations=100000000... time=0.123901 sec
      iterations=900000000... time=1.11447 sec
      iterations=900000000... time=0.836382 sec
      result: 6.47266 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00197446 sec
      iterations=10000000... time=0.0197323 sec
      iterations=100000000... time=0.197296 sec
      iterations=600000000... time=1.18593 sec
      result: 16.1898 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.0018662 sec
      iterations=10000000... time=0.0203314 sec
      iterations=100000000... time=0.197354 sec
      iterations=600000000... time=1.17617 sec
      result: 8.16207 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000124231 sec
      iterations=10000... time=0.00123646 sec
      iterations=100000... time=0.0123725 sec
      iterations=1000000... time=0.123621 sec
      iterations=9000000... time=1.11303 sec
      result: 1.2367 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000295079 sec
      iterations=10000... time=0.00245866 sec
      iterations=100000... time=0.0246109 sec
      iterations=1000000... time=0.24545 sec
      iterations=4000000... time=0.981684 sec
      iterations=8000000... time=1.96461 sec
      result: 2.45576 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=1.793e-06 sec
      iterations=10... time=1.2694e-05 sec
      iterations=100... time=7.0802e-05 sec
      iterations=1000... time=0.000584407 sec
      iterations=10000... time=0.00414459 sec
      iterations=100000... time=0.0251455 sec
      iterations=1000000... time=0.245248 sec
      iterations=4000000... time=0.984042 sec
      iterations=8000000... time=1.99329 sec
      result: 98.6349 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=7.804e-06 sec
      iterations=10... time=6.2215e-05 sec
      iterations=100... time=0.000561104 sec
      iterations=1000... time=0.00494955 sec
      iterations=10000... time=0.0464263 sec
      iterations=100000... time=0.477094 sec
      iterations=200000... time=0.951355 sec
      iterations=400000... time=1.903 sec
      result: 82.6518 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.266e-06 sec
      iterations=10000... time=3.0747e-05 sec
      iterations=100000... time=0.000253652 sec
      iterations=1000000... time=0.00247273 sec
      iterations=10000000... time=0.0273686 sec
      iterations=100000000... time=0.252482 sec
      iterations=400000000... time=1.00156 sec
      result: 0.312987 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=1.065e-05 sec
      iterations=10000... time=0.000106197 sec
      iterations=100000... time=0.00115289 sec
      iterations=1000000... time=0.0112724 sec
      iterations=10000000... time=0.11251 sec
      iterations=100000000... time=1.10394 sec
      result: 1.37993 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=7.82e-07 sec
      iterations=10... time=4.779e-06 sec
      iterations=100... time=3.5516e-05 sec
      iterations=1000... time=0.000288056 sec
      iterations=10000... time=0.00278055 sec
      iterations=100000... time=0.0295411 sec
      iterations=1000000... time=0.294003 sec
      iterations=4000000... time=1.17025 sec
      result: 84.0026 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=1.5079e-05 sec
      iterations=10... time=9.3684e-05 sec
      iterations=100... time=0.000845974 sec
      iterations=1000... time=0.00727579 sec
      iterations=10000... time=0.0452906 sec
      iterations=100000... time=0.438184 sec
      iterations=300000... time=1.31579 sec
      result: 89.6533 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=3.6328e-05 sec
      iterations=10... time=0.0004622 sec
      iterations=100... time=0.00397527 sec
      iterations=1000... time=0.0368296 sec
      iterations=10000... time=0.369293 sec
      iterations=30000... time=1.10812 sec
      result: 0.0467821 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000185436 sec
      iterations=10... time=0.00215913 sec
      iterations=100... time=0.0232134 sec
      iterations=1000... time=0.231065 sec
      iterations=5000... time=1.15451 sec
      result: 0.105625 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00512903 sec
      iterations=10... time=0.0549869 sec
      iterations=100... time=0.530513 sec
      iterations=200... time=1.05799 sec
      result: 0.295068 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00135148 sec
      iterations=10000000... time=0.0124095 sec
      iterations=100000000... time=0.12402 sec
      iterations=900000000... time=1.11627 sec
      iterations=900000000... time=0.837287 sec
      result: 6.4521 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00197041 sec
      iterations=10000000... time=0.0200529 sec
      iterations=100000000... time=0.197442 sec
      iterations=600000000... time=1.18502 sec
      result: 16.2023 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00185947 sec
      iterations=10000000... time=0.0204891 sec
      iterations=100000000... time=0.196409 sec
      iterations=600000000... time=1.17627 sec
      result: 8.16138 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000124416 sec
      iterations=10000... time=0.00123541 sec
      iterations=100000... time=0.0123654 sec
      iterations=1000000... time=0.123685 sec
      iterations=9000000... time=1.11349 sec
      result: 1.23721 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000437074 sec
      iterations=10000... time=0.00421098 sec
      iterations=100000... time=0.0420966 sec
      iterations=1000000... time=0.423597 sec
      iterations=3000000... time=1.285 sec
      result: 4.28334 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=8.06e-07 sec
      iterations=10... time=9.9935e-06 sec
      iterations=100... time=7.0666e-05 sec
      iterations=1000... time=0.00064451 sec
      iterations=10000... time=0.00442423 sec
      iterations=100000... time=0.0248664 sec
      iterations=1000000... time=0.244395 sec
      iterations=5000000... time=1.21961 sec
      result: 100.753 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=7.133e-06 sec
      iterations=10... time=5.29685e-05 sec
      iterations=100... time=0.000526759 sec
      iterations=1000... time=0.00479922 sec
      iterations=10000... time=0.0460774 sec
      iterations=100000... time=0.461394 sec
      iterations=200000... time=0.924461 sec
      iterations=400000... time=1.85671 sec
      result: 84.7123 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.211e-06 sec
      iterations=10000... time=3.0692e-05 sec
      iterations=100000... time=0.000280647 sec
      iterations=1000000... time=0.00255333 sec
      iterations=10000000... time=0.0273497 sec
      iterations=100000000... time=0.25092 sec
      iterations=400000000... time=1.0021 sec
      result: 0.313158 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=1.0054e-05 sec
      iterations=10000... time=9.0834e-05 sec
      iterations=100000... time=0.00106017 sec
      iterations=1000000... time=0.0106722 sec
      iterations=10000000... time=0.105712 sec
      iterations=100000000... time=1.06016 sec
      result: 1.3252 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=7.215e-07 sec
      iterations=10... time=5.365e-06 sec
      iterations=100... time=4.1608e-05 sec
      iterations=1000... time=0.000358076 sec
      iterations=10000... time=0.00293173 sec
      iterations=100000... time=0.0308546 sec
      iterations=1000000... time=0.283542 sec
      iterations=4000000... time=1.13433 sec
      result: 86.6629 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=1.9201e-05 sec
      iterations=10... time=0.000127913 sec
      iterations=100... time=0.00110952 sec
      iterations=1000... time=0.00855918 sec
      iterations=10000... time=0.0450402 sec
      iterations=100000... time=0.438169 sec
      iterations=300000... time=1.31308 sec
      result: 89.8383 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.0269e-05 sec
      iterations=10... time=0.000132391 sec
      iterations=100... time=0.00107106 sec
      iterations=1000... time=0.00989904 sec
      iterations=10000... time=0.0999053 sec
      iterations=100000... time=1.00847 sec
      result: 0.171349 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=4.827e-05 sec
      iterations=10... time=0.000535757 sec
      iterations=100... time=0.00587262 sec
      iterations=1000... time=0.0586844 sec
      iterations=10000... time=0.582409 sec
      iterations=20000... time=1.17307 sec
      result: 0.415814 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00132884 sec
      iterations=10... time=0.0169344 sec
      iterations=100... time=0.167033 sec
      iterations=700... time=1.171 sec
      result: 0.933068 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Wed Dec  6 18:16:26 UTC 2023
+ echo Done.
Done.
  Elapsed time: 54.5 s
