<html><body>
<pre>
 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: top                                 Date:  9- 5-2024, 12:37PM
Device Used: XC2C64A-7-QFG48
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
33 /64  ( 52%) 84  /224  ( 37%) 40  /160  ( 25%) 12 /64  ( 19%) 23 /37  ( 62%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1      12/16     12/40    31/56     1/ 7    0/1      0/1      0/1      0/1
FB2       8/16      8/40    18/56     7/10    0/1      0/1      0/1      0/1
FB3       9/16      8/40    23/56     9/11    0/1      0/1      0/1      0/1
FB4       4/16     12/40    12/56     4/ 9    0/1      0/1      0/1      0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total    33/64     40/160   84/224   21/37    0/4      0/4      0/4      0/4 

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         DGE         
Used/Tot    Used/Tot    Used/Tot    Used/Tot    
1/3         0/1         0/4         0/0

Signal 'clk' mapped onto global clock net GCK0.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    1           1    |  I/O              :    21     29
Output        :   21          21    |  GCK/IO           :     2      3
Bidirectional :    0           0    |  GTS/IO           :     0      4
GCK           :    1           1    |  GSR/IO           :     0      1
GTS           :    0           0    |  
GSR           :    0           0    |  
                 ----        ----
        Total     23          23

End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'top.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'clk' based upon the LOC
   constraint 'P11'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'din' based upon the LOC
   constraint 'P12'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'din_IBUF' is
   ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
*************************  Summary of Mapped Logic  ************************

** 21 Outputs **

Signal              Total Total Bank Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                Pts   Inps               No.   Type      Use     STD      Style     Rate Use     State
d2<1>               3     4     2    FB1_2   5     I/O       O       LVCMOS33           FAST         
d2<0>               3     4     1    FB2_1   6     I/O       O       LVCMOS33           FAST         
d3<6>               2     4     1    FB2_2   7     I/O       O       LVCMOS33           FAST         
d3<5>               3     4     1    FB2_3   8     I/O       O       LVCMOS33           FAST         
d3<4>               3     4     1    FB2_4   9     I/O       O       LVCMOS33           FAST         
d3<3>               4     4     1    FB2_5   10    I/O       O       LVCMOS33           FAST         
d3<2>               3     4     1    FB2_12  14    I/O       O       LVCMOS33           FAST         
d3<1>               3     4     1    FB2_13  15    I/O       O       LVCMOS33           FAST         
d2<4>               3     4     2    FB3_2   44    I/O       O       LVCMOS33           FAST         
d2<5>               3     4     2    FB3_5   39    I/O       O       LVCMOS33           FAST         
d2<6>               2     4     2    FB3_6   38    I/O       O       LVCMOS33           FAST         
d1<0>               3     4     2    FB3_9   37    I/O       O       LVCMOS33           FAST         
d1<1>               3     4     2    FB3_10  36    I/O       O       LVCMOS33           FAST         
d1<2>               3     4     2    FB3_11  35    I/O       O       LVCMOS33           FAST         
d2<2>               3     4     2    FB3_12  34    I/O       O       LVCMOS33           FAST         
d1<3>               4     4     2    FB3_14  33    I/O       O       LVCMOS33           FAST         
d1<4>               3     4     2    FB3_15  32    I/O       O       LVCMOS33           FAST         
d3<0>               3     4     1    FB4_10  24    I/O       O       LVCMOS33           FAST         
d1<6>               2     4     1    FB4_11  25    I/O       O       LVCMOS33           FAST         
d2<3>               4     4     1    FB4_12  26    I/O       O       LVCMOS33           FAST         
d1<5>               3     4     1    FB4_13  27    I/O       O       LVCMOS33           FAST         

** 12 Buried Nodes **

Signal              Total Total Loc     Reg     Reg Init
Name                Pts   Inps          Use     State
bcd3<3>             2     4     FB1_1   DFF     RESET
bcd1<2>             3     4     FB1_4   DFF     RESET
bcd1<1>             3     4     FB1_5   DFF     RESET
bcd2<0>             2     4     FB1_6   DFF     RESET
bcd1<3>             2     4     FB1_7   DFF     RESET
bcd2<2>             3     4     FB1_8   DFF     RESET
bcd3<2>             3     4     FB1_12  DFF     RESET
bcd3<1>             3     4     FB1_13  DFF     RESET
bcd2<1>             3     4     FB1_14  DFF     RESET
bcd3<0>             2     4     FB1_15  DFF     RESET
bcd2<3>             2     4     FB1_16  DFF     RESET
bcd1<0>             0     0     FB2_8   DFF     RESET

** 2 Inputs **

Signal              Bank Loc     Pin   Pin       Pin     I/O      I/O
Name                             No.   Type      Use     STD      Style
clk                 1    FB2_7   11    GCK/I/O   GCK     LVCMOS33 KPR
din                 1    FB2_8   12    GCK/I/O   I       LVCMOS33 KPR

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
              VRF - Vref
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               12/28
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   31/25
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
bcd3<3>                       2     FB1_1        (b)     (b)               
d2<1>                         3     FB1_2   5    I/O     O                 
(unused)                      0     FB1_3   4    I/O           
bcd1<2>                       3     FB1_4        (b)     (b)               
bcd1<1>                       3     FB1_5        (b)     (b)               
bcd2<0>                       2     FB1_6        (b)     (b)               
bcd1<3>                       2     FB1_7        (b)     (b)               
bcd2<2>                       3     FB1_8        (b)     (b)               
(unused)                      0     FB1_9   2    GTS/I/O       
(unused)                      0     FB1_10  1    GTS/I/O       
(unused)                      0     FB1_11  48   GTS/I/O       
bcd3<2>                       3     FB1_12  47   GTS/I/O (b)               
bcd3<1>                       3     FB1_13  46   GSR/I/O (b)               
bcd2<1>                       3     FB1_14       (b)     (b)               
bcd3<0>                       2     FB1_15       (b)     (b)               
bcd2<3>                       2     FB1_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: bcd1<0>            5: bcd2<0>            9: bcd3<0> 
  2: bcd1<1>            6: bcd2<1>           10: bcd3<1> 
  3: bcd1<2>            7: bcd2<2>           11: bcd3<2> 
  4: bcd1<3>            8: bcd2<3>           12: bcd3<3> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
bcd3<3>           ........XXXX............................ 4       
d2<1>             ....XXXX................................ 4       
bcd1<2>           XXXX.................................... 4       
bcd1<1>           XXXX.................................... 4       
bcd2<0>           XXXX.................................... 4       
bcd1<3>           XXXX.................................... 4       
bcd2<2>           ....XXXX................................ 4       
bcd3<2>           ........XXXX............................ 4       
bcd3<1>           ........XXXX............................ 4       
bcd2<1>           ....XXXX................................ 4       
bcd3<0>           ....XXXX................................ 4       
bcd2<3>           ....XXXX................................ 4       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               8/32
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   18/38
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
d2<0>                         3     FB2_1   6    I/O     O                 
d3<6>                         2     FB2_2   7    I/O     O                 
d3<5>                         3     FB2_3   8    I/O     O                 
d3<4>                         3     FB2_4   9    I/O     O                 
d3<3>                         4     FB2_5   10   I/O     O                 
(unused)                      0     FB2_6        (b)           
(unused)                      0     FB2_7   11   GCK/I/O GCK   
bcd1<0>                       0     FB2_8   12   GCK/I/O I                 
(unused)                      0     FB2_9        (b)           
(unused)                      0     FB2_10  13   GCK/I/O       
(unused)                      0     FB2_11       (b)           
d3<2>                         3     FB2_12  14   I/O     O                 
d3<1>                         3     FB2_13  15   I/O     O                 
(unused)                      0     FB2_14       (b)           
(unused)                      0     FB2_15       (b)           
(unused)                      0     FB2_16       (b)           

Signals Used by Logic in Function Block
  1: bcd2<0>            4: bcd2<3>            7: bcd3<2> 
  2: bcd2<1>            5: bcd3<0>            8: bcd3<3> 
  3: bcd2<2>            6: bcd3<1>          

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
d2<0>             XXXX.................................... 4       
d3<6>             ....XXXX................................ 4       
d3<5>             ....XXXX................................ 4       
d3<4>             ....XXXX................................ 4       
d3<3>             ....XXXX................................ 4       
d3<2>             ....XXXX................................ 4       
d3<1>             ....XXXX................................ 4       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB3  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               8/32
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   23/33
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB3_1   45   I/O           
d2<4>                         3     FB3_2   44   I/O     O                 
(unused)                      0     FB3_3   43   I/O           
(unused)                      0     FB3_4        (b)           
d2<5>                         3     FB3_5   39   I/O     O                 
d2<6>                         2     FB3_6   38   I/O     O                 
(unused)                      0     FB3_7        (b)           
(unused)                      0     FB3_8        (b)           
d1<0>                         3     FB3_9   37   I/O     O                 
d1<1>                         3     FB3_10  36   I/O     O                 
d1<2>                         3     FB3_11  35   I/O     O                 
d2<2>                         3     FB3_12  34   I/O     O                 
(unused)                      0     FB3_13       (b)           
d1<3>                         4     FB3_14  33   I/O     O                 
d1<4>                         3     FB3_15  32   I/O     O                 
(unused)                      0     FB3_16       (b)           

Signals Used by Logic in Function Block
  1: bcd1<0>            4: bcd1<3>            7: bcd2<2> 
  2: bcd1<1>            5: bcd2<0>            8: bcd2<3> 
  3: bcd1<2>            6: bcd2<1>          

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
d2<4>             ....XXXX................................ 4       
d2<5>             ....XXXX................................ 4       
d2<6>             ....XXXX................................ 4       
d1<0>             XXXX.................................... 4       
d1<1>             XXXX.................................... 4       
d1<2>             XXXX.................................... 4       
d2<2>             ....XXXX................................ 4       
d1<3>             XXXX.................................... 4       
d1<4>             XXXX.................................... 4       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB4  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               12/28
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   12/44
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB4_1   17   I/O           
(unused)                      0     FB4_2   18   I/O           
(unused)                      0     FB4_3        (b)           
(unused)                      0     FB4_4        (b)           
(unused)                      0     FB4_5        (b)           
(unused)                      0     FB4_6        (b)           
(unused)                      0     FB4_7   20   I/O           
(unused)                      0     FB4_8        (b)           
(unused)                      0     FB4_9        (b)           
d3<0>                         3     FB4_10  24   I/O     O                 
d1<6>                         2     FB4_11  25   I/O     O                 
d2<3>                         4     FB4_12  26   I/O     O                 
d1<5>                         3     FB4_13  27   I/O     O                 
(unused)                      0     FB4_14  28   I/O           
(unused)                      0     FB4_15       (b)           
(unused)                      0     FB4_16  30   I/O           

Signals Used by Logic in Function Block
  1: bcd1<0>            5: bcd2<0>            9: bcd3<0> 
  2: bcd1<1>            6: bcd2<1>           10: bcd3<1> 
  3: bcd1<2>            7: bcd2<2>           11: bcd3<2> 
  4: bcd1<3>            8: bcd2<3>           12: bcd3<3> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
d3<0>             ........XXXX............................ 4       
d1<6>             XXXX.................................... 4       
d2<3>             ....XXXX................................ 4       
d1<5>             XXXX.................................... 4       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FDCPE_bcd10: FDCPE port map (bcd1(0),din,clk,'0','0','1');

FDCPE_bcd11: FDCPE port map (bcd1(1),bcd1_D(1),clk,'0','0','1');
bcd1_D(1) <= ((NOT bcd1(0) AND bcd1(3))
	OR (bcd1(0) AND NOT bcd1(3) AND NOT bcd1(2))
	OR (NOT bcd1(0) AND bcd1(1) AND bcd1(2)));

FDCPE_bcd12: FDCPE port map (bcd1(2),bcd1_D(2),clk,'0','0','1');
bcd1_D(2) <= ((bcd1(0) AND bcd1(1))
	OR (NOT bcd1(0) AND NOT bcd1(1) AND bcd1(3))
	OR (bcd1(1) AND NOT bcd1(3) AND NOT bcd1(2)));

FDCPE_bcd13: FDCPE port map (bcd1(3),bcd1_D(3),clk,'0','0','1');
bcd1_D(3) <= ((bcd1(0) AND bcd1(3))
	OR (NOT bcd1(0) AND NOT bcd1(1) AND NOT bcd1(3) AND bcd1(2)));

FDCPE_bcd20: FDCPE port map (bcd2(0),bcd2_D(0),clk,'0','0','1');
bcd2_D(0) <= NOT (((NOT bcd1(3) AND NOT bcd1(2))
	OR (NOT bcd1(0) AND NOT bcd1(1) AND NOT bcd1(3))));

FDCPE_bcd21: FDCPE port map (bcd2(1),bcd2_D(1),clk,'0','0','1');
bcd2_D(1) <= ((NOT bcd2(0) AND bcd2(3))
	OR (bcd2(0) AND NOT bcd2(3) AND NOT bcd2(2))
	OR (NOT bcd2(0) AND bcd2(1) AND bcd2(2)));

FDCPE_bcd22: FDCPE port map (bcd2(2),bcd2_D(2),clk,'0','0','1');
bcd2_D(2) <= ((bcd2(0) AND bcd2(1))
	OR (NOT bcd2(0) AND NOT bcd2(1) AND bcd2(3))
	OR (bcd2(1) AND NOT bcd2(3) AND NOT bcd2(2)));

FDCPE_bcd23: FDCPE port map (bcd2(3),bcd2_D(3),clk,'0','0','1');
bcd2_D(3) <= ((bcd2(0) AND bcd2(3))
	OR (NOT bcd2(0) AND NOT bcd2(1) AND NOT bcd2(3) AND bcd2(2)));

FDCPE_bcd30: FDCPE port map (bcd3(0),bcd3_D(0),clk,'0','0','1');
bcd3_D(0) <= NOT (((NOT bcd2(3) AND NOT bcd2(2))
	OR (NOT bcd2(0) AND NOT bcd2(1) AND NOT bcd2(3))));

FDCPE_bcd31: FDCPE port map (bcd3(1),bcd3_D(1),clk,'0','0','1');
bcd3_D(1) <= ((NOT bcd3(0) AND bcd3(3))
	OR (bcd3(0) AND NOT bcd3(3) AND NOT bcd3(2))
	OR (NOT bcd3(0) AND bcd3(1) AND bcd3(2)));

FDCPE_bcd32: FDCPE port map (bcd3(2),bcd3_D(2),clk,'0','0','1');
bcd3_D(2) <= ((bcd3(0) AND bcd3(1))
	OR (NOT bcd3(0) AND NOT bcd3(1) AND bcd3(3))
	OR (bcd3(1) AND NOT bcd3(3) AND NOT bcd3(2)));

FDCPE_bcd33: FDCPE port map (bcd3(3),bcd3_D(3),clk,'0','0','1');
bcd3_D(3) <= ((bcd3(0) AND bcd3(3))
	OR (NOT bcd3(0) AND NOT bcd3(1) AND NOT bcd3(3) AND bcd3(2)));


d1(0) <= NOT ((bcd1(0) AND NOT bcd1(1))
	XOR ((bcd1(0) AND bcd1(3) AND NOT bcd1(2))
	OR (NOT bcd1(1) AND NOT bcd1(3) AND bcd1(2))));


d1(1) <= NOT ((NOT bcd1(0) AND bcd1(2))
	XOR ((bcd1(0) AND bcd1(1) AND bcd1(3))
	OR (NOT bcd1(1) AND NOT bcd1(3) AND bcd1(2))));


d1(2) <= NOT (((NOT bcd1(0) AND bcd1(3) AND bcd1(2))
	OR (bcd1(1) AND bcd1(3) AND bcd1(2))
	OR (NOT bcd1(0) AND bcd1(1) AND NOT bcd1(3) AND NOT bcd1(2))));


d1(3) <= NOT (((bcd1(0) AND bcd1(1) AND bcd1(2))
	OR (bcd1(0) AND NOT bcd1(1) AND NOT bcd1(3) AND NOT bcd1(2))
	OR (NOT bcd1(0) AND bcd1(1) AND bcd1(3) AND NOT bcd1(2))
	OR (NOT bcd1(0) AND NOT bcd1(1) AND NOT bcd1(3) AND bcd1(2))));


d1(4) <= NOT (((bcd1(0) AND NOT bcd1(3))
	OR (bcd1(0) AND NOT bcd1(1) AND NOT bcd1(2))
	OR (NOT bcd1(1) AND NOT bcd1(3) AND bcd1(2))));


d1(5) <= NOT ((bcd1(0) AND NOT bcd1(3))
	XOR ((bcd1(0) AND NOT bcd1(1) AND bcd1(2))
	OR (NOT bcd1(0) AND bcd1(1) AND NOT bcd1(3) AND NOT bcd1(2))));


d1(6) <= NOT (((NOT bcd1(1) AND NOT bcd1(3) AND NOT bcd1(2))
	OR (bcd1(0) AND bcd1(1) AND NOT bcd1(3) AND bcd1(2))));


d2(0) <= NOT ((bcd2(0) AND NOT bcd2(1))
	XOR ((bcd2(0) AND bcd2(3) AND NOT bcd2(2))
	OR (NOT bcd2(1) AND NOT bcd2(3) AND bcd2(2))));


d2(1) <= NOT ((NOT bcd2(0) AND bcd2(2))
	XOR ((bcd2(0) AND bcd2(1) AND bcd2(3))
	OR (NOT bcd2(1) AND NOT bcd2(3) AND bcd2(2))));


d2(2) <= NOT (((NOT bcd2(0) AND bcd2(3) AND bcd2(2))
	OR (bcd2(1) AND bcd2(3) AND bcd2(2))
	OR (NOT bcd2(0) AND bcd2(1) AND NOT bcd2(3) AND NOT bcd2(2))));


d2(3) <= NOT (((bcd2(0) AND bcd2(1) AND bcd2(2))
	OR (bcd2(0) AND NOT bcd2(1) AND NOT bcd2(3) AND NOT bcd2(2))
	OR (NOT bcd2(0) AND bcd2(1) AND bcd2(3) AND NOT bcd2(2))
	OR (NOT bcd2(0) AND NOT bcd2(1) AND NOT bcd2(3) AND bcd2(2))));


d2(4) <= NOT (((bcd2(0) AND NOT bcd2(3))
	OR (bcd2(0) AND NOT bcd2(1) AND NOT bcd2(2))
	OR (NOT bcd2(1) AND NOT bcd2(3) AND bcd2(2))));


d2(5) <= NOT ((bcd2(0) AND NOT bcd2(3))
	XOR ((bcd2(0) AND NOT bcd2(1) AND bcd2(2))
	OR (NOT bcd2(0) AND bcd2(1) AND NOT bcd2(3) AND NOT bcd2(2))));


d2(6) <= NOT (((NOT bcd2(1) AND NOT bcd2(3) AND NOT bcd2(2))
	OR (bcd2(0) AND bcd2(1) AND NOT bcd2(3) AND bcd2(2))));


d3(0) <= NOT ((bcd3(0) AND NOT bcd3(1))
	XOR ((bcd3(0) AND bcd3(3) AND NOT bcd3(2))
	OR (NOT bcd3(1) AND NOT bcd3(3) AND bcd3(2))));


d3(1) <= NOT ((NOT bcd3(0) AND bcd3(2))
	XOR ((bcd3(0) AND bcd3(1) AND bcd3(3))
	OR (NOT bcd3(1) AND NOT bcd3(3) AND bcd3(2))));


d3(2) <= NOT (((NOT bcd3(0) AND bcd3(3) AND bcd3(2))
	OR (bcd3(1) AND bcd3(3) AND bcd3(2))
	OR (NOT bcd3(0) AND bcd3(1) AND NOT bcd3(3) AND NOT bcd3(2))));


d3(3) <= NOT (((bcd3(0) AND bcd3(1) AND bcd3(2))
	OR (bcd3(0) AND NOT bcd3(1) AND NOT bcd3(3) AND NOT bcd3(2))
	OR (NOT bcd3(0) AND bcd3(1) AND bcd3(3) AND NOT bcd3(2))
	OR (NOT bcd3(0) AND NOT bcd3(1) AND NOT bcd3(3) AND bcd3(2))));


d3(4) <= NOT (((bcd3(0) AND NOT bcd3(3))
	OR (bcd3(0) AND NOT bcd3(1) AND NOT bcd3(2))
	OR (NOT bcd3(1) AND NOT bcd3(3) AND bcd3(2))));


d3(5) <= NOT ((bcd3(0) AND NOT bcd3(3))
	XOR ((bcd3(0) AND NOT bcd3(1) AND bcd3(2))
	OR (NOT bcd3(0) AND bcd3(1) AND NOT bcd3(3) AND NOT bcd3(2))));


d3(6) <= NOT (((NOT bcd3(1) AND NOT bcd3(3) AND NOT bcd3(2))
	OR (bcd3(0) AND bcd3(1) AND NOT bcd3(3) AND bcd3(2))));


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC2C64A-7-QFG48


   -----------------------------------  
  /13 14 15 16 17 18 19 20 21 22 23 24 \
 | 12                               25 | 
 | 11                               26 | 
 | 10                               27 | 
 | 9                                28 | 
 | 8                                29 | 
 | 7                                30 | 
 | 6          XC2C64A-7-QFG48       31 | 
 | 5                                32 | 
 | 4                                33 | 
 | 3                                34 | 
 | 2                                35 | 
 | 1                                36 | 
 \ 48 47 46 45 44 43 42 41 40 39 38 37 /
   -----------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              25 d1<6>                         
  2 KPR                              26 d2<3>                         
  3 VCCAUX                           27 d1<5>                         
  4 KPR                              28 KPR                           
  5 d2<1>                            29 VCC                           
  6 d2<0>                            30 KPR                           
  7 d3<6>                            31 GND                           
  8 d3<5>                            32 d1<4>                         
  9 d3<4>                            33 d1<3>                         
 10 d3<3>                            34 d2<2>                         
 11 clk                              35 d1<2>                         
 12 din                              36 d1<1>                         
 13 KPR                              37 d1<0>                         
 14 d3<2>                            38 d2<6>                         
 15 d3<1>                            39 d2<5>                         
 16 GND                              40 TDO                           
 17 KPR                              41 GND                           
 18 KPR                              42 VCCIO-3.3                     
 19 VCCIO-3.3                        43 KPR                           
 20 KPR                              44 d2<4>                         
 21 TDI                              45 KPR                           
 22 TMS                              46 KPR                           
 23 TCK                              47 KPR                           
 24 d3<0>                            48 KPR                           


Legend :  NC  = Not Connected, unbonded pin
        PGND  = Unused I/O configured as additional Ground pin
         KPR  = Unused I/O with weak keeper (leave unconnected)
         WPU  = Unused I/O with weak pull up (leave unconnected)
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
      VCCAUX  = Power supply for JTAG pins
   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
   VCCIO-1.8  = I/O supply voltage for LVCMOS18
   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
        VREF  = Reference voltage for indicated input standard
       *VREF  = Reference voltage pin selected by software
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc2c64a-7-QFG48
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : KEEPER
Default Voltage Standard for All Outputs    : LVCMOS18
Input Limit                                 : 32
Pterm Limit                                 : 28
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
