// Seed: 363868723
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    output logic id_3,
    output id_4,
    inout id_5,
    input id_6,
    input id_7,
    input reg id_8,
    input logic id_9,
    output logic id_10,
    input logic id_11,
    input logic id_12,
    input logic id_13,
    input id_14,
    input id_15,
    input id_16,
    input logic id_17,
    input logic id_18,
    output logic id_19,
    input logic id_20
);
  type_35(
      id_2, id_3
  );
  assign id_4 = id_6 == id_8;
  always begin
    id_5 = 1'b0;
    if (id_7) id_4 <= id_8;
  end
  type_0 id_21 (
      .id_0(1),
      .id_1(id_13),
      .id_2(1),
      .id_3(id_17),
      .id_4(1)
  );
endmodule
