===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 21.6936 seconds

  ----Wall Time----  ----Name----
    4.3221 ( 19.9%)  FIR Parser
    9.0885 ( 41.9%)  'firrtl.circuit' Pipeline
    1.3435 (  6.2%)    'firrtl.module' Pipeline
    1.3435 (  6.2%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0942 (  0.4%)    InferWidths
    0.7838 (  3.6%)    LowerFIRRTLTypes
    5.8843 ( 27.1%)    'firrtl.module' Pipeline
    0.9166 (  4.2%)      ExpandWhens
    4.9676 ( 22.9%)      SimpleCanonicalizer
    0.9294 (  4.3%)    IMConstProp
    0.0307 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    0.0531 (  0.2%)    'firrtl.module' Pipeline
    0.0531 (  0.2%)      CheckWidths
    2.3574 ( 10.9%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    3.4766 ( 16.0%)  'hw.module' Pipeline
    0.0827 (  0.4%)    HWCleanup
    0.9572 (  4.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.4367 ( 11.2%)    SimpleCanonicalizer
    0.2746 (  1.3%)  HWLegalizeNames
    0.7450 (  3.4%)  'hw.module' Pipeline
    0.7450 (  3.4%)    PrettifyVerilog
    1.4274 (  6.6%)  Output
    0.0018 (  0.0%)  Rest
   21.6936 (100.0%)  Total

{
  totalTime: 21.72,
  maxMemory: 558620672
}
