= Lab 1 â€” Implementing a 2FF synchronizer
* Goal: practice writing synthesizable SystemVerilog code for a 2-FF synchronizer 
* Tool: **EDAPlayground** (SystemVerilog + Questa/Verilator)  
* Concept: write a module that implements a 2-FF synchronizer