
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /usr/local/diamond/3.13/synpbase
OS: Ubuntu 20.04.6 LTS
Hostname: shouyu-LOQ-15APH8
max virtual memory: unlimited (bytes)
max user processes: 92689
max stack size: 8388608 (bytes)


Implementation : project

# Written on Sat Feb 17 17:02:59 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                              Requested     Requested     Clock        Clock          Clock
Level     Clock                                              Frequency     Period        Type         Group          Load 
--------------------------------------------------------------------------------------------------------------------------
0 -       clk_25M_100M_7M5_12M_60M|CLKOP_inferred_clock      328.1 MHz     3.048         inferred     (multiple)     221  
                                                                                                                          
0 -       clk_25M_100M_7M5_12M_60M|CLKOS2_inferred_clock     364.2 MHz     2.746         inferred     (multiple)     191  
==========================================================================================================================


Clock Load Summary
******************

                                                   Clock     Source                                Clock Pin                    Non-clock Pin     Non-clock Pin      
Clock                                              Load      Pin                                   Seq Example                  Seq Example       Comb Example       
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk_25M_100M_7M5_12M_60M|CLKOP_inferred_clock      221       clk_pll.PLLInst_0.CLKOP(EHXPLLL)      R_prev_read_data_valid.C     -                 sdram_clk.I[0](inv)
                                                                                                                                                                     
clk_25M_100M_7M5_12M_60M|CLKOS2_inferred_clock     191       clk_pll.PLLInst_0.CLKOS2(EHXPLLL)     R_counter[0].C               -                 -                  
=====================================================================================================================================================================
