

================================================================
== Vivado HLS Report for 'DCT_MAT_Multiply2'
================================================================
* Date:           Wed Oct 28 18:15:14 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      9.59|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  122|  122|   68|   68| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+----------------------------------+-----+-----+-----+-----+---------+
        |                                            |                                  |  Latency  |  Interval | Pipeline|
        |                  Instance                  |              Module              | min | max | min | max |   Type  |
        +--------------------------------------------+----------------------------------+-----+-----+-----+-----+---------+
        |grp_DCT_MAT_Multiply2_Loop_Row_proc_fu_69   |DCT_MAT_Multiply2_Loop_Row_proc   |   67|   67|   67|   67|   none  |
        |grp_DCT_MAT_Multiply2_Loop_Col_proc2_fu_39  |DCT_MAT_Multiply2_Loop_Col_proc2  |   54|   54|   54|   54|   none  |
        +--------------------------------------------+----------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|      1|
|FIFO             |        0|      -|      40|    352|
|Instance         |        -|     40|    3679|   6964|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     18|
|Register         |        -|      -|      13|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     40|    3732|   7335|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     18|       3|     13|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+-------+------+------+
    |               Instance              |              Module              | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------------------+----------------------------------+---------+-------+------+------+
    |DCT_MAT_Multiply2_Loop_Col_proc2_U0  |DCT_MAT_Multiply2_Loop_Col_proc2  |        0|     40|  3355|  5772|
    |DCT_MAT_Multiply2_Loop_Row_proc_U0   |DCT_MAT_Multiply2_Loop_Row_proc   |        0|      0|   324|  1192|
    +-------------------------------------+----------------------------------+---------+-------+------+------+
    |Total                                |                                  |        0|     40|  3679|  6964|
    +-------------------------------------+----------------------------------+---------+-------+------+------+

    * Memory: 
    N/A

    * FIFO: 
    +------------------------------+---------+---+----+------+-----+---------+
    |             Name             | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +------------------------------+---------+---+----+------+-----+---------+
    |A_cached_row_0_loc_channel_U  |        0|  5|  44|     2|   32|       64|
    |A_cached_row_1_loc_channel_U  |        0|  5|  44|     2|   32|       64|
    |A_cached_row_2_loc_channel_U  |        0|  5|  44|     2|   32|       64|
    |A_cached_row_3_loc_channel_U  |        0|  5|  44|     2|   32|       64|
    |A_cached_row_4_loc_channel_U  |        0|  5|  44|     2|   32|       64|
    |A_cached_row_5_loc_channel_U  |        0|  5|  44|     2|   32|       64|
    |A_cached_row_6_loc_channel_U  |        0|  5|  44|     2|   32|       64|
    |A_cached_row_7_loc_channel_U  |        0|  5|  44|     2|   32|       64|
    +------------------------------+---------+---+----+------+-----+---------+
    |Total                         |        0| 40| 352|    16|  256|      512|
    +------------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +----------------------------------------------+----------+-------+---+----+------------+------------+
    |                 Variable Name                | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------+----------+-------+---+----+------------+------------+
    |DCT_MAT_Multiply2_Loop_Col_proc2_U0_ap_start  |    and   |      0|  0|   1|           1|           1|
    +----------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                         |          |      0|  0|   1|           1|           1|
    +----------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                    Name                                    | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_chn_write_DCT_MAT_Multiply2_Loop_Row_proc_U0_A_cached_row_0_loc_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply2_Loop_Row_proc_U0_A_cached_row_1_loc_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply2_Loop_Row_proc_U0_A_cached_row_2_loc_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply2_Loop_Row_proc_U0_A_cached_row_3_loc_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply2_Loop_Row_proc_U0_A_cached_row_4_loc_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply2_Loop_Row_proc_U0_A_cached_row_5_loc_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply2_Loop_Row_proc_U0_A_cached_row_6_loc_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply2_Loop_Row_proc_U0_A_cached_row_7_loc_channel  |   1|          2|    1|          2|
    |ap_sig_ready_A_cached_row_0_loc_channel_full_n                              |   1|          2|    1|          2|
    |ap_sig_ready_A_cached_row_1_loc_channel_full_n                              |   1|          2|    1|          2|
    |ap_sig_ready_A_cached_row_2_loc_channel_full_n                              |   1|          2|    1|          2|
    |ap_sig_ready_A_cached_row_3_loc_channel_full_n                              |   1|          2|    1|          2|
    |ap_sig_ready_A_cached_row_4_loc_channel_full_n                              |   1|          2|    1|          2|
    |ap_sig_ready_A_cached_row_5_loc_channel_full_n                              |   1|          2|    1|          2|
    |ap_sig_ready_A_cached_row_6_loc_channel_full_n                              |   1|          2|    1|          2|
    |ap_sig_ready_A_cached_row_7_loc_channel_full_n                              |   1|          2|    1|          2|
    |ap_sig_ready_DCT_MAT_Multiply2_Loop_Col_proc2_U0_ap_ready                   |   1|          2|    1|          2|
    |ap_sig_ready_DCT_MAT_Multiply2_Loop_Row_proc_U0_ap_ready                    |   1|          2|    1|          2|
    +----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                       |  18|         36|   18|         36|
    +----------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+---+----+-----+-----------+
    |                            Name                           | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |ap_CS                                                      |  1|   0|    1|          0|
    |ap_reg_procdone_DCT_MAT_Multiply2_Loop_Col_proc2_U0        |  1|   0|    1|          0|
    |ap_reg_procdone_DCT_MAT_Multiply2_Loop_Row_proc_U0         |  1|   0|    1|          0|
    |ap_reg_ready_A_cached_row_0_loc_channel_full_n             |  1|   0|    1|          0|
    |ap_reg_ready_A_cached_row_1_loc_channel_full_n             |  1|   0|    1|          0|
    |ap_reg_ready_A_cached_row_2_loc_channel_full_n             |  1|   0|    1|          0|
    |ap_reg_ready_A_cached_row_3_loc_channel_full_n             |  1|   0|    1|          0|
    |ap_reg_ready_A_cached_row_4_loc_channel_full_n             |  1|   0|    1|          0|
    |ap_reg_ready_A_cached_row_5_loc_channel_full_n             |  1|   0|    1|          0|
    |ap_reg_ready_A_cached_row_6_loc_channel_full_n             |  1|   0|    1|          0|
    |ap_reg_ready_A_cached_row_7_loc_channel_full_n             |  1|   0|    1|          0|
    |ap_reg_ready_DCT_MAT_Multiply2_Loop_Col_proc2_U0_ap_ready  |  1|   0|    1|          0|
    |ap_reg_ready_DCT_MAT_Multiply2_Loop_Row_proc_U0_ap_ready   |  1|   0|    1|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                      | 13|   0|   13|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------+-----+-----+------------+-------------------+--------------+
|A_address0    | out |    6|  ap_memory |         A         |     array    |
|A_ce0         | out |    1|  ap_memory |         A         |     array    |
|A_d0          | out |   32|  ap_memory |         A         |     array    |
|A_q0          |  in |   32|  ap_memory |         A         |     array    |
|A_we0         | out |    1|  ap_memory |         A         |     array    |
|A_address1    | out |    6|  ap_memory |         A         |     array    |
|A_ce1         | out |    1|  ap_memory |         A         |     array    |
|A_d1          | out |   32|  ap_memory |         A         |     array    |
|A_q1          |  in |   32|  ap_memory |         A         |     array    |
|A_we1         | out |    1|  ap_memory |         A         |     array    |
|B_0_address0  | out |    3|  ap_memory |        B_0        |     array    |
|B_0_ce0       | out |    1|  ap_memory |        B_0        |     array    |
|B_0_d0        | out |   32|  ap_memory |        B_0        |     array    |
|B_0_q0        |  in |   32|  ap_memory |        B_0        |     array    |
|B_0_we0       | out |    1|  ap_memory |        B_0        |     array    |
|B_0_address1  | out |    3|  ap_memory |        B_0        |     array    |
|B_0_ce1       | out |    1|  ap_memory |        B_0        |     array    |
|B_0_d1        | out |   32|  ap_memory |        B_0        |     array    |
|B_0_q1        |  in |   32|  ap_memory |        B_0        |     array    |
|B_0_we1       | out |    1|  ap_memory |        B_0        |     array    |
|B_1_address0  | out |    3|  ap_memory |        B_1        |     array    |
|B_1_ce0       | out |    1|  ap_memory |        B_1        |     array    |
|B_1_d0        | out |   32|  ap_memory |        B_1        |     array    |
|B_1_q0        |  in |   32|  ap_memory |        B_1        |     array    |
|B_1_we0       | out |    1|  ap_memory |        B_1        |     array    |
|B_1_address1  | out |    3|  ap_memory |        B_1        |     array    |
|B_1_ce1       | out |    1|  ap_memory |        B_1        |     array    |
|B_1_d1        | out |   32|  ap_memory |        B_1        |     array    |
|B_1_q1        |  in |   32|  ap_memory |        B_1        |     array    |
|B_1_we1       | out |    1|  ap_memory |        B_1        |     array    |
|B_2_address0  | out |    3|  ap_memory |        B_2        |     array    |
|B_2_ce0       | out |    1|  ap_memory |        B_2        |     array    |
|B_2_d0        | out |   32|  ap_memory |        B_2        |     array    |
|B_2_q0        |  in |   32|  ap_memory |        B_2        |     array    |
|B_2_we0       | out |    1|  ap_memory |        B_2        |     array    |
|B_2_address1  | out |    3|  ap_memory |        B_2        |     array    |
|B_2_ce1       | out |    1|  ap_memory |        B_2        |     array    |
|B_2_d1        | out |   32|  ap_memory |        B_2        |     array    |
|B_2_q1        |  in |   32|  ap_memory |        B_2        |     array    |
|B_2_we1       | out |    1|  ap_memory |        B_2        |     array    |
|B_3_address0  | out |    3|  ap_memory |        B_3        |     array    |
|B_3_ce0       | out |    1|  ap_memory |        B_3        |     array    |
|B_3_d0        | out |   32|  ap_memory |        B_3        |     array    |
|B_3_q0        |  in |   32|  ap_memory |        B_3        |     array    |
|B_3_we0       | out |    1|  ap_memory |        B_3        |     array    |
|B_3_address1  | out |    3|  ap_memory |        B_3        |     array    |
|B_3_ce1       | out |    1|  ap_memory |        B_3        |     array    |
|B_3_d1        | out |   32|  ap_memory |        B_3        |     array    |
|B_3_q1        |  in |   32|  ap_memory |        B_3        |     array    |
|B_3_we1       | out |    1|  ap_memory |        B_3        |     array    |
|B_4_address0  | out |    3|  ap_memory |        B_4        |     array    |
|B_4_ce0       | out |    1|  ap_memory |        B_4        |     array    |
|B_4_d0        | out |   32|  ap_memory |        B_4        |     array    |
|B_4_q0        |  in |   32|  ap_memory |        B_4        |     array    |
|B_4_we0       | out |    1|  ap_memory |        B_4        |     array    |
|B_4_address1  | out |    3|  ap_memory |        B_4        |     array    |
|B_4_ce1       | out |    1|  ap_memory |        B_4        |     array    |
|B_4_d1        | out |   32|  ap_memory |        B_4        |     array    |
|B_4_q1        |  in |   32|  ap_memory |        B_4        |     array    |
|B_4_we1       | out |    1|  ap_memory |        B_4        |     array    |
|B_5_address0  | out |    3|  ap_memory |        B_5        |     array    |
|B_5_ce0       | out |    1|  ap_memory |        B_5        |     array    |
|B_5_d0        | out |   32|  ap_memory |        B_5        |     array    |
|B_5_q0        |  in |   32|  ap_memory |        B_5        |     array    |
|B_5_we0       | out |    1|  ap_memory |        B_5        |     array    |
|B_5_address1  | out |    3|  ap_memory |        B_5        |     array    |
|B_5_ce1       | out |    1|  ap_memory |        B_5        |     array    |
|B_5_d1        | out |   32|  ap_memory |        B_5        |     array    |
|B_5_q1        |  in |   32|  ap_memory |        B_5        |     array    |
|B_5_we1       | out |    1|  ap_memory |        B_5        |     array    |
|B_6_address0  | out |    3|  ap_memory |        B_6        |     array    |
|B_6_ce0       | out |    1|  ap_memory |        B_6        |     array    |
|B_6_d0        | out |   32|  ap_memory |        B_6        |     array    |
|B_6_q0        |  in |   32|  ap_memory |        B_6        |     array    |
|B_6_we0       | out |    1|  ap_memory |        B_6        |     array    |
|B_6_address1  | out |    3|  ap_memory |        B_6        |     array    |
|B_6_ce1       | out |    1|  ap_memory |        B_6        |     array    |
|B_6_d1        | out |   32|  ap_memory |        B_6        |     array    |
|B_6_q1        |  in |   32|  ap_memory |        B_6        |     array    |
|B_6_we1       | out |    1|  ap_memory |        B_6        |     array    |
|B_7_address0  | out |    3|  ap_memory |        B_7        |     array    |
|B_7_ce0       | out |    1|  ap_memory |        B_7        |     array    |
|B_7_d0        | out |   32|  ap_memory |        B_7        |     array    |
|B_7_q0        |  in |   32|  ap_memory |        B_7        |     array    |
|B_7_we0       | out |    1|  ap_memory |        B_7        |     array    |
|B_7_address1  | out |    3|  ap_memory |        B_7        |     array    |
|B_7_ce1       | out |    1|  ap_memory |        B_7        |     array    |
|B_7_d1        | out |   32|  ap_memory |        B_7        |     array    |
|B_7_q1        |  in |   32|  ap_memory |        B_7        |     array    |
|B_7_we1       | out |    1|  ap_memory |        B_7        |     array    |
|C_din         | out |   32|   ap_fifo  |         C         |    pointer   |
|C_full_n      |  in |    1|   ap_fifo  |         C         |    pointer   |
|C_write       | out |    1|   ap_fifo  |         C         |    pointer   |
|ap_clk        |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply2 | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply2 | return value |
|ap_done       | out |    1| ap_ctrl_hs | DCT_MAT_Multiply2 | return value |
|ap_start      |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply2 | return value |
|ap_idle       | out |    1| ap_ctrl_hs | DCT_MAT_Multiply2 | return value |
|ap_ready      | out |    1| ap_ctrl_hs | DCT_MAT_Multiply2 | return value |
+--------------+-----+-----+------------+-------------------+--------------+

