{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2011 Altera Corporation. All rights reserved. " "Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Info: Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "Info: and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "Info: functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "Info: (including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "Info: associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "Info: to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Info: Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Info: Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "Info: without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "Info: programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Info: Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "Info: applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 31 15:48:44 2015 " "Info: Processing started: Sun May 31 15:48:44 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map fir_top --source=fir_top_logic.edf --family=CycloneII " "Info: Command: quartus_map fir_top --source=fir_top_logic.edf --family=CycloneII" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_top_logic.edf 32 32 " "Info: Found 32 design units, including 32 entities, in source file fir_top_logic.edf" { { "Info" "ISGN_ENTITY_NAME" "1 add_16_0 " "Info: Found entity 1: add_16_0" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 1876 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 add_16_1 " "Info: Found entity 2: add_16_1" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 2236 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 add_16_10 " "Info: Found entity 3: add_16_10" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 5463 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 add_16_11 " "Info: Found entity 4: add_16_11" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 5823 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 add_16_12 " "Info: Found entity 5: add_16_12" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 6183 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 add_16_13 " "Info: Found entity 6: add_16_13" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 6546 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 add_16_14 " "Info: Found entity 7: add_16_14" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 6909 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 add_16_2 " "Info: Found entity 8: add_16_2" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 2584 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 add_16_3 " "Info: Found entity 9: add_16_3" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 2947 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 add_16_4 " "Info: Found entity 10: add_16_4" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 3310 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 add_16_5 " "Info: Found entity 11: add_16_5" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 3647 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 add_16_6 " "Info: Found entity 12: add_16_6" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 4010 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 add_16_7 " "Info: Found entity 13: add_16_7" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 4373 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 add_16_8 " "Info: Found entity 14: add_16_8" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 4752 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 add_16_9 " "Info: Found entity 15: add_16_9" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 5115 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 add_9_0 " "Info: Found entity 16: add_9_0" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 8310 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 modgen_counter_10_0 " "Info: Found entity 17: modgen_counter_10_0" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 8511 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 modgen_counter_16_0 " "Info: Found entity 18: modgen_counter_16_0" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 7272 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 modgen_counter_16_1 " "Info: Found entity 19: modgen_counter_16_1" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 7654 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 modgen_counter_6_0 " "Info: Found entity 20: modgen_counter_6_0" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 8081 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 modgen_counter_9_0 " "Info: Found entity 21: modgen_counter_9_0" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 8748 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 mult_32_42 " "Info: Found entity 22: mult_32_42" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 115 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 mult_32_43 " "Info: Found entity 23: mult_32_43" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 416 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 mult_32_44 " "Info: Found entity 24: mult_32_44" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 713 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 mult_32_45 " "Info: Found entity 25: mult_32_45" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 1036 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "26 mult_32_46 " "Info: Found entity 26: mult_32_46" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 1337 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "27 mult_32_47 " "Info: Found entity 27: mult_32_47" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 1783 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "28 sub_5_0 " "Info: Found entity 28: sub_5_0" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 7968 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "29 fir " "Info: Found entity 29: fir" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 9067 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "30 fir_top " "Info: Found entity 30: fir_top" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 11492 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "31 i2c_av_config_notri " "Info: Found entity 31: i2c_av_config_notri" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 11216 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "32 i2c_ctrl_notri " "Info: Found entity 32: i2c_ctrl_notri" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 10713 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "fir_top " "Info: Elaborating entity \"fir_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir fir:low_pass " "Info: Elaborating entity \"fir\" for hierarchy \"fir:low_pass\"" {  } { { "fir_top_logic.edf" "low_pass" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 11529 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_16_0 fir:low_pass\|add_16_0:modgen_add_0 " "Info: Elaborating entity \"add_16_0\" for hierarchy \"fir:low_pass\|add_16_0:modgen_add_0\"" {  } { { "fir_top_logic.edf" "modgen_add_0" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 9080 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_16_1 fir:low_pass\|add_16_1:modgen_add_1 " "Info: Elaborating entity \"add_16_1\" for hierarchy \"fir:low_pass\|add_16_1:modgen_add_1\"" {  } { { "fir_top_logic.edf" "modgen_add_1" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 9081 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_16_9 fir:low_pass\|add_16_9:modgen_add_10 " "Info: Elaborating entity \"add_16_9\" for hierarchy \"fir:low_pass\|add_16_9:modgen_add_10\"" {  } { { "fir_top_logic.edf" "modgen_add_10" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 9089 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_16_10 fir:low_pass\|add_16_10:modgen_add_11 " "Info: Elaborating entity \"add_16_10\" for hierarchy \"fir:low_pass\|add_16_10:modgen_add_11\"" {  } { { "fir_top_logic.edf" "modgen_add_11" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 9090 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_16_11 fir:low_pass\|add_16_11:modgen_add_12 " "Info: Elaborating entity \"add_16_11\" for hierarchy \"fir:low_pass\|add_16_11:modgen_add_12\"" {  } { { "fir_top_logic.edf" "modgen_add_12" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 9091 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_16_12 fir:low_pass\|add_16_12:modgen_add_13 " "Info: Elaborating entity \"add_16_12\" for hierarchy \"fir:low_pass\|add_16_12:modgen_add_13\"" {  } { { "fir_top_logic.edf" "modgen_add_13" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 9092 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_16_13 fir:low_pass\|add_16_13:modgen_add_14 " "Info: Elaborating entity \"add_16_13\" for hierarchy \"fir:low_pass\|add_16_13:modgen_add_14\"" {  } { { "fir_top_logic.edf" "modgen_add_14" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 9093 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_16_14 fir:low_pass\|add_16_14:modgen_add_15 " "Info: Elaborating entity \"add_16_14\" for hierarchy \"fir:low_pass\|add_16_14:modgen_add_15\"" {  } { { "fir_top_logic.edf" "modgen_add_15" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 9094 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_16_2 fir:low_pass\|add_16_2:modgen_add_2 " "Info: Elaborating entity \"add_16_2\" for hierarchy \"fir:low_pass\|add_16_2:modgen_add_2\"" {  } { { "fir_top_logic.edf" "modgen_add_2" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 9082 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_16_3 fir:low_pass\|add_16_3:modgen_add_3 " "Info: Elaborating entity \"add_16_3\" for hierarchy \"fir:low_pass\|add_16_3:modgen_add_3\"" {  } { { "fir_top_logic.edf" "modgen_add_3" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 9083 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_16_4 fir:low_pass\|add_16_4:modgen_add_4 " "Info: Elaborating entity \"add_16_4\" for hierarchy \"fir:low_pass\|add_16_4:modgen_add_4\"" {  } { { "fir_top_logic.edf" "modgen_add_4" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 9084 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_16_5 fir:low_pass\|add_16_5:modgen_add_5 " "Info: Elaborating entity \"add_16_5\" for hierarchy \"fir:low_pass\|add_16_5:modgen_add_5\"" {  } { { "fir_top_logic.edf" "modgen_add_5" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 9085 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_16_6 fir:low_pass\|add_16_6:modgen_add_6 " "Info: Elaborating entity \"add_16_6\" for hierarchy \"fir:low_pass\|add_16_6:modgen_add_6\"" {  } { { "fir_top_logic.edf" "modgen_add_6" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 9086 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_16_7 fir:low_pass\|add_16_7:modgen_add_8 " "Info: Elaborating entity \"add_16_7\" for hierarchy \"fir:low_pass\|add_16_7:modgen_add_8\"" {  } { { "fir_top_logic.edf" "modgen_add_8" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 9087 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_16_8 fir:low_pass\|add_16_8:modgen_add_9 " "Info: Elaborating entity \"add_16_8\" for hierarchy \"fir:low_pass\|add_16_8:modgen_add_9\"" {  } { { "fir_top_logic.edf" "modgen_add_9" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 9088 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_32_42 fir:low_pass\|mult_32_42:prod_0__mults21_0 " "Info: Elaborating entity \"mult_32_42\" for hierarchy \"fir:low_pass\|mult_32_42:prod_0__mults21_0\"" {  } { { "fir_top_logic.edf" "prod_0__mults21_0" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 9074 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_32_43 fir:low_pass\|mult_32_43:prod_1__mults19_1 " "Info: Elaborating entity \"mult_32_43\" for hierarchy \"fir:low_pass\|mult_32_43:prod_1__mults19_1\"" {  } { { "fir_top_logic.edf" "prod_1__mults19_1" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 9075 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_32_44 fir:low_pass\|mult_32_44:prod_2__mults20_2 " "Info: Elaborating entity \"mult_32_44\" for hierarchy \"fir:low_pass\|mult_32_44:prod_2__mults20_2\"" {  } { { "fir_top_logic.edf" "prod_2__mults20_2" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 9076 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_32_45 fir:low_pass\|mult_32_45:prod_4__mults20_3 " "Info: Elaborating entity \"mult_32_45\" for hierarchy \"fir:low_pass\|mult_32_45:prod_4__mults20_3\"" {  } { { "fir_top_logic.edf" "prod_4__mults20_3" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 9077 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_32_46 fir:low_pass\|mult_32_46:prod_5__mults21_4 " "Info: Elaborating entity \"mult_32_46\" for hierarchy \"fir:low_pass\|mult_32_46:prod_5__mults21_4\"" {  } { { "fir_top_logic.edf" "prod_5__mults21_4" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 9078 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_32_47 fir:low_pass\|mult_32_47:prod_6__mults19_5 " "Info: Elaborating entity \"mult_32_47\" for hierarchy \"fir:low_pass\|mult_32_47:prod_6__mults19_5\"" {  } { { "fir_top_logic.edf" "prod_6__mults19_5" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 9079 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modgen_counter_9_0 modgen_counter_9_0:u_audio_dac_modgen_counter_lrck_1x_div " "Info: Elaborating entity \"modgen_counter_9_0\" for hierarchy \"modgen_counter_9_0:u_audio_dac_modgen_counter_lrck_1x_div\"" {  } { { "fir_top_logic.edf" "u_audio_dac_modgen_counter_lrck_1x_div" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 11533 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll:u_audio_dac_p1_altpll " "Info: Elaborating entity \"altpll\" for hierarchy \"altpll:u_audio_dac_p1_altpll\"" {  } { { "fir_top_logic.edf" "u_audio_dac_p1_altpll" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 11534 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll:u_audio_dac_p1_altpll " "Info: Elaborated megafunction instantiation \"altpll:u_audio_dac_p1_altpll\"" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 11534 16 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll:u_audio_dac_p1_altpll " "Info: Instantiated megafunction \"altpll:u_audio_dac_p1_altpll\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLK0_DIVIDE_BY 15 " "Info: Parameter \"CLK0_DIVIDE_BY\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLK1_MULTIPLY_BY 2 " "Info: Parameter \"CLK1_MULTIPLY_BY\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLK1_PHASE_SHIFT 0 " "Info: Parameter \"CLK1_PHASE_SHIFT\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "bus_names clk(9:0)  clkbad(1:0)  clkena(5:0)  extclk(3:0)  extclkena(3:0)  inclk(1:0)  phasecounterselect(3:0)   " "Info: Parameter \"bus_names\" = \"clk(9:0)  clkbad(1:0)  clkena(5:0)  extclk(3:0)  extclkena(3:0)  inclk(1:0)  phasecounterselect(3:0)  \"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLK1_DIVIDE_BY 3 " "Info: Parameter \"CLK1_DIVIDE_BY\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INCLK0_INPUT_FREQUENCY 37037 " "Info: Parameter \"INCLK0_INPUT_FREQUENCY\" = \"37037\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE NORMAL " "Info: Parameter \"OPERATION_MODE\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "PLL_TYPE FAST " "Info: Parameter \"PLL_TYPE\" = \"FAST\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLK0_DUTY_CYCLE 50 " "Info: Parameter \"CLK0_DUTY_CYCLE\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPENSATE_CLOCK CLK0 " "Info: Parameter \"COMPENSATE_CLOCK\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLK0_MULTIPLY_BY 14 " "Info: Parameter \"CLK0_MULTIPLY_BY\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLK0_PHASE_SHIFT 0 " "Info: Parameter \"CLK0_PHASE_SHIFT\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLK1_DUTY_CYCLE 50 " "Info: Parameter \"CLK1_DUTY_CYCLE\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 11534 16 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_av_config_notri i2c_av_config_notri:u_i2c_av_config " "Info: Elaborating entity \"i2c_av_config_notri\" for hierarchy \"i2c_av_config_notri:u_i2c_av_config\"" {  } { { "fir_top_logic.edf" "u_i2c_av_config" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 11530 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modgen_counter_16_0 i2c_av_config_notri:u_i2c_av_config\|modgen_counter_16_0:modgen_counter_cont " "Info: Elaborating entity \"modgen_counter_16_0\" for hierarchy \"i2c_av_config_notri:u_i2c_av_config\|modgen_counter_16_0:modgen_counter_cont\"" {  } { { "fir_top_logic.edf" "modgen_counter_cont" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 11229 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modgen_counter_16_1 i2c_av_config_notri:u_i2c_av_config\|modgen_counter_16_1:modgen_counter_m_i2c_clk_div " "Info: Elaborating entity \"modgen_counter_16_1\" for hierarchy \"i2c_av_config_notri:u_i2c_av_config\|modgen_counter_16_1:modgen_counter_m_i2c_clk_div\"" {  } { { "fir_top_logic.edf" "modgen_counter_m_i2c_clk_div" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 11230 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ctrl_notri i2c_av_config_notri:u_i2c_av_config\|i2c_ctrl_notri:u0 " "Info: Elaborating entity \"i2c_ctrl_notri\" for hierarchy \"i2c_av_config_notri:u_i2c_av_config\|i2c_ctrl_notri:u0\"" {  } { { "fir_top_logic.edf" "u0" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 11231 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modgen_counter_6_0 i2c_av_config_notri:u_i2c_av_config\|i2c_ctrl_notri:u0\|modgen_counter_6_0:modgen_counter_sd_counter " "Info: Elaborating entity \"modgen_counter_6_0\" for hierarchy \"i2c_av_config_notri:u_i2c_av_config\|i2c_ctrl_notri:u0\|modgen_counter_6_0:modgen_counter_sd_counter\"" {  } { { "fir_top_logic.edf" "modgen_counter_sd_counter" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 10744 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_5_0 i2c_av_config_notri:u_i2c_av_config\|i2c_ctrl_notri:u0\|sub_5_0:sdo_sub5_5i2 " "Info: Elaborating entity \"sub_5_0\" for hierarchy \"i2c_av_config_notri:u_i2c_av_config\|i2c_ctrl_notri:u0\|sub_5_0:sdo_sub5_5i2\"" {  } { { "fir_top_logic.edf" "sdo_sub5_5i2" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 10743 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modgen_counter_10_0 modgen_counter_10_0:u_noise_modgen_counter_address " "Info: Elaborating entity \"modgen_counter_10_0\" for hierarchy \"modgen_counter_10_0:u_noise_modgen_counter_address\"" {  } { { "fir_top_logic.edf" "u_noise_modgen_counter_address" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 11532 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altsyncram:u_noise_modgen_rom_ix24__ix62120z34212 " "Info: Elaborating entity \"altsyncram\" for hierarchy \"altsyncram:u_noise_modgen_rom_ix24__ix62120z34212\"" {  } { { "fir_top_logic.edf" "u_noise_modgen_rom_ix24__ix62120z34212" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 11588 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:u_noise_modgen_rom_ix24__ix62120z34212 " "Info: Elaborated megafunction instantiation \"altsyncram:u_noise_modgen_rom_ix24__ix62120z34212\"" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 11588 16 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:u_noise_modgen_rom_ix24__ix62120z34212 " "Info: Instantiated megafunction \"altsyncram:u_noise_modgen_rom_ix24__ix62120z34212\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Info: Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Info: Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a NONE " "Info: Parameter \"byteena_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Info: Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info: Parameter \"width_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Info: Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex " "Info: Parameter \"init_file\" = \"u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Info: Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Info: Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info: Parameter \"widthad_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info: Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 11588 16 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9nk2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9nk2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9nk2 " "Info: Found entity 1: altsyncram_9nk2" {  } { { "db/altsyncram_9nk2.tdf" "" { Text "P:/ece327/lab2/uw_tmp/db/altsyncram_9nk2.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9nk2 altsyncram:u_noise_modgen_rom_ix24__ix62120z34212\|altsyncram_9nk2:auto_generated " "Info: Elaborating entity \"altsyncram_9nk2\" for hierarchy \"altsyncram:u_noise_modgen_rom_ix24__ix62120z34212\|altsyncram_9nk2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex " "Warning: Byte addressed memory initialization file \"u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex\" was read in the word-addressed format" {  } { { "P:/ece327/lab2/uw_tmp/u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" "" { Text "P:/ece327/lab2/uw_tmp/u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" 1 -1 0 } }  } 0 0 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex 128 10 " "Warning: Width of data items in \"u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 128 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex " "Warning: Data at line (2) of memory initialization file \"u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "P:/ece327/lab2/uw_tmp/u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" "" { Text "P:/ece327/lab2/uw_tmp/u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" 2 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex " "Warning: Data at line (3) of memory initialization file \"u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "P:/ece327/lab2/uw_tmp/u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" "" { Text "P:/ece327/lab2/uw_tmp/u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" 3 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex " "Warning: Data at line (4) of memory initialization file \"u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "P:/ece327/lab2/uw_tmp/u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" "" { Text "P:/ece327/lab2/uw_tmp/u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" 4 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex " "Warning: Data at line (5) of memory initialization file \"u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "P:/ece327/lab2/uw_tmp/u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" "" { Text "P:/ece327/lab2/uw_tmp/u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" 5 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex " "Warning: Data at line (6) of memory initialization file \"u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "P:/ece327/lab2/uw_tmp/u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" "" { Text "P:/ece327/lab2/uw_tmp/u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" 6 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex " "Warning: Data at line (7) of memory initialization file \"u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "P:/ece327/lab2/uw_tmp/u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" "" { Text "P:/ece327/lab2/uw_tmp/u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" 7 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex " "Warning: Data at line (8) of memory initialization file \"u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "P:/ece327/lab2/uw_tmp/u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" "" { Text "P:/ece327/lab2/uw_tmp/u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" 8 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex " "Warning: Data at line (9) of memory initialization file \"u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "P:/ece327/lab2/uw_tmp/u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" "" { Text "P:/ece327/lab2/uw_tmp/u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" 9 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex " "Warning: Data at line (10) of memory initialization file \"u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "P:/ece327/lab2/uw_tmp/u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" "" { Text "P:/ece327/lab2/uw_tmp/u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" 10 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex " "Warning: Data at line (11) of memory initialization file \"u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "P:/ece327/lab2/uw_tmp/u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" "" { Text "P:/ece327/lab2/uw_tmp/u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" 11 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1}  } { { "P:/ece327/lab2/uw_tmp/u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" "" { Text "P:/ece327/lab2/uw_tmp/u_noise_modgen_rom_ix24__altsyncram_8_10_1024_2_0.hex" 1 -1 0 } }  } 0 0 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_9_0 add_9_0:u_sine_address_add9_0i1 " "Info: Elaborating entity \"add_9_0\" for hierarchy \"add_9_0:u_sine_address_add9_0i1\"" {  } { { "fir_top_logic.edf" "u_sine_address_add9_0i1" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 11531 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altsyncram:u_sine_modgen_rom_ix21__ix62120z58996 " "Info: Elaborating entity \"altsyncram\" for hierarchy \"altsyncram:u_sine_modgen_rom_ix21__ix62120z58996\"" {  } { { "fir_top_logic.edf" "u_sine_modgen_rom_ix21__ix62120z58996" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 11550 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:u_sine_modgen_rom_ix21__ix62120z58996 " "Info: Elaborated megafunction instantiation \"altsyncram:u_sine_modgen_rom_ix21__ix62120z58996\"" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 11550 16 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:u_sine_modgen_rom_ix21__ix62120z58996 " "Info: Instantiated megafunction \"altsyncram:u_sine_modgen_rom_ix21__ix62120z58996\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Info: Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Info: Parameter \"numwords_b\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Info: Parameter \"width_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a NONE " "Info: Parameter \"byteena_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Info: Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Info: Parameter \"width_b\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Info: Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex " "Info: Parameter \"init_file\" = \"u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Info: Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Info: Parameter \"widthad_a\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Info: Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Info: Parameter \"widthad_b\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info: Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Info: Parameter \"numwords_a\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 11550 16 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0bk2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0bk2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0bk2 " "Info: Found entity 1: altsyncram_0bk2" {  } { { "db/altsyncram_0bk2.tdf" "" { Text "P:/ece327/lab2/uw_tmp/db/altsyncram_0bk2.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0bk2 altsyncram:u_sine_modgen_rom_ix21__ix62120z58996\|altsyncram_0bk2:auto_generated " "Info: Elaborating entity \"altsyncram_0bk2\" for hierarchy \"altsyncram:u_sine_modgen_rom_ix21__ix62120z58996\|altsyncram_0bk2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex 8 8 " "Warning: Width of data items in \"u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 8 warnings, reporting 8" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex " "Warning: Data at line (2) of memory initialization file \"u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "P:/ece327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" "" { Text "P:/ece327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" 2 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex " "Warning: Data at line (3) of memory initialization file \"u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "P:/ece327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" "" { Text "P:/ece327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" 3 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex " "Warning: Data at line (4) of memory initialization file \"u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "P:/ece327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" "" { Text "P:/ece327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" 4 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex " "Warning: Data at line (5) of memory initialization file \"u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "P:/ece327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" "" { Text "P:/ece327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" 5 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex " "Warning: Data at line (6) of memory initialization file \"u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "P:/ece327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" "" { Text "P:/ece327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" 6 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex " "Warning: Data at line (7) of memory initialization file \"u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "P:/ece327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" "" { Text "P:/ece327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" 7 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex " "Warning: Data at line (8) of memory initialization file \"u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "P:/ece327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" "" { Text "P:/ece327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" 8 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex " "Warning: Data at line (9) of memory initialization file \"u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "P:/ece327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" "" { Text "P:/ece327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" 9 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1}  } { { "P:/ece327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" "" { Text "P:/ece327/lab2/uw_tmp/u_sine_modgen_rom_ix21__altsyncram_12_6_64_2_0.hex" 1 -1 0 } }  } 0 0 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "Info: One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "aud_bclk " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"aud_bclk\" is moved to its source" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 11515 12 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1}  } {  } 0 0 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "ix12601z20184 " "Warning: Node \"ix12601z20184\"" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 11626 16 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "altpll:u_audio_dac_p1_altpll\|pll " "Info: Adding node \"altpll:u_audio_dac_p1_altpll\|pll\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Warning: Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_50 " "Warning (15610): No output dependent on input pin \"clock_50\"" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 11495 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "Warning (15610): No output dependent on input pin \"key\[1\]\"" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 11502 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "Warning (15610): No output dependent on input pin \"key\[2\]\"" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 11502 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "Warning (15610): No output dependent on input pin \"key\[3\]\"" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 11502 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "Warning (15610): No output dependent on input pin \"sw\[7\]\"" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 11503 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "Warning (15610): No output dependent on input pin \"sw\[8\]\"" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 11503 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "Warning (15610): No output dependent on input pin \"sw\[9\]\"" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 11503 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[10\] " "Warning (15610): No output dependent on input pin \"sw\[10\]\"" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 11503 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[11\] " "Warning (15610): No output dependent on input pin \"sw\[11\]\"" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 11503 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[12\] " "Warning (15610): No output dependent on input pin \"sw\[12\]\"" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 11503 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[13\] " "Warning (15610): No output dependent on input pin \"sw\[13\]\"" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 11503 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[14\] " "Warning (15610): No output dependent on input pin \"sw\[14\]\"" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 11503 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[15\] " "Warning (15610): No output dependent on input pin \"sw\[15\]\"" {  } { { "fir_top_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_top_logic.edf" 11503 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "731 " "Info: Implemented 731 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Info: Implemented 24 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "88 " "Info: Implemented 88 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Info: Implemented 2 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "596 " "Info: Implemented 596 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "20 " "Info: Implemented 20 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "274 " "Info: Peak virtual memory: 274 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 31 15:48:54 2015 " "Info: Processing ended: Sun May 31 15:48:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
