INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ThD/Desktop/com_con/SCPU_TOP/SCPU_TOP.srcs/sources_1/ip/dist_mem_im/sim/dist_mem_im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ThD/Desktop/com_con/SCPU_TOP/SCPU_TOP.srcs/sources_1/new/SCPU_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ThD/Desktop/com_con/SCPU_TOP/SCPU_TOP.srcs/sources_1/new/seg7x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7x16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ThD/Desktop/com_con/SCPU_TOP/SCPU_TOP.srcs/sim_1/new/SCPU_TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_TOP_tb
