# Peripheral clock enabling and interrupt sources

**Source**: Page 72, Chunk 305  
**Category**: Peripheral clock enabling and interrupt sources  
**Chunk Index**: 305

---

Table 63. Peripheral clock enabling for D3 peripherals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 376
Table 64. Interrupt sources and control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 380
Table 65. RCC_RSR address offset and reset value. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 449

---

**AI Reasoning**: The content chunk includes tables related to peripheral clock enabling and interrupt sources, which are technical specifications of the microcontroller. Grouping these under 'specifications' provides a broad yet relevant category, and the filename captures the essence of the content by mentioning both peripheral clocks and interrupt sources.
