#!/usr/bin/env python3

# SPDX-FileCopyrightText: 2025 IObundle
#
# SPDX-License-Identifier: MIT

from api_base import convert2internal


def generate_fsm(core):
    """Generate verilog code with the fsm of this module.
    returns: Generated verilog code
    """
    if core.fsm is not None:
        return convert2internal(core.fsm).verilog_code

    return ""


def generate_fsm_snippet(core):
    """Write verilog snippet ('.vs' file) with the fsm of this core.
    This snippet may be included manually in verilog modules if needed.
    """
    code = generate_fsm(core)
    out_dir = core.build_dir + "/hardware/src"
    with open(f"{out_dir}/{core.name}_fsm.vs", "w+") as f:
        f.write(code)
