INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zach/Documents/0_School/ECE316/lab-4/project_2/project_2.srcs/sources_1/new/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zach/Documents/0_School/ECE316/lab-4/project_2/project_2.srcs/sources_1/new/rising_edge_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rising_edge_det
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zach/Documents/0_School/ECE316/lab-4/project_2/project_2.srcs/sim_1/new/tb_rising_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rising_edge_det
