

================================================================
== Synthesis Summary Report of 'kernel_nlp'
================================================================
+ General Information: 
    * Date:           Wed Aug 14 23:17:14 2024
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:        kernel_nlp
    * Solution:       solution (Vitis Kernel Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu200-fsgd2104-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+------------+------------+--------------+--------------+-----+
    |                                Modules                                |  Issue |       | Latency |  Latency  | Iteration|         |  Trip |          |            |            |              |              |     |
    |                                & Loops                                |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|    BRAM    |     DSP    |      FF      |      LUT     | URAM|
    +-----------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+------------+------------+--------------+--------------+-----+
    |+ kernel_nlp                                                           |  Timing|  -2.33|    19292|  1.014e+05|         -|    19293|      -|        no|  2290 (53%)|  3070 (44%)|  715054 (30%)|  677985 (57%)|    -|
    | + grp_kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2_fu_10117    |  Timing|  -0.00|    10013|  5.261e+04|         -|    10013|      -|        no|           -|    17 (~0%)|    2726 (~0%)|    29450 (2%)|    -|
    |  o VITIS_LOOP_14_1_VITIS_LOOP_15_2                                    |       -|   2.92|    10011|  5.260e+04|        13|        1|  10000|       yes|           -|           -|             -|             -|    -|
    | + grp_kernel_nlp_Pipeline_VITIS_LOOP_39_1_fu_11124                    |  Timing|  -0.00|       39|    204.906|         -|       39|      -|        no|           -|    16 (~0%)|    29028 (1%)|    63191 (5%)|    -|
    |  o VITIS_LOOP_39_1                                                    |       -|   2.92|       37|    194.398|        13|        1|     25|       yes|           -|           -|             -|             -|    -|
    | + grp_kernel_nlp_Pipeline_VITIS_LOOP_62_1_fu_11531                    |  Timing|  -0.00|       38|    199.652|         -|       38|      -|        no|           -|    16 (~0%)|    1436 (~0%)|    1586 (~0%)|    -|
    |  o VITIS_LOOP_62_1                                                    |       -|   2.92|       36|    189.144|        13|        1|     25|       yes|           -|           -|             -|             -|    -|
    | + grp_kernel_nlp_Pipeline_VITIS_LOOP_85_1_fu_11578                    |  Timing|  -0.00|       39|    204.906|         -|       39|      -|        no|           -|    16 (~0%)|    29028 (1%)|    63191 (5%)|    -|
    |  o VITIS_LOOP_85_1                                                    |       -|   2.92|       37|    194.398|        13|        1|     25|       yes|           -|           -|             -|             -|    -|
    | + grp_kernel_nlp_Pipeline_VITIS_LOOP_108_1_fu_11985                   |  Timing|  -0.00|       38|    199.652|         -|       38|      -|        no|           -|    16 (~0%)|    1436 (~0%)|    1586 (~0%)|    -|
    |  o VITIS_LOOP_108_1                                                   |       -|   2.92|       36|    189.144|        13|        1|     25|       yes|           -|           -|             -|             -|    -|
    | + grp_kernel_nlp_Pipeline_VITIS_LOOP_183_2_VITIS_LOOP_184_3_fu_12032  |  Timing|  -2.33|     8369|  4.397e+04|         -|     8369|      -|        no|           -|    205 (2%)|    61022 (2%)|    93768 (7%)|    -|
    |  o VITIS_LOOP_183_2_VITIS_LOOP_184_3                                  |      II|   2.92|     8367|  4.396e+04|        74|       26|    320|       yes|           -|           -|             -|             -|    -|
    | + grp_kernel_nlp_Pipeline_VITIS_LOOP_206_3_fu_13476                   |  Timing|  -0.36|      359|  1.886e+03|         -|      359|      -|        no|           -|     5 (~0%)|  269851 (11%)|    68484 (5%)|    -|
    |  o VITIS_LOOP_206_3                                                   |       -|   2.92|      357|  1.876e+03|        42|        4|     80|       yes|           -|           -|             -|             -|    -|
    | + grp_kernel_nlp_Pipeline_VITIS_LOOP_131_1_fu_14921                   |  Timing|  -0.00|       40|    210.160|         -|       40|      -|        no|           -|    16 (~0%)|   15773 (~0%)|    2139 (~0%)|    -|
    |  o VITIS_LOOP_131_1                                                   |       -|   2.92|       38|    199.652|        15|        1|     25|       yes|           -|           -|             -|             -|    -|
    | + grp_kernel_nlp_Pipeline_VITIS_LOOP_155_1_fu_14968                   |  Timing|  -0.00|       39|    204.906|         -|       39|      -|        no|           -|    16 (~0%)|   14693 (~0%)|    28343 (2%)|    -|
    |  o VITIS_LOOP_155_1                                                   |       -|   2.92|       37|    194.398|        14|        1|     25|       yes|           -|           -|             -|             -|    -|
    | o VITIS_LOOP_204_1                                                    |       -|   2.92|      724|  3.804e+03|       362|        -|      2|        no|           -|           -|             -|             -|    -|
    +-----------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+------------+------------+--------------+--------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------------+--------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface        | Data Width   | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|                  | (SW->HW)     |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------------+--------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_kernel_A   | 1024 -> 1024 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
| m_axi_kernel_x1  | 1024 -> 1024 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
| m_axi_kernel_x2  | 1024 -> 1024 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
| m_axi_kernel_y_1 | 1024 -> 1024 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
| m_axi_kernel_y_2 | 1024 -> 1024 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+------------------+--------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------------+
| Argument | Direction | Datatype            |
+----------+-----------+---------------------+
| vx1      | inout     | vector<double, 16>* |
| vx2      | inout     | vector<double, 16>* |
| vy_1     | in        | vector<double, 16>* |
| vy_2     | in        | vector<double, 16>* |
| vA       | in        | vector<double, 16>* |
+----------+-----------+---------------------+

* SW-to-HW Mapping
+----------+----------------------+-----------+----------+-----------------------+
| Argument | HW Name              | HW Type   | HW Usage | HW Info               |
+----------+----------------------+-----------+----------+-----------------------+
| vx1      | m_axi_kernel_x1      | interface |          |                       |
| vx1      | s_axi_control vx1_1  | register  | offset   | offset=0x10, range=32 |
| vx1      | s_axi_control vx1_2  | register  | offset   | offset=0x14, range=32 |
| vx2      | m_axi_kernel_x2      | interface |          |                       |
| vx2      | s_axi_control vx2_1  | register  | offset   | offset=0x1c, range=32 |
| vx2      | s_axi_control vx2_2  | register  | offset   | offset=0x20, range=32 |
| vy_1     | m_axi_kernel_y_1     | interface |          |                       |
| vy_1     | s_axi_control vy_1_1 | register  | offset   | offset=0x28, range=32 |
| vy_1     | s_axi_control vy_1_2 | register  | offset   | offset=0x2c, range=32 |
| vy_2     | m_axi_kernel_y_2     | interface |          |                       |
| vy_2     | s_axi_control vy_2_1 | register  | offset   | offset=0x34, range=32 |
| vy_2     | s_axi_control vy_2_2 | register  | offset   | offset=0x38, range=32 |
| vA       | m_axi_kernel_A       | interface |          |                       |
| vA       | s_axi_control vA_1   | register  | offset   | offset=0x40, range=32 |
| vA       | s_axi_control vA_2   | register  | offset   | offset=0x44, range=32 |
+----------+----------------------+-----------+----------+-----------------------+


================================================================
== M_AXI Burst Information
================================================================
* Burst Summary
+------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| HW Interface     | Loop             | Message                                                                                                                                                                                                                      | Location                  |
+------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| m_axi_kernel_A   | VITIS_LOOP_14_1  | Multiple burst reads of length 10000 and bit width 1024. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. | code_generated.cpp:14:19  |
| m_axi_kernel_y_1 | VITIS_LOOP_39_1  | Multiple burst reads of length 25 and bit width 1024. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.    | code_generated.cpp:39:19  |
| m_axi_kernel_x1  | VITIS_LOOP_62_1  | Multiple burst reads of length 25 and bit width 1024. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.    | code_generated.cpp:62:19  |
| m_axi_kernel_x2  | VITIS_LOOP_85_1  | Multiple burst reads of length 25 and bit width 1024. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.    | code_generated.cpp:85:19  |
| m_axi_kernel_y_2 | VITIS_LOOP_108_1 | Multiple burst reads of length 25 and bit width 1024. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.    | code_generated.cpp:108:20 |
| m_axi_kernel_x1  | VITIS_LOOP_131_1 | Multiple burst writes of length 25 and bit width 1024. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.   | code_generated.cpp:131:20 |
| m_axi_kernel_x2  | VITIS_LOOP_155_1 | Multiple burst writes of length 25 and bit width 1024. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.   | code_generated.cpp:155:20 |
+------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+

* Bursts and Widening Missed
+------------------+----------+----------------------------------------------------------------------------------------------------------------------+---------------------------+
| HW Interface     | Variable | Problem                                                                                                              | Location                  |
+------------------+----------+----------------------------------------------------------------------------------------------------------------------+---------------------------+
| m_axi_kernel_x2  | vx2      | Could not widen since the size of type 'i1024' is greater than or equal to the max_widen_bitwidth threshold of '64'. | code_generated.cpp:155:20 |
| m_axi_kernel_x1  | vx1      | Could not widen since the size of type 'i1024' is greater than or equal to the max_widen_bitwidth threshold of '64'. | code_generated.cpp:131:20 |
| m_axi_kernel_y_2 | vy_2     | Could not widen since the size of type 'i1024' is greater than or equal to the max_widen_bitwidth threshold of '64'. | code_generated.cpp:108:20 |
| m_axi_kernel_x2  | vx2      | Could not widen since the size of type 'i1024' is greater than or equal to the max_widen_bitwidth threshold of '64'. | code_generated.cpp:85:19  |
| m_axi_kernel_x1  | vx1      | Could not widen since the size of type 'i1024' is greater than or equal to the max_widen_bitwidth threshold of '64'. | code_generated.cpp:62:19  |
| m_axi_kernel_y_1 | vy_1     | Could not widen since the size of type 'i1024' is greater than or equal to the max_widen_bitwidth threshold of '64'. | code_generated.cpp:39:19  |
| m_axi_kernel_A   | vA       | Could not widen since the size of type 'i1024' is greater than or equal to the max_widen_bitwidth threshold of '64'. | code_generated.cpp:14:19  |
+------------------+----------+----------------------------------------------------------------------------------------------------------------------+---------------------------+


