Qflow static timing analysis logfile created on pon, 15 cze 2020, 18:55:31 CEST
Converting qrouter output to vesta delay format
Running rc2dly -r PPA_adder.rc -l /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib -d PPA_adder.dly
Converting qrouter output to SPEF delay format
Running rc2dly -D : -r PPA_adder.rc -l /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib -d PPA_adder.spef
Converting qrouter output to SDF delay format
Running rc2dly -r PPA_adder.rc -l /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib -d PPA_adder.sdf
Running vesta static timing analysis with back-annotated extracted wire delays
vesta -c -d PPA_adder.dly --long PPA_adder.rtlnopwr.v /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib
----------------------------------------------
Vesta static timing analysis tool
for qflow 1.3.17
(c) 2013-2018 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "osu035_stdcells"
End of library at line 6636
Parsing module "PPA_adder"
Lib read /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib:  Processed 6637 lines.
Verilog netlist read:  Processed 601 lines.
Number of paths analyzed:  0

Top 0 maximum delay paths:
Computed maximum clock frequency (zero margin) = inf MHz
-----------------------------------------

Number of paths analyzed:  0

Top 0 minimum delay paths:
Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  7

Top 7 maximum delay paths:
Path input pin sum_comp_2[0] to output pin result[5] delay 1768.67 ps
      0.2 ps    sum_comp_2[0]:              ->  NOR2X1_13/A
    106.3 ps             _15_:  NOR2X1_13/Y ->    INVX1_5/A
    188.1 ps      Carry_in_p0:    INVX1_5/Y ->  NAND2X1_7/A
    286.8 ps              _2_:  NAND2X1_7/Y ->  NAND2X1_8/B
    453.5 ps  Carry_in_g0_new:  NAND2X1_8/Y ->  NAND2X1_9/A
    585.3 ps             _22_:  NAND2X1_9/Y -> NAND2X1_10/B
    791.2 ps             S2_c: NAND2X1_10/Y -> NAND2X1_13/A
    937.2 ps             _26_: NAND2X1_13/Y -> NAND2X1_14/B
   1145.1 ps             S4_c: NAND2X1_14/Y ->  NAND2X1_1/A
   1290.8 ps             _30_:  NAND2X1_1/Y ->  NAND2X1_2/B
   1429.9 ps             S5_c:  NAND2X1_2/Y ->   AND2X2_7/A
   1600.9 ps             _14_:   AND2X2_7/Y ->  NOR2X1_12/B
   1661.7 ps             S5_s:  NOR2X1_12/Y ->    BUFX2_5/A
   1768.7 ps        result[5]:    BUFX2_5/Y -> result[5]

Path input pin sum_comp_2[0] to output pin result[4] delay 1512.03 ps
      0.2 ps    sum_comp_2[0]:              ->  NOR2X1_13/A
    106.3 ps             _15_:  NOR2X1_13/Y ->    INVX1_5/A
    188.1 ps      Carry_in_p0:    INVX1_5/Y ->  NAND2X1_7/A
    286.8 ps              _2_:  NAND2X1_7/Y ->  NAND2X1_8/B
    453.5 ps  Carry_in_g0_new:  NAND2X1_8/Y ->  NAND2X1_9/A
    585.3 ps             _22_:  NAND2X1_9/Y -> NAND2X1_10/B
    791.2 ps             S2_c: NAND2X1_10/Y -> NAND2X1_13/A
    937.2 ps             _26_: NAND2X1_13/Y -> NAND2X1_14/B
   1145.2 ps             S4_c: NAND2X1_14/Y ->   AND2X2_6/A
   1343.6 ps             _12_:   AND2X2_6/Y ->  NOR2X1_10/B
   1404.9 ps             S4_s:  NOR2X1_10/Y ->    BUFX2_4/A
   1512.0 ps        result[4]:    BUFX2_4/Y -> result[4]

Path input pin sum_comp_2[0] to output pin c_out delay 1494.57 ps
      0.2 ps    sum_comp_2[0]:              ->  NOR2X1_13/A
    106.3 ps             _15_:  NOR2X1_13/Y ->    INVX1_5/A
    188.1 ps      Carry_in_p0:    INVX1_5/Y ->  NAND2X1_7/A
    286.8 ps              _2_:  NAND2X1_7/Y ->  NAND2X1_8/B
    453.5 ps  Carry_in_g0_new:  NAND2X1_8/Y ->  NAND2X1_9/A
    585.3 ps             _22_:  NAND2X1_9/Y -> NAND2X1_10/B
    791.2 ps             S2_c: NAND2X1_10/Y -> NAND2X1_13/A
    937.2 ps             _26_: NAND2X1_13/Y -> NAND2X1_14/B
   1145.1 ps             S4_c: NAND2X1_14/Y ->  NAND2X1_3/A
   1291.2 ps             _32_:  NAND2X1_3/Y ->  NAND2X1_4/B
   1374.2 ps              _0_:  NAND2X1_4/Y ->    BUFX2_6/A
   1494.6 ps            c_out:    BUFX2_6/Y -> c_out

Path input pin sum_comp_2[0] to output pin result[3] delay 1415.37 ps
      0.2 ps    sum_comp_2[0]:              ->  NOR2X1_13/A
    106.3 ps             _15_:  NOR2X1_13/Y ->    INVX1_5/A
    188.1 ps      Carry_in_p0:    INVX1_5/Y ->  NAND2X1_7/A
    286.8 ps              _2_:  NAND2X1_7/Y ->  NAND2X1_8/B
    453.5 ps  Carry_in_g0_new:  NAND2X1_8/Y ->  NAND2X1_9/A
    585.3 ps             _22_:  NAND2X1_9/Y -> NAND2X1_10/B
    791.5 ps             S2_c: NAND2X1_10/Y -> NAND2X1_11/A
    937.1 ps             _24_: NAND2X1_11/Y -> NAND2X1_12/B
   1076.5 ps             S3_c: NAND2X1_12/Y ->   AND2X2_5/A
   1247.6 ps             _10_:   AND2X2_5/Y ->   NOR2X1_8/B
   1308.4 ps             S3_s:   NOR2X1_8/Y ->    BUFX2_3/A
   1415.4 ps        result[3]:    BUFX2_3/Y -> result[3]

Path input pin sum_comp_2[0] to output pin result[2] delay 1158.04 ps
      0.2 ps    sum_comp_2[0]:              ->  NOR2X1_13/A
    106.3 ps             _15_:  NOR2X1_13/Y ->    INVX1_5/A
    188.1 ps      Carry_in_p0:    INVX1_5/Y ->  NAND2X1_7/A
    286.8 ps              _2_:  NAND2X1_7/Y ->  NAND2X1_8/B
    453.5 ps  Carry_in_g0_new:  NAND2X1_8/Y ->  NAND2X1_9/A
    585.3 ps             _22_:  NAND2X1_9/Y -> NAND2X1_10/B
    791.4 ps             S2_c: NAND2X1_10/Y ->   AND2X2_4/A
    989.8 ps              _8_:   AND2X2_4/Y ->   NOR2X1_6/B
   1050.9 ps             S2_s:   NOR2X1_6/Y ->    BUFX2_2/A
   1158.0 ps        result[2]:    BUFX2_2/Y -> result[2]

Path input pin sum_comp_2[0] to output pin result[1] delay 806.235 ps
      0.2 ps    sum_comp_2[0]:             -> NOR2X1_13/A
    106.3 ps             _15_: NOR2X1_13/Y ->   INVX1_5/A
    188.1 ps      Carry_in_p0:   INVX1_5/Y -> NAND2X1_7/A
    286.8 ps              _2_: NAND2X1_7/Y -> NAND2X1_8/B
    453.6 ps  Carry_in_g0_new: NAND2X1_8/Y ->  AND2X2_3/A
    638.2 ps              _6_:  AND2X2_3/Y ->  NOR2X1_4/B
    699.2 ps             S1_s:  NOR2X1_4/Y ->   BUFX2_1/A
    806.2 ps        result[1]:   BUFX2_1/Y -> result[1]

Path input pin sum_comp_1[0] to output pin result[0] delay 609.072 ps
      0.1 ps  sum_comp_1[0]:             -> NOR2X1_13/B
     88.6 ps           _15_: NOR2X1_13/Y -> NOR2X1_14/A
    244.1 ps           S0_h: NOR2X1_14/Y ->  AND2X2_2/B
    440.3 ps            _4_:  AND2X2_2/Y ->  NOR2X1_2/B
    501.9 ps           S0_s:  NOR2X1_2/Y ->   BUFX2_7/A
    609.1 ps      result[0]:   BUFX2_7/Y -> result[0]

-----------------------------------------

Number of paths analyzed:  7

Top 7 minimum delay paths:
Path input pin c_in to output pin result[0] delay 264.119 ps
      0.2 ps       c_in:            -> NOR2X1_1/A
     81.4 ps        _3_: NOR2X1_1/Y -> NOR2X1_2/A
    156.3 ps       S0_s: NOR2X1_2/Y ->  BUFX2_7/A
    264.1 ps  result[0]:  BUFX2_7/Y -> result[0]

Path input pin c_in to output pin result[1] delay 456.432 ps
      0.2 ps             c_in:             -> NAND2X1_7/B
     57.7 ps              _2_: NAND2X1_7/Y -> NAND2X1_8/B
    173.6 ps  Carry_in_g0_new: NAND2X1_8/Y ->  NOR2X1_3/A
    270.6 ps              _5_:  NOR2X1_3/Y ->  NOR2X1_4/A
    348.1 ps             S1_s:  NOR2X1_4/Y ->   BUFX2_1/A
    456.4 ps        result[1]:   BUFX2_1/Y -> result[1]

Path input pin sum_comp_2[5] to output pin c_out delay 463.752 ps
      0.1 ps  sum_comp_2[5]:             -> AND2X2_13/A
    131.3 ps             g5: AND2X2_13/Y ->   INVX1_3/A
    199.6 ps           _33_:   INVX1_3/Y -> NAND2X1_6/A
    248.1 ps          g_5_4: NAND2X1_6/Y ->   INVX1_2/A
    311.6 ps           _31_:   INVX1_2/Y -> NAND2X1_4/A
    360.0 ps            _0_: NAND2X1_4/Y ->   BUFX2_6/A
    463.8 ps          c_out:   BUFX2_6/Y -> c_out

Path input pin sum_comp_1[3] to output pin result[3] delay 501.273 ps
      0.1 ps  sum_comp_1[3]:             -> NOR2X1_19/B
     88.7 ps           _18_: NOR2X1_19/Y -> NOR2X1_20/A
    220.3 ps           S3_h: NOR2X1_20/Y ->  NOR2X1_7/B
    315.3 ps            _9_:  NOR2X1_7/Y ->  NOR2X1_8/A
    393.0 ps           S3_s:  NOR2X1_8/Y ->   BUFX2_3/A
    501.3 ps      result[3]:   BUFX2_3/Y -> result[3]

Path input pin sum_comp_1[4] to output pin result[4] delay 501.73 ps
      0.1 ps  sum_comp_1[4]:             -> NOR2X1_21/B
     88.8 ps           _19_: NOR2X1_21/Y -> NOR2X1_22/A
    220.3 ps           S4_h: NOR2X1_22/Y ->  NOR2X1_9/B
    315.5 ps           _11_:  NOR2X1_9/Y -> NOR2X1_10/A
    393.3 ps           S4_s: NOR2X1_10/Y ->   BUFX2_4/A
    501.7 ps      result[4]:   BUFX2_4/Y -> result[4]

Path input pin sum_comp_1[2] to output pin result[2] delay 501.758 ps
      0.1 ps  sum_comp_1[2]:             -> NOR2X1_17/B
     89.0 ps           _17_: NOR2X1_17/Y -> NOR2X1_18/A
    220.7 ps           S2_h: NOR2X1_18/Y ->  NOR2X1_5/B
    315.7 ps            _7_:  NOR2X1_5/Y ->  NOR2X1_6/A
    393.4 ps           S2_s:  NOR2X1_6/Y ->   BUFX2_2/A
    501.8 ps      result[2]:   BUFX2_2/Y -> result[2]

Path input pin sum_comp_1[5] to output pin result[5] delay 501.819 ps
      0.1 ps  sum_comp_1[5]:             -> NOR2X1_23/B
     89.1 ps           _20_: NOR2X1_23/Y -> NOR2X1_24/A
    220.7 ps           S5_h: NOR2X1_24/Y -> NOR2X1_11/B
    315.8 ps           _13_: NOR2X1_11/Y -> NOR2X1_12/A
    393.5 ps           S5_s: NOR2X1_12/Y ->   BUFX2_5/A
    501.8 ps      result[5]:   BUFX2_5/Y -> result[5]

-----------------------------------------

