Analysis & Synthesis report for digital_recognition
Thu Jan 21 11:04:47 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top_digital_recognition|vip:u_vip|projection:u_projection|cur_state
 12. State Machine - |top_digital_recognition|i2c_dri:u_i2c_dri|cur_state
 13. Registers Protected by Synthesis
 14. User-Specified and Inferred Latches
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Added for RAM Pass-Through Logic
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
 22. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated
 23. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p
 24. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p
 25. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram
 26. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp
 27. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp
 28. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
 29. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11
 30. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 31. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe11
 32. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 33. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated
 34. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p
 35. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p
 36. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram
 37. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp
 38. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp|dffpipe_pe9:dffpipe3
 39. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp
 40. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp
 41. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 42. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4
 43. Source assignments for vip:u_vip|digital_recognition:u_digital_recognition
 44. Source assignments for vip:u_vip|projection:u_projection|myram:u_h_myram|altsyncram:mem_rtl_0|altsyncram_kic1:auto_generated
 45. Source assignments for vip:u_vip|projection:u_projection|myram:u_v_myram|altsyncram:mem_rtl_0|altsyncram_cfc1:auto_generated
 46. Parameter Settings for User Entity Instance: Top-level Entity: |top_digital_recognition
 47. Parameter Settings for User Entity Instance: pll:u_pll|altpll:altpll_component
 48. Parameter Settings for User Entity Instance: i2c_dri:u_i2c_dri
 49. Parameter Settings for User Entity Instance: cmos_capture_data:u_cmos_capture_data
 50. Parameter Settings for User Entity Instance: picture_size:u_picture_size
 51. Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
 52. Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 53. Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl
 54. Parameter Settings for User Entity Instance: lcd:u_lcd|clk_div:u_clk_div
 55. Parameter Settings for User Entity Instance: lcd:u_lcd|altclkctrl:clk_ctrl
 56. Parameter Settings for User Entity Instance: lcd:u_lcd|lcd_driver:u_lcd_driver
 57. Parameter Settings for User Entity Instance: vip:u_vip
 58. Parameter Settings for User Entity Instance: vip:u_vip|projection:u_projection
 59. Parameter Settings for User Entity Instance: vip:u_vip|projection:u_projection|myram:u_h_myram
 60. Parameter Settings for User Entity Instance: vip:u_vip|projection:u_projection|myram:u_v_myram
 61. Parameter Settings for User Entity Instance: vip:u_vip|projection:u_projection|myram:u_col_border_myram
 62. Parameter Settings for User Entity Instance: vip:u_vip|projection:u_projection|myram:u_row_border_myram
 63. Parameter Settings for User Entity Instance: vip:u_vip|digital_recognition:u_digital_recognition
 64. Parameter Settings for User Entity Instance: seg_bcd_dri:u_seg_bcd_dri
 65. Parameter Settings for Inferred Entity Instance: vip:u_vip|projection:u_projection|myram:u_h_myram|altsyncram:mem_rtl_0
 66. Parameter Settings for Inferred Entity Instance: vip:u_vip|projection:u_projection|myram:u_v_myram|altsyncram:mem_rtl_0
 67. Parameter Settings for Inferred Entity Instance: vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult0
 68. Parameter Settings for Inferred Entity Instance: vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult5
 69. Parameter Settings for Inferred Entity Instance: vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult2
 70. Parameter Settings for Inferred Entity Instance: vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult0
 71. Parameter Settings for Inferred Entity Instance: vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult4
 72. Parameter Settings for Inferred Entity Instance: vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult3
 73. Parameter Settings for Inferred Entity Instance: vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult1
 74. Parameter Settings for Inferred Entity Instance: vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult2
 75. Parameter Settings for Inferred Entity Instance: vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult5
 76. altpll Parameter Settings by Entity Instance
 77. dcfifo Parameter Settings by Entity Instance
 78. altsyncram Parameter Settings by Entity Instance
 79. lpm_mult Parameter Settings by Entity Instance
 80. Port Connectivity Checks: "seg_bcd_dri:u_seg_bcd_dri"
 81. Port Connectivity Checks: "vip:u_vip|digital_recognition:u_digital_recognition"
 82. Port Connectivity Checks: "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr"
 83. Port Connectivity Checks: "vip:u_vip"
 84. Port Connectivity Checks: "lcd:u_lcd"
 85. Port Connectivity Checks: "sdram_top:u_sdram_top"
 86. Port Connectivity Checks: "cmos_capture_data:u_cmos_capture_data"
 87. Port Connectivity Checks: "i2c_dri:u_i2c_dri"
 88. Elapsed Time Per Partition
 89. Analysis & Synthesis Messages
 90. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jan 21 11:04:47 2021       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; digital_recognition                         ;
; Top-level Entity Name              ; top_digital_recognition                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,782                                       ;
;     Total combinational functions  ; 2,325                                       ;
;     Dedicated logic registers      ; 1,132                                       ;
; Total registers                    ; 1132                                        ;
; Total pins                         ; 92                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 34,848                                      ;
; Embedded Multiplier 9-bit elements ; 8                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                              ;
+----------------------------------------------------------------------------+-------------------------+---------------------+
; Option                                                                     ; Setting                 ; Default Value       ;
+----------------------------------------------------------------------------+-------------------------+---------------------+
; Device                                                                     ; EP4CE10F17C8            ;                     ;
; Top-level entity name                                                      ; top_digital_recognition ; digital_recognition ;
; Family name                                                                ; Cyclone IV E            ; Cyclone IV GX       ;
; Use smart compilation                                                      ; Off                     ; Off                 ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                      ; On                  ;
; Enable compact report table                                                ; Off                     ; Off                 ;
; Restructure Multiplexers                                                   ; Auto                    ; Auto                ;
; Create Debugging Nodes for IP Cores                                        ; Off                     ; Off                 ;
; Preserve fewer node names                                                  ; On                      ; On                  ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                     ; Off                 ;
; Verilog Version                                                            ; Verilog_2001            ; Verilog_2001        ;
; VHDL Version                                                               ; VHDL_1993               ; VHDL_1993           ;
; State Machine Processing                                                   ; Auto                    ; Auto                ;
; Safe State Machine                                                         ; Off                     ; Off                 ;
; Extract Verilog State Machines                                             ; On                      ; On                  ;
; Extract VHDL State Machines                                                ; On                      ; On                  ;
; Ignore Verilog initial constructs                                          ; Off                     ; Off                 ;
; Iteration limit for constant Verilog loops                                 ; 5000                    ; 5000                ;
; Iteration limit for non-constant Verilog loops                             ; 250                     ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                      ; On                  ;
; Infer RAMs from Raw Logic                                                  ; On                      ; On                  ;
; Parallel Synthesis                                                         ; On                      ; On                  ;
; DSP Block Balancing                                                        ; Auto                    ; Auto                ;
; NOT Gate Push-Back                                                         ; On                      ; On                  ;
; Power-Up Don't Care                                                        ; On                      ; On                  ;
; Remove Redundant Logic Cells                                               ; Off                     ; Off                 ;
; Remove Duplicate Registers                                                 ; On                      ; On                  ;
; Ignore CARRY Buffers                                                       ; Off                     ; Off                 ;
; Ignore CASCADE Buffers                                                     ; Off                     ; Off                 ;
; Ignore GLOBAL Buffers                                                      ; Off                     ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                     ; Off                 ;
; Ignore LCELL Buffers                                                       ; Off                     ; Off                 ;
; Ignore SOFT Buffers                                                        ; On                      ; On                  ;
; Limit AHDL Integers to 32 Bits                                             ; Off                     ; Off                 ;
; Optimization Technique                                                     ; Balanced                ; Balanced            ;
; Carry Chain Length                                                         ; 70                      ; 70                  ;
; Auto Carry Chains                                                          ; On                      ; On                  ;
; Auto Open-Drain Pins                                                       ; On                      ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                     ; Off                 ;
; Auto ROM Replacement                                                       ; On                      ; On                  ;
; Auto RAM Replacement                                                       ; On                      ; On                  ;
; Auto DSP Block Replacement                                                 ; On                      ; On                  ;
; Auto Shift Register Replacement                                            ; Auto                    ; Auto                ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                    ; Auto                ;
; Auto Clock Enable Replacement                                              ; On                      ; On                  ;
; Strict RAM Replacement                                                     ; Off                     ; Off                 ;
; Allow Synchronous Control Signals                                          ; On                      ; On                  ;
; Force Use of Synchronous Clear Signals                                     ; Off                     ; Off                 ;
; Auto RAM Block Balancing                                                   ; On                      ; On                  ;
; Auto RAM to Logic Cell Conversion                                          ; Off                     ; Off                 ;
; Auto Resource Sharing                                                      ; Off                     ; Off                 ;
; Allow Any RAM Size For Recognition                                         ; Off                     ; Off                 ;
; Allow Any ROM Size For Recognition                                         ; Off                     ; Off                 ;
; Allow Any Shift Register Size For Recognition                              ; Off                     ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                        ; On                      ; On                  ;
; Ignore translate_off and synthesis_off directives                          ; Off                     ; Off                 ;
; Timing-Driven Synthesis                                                    ; On                      ; On                  ;
; Report Parameter Settings                                                  ; On                      ; On                  ;
; Report Source Assignments                                                  ; On                      ; On                  ;
; Report Connectivity Checks                                                 ; On                      ; On                  ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                     ; Off                 ;
; Synchronization Register Chain Length                                      ; 2                       ; 2                   ;
; PowerPlay Power Optimization                                               ; Normal compilation      ; Normal compilation  ;
; HDL message level                                                          ; Level2                  ; Level2              ;
; Suppress Register Optimization Related Messages                            ; Off                     ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                    ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                    ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                     ; 100                 ;
; Clock MUX Protection                                                       ; On                      ; On                  ;
; Auto Gated Clock Conversion                                                ; Off                     ; Off                 ;
; Block Design Naming                                                        ; Auto                    ; Auto                ;
; SDC constraint protection                                                  ; Off                     ; Off                 ;
; Synthesis Effort                                                           ; Auto                    ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                      ; On                  ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                     ; Off                 ;
; Analysis & Synthesis Message Level                                         ; Medium                  ; Medium              ;
; Disable Register Merging Across Hierarchies                                ; Auto                    ; Auto                ;
; Resource Aware Inference For Block RAM                                     ; On                      ; On                  ;
; Synthesis Seed                                                             ; 1                       ; 1                   ;
+----------------------------------------------------------------------------+-------------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                 ;
+---------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                        ; Library ;
+---------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; ../rtl/vip/digital_recognition.v      ; yes             ; User Verilog HDL File        ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/rtl/vip/digital_recognition.v      ;         ;
; ../rtl/vip/vip.v                      ; yes             ; User Verilog HDL File        ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/rtl/vip/vip.v                      ;         ;
; ../rtl/seg_bcd_dri.v                  ; yes             ; User Verilog HDL File        ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/rtl/seg_bcd_dri.v                  ;         ;
; ../rtl/top_digital_recognition.v      ; yes             ; User Verilog HDL File        ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/rtl/top_digital_recognition.v      ;         ;
; ../rtl/vip/rgb2ycbcr.v                ; yes             ; User Verilog HDL File        ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/rtl/vip/rgb2ycbcr.v                ;         ;
; ../rtl/vip/projection.v               ; yes             ; User Verilog HDL File        ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/rtl/vip/projection.v               ;         ;
; ../rtl/vip/myram.v                    ; yes             ; User Verilog HDL File        ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/rtl/vip/myram.v                    ;         ;
; ../rtl/vip/binarization.v             ; yes             ; User Verilog HDL File        ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/rtl/vip/binarization.v             ;         ;
; ../rtl/lcd/rd_id.v                    ; yes             ; User Verilog HDL File        ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/rtl/lcd/rd_id.v                    ;         ;
; ../rtl/lcd/lcd_driver.v               ; yes             ; User Verilog HDL File        ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/rtl/lcd/lcd_driver.v               ;         ;
; ../rtl/lcd/lcd.v                      ; yes             ; User Verilog HDL File        ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/rtl/lcd/lcd.v                      ;         ;
; ../rtl/lcd/clk_div.v                  ; yes             ; User Verilog HDL File        ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/rtl/lcd/clk_div.v                  ;         ;
; ../rtl/sdram/wrfifo.v                 ; yes             ; User Wizard-Generated File   ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/rtl/sdram/wrfifo.v                 ;         ;
; ../rtl/sdram/sdram_top.v              ; yes             ; User Verilog HDL File        ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/rtl/sdram/sdram_top.v              ;         ;
; ../rtl/sdram/sdram_para.v             ; yes             ; User Verilog HDL File        ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/rtl/sdram/sdram_para.v             ;         ;
; ../rtl/sdram/sdram_fifo_ctrl.v        ; yes             ; User Verilog HDL File        ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/rtl/sdram/sdram_fifo_ctrl.v        ;         ;
; ../rtl/sdram/sdram_data.v             ; yes             ; User Verilog HDL File        ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/rtl/sdram/sdram_data.v             ;         ;
; ../rtl/sdram/sdram_ctrl.v             ; yes             ; User Verilog HDL File        ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/rtl/sdram/sdram_ctrl.v             ;         ;
; ../rtl/sdram/sdram_controller.v       ; yes             ; User Verilog HDL File        ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/rtl/sdram/sdram_controller.v       ;         ;
; ../rtl/sdram/sdram_cmd.v              ; yes             ; User Verilog HDL File        ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/rtl/sdram/sdram_cmd.v              ;         ;
; ../rtl/sdram/rdfifo.v                 ; yes             ; User Wizard-Generated File   ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/rtl/sdram/rdfifo.v                 ;         ;
; ../rtl/ov5640/picture_size.v          ; yes             ; User Verilog HDL File        ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/rtl/ov5640/picture_size.v          ;         ;
; ../rtl/ov5640/i2c_ov5640_rgb565_cfg.v ; yes             ; User Verilog HDL File        ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/rtl/ov5640/i2c_ov5640_rgb565_cfg.v ;         ;
; ../rtl/ov5640/i2c_dri.v               ; yes             ; User Verilog HDL File        ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/rtl/ov5640/i2c_dri.v               ;         ;
; ../rtl/ov5640/cmos_capture_data.v     ; yes             ; User Verilog HDL File        ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/rtl/ov5640/cmos_capture_data.v     ;         ;
; ipcore/pll.v                          ; yes             ; User Wizard-Generated File   ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/par/ipcore/pll.v                   ;         ;
; altpll.tdf                            ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/altpll.tdf                                                ;         ;
; aglobal131.inc                        ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/aglobal131.inc                                            ;         ;
; stratix_pll.inc                       ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/stratix_pll.inc                                           ;         ;
; stratixii_pll.inc                     ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/stratixii_pll.inc                                         ;         ;
; cycloneii_pll.inc                     ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/cycloneii_pll.inc                                         ;         ;
; db/pll_altpll.v                       ; yes             ; Auto-Generated Megafunction  ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/par/db/pll_altpll.v                ;         ;
; dcfifo.tdf                            ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/dcfifo.tdf                                                ;         ;
; lpm_counter.inc                       ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/lpm_counter.inc                                           ;         ;
; lpm_add_sub.inc                       ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/lpm_add_sub.inc                                           ;         ;
; altdpram.inc                          ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/altdpram.inc                                              ;         ;
; a_graycounter.inc                     ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/a_graycounter.inc                                         ;         ;
; a_fefifo.inc                          ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/a_fefifo.inc                                              ;         ;
; a_gray2bin.inc                        ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/a_gray2bin.inc                                            ;         ;
; dffpipe.inc                           ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/dffpipe.inc                                               ;         ;
; alt_sync_fifo.inc                     ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/alt_sync_fifo.inc                                         ;         ;
; lpm_compare.inc                       ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/lpm_compare.inc                                           ;         ;
; altsyncram_fifo.inc                   ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/altsyncram_fifo.inc                                       ;         ;
; db/dcfifo_nnl1.tdf                    ; yes             ; Auto-Generated Megafunction  ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/par/db/dcfifo_nnl1.tdf             ;         ;
; db/a_gray2bin_7ib.tdf                 ; yes             ; Auto-Generated Megafunction  ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/par/db/a_gray2bin_7ib.tdf          ;         ;
; db/a_graycounter_677.tdf              ; yes             ; Auto-Generated Megafunction  ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/par/db/a_graycounter_677.tdf       ;         ;
; db/a_graycounter_2lc.tdf              ; yes             ; Auto-Generated Megafunction  ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/par/db/a_graycounter_2lc.tdf       ;         ;
; db/altsyncram_em31.tdf                ; yes             ; Auto-Generated Megafunction  ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/par/db/altsyncram_em31.tdf         ;         ;
; db/dffpipe_pe9.tdf                    ; yes             ; Auto-Generated Megafunction  ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/par/db/dffpipe_pe9.tdf             ;         ;
; db/alt_synch_pipe_vd8.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/par/db/alt_synch_pipe_vd8.tdf      ;         ;
; db/dffpipe_qe9.tdf                    ; yes             ; Auto-Generated Megafunction  ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/par/db/dffpipe_qe9.tdf             ;         ;
; db/cmpr_c66.tdf                       ; yes             ; Auto-Generated Megafunction  ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/par/db/cmpr_c66.tdf                ;         ;
; db/cmpr_b66.tdf                       ; yes             ; Auto-Generated Megafunction  ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/par/db/cmpr_b66.tdf                ;         ;
; db/mux_j28.tdf                        ; yes             ; Auto-Generated Megafunction  ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/par/db/mux_j28.tdf                 ;         ;
; db/dcfifo_aol1.tdf                    ; yes             ; Auto-Generated Megafunction  ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/par/db/dcfifo_aol1.tdf             ;         ;
; db/alt_synch_pipe_e98.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/par/db/alt_synch_pipe_e98.tdf      ;         ;
; db/alt_synch_pipe_0e8.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/par/db/alt_synch_pipe_0e8.tdf      ;         ;
; db/dffpipe_re9.tdf                    ; yes             ; Auto-Generated Megafunction  ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/par/db/dffpipe_re9.tdf             ;         ;
; altclkctrl.tdf                        ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/altclkctrl.tdf                                            ;         ;
; db/altclkctrl_eec.tdf                 ; yes             ; Auto-Generated Megafunction  ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/par/db/altclkctrl_eec.tdf          ;         ;
; altsyncram.tdf                        ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/altsyncram.tdf                                            ;         ;
; stratix_ram_block.inc                 ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/stratix_ram_block.inc                                     ;         ;
; lpm_mux.inc                           ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/lpm_mux.inc                                               ;         ;
; lpm_decode.inc                        ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/lpm_decode.inc                                            ;         ;
; a_rdenreg.inc                         ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/a_rdenreg.inc                                             ;         ;
; altrom.inc                            ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/altrom.inc                                                ;         ;
; altram.inc                            ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/altram.inc                                                ;         ;
; db/altsyncram_kic1.tdf                ; yes             ; Auto-Generated Megafunction  ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/par/db/altsyncram_kic1.tdf         ;         ;
; db/altsyncram_cfc1.tdf                ; yes             ; Auto-Generated Megafunction  ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/par/db/altsyncram_cfc1.tdf         ;         ;
; lpm_mult.tdf                          ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/lpm_mult.tdf                                              ;         ;
; multcore.inc                          ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/multcore.inc                                              ;         ;
; bypassff.inc                          ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/bypassff.inc                                              ;         ;
; altshift.inc                          ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/altshift.inc                                              ;         ;
; db/mult_j8t.tdf                       ; yes             ; Auto-Generated Megafunction  ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/par/db/mult_j8t.tdf                ;         ;
; multcore.tdf                          ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/multcore.tdf                                              ;         ;
; csa_add.inc                           ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/csa_add.inc                                               ;         ;
; mpar_add.inc                          ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/mpar_add.inc                                              ;         ;
; muleabz.inc                           ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/muleabz.inc                                               ;         ;
; mul_lfrg.inc                          ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/mul_lfrg.inc                                              ;         ;
; mul_boothc.inc                        ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/mul_boothc.inc                                            ;         ;
; alt_ded_mult.inc                      ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/alt_ded_mult.inc                                          ;         ;
; alt_ded_mult_y.inc                    ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                        ;         ;
; mpar_add.tdf                          ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/mpar_add.tdf                                              ;         ;
; lpm_add_sub.tdf                       ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf                                           ;         ;
; addcore.inc                           ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/addcore.inc                                               ;         ;
; look_add.inc                          ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/look_add.inc                                              ;         ;
; alt_stratix_add_sub.inc               ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                   ;         ;
; db/add_sub_bfh.tdf                    ; yes             ; Auto-Generated Megafunction  ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/par/db/add_sub_bfh.tdf             ;         ;
; altshift.tdf                          ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/altshift.tdf                                              ;         ;
; db/add_sub_lgh.tdf                    ; yes             ; Auto-Generated Megafunction  ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/par/db/add_sub_lgh.tdf             ;         ;
; db/add_sub_kgh.tdf                    ; yes             ; Auto-Generated Megafunction  ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/par/db/add_sub_kgh.tdf             ;         ;
; db/mult_8ft.tdf                       ; yes             ; Auto-Generated Megafunction  ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/par/db/mult_8ft.tdf                ;         ;
; db/mult_aft.tdf                       ; yes             ; Auto-Generated Megafunction  ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/par/db/mult_aft.tdf                ;         ;
+---------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 2,782   ;
;                                             ;         ;
; Total combinational functions               ; 2325    ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 1153    ;
;     -- 3 input functions                    ; 600     ;
;     -- <=2 input functions                  ; 572     ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 1710    ;
;     -- arithmetic mode                      ; 615     ;
;                                             ;         ;
; Total registers                             ; 1132    ;
;     -- Dedicated logic registers            ; 1132    ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 92      ;
; Total memory bits                           ; 34848   ;
; Embedded Multiplier 9-bit elements          ; 8       ;
; Total PLLs                                  ; 1       ;
;     -- PLLs                                 ; 1       ;
;                                             ;         ;
; Maximum fan-out node                        ; rst_n~0 ;
; Maximum fan-out                             ; 816     ;
; Total fan-out                               ; 12469   ;
; Average fan-out                             ; 3.35    ;
+---------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                  ; Library Name ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top_digital_recognition                            ; 2325 (2)          ; 1132 (0)     ; 34848       ; 8            ; 0       ; 4         ; 92   ; 0            ; |top_digital_recognition                                                                                                                                                                             ; work         ;
;    |cmos_capture_data:u_cmos_capture_data|          ; 35 (35)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|cmos_capture_data:u_cmos_capture_data                                                                                                                                       ; work         ;
;    |i2c_dri:u_i2c_dri|                              ; 105 (105)         ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|i2c_dri:u_i2c_dri                                                                                                                                                           ; work         ;
;    |i2c_ov5640_rgb565_cfg:u_i2c_cfg|                ; 443 (443)         ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|i2c_ov5640_rgb565_cfg:u_i2c_cfg                                                                                                                                             ; work         ;
;    |lcd:u_lcd|                                      ; 256 (0)           ; 35 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|lcd:u_lcd                                                                                                                                                                   ; work         ;
;       |altclkctrl:clk_ctrl|                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|lcd:u_lcd|altclkctrl:clk_ctrl                                                                                                                                               ; work         ;
;          |altclkctrl_eec:auto_generated|            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|lcd:u_lcd|altclkctrl:clk_ctrl|altclkctrl_eec:auto_generated                                                                                                                 ; work         ;
;       |clk_div:u_clk_div|                           ; 16 (16)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|lcd:u_lcd|clk_div:u_clk_div                                                                                                                                                 ; work         ;
;       |lcd_driver:u_lcd_driver|                     ; 238 (238)         ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|lcd:u_lcd|lcd_driver:u_lcd_driver                                                                                                                                           ; work         ;
;       |rd_id:u_rd_id|                               ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|lcd:u_lcd|rd_id:u_rd_id                                                                                                                                                     ; work         ;
;    |picture_size:u_picture_size|                    ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|picture_size:u_picture_size                                                                                                                                                 ; work         ;
;    |pll:u_pll|                                      ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|pll:u_pll                                                                                                                                                                   ; work         ;
;       |altpll:altpll_component|                     ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|pll:u_pll|altpll:altpll_component                                                                                                                                           ; work         ;
;          |pll_altpll:auto_generated|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                 ; work         ;
;    |sdram_top:u_sdram_top|                          ; 482 (0)           ; 338 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top                                                                                                                                                       ; work         ;
;       |sdram_controller:u_sdram_controller|         ; 167 (0)           ; 102 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller                                                                                                                   ; work         ;
;          |sdram_cmd:u_sdram_cmd|                    ; 64 (64)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd                                                                                             ; work         ;
;          |sdram_ctrl:u_sdram_ctrl|                  ; 100 (100)         ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl                                                                                           ; work         ;
;          |sdram_data:u_sdram_data|                  ; 3 (3)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data                                                                                           ; work         ;
;       |sdram_fifo_ctrl:u_sdram_fifo_ctrl|           ; 315 (94)          ; 236 (40)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl                                                                                                                     ; work         ;
;          |rdfifo:u_rdfifo|                          ; 110 (0)           ; 98 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo                                                                                                     ; work         ;
;             |dcfifo:dcfifo_component|               ; 110 (0)           ; 98 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                             ; work         ;
;                |dcfifo_aol1:auto_generated|         ; 110 (15)          ; 98 (37)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated                                                  ; work         ;
;                   |a_gray2bin_7ib:wrptr_g_gray2bin| ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                  ; work         ;
;                   |a_gray2bin_7ib:ws_dgrp_gray2bin| ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                  ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|     ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p                      ; work         ;
;                   |a_graycounter_677:rdptr_g1p|     ; 22 (22)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p                      ; work         ;
;                   |alt_synch_pipe_0e8:ws_dgrp|      ; 0 (0)             ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                       ; work         ;
;                      |dffpipe_re9:dffpipe4|         ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4  ; work         ;
;                   |altsyncram_em31:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram                         ; work         ;
;                   |cmpr_c66:wrfull_eq_comp_lsb|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb                      ; work         ;
;                   |dffpipe_pe9:ws_brp|              ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp                               ; work         ;
;                   |dffpipe_pe9:ws_bwp|              ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp                               ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; work         ;
;          |wrfifo:u_wrfifo|                          ; 111 (0)           ; 98 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo                                                                                                     ; work         ;
;             |dcfifo:dcfifo_component|               ; 111 (0)           ; 98 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component                                                                             ; work         ;
;                |dcfifo_nnl1:auto_generated|         ; 111 (15)          ; 98 (37)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated                                                  ; work         ;
;                   |a_gray2bin_7ib:rdptr_g_gray2bin| ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                  ; work         ;
;                   |a_gray2bin_7ib:rs_dgwp_gray2bin| ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                  ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|     ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p                      ; work         ;
;                   |a_graycounter_677:rdptr_g1p|     ; 23 (23)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p                      ; work         ;
;                   |alt_synch_pipe_vd8:rs_dgwp|      ; 0 (0)             ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp                       ; work         ;
;                      |dffpipe_qe9:dffpipe11|        ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11 ; work         ;
;                   |altsyncram_em31:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram                         ; work         ;
;                   |cmpr_c66:rdempty_eq_comp1_lsb|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb                    ; work         ;
;                   |cmpr_c66:wrfull_eq_comp_lsb|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb                      ; work         ;
;                   |dffpipe_pe9:rs_brp|              ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp                               ; work         ;
;                   |dffpipe_pe9:rs_bwp|              ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp                               ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; work         ;
;    |seg_bcd_dri:u_seg_bcd_dri|                      ; 56 (56)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|seg_bcd_dri:u_seg_bcd_dri                                                                                                                                                   ; work         ;
;    |vip:u_vip|                                      ; 940 (0)           ; 587 (0)      ; 2080        ; 8            ; 0       ; 4         ; 0    ; 0            ; |top_digital_recognition|vip:u_vip                                                                                                                                                                   ; work         ;
;       |binarization:u_binarization|                 ; 3 (3)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|vip:u_vip|binarization:u_binarization                                                                                                                                       ; work         ;
;       |digital_recognition:u_digital_recognition|   ; 530 (477)         ; 251 (251)    ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition                                                                                                                         ; work         ;
;          |lpm_mult:Mult0|                           ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult0                                                                                                          ; work         ;
;             |mult_j8t:auto_generated|               ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult0|mult_j8t:auto_generated                                                                                  ; work         ;
;          |lpm_mult:Mult1|                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult1                                                                                                          ; work         ;
;             |mult_8ft:auto_generated|               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult1|mult_8ft:auto_generated                                                                                  ; work         ;
;          |lpm_mult:Mult2|                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult2                                                                                                          ; work         ;
;             |mult_aft:auto_generated|               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult2|mult_aft:auto_generated                                                                                  ; work         ;
;          |lpm_mult:Mult3|                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult3                                                                                                          ; work         ;
;             |mult_aft:auto_generated|               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult3|mult_aft:auto_generated                                                                                  ; work         ;
;          |lpm_mult:Mult4|                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult4                                                                                                          ; work         ;
;             |mult_8ft:auto_generated|               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult4|mult_8ft:auto_generated                                                                                  ; work         ;
;          |lpm_mult:Mult5|                           ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult5                                                                                                          ; work         ;
;             |mult_j8t:auto_generated|               ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult5|mult_j8t:auto_generated                                                                                  ; work         ;
;       |projection:u_projection|                     ; 291 (165)         ; 263 (103)    ; 2080        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|vip:u_vip|projection:u_projection                                                                                                                                           ; work         ;
;          |myram:u_col_border_myram|                 ; 63 (63)           ; 88 (88)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|vip:u_vip|projection:u_projection|myram:u_col_border_myram                                                                                                                  ; work         ;
;          |myram:u_h_myram|                          ; 26 (26)           ; 26 (26)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|vip:u_vip|projection:u_projection|myram:u_h_myram                                                                                                                           ; work         ;
;             |altsyncram:mem_rtl_0|                  ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|vip:u_vip|projection:u_projection|myram:u_h_myram|altsyncram:mem_rtl_0                                                                                                      ; work         ;
;                |altsyncram_kic1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|vip:u_vip|projection:u_projection|myram:u_h_myram|altsyncram:mem_rtl_0|altsyncram_kic1:auto_generated                                                                       ; work         ;
;          |myram:u_row_border_myram|                 ; 13 (13)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|vip:u_vip|projection:u_projection|myram:u_row_border_myram                                                                                                                  ; work         ;
;          |myram:u_v_myram|                          ; 24 (24)           ; 24 (24)      ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|vip:u_vip|projection:u_projection|myram:u_v_myram                                                                                                                           ; work         ;
;             |altsyncram:mem_rtl_0|                  ; 0 (0)             ; 0 (0)        ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|vip:u_vip|projection:u_projection|myram:u_v_myram|altsyncram:mem_rtl_0                                                                                                      ; work         ;
;                |altsyncram_cfc1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|vip:u_vip|projection:u_projection|myram:u_v_myram|altsyncram:mem_rtl_0|altsyncram_cfc1:auto_generated                                                                       ; work         ;
;       |rgb2ycbcr:u_rgb2ycbcr|                       ; 116 (62)          ; 68 (68)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|vip:u_vip|rgb2ycbcr:u_rgb2ycbcr                                                                                                                                             ; work         ;
;          |lpm_mult:Mult0|                           ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult0                                                                                                                              ; work         ;
;             |multcore:mult_core|                    ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult0|multcore:mult_core                                                                                                           ; work         ;
;          |lpm_mult:Mult2|                           ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult2                                                                                                                              ; work         ;
;             |multcore:mult_core|                    ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult2|multcore:mult_core                                                                                                           ; work         ;
;          |lpm_mult:Mult5|                           ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult5                                                                                                                              ; work         ;
;             |multcore:mult_core|                    ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_digital_recognition|vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult5|multcore:mult_core                                                                                                           ; work         ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|altsyncram:mem_rtl_0|altsyncram_kic1:auto_generated|ALTSYNCRAM                                               ; AUTO ; Simple Dual Port ; 1280         ; 1            ; 1280         ; 1            ; 1280  ; None ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|altsyncram:mem_rtl_0|altsyncram_cfc1:auto_generated|ALTSYNCRAM                                               ; AUTO ; Simple Dual Port ; 800          ; 1            ; 800          ; 1            ; 800   ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                  ; IP Include File                                                                     ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |top_digital_recognition|pll:u_pll                                                               ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/par/ipcore/pll.v   ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/rtl/sdram/rdfifo.v ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo ; E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/rtl/sdram/wrfifo.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |top_digital_recognition|vip:u_vip|projection:u_projection|cur_state   ;
+----------------------+-------------------+----------------------+----------------------+
; Name                 ; cur_state.st_init ; cur_state.st_process ; cur_state.st_project ;
+----------------------+-------------------+----------------------+----------------------+
; cur_state.st_init    ; 0                 ; 0                    ; 0                    ;
; cur_state.st_project ; 1                 ; 0                    ; 1                    ;
; cur_state.st_process ; 1                 ; 1                    ; 0                    ;
+----------------------+-------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_digital_recognition|i2c_dri:u_i2c_dri|cur_state                                                                                                                               ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; Name                 ; cur_state.st_stop ; cur_state.st_data_rd ; cur_state.st_addr_rd ; cur_state.st_data_wr ; cur_state.st_addr8 ; cur_state.st_addr16 ; cur_state.st_sladdr ; cur_state.st_idle ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; cur_state.st_idle    ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ;
; cur_state.st_sladdr  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 1                   ; 1                 ;
; cur_state.st_addr16  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 1                   ; 0                   ; 1                 ;
; cur_state.st_addr8   ; 0                 ; 0                    ; 0                    ; 0                    ; 1                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_wr ; 0                 ; 0                    ; 0                    ; 1                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_addr_rd ; 0                 ; 0                    ; 1                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_rd ; 0                 ; 1                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_stop    ; 1                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                               ;
+----------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; vip:u_vip|digital_recognition:u_digital_recognition|cent_y[10] ; yes                                                              ; yes                                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|cent_y[9]  ; yes                                                              ; yes                                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|cent_y[8]  ; yes                                                              ; yes                                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|cent_y[7]  ; yes                                                              ; yes                                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|cent_y[6]  ; yes                                                              ; yes                                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|cent_y[5]  ; yes                                                              ; yes                                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|cent_y[4]  ; yes                                                              ; yes                                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|cent_y[3]  ; yes                                                              ; yes                                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|cent_y[2]  ; yes                                                              ; yes                                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|cent_y[1]  ; yes                                                              ; yes                                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|cent_y[0]  ; yes                                                              ; yes                                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|num_cnt[1] ; yes                                                              ; yes                                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|num_cnt[0] ; yes                                                              ; yes                                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|num_cnt[5] ; yes                                                              ; yes                                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|num_cnt[4] ; yes                                                              ; yes                                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|num_cnt[3] ; yes                                                              ; yes                                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|num_cnt[2] ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                           ;
+-----------------------------------------------------------------------+--------------------------------------------------------------+------------------------+
; Latch Name                                                            ; Latch Enable Signal                                          ; Free of Timing Hazards ;
+-----------------------------------------------------------------------+--------------------------------------------------------------+------------------------+
; vip:u_vip|digital_recognition:u_digital_recognition|real_num_total[4] ; vip:u_vip|projection:u_projection|project_done_flag          ; yes                    ;
; vip:u_vip|digital_recognition:u_digital_recognition|real_num_total[5] ; vip:u_vip|projection:u_projection|project_done_flag          ; yes                    ;
; vip:u_vip|digital_recognition:u_digital_recognition|real_num_total[6] ; vip:u_vip|projection:u_projection|project_done_flag          ; yes                    ;
; vip:u_vip|digital_recognition:u_digital_recognition|real_num_total[7] ; vip:u_vip|projection:u_projection|project_done_flag          ; yes                    ;
; vip:u_vip|digital_recognition:u_digital_recognition|real_num_total[0] ; vip:u_vip|projection:u_projection|project_done_flag          ; yes                    ;
; vip:u_vip|digital_recognition:u_digital_recognition|real_num_total[1] ; vip:u_vip|projection:u_projection|project_done_flag          ; yes                    ;
; vip:u_vip|digital_recognition:u_digital_recognition|real_num_total[2] ; vip:u_vip|projection:u_projection|project_done_flag          ; yes                    ;
; vip:u_vip|digital_recognition:u_digital_recognition|real_num_total[3] ; vip:u_vip|projection:u_projection|project_done_flag          ; yes                    ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_area[0]       ; vip:u_vip|digital_recognition:u_digital_recognition|row_area ; yes                    ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_area~2        ; vip:u_vip|digital_recognition:u_digital_recognition|col_area ; yes                    ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_area~1        ; vip:u_vip|digital_recognition:u_digital_recognition|col_area ; yes                    ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_area~0        ; vip:u_vip|digital_recognition:u_digital_recognition|col_area ; yes                    ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_area~3        ; vip:u_vip|digital_recognition:u_digital_recognition|col_area ; yes                    ;
; vip:u_vip|projection:u_projection|num_col[0]                          ; vip:u_vip|projection:u_projection|always0                    ; yes                    ;
; vip:u_vip|projection:u_projection|num_col[1]                          ; vip:u_vip|projection:u_projection|always0                    ; yes                    ;
; vip:u_vip|projection:u_projection|num_col[2]                          ; vip:u_vip|projection:u_projection|always0                    ; yes                    ;
; vip:u_vip|projection:u_projection|num_col[3]                          ; vip:u_vip|projection:u_projection|always0                    ; yes                    ;
; vip:u_vip|projection:u_projection|num_row[0]                          ; vip:u_vip|projection:u_projection|always0                    ; yes                    ;
; vip:u_vip|projection:u_projection|num_row[1]                          ; vip:u_vip|projection:u_projection|always0                    ; yes                    ;
; vip:u_vip|projection:u_projection|num_row[2]                          ; vip:u_vip|projection:u_projection|always0                    ; yes                    ;
; vip:u_vip|projection:u_projection|num_row[3]                          ; vip:u_vip|projection:u_projection|always0                    ; yes                    ;
; Number of user-specified and inferred latches = 21                    ;                                                              ;                        ;
+-----------------------------------------------------------------------+--------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Register name                                                                                                                                             ; Reason for Removal                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[15]                                                                                                              ; Stuck at GND due to stuck port data_in                                             ;
; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[13..15]                                                                                                          ; Stuck at GND due to stuck port data_in                                             ;
; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[3..15]                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[3,4]                                                         ; Stuck at GND due to stuck port data_in                                             ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[14,23]                                                                                                           ; Stuck at GND due to stuck port data_in                                             ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[0..5]                                                                                ; Stuck at GND due to stuck port data_in                                             ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[0..5]                                                                                ; Stuck at GND due to stuck port data_in                                             ;
; i2c_dri:u_i2c_dri|addr_t[6,15]                                                                                                                            ; Stuck at GND due to stuck port data_in                                             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[10] ; Lost fanout                                                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[10] ; Lost fanout                                                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[10] ; Lost fanout                                                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[10] ; Lost fanout                                                                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_chg_d0                                                                                            ; Merged with vip:u_vip|digital_recognition:u_digital_recognition|row_border_addr[0] ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_chg_d0                                                                                            ; Merged with vip:u_vip|digital_recognition:u_digital_recognition|col_border_addr[0] ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[0..8]                                                                               ; Stuck at GND due to stuck port data_in                                             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[0..8]                                                                               ; Stuck at GND due to stuck port data_in                                             ;
; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                                                                                        ; Stuck at GND due to stuck port data_in                                             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                                                                                        ; Stuck at GND due to stuck port data_in                                             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                        ; Stuck at GND due to stuck port data_in                                             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                                                                                        ; Stuck at GND due to stuck port data_in                                             ;
; vip:u_vip|projection:u_projection|v_waddr[10]                                                                                                             ; Lost fanout                                                                        ;
; vip:u_vip|projection:u_projection|row_border_addr_wr[1..10]                                                                                               ; Lost fanout                                                                        ;
; vip:u_vip|projection:u_projection|col_border_addr_wr[3..10]                                                                                               ; Lost fanout                                                                        ;
; Total Number of Removed Registers = 83                                                                                                                    ;                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                          ;
+----------------------------------------------+---------------------------+---------------------------------------------------------------------------+
; Register name                                ; Reason for Removal        ; Registers Removed due to This Register                                    ;
+----------------------------------------------+---------------------------+---------------------------------------------------------------------------+
; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[15]           ; Stuck at GND              ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[5],  ;
;                                              ; due to stuck port data_in ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[4],  ;
;                                              ;                           ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[3],  ;
;                                              ;                           ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[2],  ;
;                                              ;                           ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[1],  ;
;                                              ;                           ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[0],  ;
;                                              ;                           ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[5],  ;
;                                              ;                           ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[4],  ;
;                                              ;                           ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[3],  ;
;                                              ;                           ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[2],  ;
;                                              ;                           ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[1],  ;
;                                              ;                           ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[0],  ;
;                                              ;                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[8], ;
;                                              ;                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[7], ;
;                                              ;                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[6], ;
;                                              ;                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[5], ;
;                                              ;                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[4], ;
;                                              ;                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[3], ;
;                                              ;                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[2], ;
;                                              ;                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[1], ;
;                                              ;                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[0], ;
;                                              ;                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[8], ;
;                                              ;                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[7], ;
;                                              ;                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[6], ;
;                                              ;                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[5], ;
;                                              ;                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[4], ;
;                                              ;                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[3], ;
;                                              ;                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[2], ;
;                                              ;                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[1], ;
;                                              ;                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[0], ;
;                                              ;                           ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[0]                               ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[23] ; Stuck at GND              ; i2c_dri:u_i2c_dri|addr_t[15]                                              ;
;                                              ; due to stuck port data_in ;                                                                           ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[14] ; Stuck at GND              ; i2c_dri:u_i2c_dri|addr_t[6]                                               ;
;                                              ; due to stuck port data_in ;                                                                           ;
+----------------------------------------------+---------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1132  ;
; Number of registers using Synchronous Clear  ; 102   ;
; Number of registers using Synchronous Load   ; 23    ;
; Number of registers using Asynchronous Clear ; 810   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 610   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                 ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; i2c_dri:u_i2c_dri|scl                                                                                                                                             ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[3]                                                                    ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                    ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                    ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                    ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                       ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                       ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                    ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                    ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                    ; 1       ;
; seg_bcd_dri:u_seg_bcd_dri|sel[0]                                                                                                                                  ; 1       ;
; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                         ; 90      ;
; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                 ; 24      ;
; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                 ; 23      ;
; i2c_dri:u_i2c_dri|sda_out                                                                                                                                         ; 12      ;
; i2c_dri:u_i2c_dri|sda_dir                                                                                                                                         ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl                                                                                                                         ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0 ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0 ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0 ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0 ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4    ; 4       ;
; Total number of inverted registers = 39                                                                                                                           ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                           ;
+------------------------------------------------------------------------+-------------------------------------------------------------+
; Register Name                                                          ; RAM Name                                                    ;
+------------------------------------------------------------------------+-------------------------------------------------------------+
; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[0]  ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[1]  ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[2]  ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[3]  ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[4]  ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[5]  ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[6]  ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[7]  ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[8]  ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[9]  ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[10] ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[11] ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[12] ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[13] ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[14] ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[15] ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[16] ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[17] ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[18] ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[19] ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[20] ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[21] ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[22] ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0_bypass[23] ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0_bypass[0]  ; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0_bypass[1]  ; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0_bypass[2]  ; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0_bypass[3]  ; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0_bypass[4]  ; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0_bypass[5]  ; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0_bypass[6]  ; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0_bypass[7]  ; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0_bypass[8]  ; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0_bypass[9]  ; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0_bypass[10] ; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0_bypass[11] ; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0_bypass[12] ; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0_bypass[13] ; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0_bypass[14] ; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0_bypass[15] ; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0_bypass[16] ; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0_bypass[17] ; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0_bypass[18] ; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0_bypass[19] ; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0_bypass[20] ; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0 ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0_bypass[21] ; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0 ;
+------------------------------------------------------------------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_digital_recognition|vip:u_vip|projection:u_projection|frame_cnt[1]                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_digital_recognition|seg_bcd_dri:u_seg_bcd_dri|cnt[0]                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|num_cnt[4]                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_digital_recognition|vip:u_vip|projection:u_projection|h_we                                                           ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |top_digital_recognition|seg_bcd_dri:u_seg_bcd_dri|num1[0]                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[1]                                   ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|digit_t[9]                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[3]                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|digit_t[0]                                   ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]  ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|y_flag[3][0]                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|y_flag[2][0]                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|y_flag[1][0]                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|y_flag[0][0]                                 ;
; 5:1                ; 11 bits   ; 33 LEs        ; 11 LEs               ; 22 LEs                 ; Yes        ; |top_digital_recognition|vip:u_vip|projection:u_projection|cnt[7]                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_digital_recognition|vip:u_vip|projection:u_projection|num_col_t[3]                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_digital_recognition|vip:u_vip|projection:u_projection|num_row_t[0]                                                   ;
; 5:1                ; 22 bits   ; 66 LEs        ; 44 LEs               ; 22 LEs                 ; Yes        ; |top_digital_recognition|vip:u_vip|projection:u_projection|h_waddr[5]                                                     ;
; 5:1                ; 11 bits   ; 33 LEs        ; 11 LEs               ; 22 LEs                 ; Yes        ; |top_digital_recognition|vip:u_vip|projection:u_projection|row_border_addr_wr[2]                                          ;
; 5:1                ; 11 bits   ; 33 LEs        ; 11 LEs               ; 22 LEs                 ; Yes        ; |top_digital_recognition|vip:u_vip|projection:u_projection|col_border_addr_wr[3]                                          ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |top_digital_recognition|i2c_dri:u_i2c_dri|cnt[4]                                                                         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[3]                                   ;
; 20:1               ; 5 bits    ; 65 LEs        ; 40 LEs               ; 25 LEs                 ; Yes        ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]    ;
; 23:1               ; 2 bits    ; 30 LEs        ; 8 LEs                ; 22 LEs                 ; Yes        ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]      ;
; 26:1               ; 8 bits    ; 136 LEs       ; 80 LEs               ; 56 LEs                 ; Yes        ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|color_rgb                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|x1_l                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|Mux1                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|x2_l                                         ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; No         ; |top_digital_recognition|vip:u_vip|projection:u_projection|Selector34                                                     ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |top_digital_recognition|vip:u_vip|projection:u_projection|Selector43                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                         ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                          ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                    ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                    ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                     ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                    ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                     ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe11 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                         ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                          ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                    ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                    ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                     ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp|dffpipe_pe9:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                    ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                     ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for vip:u_vip|digital_recognition:u_digital_recognition ;
+------------------------------+-------+------+------------------------------+
; Assignment                   ; Value ; From ; To                           ;
+------------------------------+-------+------+------------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; num_cnt[5]                   ;
; PRESERVE_REGISTER            ; on    ; -    ; num_cnt[4]                   ;
; PRESERVE_REGISTER            ; on    ; -    ; num_cnt[3]                   ;
; PRESERVE_REGISTER            ; on    ; -    ; num_cnt[2]                   ;
; PRESERVE_REGISTER            ; on    ; -    ; num_cnt[1]                   ;
; PRESERVE_REGISTER            ; on    ; -    ; num_cnt[0]                   ;
; PRESERVE_REGISTER            ; on    ; -    ; cent_y[10]                   ;
; PRESERVE_REGISTER            ; on    ; -    ; cent_y[9]                    ;
; PRESERVE_REGISTER            ; on    ; -    ; cent_y[8]                    ;
; PRESERVE_REGISTER            ; on    ; -    ; cent_y[7]                    ;
; PRESERVE_REGISTER            ; on    ; -    ; cent_y[6]                    ;
; PRESERVE_REGISTER            ; on    ; -    ; cent_y[5]                    ;
; PRESERVE_REGISTER            ; on    ; -    ; cent_y[4]                    ;
; PRESERVE_REGISTER            ; on    ; -    ; cent_y[3]                    ;
; PRESERVE_REGISTER            ; on    ; -    ; cent_y[2]                    ;
; PRESERVE_REGISTER            ; on    ; -    ; cent_y[1]                    ;
; PRESERVE_REGISTER            ; on    ; -    ; cent_y[0]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; digit_id[3]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; digit_id[3]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; digit_id[2]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; digit_id[2]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; digit_id[1]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; digit_id[1]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; digit_id[0]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; digit_id[0]                  ;
+------------------------------+-------+------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vip:u_vip|projection:u_projection|myram:u_h_myram|altsyncram:mem_rtl_0|altsyncram_kic1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vip:u_vip|projection:u_projection|myram:u_v_myram|altsyncram:mem_rtl_0|altsyncram_cfc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top_digital_recognition ;
+----------------+-----------------------------+------------------------------------------+
; Parameter Name ; Value                       ; Type                                     ;
+----------------+-----------------------------+------------------------------------------+
; SLAVE_ADDR     ; 0111100                     ; Unsigned Binary                          ;
; BIT_CTRL       ; 1                           ; Unsigned Binary                          ;
; CLK_FREQ       ; 101111101011110000100000000 ; Unsigned Binary                          ;
; I2C_FREQ       ; 111101000010010000          ; Unsigned Binary                          ;
; NUM_ROW        ; 1                           ; Unsigned Binary                          ;
; NUM_COL        ; 100                         ; Unsigned Binary                          ;
; DEPBIT         ; 1011                        ; Unsigned Binary                          ;
+----------------+-----------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:u_pll|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 2                     ; Signed Integer         ;
; CLK1_MULTIPLY_BY              ; 2                     ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                     ; Signed Integer         ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; -2083                 ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_dri:u_i2c_dri ;
+----------------+-----------------------------+-----------------+
; Parameter Name ; Value                       ; Type            ;
+----------------+-----------------------------+-----------------+
; SLAVE_ADDR     ; 0111100                     ; Unsigned Binary ;
; CLK_FREQ       ; 101111101011110000100000000 ; Unsigned Binary ;
; I2C_FREQ       ; 111101000010010000          ; Unsigned Binary ;
+----------------+-----------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmos_capture_data:u_cmos_capture_data ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WAIT_FRAME     ; 1010  ; Unsigned Binary                                           ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picture_size:u_picture_size ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; ID_4342        ; 0     ; Signed Integer                                  ;
; ID_7084        ; 1     ; Signed Integer                                  ;
; ID_7016        ; 2     ; Signed Integer                                  ;
; ID_1018        ; 5     ; Signed Integer                                  ;
; ID_4384        ; 4     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                      ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                      ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                      ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                             ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                             ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                             ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                      ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                             ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                             ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                             ;
; CBXI_PARAMETER          ; dcfifo_nnl1  ; Untyped                                                                                             ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                      ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                      ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                      ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                             ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                             ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                             ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                      ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                             ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                             ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                             ;
; CBXI_PARAMETER          ; dcfifo_aol1  ; Untyped                                                                                             ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                             ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
; TRP_CLK        ; 0000000100 ; Unsigned Binary                                                                                  ;
; TRC_CLK        ; 0000000110 ; Unsigned Binary                                                                                  ;
; TRSC_CLK       ; 0000000110 ; Unsigned Binary                                                                                  ;
; TRCD_CLK       ; 0000000010 ; Unsigned Binary                                                                                  ;
; TCL_CLK        ; 0000000011 ; Unsigned Binary                                                                                  ;
; TWR_CLK        ; 0000000010 ; Unsigned Binary                                                                                  ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd:u_lcd|clk_div:u_clk_div ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; ID_4342        ; 0     ; Signed Integer                                  ;
; ID_7084        ; 1     ; Signed Integer                                  ;
; ID_7016        ; 2     ; Signed Integer                                  ;
; ID_1018        ; 5     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd:u_lcd|altclkctrl:clk_ctrl ;
+--------------------------------------------+----------------+--------------+
; Parameter Name                             ; Value          ; Type         ;
+--------------------------------------------+----------------+--------------+
; CLOCK_TYPE                                 ; AUTO           ; Untyped      ;
; ENA_REGISTER_MODE                          ; falling edge   ; Untyped      ;
; IMPLEMENT_IN_LES                           ; OFF            ; Untyped      ;
; NUMBER_OF_CLOCKS                           ; 4              ; Untyped      ;
; USE_GLITCH_FREE_SWITCH_OVER_IMPLEMENTATION ; OFF            ; Untyped      ;
; WIDTH_CLKSELECT                            ; 2              ; Untyped      ;
; CBXI_PARAMETER                             ; altclkctrl_eec ; Untyped      ;
+--------------------------------------------+----------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd:u_lcd|lcd_driver:u_lcd_driver ;
+----------------+-------------+-------------------------------------------------+
; Parameter Name ; Value       ; Type                                            ;
+----------------+-------------+-------------------------------------------------+
; H_SYNC_4342    ; 00000101001 ; Unsigned Binary                                 ;
; H_BACK_4342    ; 00000000010 ; Unsigned Binary                                 ;
; H_DISP_4342    ; 00111100000 ; Unsigned Binary                                 ;
; H_FRONT_4342   ; 00000000010 ; Unsigned Binary                                 ;
; H_TOTAL_4342   ; 01000001101 ; Unsigned Binary                                 ;
; V_SYNC_4342    ; 00000001010 ; Unsigned Binary                                 ;
; V_BACK_4342    ; 00000000010 ; Unsigned Binary                                 ;
; V_DISP_4342    ; 00100010000 ; Unsigned Binary                                 ;
; V_FRONT_4342   ; 00000000010 ; Unsigned Binary                                 ;
; V_TOTAL_4342   ; 00100011110 ; Unsigned Binary                                 ;
; H_SYNC_4384    ; 00010000000 ; Unsigned Binary                                 ;
; H_BACK_4384    ; 00001011000 ; Unsigned Binary                                 ;
; H_DISP_4384    ; 01100100000 ; Unsigned Binary                                 ;
; H_FRONT_4384   ; 00000101000 ; Unsigned Binary                                 ;
; H_TOTAL_4384   ; 10000100000 ; Unsigned Binary                                 ;
; V_SYNC_4384    ; 00000000010 ; Unsigned Binary                                 ;
; V_BACK_4384    ; 00000100001 ; Unsigned Binary                                 ;
; V_DISP_4384    ; 00111100000 ; Unsigned Binary                                 ;
; V_FRONT_4384   ; 00000001010 ; Unsigned Binary                                 ;
; V_TOTAL_4384   ; 01000001101 ; Unsigned Binary                                 ;
; H_SYNC_7084    ; 00010000000 ; Unsigned Binary                                 ;
; H_BACK_7084    ; 00001011000 ; Unsigned Binary                                 ;
; H_DISP_7084    ; 01100100000 ; Unsigned Binary                                 ;
; H_FRONT_7084   ; 00000101000 ; Unsigned Binary                                 ;
; H_TOTAL_7084   ; 10000100000 ; Unsigned Binary                                 ;
; V_SYNC_7084    ; 00000000010 ; Unsigned Binary                                 ;
; V_BACK_7084    ; 00000100001 ; Unsigned Binary                                 ;
; V_DISP_7084    ; 00111100000 ; Unsigned Binary                                 ;
; V_FRONT_7084   ; 00000001010 ; Unsigned Binary                                 ;
; V_TOTAL_7084   ; 01000001101 ; Unsigned Binary                                 ;
; H_SYNC_7016    ; 00000010100 ; Unsigned Binary                                 ;
; H_BACK_7016    ; 00010001100 ; Unsigned Binary                                 ;
; H_DISP_7016    ; 10000000000 ; Unsigned Binary                                 ;
; H_FRONT_7016   ; 00010100000 ; Unsigned Binary                                 ;
; H_TOTAL_7016   ; 10101000000 ; Unsigned Binary                                 ;
; V_SYNC_7016    ; 00000000011 ; Unsigned Binary                                 ;
; V_BACK_7016    ; 00000010100 ; Unsigned Binary                                 ;
; V_DISP_7016    ; 01001011000 ; Unsigned Binary                                 ;
; V_FRONT_7016   ; 00000001100 ; Unsigned Binary                                 ;
; V_TOTAL_7016   ; 01001111011 ; Unsigned Binary                                 ;
; H_SYNC_1018    ; 00000001010 ; Unsigned Binary                                 ;
; H_BACK_1018    ; 00001010000 ; Unsigned Binary                                 ;
; H_DISP_1018    ; 10100000000 ; Unsigned Binary                                 ;
; H_FRONT_1018   ; 00001000110 ; Unsigned Binary                                 ;
; H_TOTAL_1018   ; 10110100000 ; Unsigned Binary                                 ;
; V_SYNC_1018    ; 00000000011 ; Unsigned Binary                                 ;
; V_BACK_1018    ; 00000001010 ; Unsigned Binary                                 ;
; V_DISP_1018    ; 01100100000 ; Unsigned Binary                                 ;
; V_FRONT_1018   ; 00000001010 ; Unsigned Binary                                 ;
; V_TOTAL_1018   ; 01100110111 ; Unsigned Binary                                 ;
; ID_4342        ; 0           ; Signed Integer                                  ;
; ID_7084        ; 1           ; Signed Integer                                  ;
; ID_7016        ; 2           ; Signed Integer                                  ;
; ID_1018        ; 5           ; Signed Integer                                  ;
; ID_4384        ; 4           ; Signed Integer                                  ;
+----------------+-------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: vip:u_vip ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; NUM_ROW        ; 1     ; Unsigned Binary               ;
; NUM_COL        ; 100   ; Unsigned Binary               ;
; DEPBIT         ; 1011  ; Unsigned Binary               ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vip:u_vip|projection:u_projection ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; NUM_ROW        ; 1     ; Unsigned Binary                                       ;
; NUM_COL        ; 100   ; Unsigned Binary                                       ;
; H_PIXEL        ; 1280  ; Signed Integer                                        ;
; V_PIXEL        ; 800   ; Signed Integer                                        ;
; DEPBIT         ; 1011  ; Unsigned Binary                                       ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vip:u_vip|projection:u_projection|myram:u_h_myram ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                        ;
; DEPTH          ; 1280  ; Signed Integer                                                        ;
; DEPBIT         ; 1011  ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vip:u_vip|projection:u_projection|myram:u_v_myram ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                        ;
; DEPTH          ; 800   ; Signed Integer                                                        ;
; DEPBIT         ; 1011  ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vip:u_vip|projection:u_projection|myram:u_col_border_myram ;
+----------------+----------------------------------+-----------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                ;
+----------------+----------------------------------+-----------------------------------------------------+
; WIDTH          ; 11                               ; Signed Integer                                      ;
; DEPTH          ; 00000000000000000000000000001000 ; Unsigned Binary                                     ;
; DEPBIT         ; 1011                             ; Unsigned Binary                                     ;
+----------------+----------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vip:u_vip|projection:u_projection|myram:u_row_border_myram ;
+----------------+----------------------------------+-----------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                ;
+----------------+----------------------------------+-----------------------------------------------------+
; WIDTH          ; 11                               ; Signed Integer                                      ;
; DEPTH          ; 00000000000000000000000000000010 ; Unsigned Binary                                     ;
; DEPBIT         ; 1011                             ; Unsigned Binary                                     ;
+----------------+----------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vip:u_vip|digital_recognition:u_digital_recognition ;
+----------------+----------------------------------+----------------------------------------------+
; Parameter Name ; Value                            ; Type                                         ;
+----------------+----------------------------------+----------------------------------------------+
; NUM_ROW        ; 1                                ; Unsigned Binary                              ;
; NUM_COL        ; 100                              ; Unsigned Binary                              ;
; NUM_WIDTH      ; 00000000000000000000000000001111 ; Unsigned Binary                              ;
+----------------+----------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seg_bcd_dri:u_seg_bcd_dri ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WIDTH0         ; 10000 ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vip:u_vip|projection:u_projection|myram:u_h_myram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                     ;
; WIDTH_A                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                     ;
; NUMWORDS_A                         ; 1280                 ; Untyped                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                     ;
; NUMWORDS_B                         ; 1280                 ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_kic1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vip:u_vip|projection:u_projection|myram:u_v_myram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                     ;
; WIDTH_A                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                     ;
; NUMWORDS_A                         ; 800                  ; Untyped                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                     ;
; NUMWORDS_B                         ; 800                  ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_cfc1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                      ;
; LPM_WIDTHA                                     ; 4            ; Untyped                                             ;
; LPM_WIDTHB                                     ; 4            ; Untyped                                             ;
; LPM_WIDTHP                                     ; 8            ; Untyped                                             ;
; LPM_WIDTHR                                     ; 8            ; Untyped                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                             ;
; LATENCY                                        ; 0            ; Untyped                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                             ;
; CBXI_PARAMETER                                 ; mult_j8t     ; Untyped                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                             ;
+------------------------------------------------+--------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 8            ; Untyped                         ;
; LPM_WIDTHB                                     ; 5            ; Untyped                         ;
; LPM_WIDTHP                                     ; 13           ; Untyped                         ;
; LPM_WIDTHR                                     ; 13           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 8            ; Untyped                         ;
; LPM_WIDTHB                                     ; 8            ; Untyped                         ;
; LPM_WIDTHP                                     ; 16           ; Untyped                         ;
; LPM_WIDTHR                                     ; 16           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 8            ; Untyped                         ;
; LPM_WIDTHB                                     ; 7            ; Untyped                         ;
; LPM_WIDTHP                                     ; 15           ; Untyped                         ;
; LPM_WIDTHR                                     ; 15           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                      ;
; LPM_WIDTHA                                     ; 17           ; Untyped                                             ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                             ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                             ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                             ;
; LATENCY                                        ; 0            ; Untyped                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                             ;
; CBXI_PARAMETER                                 ; mult_8ft     ; Untyped                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                             ;
+------------------------------------------------+--------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                      ;
; LPM_WIDTHA                                     ; 17           ; Untyped                                             ;
; LPM_WIDTHB                                     ; 6            ; Untyped                                             ;
; LPM_WIDTHP                                     ; 23           ; Untyped                                             ;
; LPM_WIDTHR                                     ; 23           ; Untyped                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                             ;
; LATENCY                                        ; 0            ; Untyped                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                             ;
; CBXI_PARAMETER                                 ; mult_aft     ; Untyped                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                             ;
+------------------------------------------------+--------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                      ;
; LPM_WIDTHA                                     ; 17           ; Untyped                                             ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                             ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                             ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                             ;
; LATENCY                                        ; 0            ; Untyped                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                             ;
; CBXI_PARAMETER                                 ; mult_8ft     ; Untyped                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                             ;
+------------------------------------------------+--------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                      ;
; LPM_WIDTHA                                     ; 17           ; Untyped                                             ;
; LPM_WIDTHB                                     ; 6            ; Untyped                                             ;
; LPM_WIDTHP                                     ; 23           ; Untyped                                             ;
; LPM_WIDTHR                                     ; 23           ; Untyped                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                             ;
; LATENCY                                        ; 0            ; Untyped                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                             ;
; CBXI_PARAMETER                                 ; mult_aft     ; Untyped                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                             ;
+------------------------------------------------+--------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                      ;
; LPM_WIDTHA                                     ; 4            ; Untyped                                             ;
; LPM_WIDTHB                                     ; 4            ; Untyped                                             ;
; LPM_WIDTHP                                     ; 8            ; Untyped                                             ;
; LPM_WIDTHR                                     ; 8            ; Untyped                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                             ;
; LATENCY                                        ; 0            ; Untyped                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                             ;
; CBXI_PARAMETER                                 ; mult_j8t     ; Untyped                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                             ;
+------------------------------------------------+--------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; pll:u_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                               ;
; Entity Instance            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                      ;
;     -- LPM_WIDTH           ; 16                                                                                              ;
;     -- LPM_NUMWORDS        ; 1024                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                             ;
;     -- USE_EAB             ; ON                                                                                              ;
; Entity Instance            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                      ;
;     -- LPM_WIDTH           ; 16                                                                                              ;
;     -- LPM_NUMWORDS        ; 1024                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                             ;
;     -- USE_EAB             ; ON                                                                                              ;
+----------------------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------+
; Name                                      ; Value                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                      ;
; Entity Instance                           ; vip:u_vip|projection:u_projection|myram:u_h_myram|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 1                                                                      ;
;     -- NUMWORDS_A                         ; 1280                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1280                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; vip:u_vip|projection:u_projection|myram:u_v_myram|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 1                                                                      ;
;     -- NUMWORDS_A                         ; 800                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 800                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
+-------------------------------------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                             ;
+---------------------------------------+--------------------------------------------------------------------+
; Name                                  ; Value                                                              ;
+---------------------------------------+--------------------------------------------------------------------+
; Number of entity instances            ; 9                                                                  ;
; Entity Instance                       ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 4                                                                  ;
;     -- LPM_WIDTHB                     ; 4                                                                  ;
;     -- LPM_WIDTHP                     ; 8                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                 ;
;     -- USE_EAB                        ; OFF                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                 ;
; Entity Instance                       ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult5                     ;
;     -- LPM_WIDTHA                     ; 8                                                                  ;
;     -- LPM_WIDTHB                     ; 5                                                                  ;
;     -- LPM_WIDTHP                     ; 13                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                ;
;     -- USE_EAB                        ; OFF                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                 ;
; Entity Instance                       ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult2                     ;
;     -- LPM_WIDTHA                     ; 8                                                                  ;
;     -- LPM_WIDTHB                     ; 8                                                                  ;
;     -- LPM_WIDTHP                     ; 16                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                ;
;     -- USE_EAB                        ; OFF                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                 ;
; Entity Instance                       ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult0                     ;
;     -- LPM_WIDTHA                     ; 8                                                                  ;
;     -- LPM_WIDTHB                     ; 7                                                                  ;
;     -- LPM_WIDTHP                     ; 15                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                ;
;     -- USE_EAB                        ; OFF                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                 ;
; Entity Instance                       ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 17                                                                 ;
;     -- LPM_WIDTHB                     ; 5                                                                  ;
;     -- LPM_WIDTHP                     ; 22                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                ;
;     -- USE_EAB                        ; OFF                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                 ;
; Entity Instance                       ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 17                                                                 ;
;     -- LPM_WIDTHB                     ; 6                                                                  ;
;     -- LPM_WIDTHP                     ; 23                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                ;
;     -- USE_EAB                        ; OFF                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                 ;
; Entity Instance                       ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 17                                                                 ;
;     -- LPM_WIDTHB                     ; 5                                                                  ;
;     -- LPM_WIDTHP                     ; 22                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                ;
;     -- USE_EAB                        ; OFF                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                 ;
; Entity Instance                       ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 17                                                                 ;
;     -- LPM_WIDTHB                     ; 6                                                                  ;
;     -- LPM_WIDTHP                     ; 23                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                ;
;     -- USE_EAB                        ; OFF                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                 ;
; Entity Instance                       ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 4                                                                  ;
;     -- LPM_WIDTHB                     ; 4                                                                  ;
;     -- LPM_WIDTHP                     ; 8                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                 ;
;     -- USE_EAB                        ; OFF                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                 ;
+---------------------------------------+--------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "seg_bcd_dri:u_seg_bcd_dri" ;
+-------+-------+----------+----------------------------+
; Port  ; Type  ; Severity ; Details                    ;
+-------+-------+----------+----------------------------+
; point ; Input ; Info     ; Stuck at GND               ;
+-------+-------+----------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vip:u_vip|digital_recognition:u_digital_recognition"                                                                                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; digit ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (24 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr" ;
+--------+--------+----------+--------------------------------+
; Port   ; Type   ; Severity ; Details                        ;
+--------+--------+----------+--------------------------------+
; img_cb ; Output ; Info     ; Explicitly unconnected         ;
; img_cr ; Output ; Info     ; Explicitly unconnected         ;
+--------+--------+----------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vip:u_vip"                                                                                                                                                                                 ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; h_total_pexel ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (11 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; v_total_pexel ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (11 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd:u_lcd"                                                                                                                                          ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; post_de ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "post_de[15..1]" will be connected to GND. ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "sdram_top:u_sdram_top"   ;
+-------------------+-------+----------+--------------+
; Port              ; Type  ; Severity ; Details      ;
+-------------------+-------+----------+--------------+
; wr_min_addr       ; Input ; Info     ; Stuck at GND ;
; wr_len[8..0]      ; Input ; Info     ; Stuck at GND ;
; wr_len[9]         ; Input ; Info     ; Stuck at VCC ;
; rd_min_addr       ; Input ; Info     ; Stuck at GND ;
; rd_len[8..0]      ; Input ; Info     ; Stuck at GND ;
; rd_len[9]         ; Input ; Info     ; Stuck at VCC ;
; sdram_read_valid  ; Input ; Info     ; Stuck at VCC ;
; sdram_pingpang_en ; Input ; Info     ; Stuck at VCC ;
+-------------------+-------+----------+--------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "cmos_capture_data:u_cmos_capture_data" ;
+------------------+--------+----------+----------------------------+
; Port             ; Type   ; Severity ; Details                    ;
+------------------+--------+----------+----------------------------+
; cmos_frame_vsync ; Output ; Info     ; Explicitly unconnected     ;
; cmos_frame_href  ; Output ; Info     ; Explicitly unconnected     ;
+------------------+--------+----------+----------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "i2c_dri:u_i2c_dri" ;
+----------+-------+----------+-----------------+
; Port     ; Type  ; Severity ; Details         ;
+----------+-------+----------+-----------------+
; bit_ctrl ; Input ; Info     ; Stuck at VCC    ;
+----------+-------+----------+-----------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Jan 21 11:04:33 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off digital_recognition -c digital_recognition
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /altera_e10/kaituoz/digital_recognition/47_digital_recognition/rtl/vip/digital_recognition.v
    Info (12023): Found entity 1: digital_recognition
Info (12021): Found 1 design units, including 1 entities, in source file /altera_e10/kaituoz/digital_recognition/47_digital_recognition/rtl/vip/vip.v
    Info (12023): Found entity 1: vip
Info (12021): Found 1 design units, including 1 entities, in source file /altera_e10/kaituoz/digital_recognition/47_digital_recognition/rtl/seg_bcd_dri.v
    Info (12023): Found entity 1: seg_bcd_dri
Info (12021): Found 1 design units, including 1 entities, in source file /altera_e10/kaituoz/digital_recognition/47_digital_recognition/rtl/top_digital_recognition.v
    Info (12023): Found entity 1: top_digital_recognition
Info (12021): Found 1 design units, including 1 entities, in source file /altera_e10/kaituoz/digital_recognition/47_digital_recognition/rtl/vip/rgb2ycbcr.v
    Info (12023): Found entity 1: rgb2ycbcr
Info (12021): Found 1 design units, including 1 entities, in source file /altera_e10/kaituoz/digital_recognition/47_digital_recognition/rtl/vip/projection.v
    Info (12023): Found entity 1: projection
Info (12021): Found 1 design units, including 1 entities, in source file /altera_e10/kaituoz/digital_recognition/47_digital_recognition/rtl/vip/myram.v
    Info (12023): Found entity 1: myram
Info (12021): Found 1 design units, including 1 entities, in source file /altera_e10/kaituoz/digital_recognition/47_digital_recognition/rtl/vip/binarization.v
    Info (12023): Found entity 1: binarization
Info (12021): Found 1 design units, including 1 entities, in source file /altera_e10/kaituoz/digital_recognition/47_digital_recognition/rtl/lcd/rd_id.v
    Info (12023): Found entity 1: rd_id
Info (12021): Found 1 design units, including 1 entities, in source file /altera_e10/kaituoz/digital_recognition/47_digital_recognition/rtl/lcd/lcd_driver.v
    Info (12023): Found entity 1: lcd_driver
Info (12021): Found 1 design units, including 1 entities, in source file /altera_e10/kaituoz/digital_recognition/47_digital_recognition/rtl/lcd/lcd.v
    Info (12023): Found entity 1: lcd
Info (12021): Found 1 design units, including 1 entities, in source file /altera_e10/kaituoz/digital_recognition/47_digital_recognition/rtl/lcd/clk_div.v
    Info (12023): Found entity 1: clk_div
Info (12021): Found 1 design units, including 1 entities, in source file /altera_e10/kaituoz/digital_recognition/47_digital_recognition/rtl/sdram/wrfifo.v
    Info (12023): Found entity 1: wrfifo
Info (12021): Found 1 design units, including 1 entities, in source file /altera_e10/kaituoz/digital_recognition/47_digital_recognition/rtl/sdram/sdram_top.v
    Info (12023): Found entity 1: sdram_top
Info (12021): Found 0 design units, including 0 entities, in source file /altera_e10/kaituoz/digital_recognition/47_digital_recognition/rtl/sdram/sdram_para.v
Info (12021): Found 1 design units, including 1 entities, in source file /altera_e10/kaituoz/digital_recognition/47_digital_recognition/rtl/sdram/sdram_fifo_ctrl.v
    Info (12023): Found entity 1: sdram_fifo_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /altera_e10/kaituoz/digital_recognition/47_digital_recognition/rtl/sdram/sdram_data.v
    Info (12023): Found entity 1: sdram_data
Info (12021): Found 1 design units, including 1 entities, in source file /altera_e10/kaituoz/digital_recognition/47_digital_recognition/rtl/sdram/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /altera_e10/kaituoz/digital_recognition/47_digital_recognition/rtl/sdram/sdram_controller.v
    Info (12023): Found entity 1: sdram_controller
Info (12021): Found 1 design units, including 1 entities, in source file /altera_e10/kaituoz/digital_recognition/47_digital_recognition/rtl/sdram/sdram_cmd.v
    Info (12023): Found entity 1: sdram_cmd
Info (12021): Found 1 design units, including 1 entities, in source file /altera_e10/kaituoz/digital_recognition/47_digital_recognition/rtl/sdram/rdfifo.v
    Info (12023): Found entity 1: rdfifo
Info (12021): Found 1 design units, including 1 entities, in source file /altera_e10/kaituoz/digital_recognition/47_digital_recognition/rtl/ov5640/picture_size.v
    Info (12023): Found entity 1: picture_size
Info (12021): Found 1 design units, including 1 entities, in source file /altera_e10/kaituoz/digital_recognition/47_digital_recognition/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
    Info (12023): Found entity 1: i2c_ov5640_rgb565_cfg
Info (12021): Found 1 design units, including 1 entities, in source file /altera_e10/kaituoz/digital_recognition/47_digital_recognition/rtl/ov5640/i2c_dri.v
    Info (12023): Found entity 1: i2c_dri
Info (12021): Found 1 design units, including 1 entities, in source file /altera_e10/kaituoz/digital_recognition/47_digital_recognition/rtl/ov5640/cmos_capture_data.v
    Info (12023): Found entity 1: cmos_capture_data
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/pll.v
    Info (12023): Found entity 1: pll
Info (12127): Elaborating entity "top_digital_recognition" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:u_pll"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:u_pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:u_pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:u_pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-2083"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "i2c_ov5640_rgb565_cfg" for hierarchy "i2c_ov5640_rgb565_cfg:u_i2c_cfg"
Info (12128): Elaborating entity "i2c_dri" for hierarchy "i2c_dri:u_i2c_dri"
Info (12128): Elaborating entity "cmos_capture_data" for hierarchy "cmos_capture_data:u_cmos_capture_data"
Info (12128): Elaborating entity "picture_size" for hierarchy "picture_size:u_picture_size"
Info (12128): Elaborating entity "sdram_top" for hierarchy "sdram_top:u_sdram_top"
Info (12128): Elaborating entity "sdram_fifo_ctrl" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl"
Info (12128): Elaborating entity "wrfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_nnl1.tdf
    Info (12023): Found entity 1: dcfifo_nnl1
Info (12128): Elaborating entity "dcfifo_nnl1" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info (12023): Found entity 1: a_graycounter_2lc
Info (12128): Elaborating entity "a_graycounter_2lc" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_em31.tdf
    Info (12023): Found entity 1: altsyncram_em31
Info (12128): Elaborating entity "altsyncram_em31" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vd8
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11"
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf
    Info (12023): Found entity 1: cmpr_c66
Info (12128): Elaborating entity "cmpr_c66" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28
Info (12128): Elaborating entity "mux_j28" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux"
Info (12128): Elaborating entity "rdfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_aol1.tdf
    Info (12023): Found entity 1: dcfifo_aol1
Info (12128): Elaborating entity "dcfifo_aol1" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e98.tdf
    Info (12023): Found entity 1: alt_synch_pipe_e98
Info (12128): Elaborating entity "alt_synch_pipe_e98" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0e8
Info (12128): Elaborating entity "alt_synch_pipe_0e8" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4"
Info (12128): Elaborating entity "sdram_controller" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller"
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl"
Info (12128): Elaborating entity "sdram_cmd" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd"
Info (12128): Elaborating entity "sdram_data" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data"
Info (12128): Elaborating entity "lcd" for hierarchy "lcd:u_lcd"
Info (12128): Elaborating entity "rd_id" for hierarchy "lcd:u_lcd|rd_id:u_rd_id"
Info (12128): Elaborating entity "clk_div" for hierarchy "lcd:u_lcd|clk_div:u_clk_div"
Info (12128): Elaborating entity "altclkctrl" for hierarchy "lcd:u_lcd|altclkctrl:clk_ctrl"
Info (12130): Elaborated megafunction instantiation "lcd:u_lcd|altclkctrl:clk_ctrl"
Info (12021): Found 1 design units, including 1 entities, in source file db/altclkctrl_eec.tdf
    Info (12023): Found entity 1: altclkctrl_eec
Info (12128): Elaborating entity "altclkctrl_eec" for hierarchy "lcd:u_lcd|altclkctrl:clk_ctrl|altclkctrl_eec:auto_generated"
Info (12128): Elaborating entity "lcd_driver" for hierarchy "lcd:u_lcd|lcd_driver:u_lcd_driver"
Info (12128): Elaborating entity "vip" for hierarchy "vip:u_vip"
Info (12128): Elaborating entity "rgb2ycbcr" for hierarchy "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr"
Info (12128): Elaborating entity "binarization" for hierarchy "vip:u_vip|binarization:u_binarization"
Info (12128): Elaborating entity "projection" for hierarchy "vip:u_vip|projection:u_projection"
Warning (10240): Verilog HDL Always Construct warning at projection.v(106): inferring latch(es) for variable "num_col", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at projection.v(106): inferring latch(es) for variable "num_row", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "num_row[0]" at projection.v(111)
Info (10041): Inferred latch for "num_row[1]" at projection.v(111)
Info (10041): Inferred latch for "num_row[2]" at projection.v(111)
Info (10041): Inferred latch for "num_row[3]" at projection.v(111)
Info (10041): Inferred latch for "num_col[0]" at projection.v(111)
Info (10041): Inferred latch for "num_col[1]" at projection.v(111)
Info (10041): Inferred latch for "num_col[2]" at projection.v(111)
Info (10041): Inferred latch for "num_col[3]" at projection.v(111)
Info (12128): Elaborating entity "myram" for hierarchy "vip:u_vip|projection:u_projection|myram:u_h_myram"
Info (12128): Elaborating entity "myram" for hierarchy "vip:u_vip|projection:u_projection|myram:u_v_myram"
Info (12128): Elaborating entity "myram" for hierarchy "vip:u_vip|projection:u_projection|myram:u_col_border_myram"
Info (12128): Elaborating entity "myram" for hierarchy "vip:u_vip|projection:u_projection|myram:u_row_border_myram"
Info (12128): Elaborating entity "digital_recognition" for hierarchy "vip:u_vip|digital_recognition:u_digital_recognition"
Warning (10240): Verilog HDL Always Construct warning at digital_recognition.v(109): inferring latch(es) for variable "real_num_total", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at digital_recognition.v(240): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at digital_recognition.v(250): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at digital_recognition.v(253): truncated value with size 12 to match size of target (4)
Info (10041): Inferred latch for "row_area[0]" at digital_recognition.v(228)
Info (10041): Inferred latch for "real_num_total[0]" at digital_recognition.v(109)
Info (10041): Inferred latch for "real_num_total[1]" at digital_recognition.v(109)
Info (10041): Inferred latch for "real_num_total[2]" at digital_recognition.v(109)
Info (10041): Inferred latch for "real_num_total[3]" at digital_recognition.v(109)
Info (10041): Inferred latch for "real_num_total[4]" at digital_recognition.v(109)
Info (10041): Inferred latch for "real_num_total[5]" at digital_recognition.v(109)
Info (10041): Inferred latch for "real_num_total[6]" at digital_recognition.v(109)
Info (10041): Inferred latch for "real_num_total[7]" at digital_recognition.v(109)
Info (12128): Elaborating entity "seg_bcd_dri" for hierarchy "seg_bcd_dri:u_seg_bcd_dri"
Warning (12010): Port "inclk" on the entity instantiation of "clk_ctrl" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "lcd:u_lcd|pre_rgb[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lcd:u_lcd|pre_rgb[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lcd:u_lcd|pre_rgb[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lcd:u_lcd|pre_rgb[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lcd:u_lcd|pre_rgb[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lcd:u_lcd|pre_rgb[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lcd:u_lcd|pre_rgb[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lcd:u_lcd|pre_rgb[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lcd:u_lcd|pre_rgb[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lcd:u_lcd|pre_rgb[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lcd:u_lcd|pre_rgb[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lcd:u_lcd|pre_rgb[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lcd:u_lcd|pre_rgb[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lcd:u_lcd|pre_rgb[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lcd:u_lcd|pre_rgb[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lcd:u_lcd|pre_rgb[15]" feeding internal logic into a wire
Warning (276020): Inferred RAM node "vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 7 instances of uninferred RAM logic
    Info (276004): RAM logic "vip:u_vip|projection:u_projection|myram:u_row_border_myram|mem" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "vip:u_vip|digital_recognition:u_digital_recognition|x1_l" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "vip:u_vip|digital_recognition:u_digital_recognition|x1_r" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "vip:u_vip|digital_recognition:u_digital_recognition|x2_l" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "vip:u_vip|digital_recognition:u_digital_recognition|x2_r" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "vip:u_vip|digital_recognition:u_digital_recognition|y" is uninferred due to inappropriate RAM size
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer lcd:u_lcd|clk_div:u_clk_div|clk_lcd~0
    Warning (19017): Found clock multiplexer lcd:u_lcd|clk_div:u_clk_div|WideNor0~0
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vip:u_vip|projection:u_projection|myram:u_h_myram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 1280
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 1280
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 800
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 800
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 9 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vip:u_vip|digital_recognition:u_digital_recognition|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|Mult5"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vip:u_vip|digital_recognition:u_digital_recognition|Mult4"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vip:u_vip|digital_recognition:u_digital_recognition|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vip:u_vip|digital_recognition:u_digital_recognition|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vip:u_vip|digital_recognition:u_digital_recognition|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vip:u_vip|digital_recognition:u_digital_recognition|Mult5"
Info (12130): Elaborated megafunction instantiation "vip:u_vip|projection:u_projection|myram:u_h_myram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "vip:u_vip|projection:u_projection|myram:u_h_myram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "1280"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "1280"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kic1.tdf
    Info (12023): Found entity 1: altsyncram_kic1
Info (12130): Elaborated megafunction instantiation "vip:u_vip|projection:u_projection|myram:u_v_myram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "vip:u_vip|projection:u_projection|myram:u_v_myram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "800"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "800"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cfc1.tdf
    Info (12023): Found entity 1: altsyncram_cfc1
Info (12130): Elaborated megafunction instantiation "vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "8"
    Info (12134): Parameter "LPM_WIDTHR" = "8"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j8t.tdf
    Info (12023): Found entity 1: mult_j8t
Info (12130): Elaborated megafunction instantiation "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult5"
Info (12133): Instantiated megafunction "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult5|multcore:mult_core", which is child of megafunction instantiation "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult5"
Info (12131): Elaborated megafunction instantiation "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult5"
Info (12131): Elaborated megafunction instantiation "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult5"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf
    Info (12023): Found entity 1: add_sub_bfh
Info (12131): Elaborated megafunction instantiation "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult5|altshift:external_latency_ffs", which is child of megafunction instantiation "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult5"
Info (12130): Elaborated megafunction instantiation "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult2"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf
    Info (12023): Found entity 1: add_sub_lgh
Info (12131): Elaborated megafunction instantiation "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult2"
Info (12130): Elaborated megafunction instantiation "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf
    Info (12023): Found entity 1: add_sub_kgh
Info (12131): Elaborated megafunction instantiation "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult4"
Info (12133): Instantiated megafunction "vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_8ft.tdf
    Info (12023): Found entity 1: mult_8ft
Info (12130): Elaborated megafunction instantiation "vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult3"
Info (12133): Instantiated megafunction "vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "23"
    Info (12134): Parameter "LPM_WIDTHR" = "23"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_aft.tdf
    Info (12023): Found entity 1: mult_aft
Info (12130): Elaborated megafunction instantiation "vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "23"
    Info (12134): Parameter "LPM_WIDTHR" = "23"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult5"
Info (12133): Instantiated megafunction "vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "8"
    Info (12134): Parameter "LPM_WIDTHR" = "8"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult5|mult_j8t:auto_generated|le5a[4]"
        Warning (14320): Synthesized away node "vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[4]"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult5|mult_j8t:auto_generated|le4a[5]"
        Warning (14320): Synthesized away node "vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult5|mult_j8t:auto_generated|le4a[4]"
        Warning (14320): Synthesized away node "vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult5|mult_j8t:auto_generated|le5a[3]"
        Warning (14320): Synthesized away node "vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult5|mult_j8t:auto_generated|le5a[2]"
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 82 buffer(s)
    Info (13016): Ignored 8 CARRY_SUM buffer(s)
    Info (13019): Ignored 74 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cam_rst_n" is stuck at VCC
    Warning (13410): Pin "cam_pwdn" is stuck at GND
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND
    Warning (13410): Pin "lcd_bl" is stuck at VCC
    Warning (13410): Pin "lcd_rst" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 23 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/par/output_files/digital_recognition.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3012 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 46 output pins
    Info (21060): Implemented 33 bidirectional pins
    Info (21061): Implemented 2876 logic cells
    Info (21064): Implemented 34 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 47 warnings
    Info: Peak virtual memory: 575 megabytes
    Info: Processing ended: Thu Jan 21 11:04:47 2021
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/par/output_files/digital_recognition.map.smsg.


