#VHDL Extractor
A Python-based parser for extracting **port** and **generic** definitions from a VHDL source.

