var NAVTREEINDEX2 =
{
"pcd__pcds_feature_flag_common__pcd_cpu_hot_plug_support.html":[0,6,3,1,1],
"pcd__pcds_feature_flag_common__pcd_cpu_hot_plug_support.html#PCDinformation":[0,6,3,1,1,0],
"pcd__pcds_feature_flag_common__pcd_cpu_smm_block_startup_this_ap.html":[0,6,3,1,2],
"pcd__pcds_feature_flag_common__pcd_cpu_smm_block_startup_this_ap.html#PCDinformation":[0,6,3,1,2,0],
"pcd__pcds_feature_flag_common__pcd_cpu_smm_debug.html":[0,6,3,1,3],
"pcd__pcds_feature_flag_common__pcd_cpu_smm_debug.html#PCDinformation":[0,6,3,1,3,0],
"pcd__pcds_feature_flag_common__pcd_cpu_smm_enable_bsp_election.html":[0,6,3,1,4],
"pcd__pcds_feature_flag_common__pcd_cpu_smm_enable_bsp_election.html#PCDinformation":[0,6,3,1,4,0],
"pcd__pcds_feature_flag_common__pcd_cpu_smm_feature_control_msr_lock.html":[0,6,3,1,5],
"pcd__pcds_feature_flag_common__pcd_cpu_smm_feature_control_msr_lock.html#PCDinformation":[0,6,3,1,5,0],
"pcd__pcds_feature_flag_common__pcd_cpu_smm_profile_enable.html":[0,6,3,1,6],
"pcd__pcds_feature_flag_common__pcd_cpu_smm_profile_enable.html#PCDinformation":[0,6,3,1,6,0],
"pcd__pcds_feature_flag_common__pcd_cpu_smm_profile_ring_buffer.html":[0,6,3,1,7],
"pcd__pcds_feature_flag_common__pcd_cpu_smm_profile_ring_buffer.html#PCDinformation":[0,6,3,1,7,0],
"pcd__pcds_feature_flag_common__pcd_cpu_smm_stack_guard.html":[0,6,3,1,8],
"pcd__pcds_feature_flag_common__pcd_cpu_smm_stack_guard.html#PCDinformation":[0,6,3,1,8,0],
"pcd__pcds_feature_flag_common_root_page.html":[0,6,3,1],
"pcd__pcds_feature_flag_common_root_page.html#content_index":[0,6,3,1,0],
"pcd__pcds_feature_flag_root_page.html":[0,6,3],
"pcd__pcds_feature_flag_root_page.html#content_index":[0,6,3,0],
"pcd__pcds_fixed_at_build__x64__pcd_cpu_smm_restricted_memory_access.html":[0,6,4,2,1],
"pcd__pcds_fixed_at_build__x64__pcd_cpu_smm_restricted_memory_access.html#PCDinformation":[0,6,4,2,1,0],
"pcd__pcds_fixed_at_build__x64_root_page.html":[0,6,4,2],
"pcd__pcds_fixed_at_build__x64_root_page.html#content_index":[0,6,4,2,0],
"pcd__pcds_fixed_at_build_common__pcd_cpu_ap_init_time_out_in_micro_seconds.html":[0,6,4,1,1],
"pcd__pcds_fixed_at_build_common__pcd_cpu_ap_init_time_out_in_micro_seconds.html#PCDinformation":[0,6,4,1,1,0],
"pcd__pcds_fixed_at_build_common__pcd_cpu_ap_loop_mode.html":[0,6,4,1,2],
"pcd__pcds_fixed_at_build_common__pcd_cpu_ap_loop_mode.html#PCDinformation":[0,6,4,1,2,0],
"pcd__pcds_fixed_at_build_common__pcd_cpu_ap_stack_size.html":[0,6,4,1,3],
"pcd__pcds_fixed_at_build_common__pcd_cpu_ap_stack_size.html#PCDinformation":[0,6,4,1,3,0],
"pcd__pcds_fixed_at_build_common__pcd_cpu_ap_status_check_interval_in_micro_seconds.html":[0,6,4,1,4],
"pcd__pcds_fixed_at_build_common__pcd_cpu_ap_status_check_interval_in_micro_seconds.html#PCDinformation":[0,6,4,1,4,0],
"pcd__pcds_fixed_at_build_common__pcd_cpu_ap_target_cstate.html":[0,6,4,1,5],
"pcd__pcds_fixed_at_build_common__pcd_cpu_ap_target_cstate.html#PCDinformation":[0,6,4,1,5,0],
"pcd__pcds_fixed_at_build_common__pcd_cpu_boot_logical_processor_number.html":[0,6,4,1,6],
"pcd__pcds_fixed_at_build_common__pcd_cpu_boot_logical_processor_number.html#PCDinformation":[0,6,4,1,6,0],
"pcd__pcds_fixed_at_build_common__pcd_cpu_clock_modulation_duty_cycle.html":[0,6,4,1,7],
"pcd__pcds_fixed_at_build_common__pcd_cpu_clock_modulation_duty_cycle.html#PCDinformation":[0,6,4,1,7,0],
"pcd__pcds_fixed_at_build_common__pcd_cpu_core_crystal_clock_frequency.html":[0,6,4,1,8],
"pcd__pcds_fixed_at_build_common__pcd_cpu_core_crystal_clock_frequency.html#PCDinformation":[0,6,4,1,8,0],
"pcd__pcds_fixed_at_build_common__pcd_cpu_features_init_after_smm_relocation.html":[0,6,4,1,9],
"pcd__pcds_fixed_at_build_common__pcd_cpu_features_init_after_smm_relocation.html#PCDinformation":[0,6,4,1,9,0],
"pcd__pcds_fixed_at_build_common__pcd_cpu_features_init_on_s3_resume.html":[0,6,4,1,10],
"pcd__pcds_fixed_at_build_common__pcd_cpu_features_init_on_s3_resume.html#PCDinformation":[0,6,4,1,10,0],
"pcd__pcds_fixed_at_build_common__pcd_cpu_features_support.html":[0,6,4,1,11],
"pcd__pcds_fixed_at_build_common__pcd_cpu_features_support.html#PCDinformation":[0,6,4,1,11,0],
"pcd__pcds_fixed_at_build_common__pcd_cpu_init_ipi_delay_in_micro_seconds.html":[0,6,4,1,12],
"pcd__pcds_fixed_at_build_common__pcd_cpu_init_ipi_delay_in_micro_seconds.html#PCDinformation":[0,6,4,1,12,0],
"pcd__pcds_fixed_at_build_common__pcd_cpu_known_good_stack_size.html":[0,6,4,1,13],
"pcd__pcds_fixed_at_build_common__pcd_cpu_known_good_stack_size.html#PCDinformation":[0,6,4,1,13,0],
"pcd__pcds_fixed_at_build_common__pcd_cpu_local_apic_base_address.html":[0,6,4,1,14],
"pcd__pcds_fixed_at_build_common__pcd_cpu_local_apic_base_address.html#PCDinformation":[0,6,4,1,14,0],
"pcd__pcds_fixed_at_build_common__pcd_cpu_max_logical_processor_number.html":[0,6,4,1,15],
"pcd__pcds_fixed_at_build_common__pcd_cpu_max_logical_processor_number.html#PCDinformation":[0,6,4,1,15,0],
"pcd__pcds_fixed_at_build_common__pcd_cpu_microcode_patch_address.html":[0,6,4,1,16],
"pcd__pcds_fixed_at_build_common__pcd_cpu_microcode_patch_address.html#PCDinformation":[0,6,4,1,16,0],
"pcd__pcds_fixed_at_build_common__pcd_cpu_microcode_patch_region_size.html":[0,6,4,1,17],
"pcd__pcds_fixed_at_build_common__pcd_cpu_microcode_patch_region_size.html#PCDinformation":[0,6,4,1,17,0],
"pcd__pcds_fixed_at_build_common__pcd_cpu_mseg_size.html":[0,6,4,1,18],
"pcd__pcds_fixed_at_build_common__pcd_cpu_mseg_size.html#PCDinformation":[0,6,4,1,18,0],
"pcd__pcds_fixed_at_build_common__pcd_cpu_number_of_reserved_variable_mtrrs.html":[0,6,4,1,19],
"pcd__pcds_fixed_at_build_common__pcd_cpu_number_of_reserved_variable_mtrrs.html#PCDinformation":[0,6,4,1,19,0],
"pcd__pcds_fixed_at_build_common__pcd_cpu_smm_ap_sync_timeout.html":[0,6,4,1,20],
"pcd__pcds_fixed_at_build_common__pcd_cpu_smm_ap_sync_timeout.html#PCDinformation":[0,6,4,1,20,0],
"pcd__pcds_fixed_at_build_common__pcd_cpu_smm_code_access_check_enable.html":[0,6,4,1,21],
"pcd__pcds_fixed_at_build_common__pcd_cpu_smm_code_access_check_enable.html#PCDinformation":[0,6,4,1,21,0],
"pcd__pcds_fixed_at_build_common__pcd_cpu_smm_mp_token_count_per_chunk.html":[0,6,4,1,22],
"pcd__pcds_fixed_at_build_common__pcd_cpu_smm_mp_token_count_per_chunk.html#PCDinformation":[0,6,4,1,22,0],
"pcd__pcds_fixed_at_build_common__pcd_cpu_smm_profile_size.html":[0,6,4,1,23],
"pcd__pcds_fixed_at_build_common__pcd_cpu_smm_profile_size.html#PCDinformation":[0,6,4,1,23,0],
"pcd__pcds_fixed_at_build_common__pcd_cpu_smm_shadow_stack_size.html":[0,6,4,1,24],
"pcd__pcds_fixed_at_build_common__pcd_cpu_smm_shadow_stack_size.html#PCDinformation":[0,6,4,1,24,0],
"pcd__pcds_fixed_at_build_common__pcd_cpu_smm_stack_size.html":[0,6,4,1,25],
"pcd__pcds_fixed_at_build_common__pcd_cpu_smm_stack_size.html#PCDinformation":[0,6,4,1,25,0],
"pcd__pcds_fixed_at_build_common__pcd_cpu_smm_stm_exception_stack_size.html":[0,6,4,1,26],
"pcd__pcds_fixed_at_build_common__pcd_cpu_smm_stm_exception_stack_size.html#PCDinformation":[0,6,4,1,26,0],
"pcd__pcds_fixed_at_build_common__pcd_cpu_smm_sync_mode.html":[0,6,4,1,27],
"pcd__pcds_fixed_at_build_common__pcd_cpu_smm_sync_mode.html#PCDinformation":[0,6,4,1,27,0],
"pcd__pcds_fixed_at_build_common__pcd_cpu_stack_switch_exception_list.html":[0,6,4,1,28],
"pcd__pcds_fixed_at_build_common__pcd_cpu_stack_switch_exception_list.html#PCDinformation":[0,6,4,1,28,0],
"pcd__pcds_fixed_at_build_common__pcd_is_power_on_reset.html":[0,6,4,1,29],
"pcd__pcds_fixed_at_build_common__pcd_is_power_on_reset.html#PCDinformation":[0,6,4,1,29,0],
"pcd__pcds_fixed_at_build_common__pcd_pei_temporary_ram_stack_size.html":[0,6,4,1,30],
"pcd__pcds_fixed_at_build_common__pcd_pei_temporary_ram_stack_size.html#PCDinformation":[0,6,4,1,30,0],
"pcd__pcds_fixed_at_build_common__pcd_sev_es_work_area_base.html":[0,6,4,1,31],
"pcd__pcds_fixed_at_build_common__pcd_sev_es_work_area_base.html#PCDinformation":[0,6,4,1,31,0],
"pcd__pcds_fixed_at_build_common__pcd_sev_es_work_area_size.html":[0,6,4,1,32],
"pcd__pcds_fixed_at_build_common__pcd_sev_es_work_area_size.html#PCDinformation":[0,6,4,1,32,0],
"pcd__pcds_fixed_at_build_common_root_page.html":[0,6,4,1],
"pcd__pcds_fixed_at_build_common_root_page.html#content_index":[0,6,4,1,0],
"pcd__pcds_fixed_at_build_root_page.html":[0,6,4],
"pcd__pcds_fixed_at_build_root_page.html#content_index":[0,6,4,0],
"pcd__pcds_patchable_in_module__x64__pcd_cpu_smm_restricted_memory_access.html":[0,6,5,2,1],
"pcd__pcds_patchable_in_module__x64__pcd_cpu_smm_restricted_memory_access.html#PCDinformation":[0,6,5,2,1,0],
"pcd__pcds_patchable_in_module__x64_root_page.html":[0,6,5,2],
"pcd__pcds_patchable_in_module__x64_root_page.html#content_index":[0,6,5,2,0],
"pcd__pcds_patchable_in_module_common__pcd_cpu_ap_init_time_out_in_micro_seconds.html":[0,6,5,1,1],
"pcd__pcds_patchable_in_module_common__pcd_cpu_ap_init_time_out_in_micro_seconds.html#PCDinformation":[0,6,5,1,1,0],
"pcd__pcds_patchable_in_module_common__pcd_cpu_ap_loop_mode.html":[0,6,5,1,2],
"pcd__pcds_patchable_in_module_common__pcd_cpu_ap_loop_mode.html#PCDinformation":[0,6,5,1,2,0],
"pcd__pcds_patchable_in_module_common__pcd_cpu_ap_stack_size.html":[0,6,5,1,3],
"pcd__pcds_patchable_in_module_common__pcd_cpu_ap_stack_size.html#PCDinformation":[0,6,5,1,3,0],
"pcd__pcds_patchable_in_module_common__pcd_cpu_ap_status_check_interval_in_micro_seconds.html":[0,6,5,1,4],
"pcd__pcds_patchable_in_module_common__pcd_cpu_ap_status_check_interval_in_micro_seconds.html#PCDinformation":[0,6,5,1,4,0],
"pcd__pcds_patchable_in_module_common__pcd_cpu_ap_target_cstate.html":[0,6,5,1,5],
"pcd__pcds_patchable_in_module_common__pcd_cpu_ap_target_cstate.html#PCDinformation":[0,6,5,1,5,0],
"pcd__pcds_patchable_in_module_common__pcd_cpu_boot_logical_processor_number.html":[0,6,5,1,6],
"pcd__pcds_patchable_in_module_common__pcd_cpu_boot_logical_processor_number.html#PCDinformation":[0,6,5,1,6,0],
"pcd__pcds_patchable_in_module_common__pcd_cpu_clock_modulation_duty_cycle.html":[0,6,5,1,7],
"pcd__pcds_patchable_in_module_common__pcd_cpu_clock_modulation_duty_cycle.html#PCDinformation":[0,6,5,1,7,0],
"pcd__pcds_patchable_in_module_common__pcd_cpu_core_crystal_clock_frequency.html":[0,6,5,1,8],
"pcd__pcds_patchable_in_module_common__pcd_cpu_core_crystal_clock_frequency.html#PCDinformation":[0,6,5,1,8,0],
"pcd__pcds_patchable_in_module_common__pcd_cpu_features_init_after_smm_relocation.html":[0,6,5,1,9],
"pcd__pcds_patchable_in_module_common__pcd_cpu_features_init_after_smm_relocation.html#PCDinformation":[0,6,5,1,9,0],
"pcd__pcds_patchable_in_module_common__pcd_cpu_features_init_on_s3_resume.html":[0,6,5,1,10],
"pcd__pcds_patchable_in_module_common__pcd_cpu_features_init_on_s3_resume.html#PCDinformation":[0,6,5,1,10,0],
"pcd__pcds_patchable_in_module_common__pcd_cpu_features_support.html":[0,6,5,1,11],
"pcd__pcds_patchable_in_module_common__pcd_cpu_features_support.html#PCDinformation":[0,6,5,1,11,0],
"pcd__pcds_patchable_in_module_common__pcd_cpu_init_ipi_delay_in_micro_seconds.html":[0,6,5,1,12],
"pcd__pcds_patchable_in_module_common__pcd_cpu_init_ipi_delay_in_micro_seconds.html#PCDinformation":[0,6,5,1,12,0],
"pcd__pcds_patchable_in_module_common__pcd_cpu_local_apic_base_address.html":[0,6,5,1,13],
"pcd__pcds_patchable_in_module_common__pcd_cpu_local_apic_base_address.html#PCDinformation":[0,6,5,1,13,0],
"pcd__pcds_patchable_in_module_common__pcd_cpu_max_logical_processor_number.html":[0,6,5,1,14],
"pcd__pcds_patchable_in_module_common__pcd_cpu_max_logical_processor_number.html#PCDinformation":[0,6,5,1,14,0],
"pcd__pcds_patchable_in_module_common__pcd_cpu_microcode_patch_address.html":[0,6,5,1,15],
"pcd__pcds_patchable_in_module_common__pcd_cpu_microcode_patch_address.html#PCDinformation":[0,6,5,1,15,0],
"pcd__pcds_patchable_in_module_common__pcd_cpu_microcode_patch_region_size.html":[0,6,5,1,16],
"pcd__pcds_patchable_in_module_common__pcd_cpu_microcode_patch_region_size.html#PCDinformation":[0,6,5,1,16,0],
"pcd__pcds_patchable_in_module_common__pcd_cpu_mseg_size.html":[0,6,5,1,17],
"pcd__pcds_patchable_in_module_common__pcd_cpu_mseg_size.html#PCDinformation":[0,6,5,1,17,0],
"pcd__pcds_patchable_in_module_common__pcd_cpu_number_of_reserved_variable_mtrrs.html":[0,6,5,1,18],
"pcd__pcds_patchable_in_module_common__pcd_cpu_number_of_reserved_variable_mtrrs.html#PCDinformation":[0,6,5,1,18,0],
"pcd__pcds_patchable_in_module_common__pcd_cpu_smm_ap_sync_timeout.html":[0,6,5,1,19],
"pcd__pcds_patchable_in_module_common__pcd_cpu_smm_ap_sync_timeout.html#PCDinformation":[0,6,5,1,19,0],
"pcd__pcds_patchable_in_module_common__pcd_cpu_smm_code_access_check_enable.html":[0,6,5,1,20],
"pcd__pcds_patchable_in_module_common__pcd_cpu_smm_code_access_check_enable.html#PCDinformation":[0,6,5,1,20,0],
"pcd__pcds_patchable_in_module_common__pcd_cpu_smm_profile_size.html":[0,6,5,1,21],
"pcd__pcds_patchable_in_module_common__pcd_cpu_smm_profile_size.html#PCDinformation":[0,6,5,1,21,0],
"pcd__pcds_patchable_in_module_common__pcd_cpu_smm_shadow_stack_size.html":[0,6,5,1,22],
"pcd__pcds_patchable_in_module_common__pcd_cpu_smm_shadow_stack_size.html#PCDinformation":[0,6,5,1,22,0],
"pcd__pcds_patchable_in_module_common__pcd_cpu_smm_stack_size.html":[0,6,5,1,23],
"pcd__pcds_patchable_in_module_common__pcd_cpu_smm_stack_size.html#PCDinformation":[0,6,5,1,23,0],
"pcd__pcds_patchable_in_module_common__pcd_cpu_smm_stm_exception_stack_size.html":[0,6,5,1,24],
"pcd__pcds_patchable_in_module_common__pcd_cpu_smm_stm_exception_stack_size.html#PCDinformation":[0,6,5,1,24,0],
"pcd__pcds_patchable_in_module_common__pcd_cpu_smm_sync_mode.html":[0,6,5,1,25],
"pcd__pcds_patchable_in_module_common__pcd_cpu_smm_sync_mode.html#PCDinformation":[0,6,5,1,25,0],
"pcd__pcds_patchable_in_module_common__pcd_is_power_on_reset.html":[0,6,5,1,26],
"pcd__pcds_patchable_in_module_common__pcd_is_power_on_reset.html#PCDinformation":[0,6,5,1,26,0],
"pcd__pcds_patchable_in_module_common__pcd_pei_temporary_ram_stack_size.html":[0,6,5,1,27],
"pcd__pcds_patchable_in_module_common__pcd_pei_temporary_ram_stack_size.html#PCDinformation":[0,6,5,1,27,0],
"pcd__pcds_patchable_in_module_common_root_page.html":[0,6,5,1],
"pcd__pcds_patchable_in_module_common_root_page.html#content_index":[0,6,5,1,0],
"pcd__pcds_patchable_in_module_root_page.html":[0,6,5],
"pcd__pcds_patchable_in_module_root_page.html#content_index":[0,6,5,0],
"pcd_root_page.html":[0,6],
"pcd_root_page.html#content_index":[0,6,0],
"ppi_arch_root_common.html":[0,8,1],
"ppi_arch_root_common.html#content_index":[0,8,1,0],
"ppi_page_g_edkii_pei_mp_services2_ppi_guid.html":[0,8,1,1],
"ppi_page_g_edkii_pei_mp_services2_ppi_guid.html#BasicPpiInfo":[0,8,1,1,0],
"ppi_page_g_edkii_pei_mp_services2_ppi_guid.html#ref":[0,8,1,1,1],
"ppi_page_g_edkii_pei_shadow_microcode_ppi_guid.html":[0,8,1,2],
"ppi_page_g_edkii_pei_shadow_microcode_ppi_guid.html#BasicPpiInfo":[0,8,1,2,0],
"ppi_page_g_edkii_pei_shadow_microcode_ppi_guid.html#ref":[0,8,1,2,1],
"ppi_page_g_republish_sec_ppi_ppi_guid.html":[0,8,1,3],
"ppi_page_g_republish_sec_ppi_ppi_guid.html#BasicPpiInfo":[0,8,1,3,0],
"ppi_page_g_republish_sec_ppi_ppi_guid.html#ref":[0,8,1,3,1],
"ppi_root_page.html":[0,8],
"ppi_root_page.html#content_index":[0,8,0],
"protocol_arch_root_common.html":[0,9,1],
"protocol_arch_root_common.html#content_index":[0,9,1,0],
"protocol_page_g_efi_sm_monitor_init_protocol_guid.html":[0,9,1,2],
"protocol_page_g_efi_sm_monitor_init_protocol_guid.html#BasicProtocolInfo":[0,9,1,2,0],
"protocol_page_g_efi_sm_monitor_init_protocol_guid.html#ref":[0,9,1,2,1],
"protocol_page_g_efi_smm_cpu_service_protocol_guid.html":[0,9,1,1],
"protocol_page_g_efi_smm_cpu_service_protocol_guid.html#BasicProtocolInfo":[0,9,1,1,0],
"protocol_page_g_efi_smm_cpu_service_protocol_guid.html#ref":[0,9,1,1,1],
"protocol_root_page.html":[0,9],
"protocol_root_page.html#content_index":[0,9,0],
"public_include__register.html":[0,4,2],
"public_include_top.html":[0,4,1],
"struct___e_d_k_i_i___p_e_i___m_p___s_e_r_v_i_c_e_s2___p_p_i.html":[1,0,0],
"struct___e_d_k_i_i___p_e_i___m_p___s_e_r_v_i_c_e_s2___p_p_i.html#a09bae20f04df0fc945cf153e8546263a":[1,0,0,1],
"struct___e_d_k_i_i___p_e_i___m_p___s_e_r_v_i_c_e_s2___p_p_i.html#a1465f17bfc37f9e8d7dbacf9b5180c01":[1,0,0,0],
"struct___e_d_k_i_i___p_e_i___m_p___s_e_r_v_i_c_e_s2___p_p_i.html#a21949a6301381469366293df5386c4a8":[1,0,0,7],
"struct___e_d_k_i_i___p_e_i___m_p___s_e_r_v_i_c_e_s2___p_p_i.html#a57ff51bab932005e5b0beac3c5ebd136":[1,0,0,3],
"struct___e_d_k_i_i___p_e_i___m_p___s_e_r_v_i_c_e_s2___p_p_i.html#a87bcf142fd3129f92c453c29cb9517b1":[1,0,0,2],
"struct___e_d_k_i_i___p_e_i___m_p___s_e_r_v_i_c_e_s2___p_p_i.html#a8ee692003d7f52e61a5027e15376c3d8":[1,0,0,5],
"struct___e_d_k_i_i___p_e_i___m_p___s_e_r_v_i_c_e_s2___p_p_i.html#abda9b2e743b5162dc66b694c761813bc":[1,0,0,6],
"struct___e_d_k_i_i___p_e_i___m_p___s_e_r_v_i_c_e_s2___p_p_i.html#abfecdc2d30d0e3f03b60cea9f6efffaf":[1,0,0,4],
"struct___e_d_k_i_i___p_e_i___s_h_a_d_o_w___m_i_c_r_o_c_o_d_e___p_p_i.html":[1,0,1],
"struct___e_d_k_i_i___p_e_i___s_h_a_d_o_w___m_i_c_r_o_c_o_d_e___p_p_i.html#ac9f286dd3dd5b82005b929dd5a27fb2c":[1,0,1,0],
"struct___e_f_i___s_m___m_o_n_i_t_o_r___i_n_i_t___p_r_o_t_o_c_o_l.html":[1,0,2],
"struct___e_f_i___s_m___m_o_n_i_t_o_r___i_n_i_t___p_r_o_t_o_c_o_l.html#a06e4028ed9903cea3265bfad5713c648":[1,0,2,1],
"struct___e_f_i___s_m___m_o_n_i_t_o_r___i_n_i_t___p_r_o_t_o_c_o_l.html#aa498860a0d8bb05481a575db82a89baa":[1,0,2,3],
"struct___e_f_i___s_m___m_o_n_i_t_o_r___i_n_i_t___p_r_o_t_o_c_o_l.html#aa7d04746b51ab37da0ef2ecc6c61235c":[1,0,2,2],
"struct___e_f_i___s_m___m_o_n_i_t_o_r___i_n_i_t___p_r_o_t_o_c_o_l.html#add178dae0c8034a6436d3631fc602ac3":[1,0,2,0],
"struct___e_f_i___s_m___m_o_n_i_t_o_r___i_n_i_t___p_r_o_t_o_c_o_l.html#af53b9aa56a561d77a5f8107bc84ff615":[1,0,2,4],
"struct___e_f_i___s_m_m___c_p_u___s_e_r_v_i_c_e___p_r_o_t_o_c_o_l.html":[1,0,3],
"struct___e_f_i___s_m_m___c_p_u___s_e_r_v_i_c_e___p_r_o_t_o_c_o_l.html#a052a1955c914b06cb9cb2bdaa03de490":[1,0,3,5],
"struct___e_f_i___s_m_m___c_p_u___s_e_r_v_i_c_e___p_r_o_t_o_c_o_l.html#a3705d5a7cef2da250071597f6c973383":[1,0,3,0],
"struct___e_f_i___s_m_m___c_p_u___s_e_r_v_i_c_e___p_r_o_t_o_c_o_l.html#a65dde1dddbe9b7fd80754d4c73702e9b":[1,0,3,2],
"struct___e_f_i___s_m_m___c_p_u___s_e_r_v_i_c_e___p_r_o_t_o_c_o_l.html#a8c949617d14b529ff222879679318196":[1,0,3,3],
"struct___e_f_i___s_m_m___c_p_u___s_e_r_v_i_c_e___p_r_o_t_o_c_o_l.html#a8edcd5dc507a6284b3437e260c024aba":[1,0,3,1],
"struct___e_f_i___s_m_m___c_p_u___s_e_r_v_i_c_e___p_r_o_t_o_c_o_l.html#ac44b39b3623b2a844e808eab6fe67e9f":[1,0,3,4],
"struct___m_t_r_r___f_i_x_e_d___s_e_t_t_i_n_g_s__.html":[1,0,4],
"struct___m_t_r_r___f_i_x_e_d___s_e_t_t_i_n_g_s__.html#a2730113bc8c0a17d6b420a7a1a0216b6":[1,0,4,0],
"struct___m_t_r_r___s_e_t_t_i_n_g_s__.html":[1,0,5],
"struct___m_t_r_r___s_e_t_t_i_n_g_s__.html#a1b71488aa5298141eb0fcb288dc6f389":[1,0,5,0],
"struct___m_t_r_r___s_e_t_t_i_n_g_s__.html#a3d6354f9d1528532809293738408e819":[1,0,5,2],
"struct___m_t_r_r___s_e_t_t_i_n_g_s__.html#a501d69da1d6131080cf8ac05c5950def":[1,0,5,1],
"struct___m_t_r_r___v_a_r_i_a_b_l_e___s_e_t_t_i_n_g__.html":[1,0,6],
"struct___m_t_r_r___v_a_r_i_a_b_l_e___s_e_t_t_i_n_g__.html#a277a491317eaffdcfbb03ae7a838c81b":[1,0,6,0],
"struct___m_t_r_r___v_a_r_i_a_b_l_e___s_e_t_t_i_n_g__.html#ae6e6082cbb1ef6e0d8b9558dc2468c87":[1,0,6,1],
"struct___m_t_r_r___v_a_r_i_a_b_l_e___s_e_t_t_i_n_g_s__.html":[1,0,7],
"struct___m_t_r_r___v_a_r_i_a_b_l_e___s_e_t_t_i_n_g_s__.html#ac3f00d3bd8c9033244d2430acb1dd1cc":[1,0,7,0],
"struct___r_e_p_u_b_l_i_s_h___s_e_c___p_p_i___p_p_i.html":[1,0,8],
"struct___r_e_p_u_b_l_i_s_h___s_e_c___p_p_i___p_p_i.html#aff41826c7c6a461af5ecae1c4414fc68":[1,0,8,0],
"struct_a_c_p_i___c_p_u___d_a_t_a.html":[1,0,9],
"struct_a_c_p_i___c_p_u___d_a_t_a.html#a08fe4cab8740794b28b6313e6ffe4b15":[1,0,9,2],
"struct_a_c_p_i___c_p_u___d_a_t_a.html#a1974b3d7efeefa27539a26be851fdaf8":[1,0,9,8],
"struct_a_c_p_i___c_p_u___d_a_t_a.html#a22a1336d7098745983b88d0b1ac8bf89":[1,0,9,5],
"struct_a_c_p_i___c_p_u___d_a_t_a.html#a53e1942cab41a1524a56ff46a344c7e2":[1,0,9,7],
"struct_a_c_p_i___c_p_u___d_a_t_a.html#a901a7cdac18fcc56310829729bb4cc00":[1,0,9,6],
"struct_a_c_p_i___c_p_u___d_a_t_a.html#aa0b4d8f8c695ba6d840fb66419946bcb":[1,0,9,0],
"struct_a_c_p_i___c_p_u___d_a_t_a.html#ab79e98f77c07e60b4ec7057c45652719":[1,0,9,3],
"struct_a_c_p_i___c_p_u___d_a_t_a.html#ab80b1a988fab75265a6dad1a3600d943":[1,0,9,9],
"struct_a_c_p_i___c_p_u___d_a_t_a.html#ab8fb237672e07ee419e7a32ba2c4a3ac":[1,0,9,1],
"struct_a_c_p_i___c_p_u___d_a_t_a.html#ac3e8a0b792223e3eeebce66cadffe217":[1,0,9,4],
"struct_c_p_u___c_a_c_h_e___i_n_f_o.html":[1,0,10],
"struct_c_p_u___c_a_c_h_e___i_n_f_o.html#a1028d4fd937d2d944ab158469e345132":[1,0,10,6],
"struct_c_p_u___c_a_c_h_e___i_n_f_o.html#a23eb3017a2d9a6d5931bad9a45bf7466":[1,0,10,9],
"struct_c_p_u___c_a_c_h_e___i_n_f_o.html#a25b067548f0bac0c7183e31aed2bd9e7":[1,0,10,1],
"struct_c_p_u___c_a_c_h_e___i_n_f_o.html#a2992cbfdfb97664244789c561eaed085":[1,0,10,3],
"struct_c_p_u___c_a_c_h_e___i_n_f_o.html#a41f6efaf877ad4b2d445820a16efbcd6":[1,0,10,4],
"struct_c_p_u___c_a_c_h_e___i_n_f_o.html#a599ec3fd9602c99c9c6f3231e01d6de5":[1,0,10,5],
"struct_c_p_u___c_a_c_h_e___i_n_f_o.html#abbf76b416ce801ae1fa1241b6fc57edf":[1,0,10,0],
"struct_c_p_u___c_a_c_h_e___i_n_f_o.html#ae7980a10c997f664aac27dc359228101":[1,0,10,2],
"struct_c_p_u___c_a_c_h_e___i_n_f_o.html#af5edaae0350a3587b7d5aaaf55482e7e":[1,0,10,7],
"struct_c_p_u___c_a_c_h_e___i_n_f_o.html#af6110dbefd80b0921fdaac4c93e48f13":[1,0,10,8],
"struct_c_p_u___f_e_a_t_u_r_e___i_n_i_t___d_a_t_a.html":[1,0,11],
"struct_c_p_u___f_e_a_t_u_r_e___i_n_i_t___d_a_t_a.html#a69d4f1f0df8491076ea40f5d276286b5":[1,0,11,1],
"struct_c_p_u___f_e_a_t_u_r_e___i_n_i_t___d_a_t_a.html#aa4360d8eefad524d1b12fc9a0b0f0f64":[1,0,11,3],
"struct_c_p_u___f_e_a_t_u_r_e___i_n_i_t___d_a_t_a.html#aabe0396234e87ba91048c2fa9b1fc0c3":[1,0,11,2],
"struct_c_p_u___f_e_a_t_u_r_e___i_n_i_t___d_a_t_a.html#adaf506d4d3abbe9975ff2e9cfb969803":[1,0,11,0],
"struct_c_p_u___h_o_t___p_l_u_g___d_a_t_a.html":[1,0,12],
"struct_c_p_u___h_o_t___p_l_u_g___d_a_t_a.html#a1f5ecb8e6e2de3ece4b8599a8955f592":[1,0,12,1],
"struct_c_p_u___h_o_t___p_l_u_g___d_a_t_a.html#a39e7c66f7f7ea6ffe9c4467e545f65d2":[1,0,12,3],
"struct_c_p_u___h_o_t___p_l_u_g___d_a_t_a.html#a48bf31bc49e939386cce0278c354b886":[1,0,12,4],
"struct_c_p_u___h_o_t___p_l_u_g___d_a_t_a.html#a6c49e1a54219fd027a13495810746f2b":[1,0,12,2]
};
