// Seed: 2295705791
module module_0 (
    input  wire id_0,
    output wand id_1
);
  logic id_3;
  ;
  assign id_3 = id_3;
endmodule
module module_1 (
    output logic id_0,
    input tri1 id_1,
    output wire id_2,
    input supply1 id_3,
    input supply1 id_4,
    output supply1 id_5,
    output wor id_6,
    output tri1 id_7,
    input uwire id_8,
    input tri1 id_9,
    input tri id_10,
    input uwire id_11,
    input supply0 id_12,
    input tri void id_13
);
  wire id_15;
  always begin : LABEL_0
    id_0 <= 1 ? -1 : id_4 & id_4;
  end
  wire id_16;
  ;
  module_0 modCall_1 (
      id_9,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
