

================================================================
== Synthesis Summary Report of 'fir'
================================================================
+ General Information: 
    * Date:           Sun Oct  3 19:33:26 2021
    * Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
    * Project:        baseline
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+----------+-----------+-----+
    |       Modules      | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |         |          |           |     |
    |       & Loops      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |    FF    |    LUT    | URAM|
    +--------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+----------+-----------+-----+
    |+ fir               |     -|  0.79|      636|  6.360e+03|         -|      637|     -|        no|  1 (~0%)|  1 (~0%)|  41 (~0%)|  155 (~0%)|    -|
    | o VITIS_LOOP_25_1  |     -|  7.30|      635|  6.350e+03|         5|        -|   127|        no|        -|        -|         -|          -|    -|
    +--------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| x         | ap_none | 32       |
| y         | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| y        | out       | int*     |
| x        | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------+---------+
| Argument | HW Name  | HW Type |
+----------+----------+---------+
| y        | y        | port    |
| y        | y_ap_vld | port    |
| x        | x        | port    |
+----------+----------+---------+


================================================================
== M_AXI Burst Information
================================================================

