

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-255ae3d804d12f3d4a005553a5a307bb03061c3c_modified_4.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=4:RCD=14:RAS=33:RP=14:RC=47: CL=14:WL=2:CDLR=3:WR=12:nbkgrp=4:CCDL=2:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1200.0:1200.0:1200.0:1000.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size1f530c4048b7f66ab8389d3f0830e9e3  /home/akamath/Documents/gpgpu-sim_hammerblade/precompiled_bin/stencil
Extracting PTX file and ptxas options    1: stencil.1.sm_52.ptx -arch=sm_52
 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     4 # minimal delay between activation of rows in different banks
RCD                                    14 # row to column delay
RAS                                    33 # time needed to activate row
RP                                     14 # time needed to precharge (deactivate) row
RC                                     47 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     14 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:1000000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000100000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/akamath/Documents/gpgpu-sim_hammerblade/precompiled_bin/stencil
self exe links to: /home/akamath/Documents/gpgpu-sim_hammerblade/precompiled_bin/stencil
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/akamath/Documents/gpgpu-sim_hammerblade/precompiled_bin/stencil
Running md5sum using "md5sum /home/akamath/Documents/gpgpu-sim_hammerblade/precompiled_bin/stencil "
self exe links to: /home/akamath/Documents/gpgpu-sim_hammerblade/precompiled_bin/stencil
Extracting specific PTX file named stencil.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z24block2D_hybrid_coarsen_xffPfS_iii : hostFun 0x0x555d14187cc0, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing stencil.1.sm_52.ptx
GPGPU-Sim PTX: allocating shared region for "sh_A0" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24block2D_hybrid_coarsen_xffPfS_iii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file stencil.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from stencil.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' : regs=32, lmem=0, smem=0, cmem=356
CUDA accelerated 7 points stencil codes****
Original version by Li-Wen Chang <lchang20@illinois.edu> and I-Jui Sung<sung10@illinois.edu>
This version maintained by Chris Rodrigues  ***********
event update
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ec4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ec8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6df91ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6df91ef0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ecc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ed0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ed4..

GPGPU-Sim PTX: cudaLaunch for 0x0x555d14187cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z24block2D_hybrid_coarsen_xffPfS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x140 (stencil.1.sm_52.ptx:72) @%p7 bra $L__BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x198 (stencil.1.sm_52.ptx:86) setp.lt.s32 %p8, %r6, %r49;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1b0 (stencil.1.sm_52.ptx:89) @%p10 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (stencil.1.sm_52.ptx:103) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x218 (stencil.1.sm_52.ptx:105) @%p11 bra $L__BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f0 (stencil.1.sm_52.ptx:310) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3d0 (stencil.1.sm_52.ptx:163) @%p7 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f0 (stencil.1.sm_52.ptx:170) @%p21 bra $L__BB0_19;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3f0 (stencil.1.sm_52.ptx:170) @%p21 bra $L__BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x518 (stencil.1.sm_52.ptx:226) @%p10 bra $L__BB0_21;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x400 (stencil.1.sm_52.ptx:173) @%p22 bra $L__BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x438 (stencil.1.sm_52.ptx:186) setp.eq.s32 %p23, %r8, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x408 (stencil.1.sm_52.ptx:174) bra.uni $L__BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (stencil.1.sm_52.ptx:183) ld.shared.f32 %f68, [%r16];
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x428 (stencil.1.sm_52.ptx:180) bra.uni $L__BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x438 (stencil.1.sm_52.ptx:186) setp.eq.s32 %p23, %r8, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x440 (stencil.1.sm_52.ptx:187) @%p23 bra $L__BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x470 (stencil.1.sm_52.ptx:198) setp.eq.s32 %p24, %r4, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x450 (stencil.1.sm_52.ptx:190) bra.uni $L__BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x470 (stencil.1.sm_52.ptx:198) setp.eq.s32 %p24, %r4, 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x478 (stencil.1.sm_52.ptx:199) @%p24 bra $L__BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b0 (stencil.1.sm_52.ptx:211) add.f32 %f41, %f66, %f67;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x488 (stencil.1.sm_52.ptx:202) bra.uni $L__BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b0 (stencil.1.sm_52.ptx:211) add.f32 %f41, %f66, %f67;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x518 (stencil.1.sm_52.ptx:226) @%p10 bra $L__BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (stencil.1.sm_52.ptx:233) @%p26 bra $L__BB0_32;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x538 (stencil.1.sm_52.ptx:233) @%p26 bra $L__BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x668 (stencil.1.sm_52.ptx:291) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x548 (stencil.1.sm_52.ptx:236) @%p27 bra $L__BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x580 (stencil.1.sm_52.ptx:249) setp.eq.s32 %p28, %r8, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x550 (stencil.1.sm_52.ptx:237) bra.uni $L__BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x578 (stencil.1.sm_52.ptx:246) ld.shared.f32 %f72, [%r18];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x570 (stencil.1.sm_52.ptx:243) bra.uni $L__BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x580 (stencil.1.sm_52.ptx:249) setp.eq.s32 %p28, %r8, 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x588 (stencil.1.sm_52.ptx:250) @%p28 bra $L__BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (stencil.1.sm_52.ptx:261) setp.eq.s32 %p29, %r11, %r29;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x598 (stencil.1.sm_52.ptx:253) bra.uni $L__BB0_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (stencil.1.sm_52.ptx:261) setp.eq.s32 %p29, %r11, %r29;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x5c0 (stencil.1.sm_52.ptx:262) @%p29 bra $L__BB0_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x600 (stencil.1.sm_52.ptx:276) add.f32 %f51, %f65, %f71;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x5c8 (stencil.1.sm_52.ptx:263) bra.uni $L__BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (stencil.1.sm_52.ptx:273) ld.shared.f32 %f74, [%r14+4];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x5f0 (stencil.1.sm_52.ptx:270) bra.uni $L__BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x600 (stencil.1.sm_52.ptx:276) add.f32 %f51, %f65, %f71;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x6e8 (stencil.1.sm_52.ptx:307) @%p30 bra $L__BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f0 (stencil.1.sm_52.ptx:310) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24block2D_hybrid_coarsen_xffPfS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24block2D_hybrid_coarsen_xffPfS_iii'.
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (8,128,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 1: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 216123
gpu_sim_insn = 579037448
gpu_ipc =    2679.2031
gpu_tot_sim_cycle = 216123
gpu_tot_sim_insn = 579037448
gpu_tot_ipc =    2679.2031
gpu_tot_issued_cta = 1024
gpu_occupancy = 77.8638% 
gpu_tot_occupancy = 77.8638% 
max_total_param_size = 0
gpu_stall_dramfull = 2993449
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      25.7788
partiton_level_parallism_total  =      25.7788
partiton_level_parallism_util =      27.0596
partiton_level_parallism_util_total  =      27.0596
L2_BW  =     989.9046 GB/Sec
L2_BW_total  =     989.9046 GB/Sec
gpu_total_sim_rate=541662

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 67482, Miss = 67482, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 70644, Miss = 70644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 70644, Miss = 70644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 70644, Miss = 70644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 70644, Miss = 70644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 70644, Miss = 70644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 70644, Miss = 70644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 67482, Miss = 67482, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 68536, Miss = 68536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 68536, Miss = 68536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 68536, Miss = 68536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 68536, Miss = 68536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 68536, Miss = 68536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 68536, Miss = 68536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 68536, Miss = 68536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 68536, Miss = 68536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 68536, Miss = 68536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 68536, Miss = 68536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 68536, Miss = 68536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 71760, Miss = 71760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 68536, Miss = 68536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 67482, Miss = 67482, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 70644, Miss = 70644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 70644, Miss = 70644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 70644, Miss = 70644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 70644, Miss = 70644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 70644, Miss = 70644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 70644, Miss = 70644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 67482, Miss = 67482, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 63264, Miss = 63264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 66240, Miss = 66240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 66240, Miss = 66240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 66240, Miss = 66240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 66240, Miss = 66240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 66240, Miss = 66240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 66240, Miss = 66240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 63264, Miss = 63264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 63264, Miss = 63264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 66240, Miss = 66240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 66240, Miss = 66240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 66240, Miss = 66240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 66240, Miss = 66240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 66240, Miss = 66240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 66240, Miss = 66240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 63264, Miss = 63264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 5571384
	L1D_total_cache_misses = 5571384
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.219
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3547704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2023680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3547704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2023680

Total_core_cache_fail_stats:
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 
distro:
1797, 5207, 5207, 5455, 5331, 5207, 5207, 5455, 5331, 5207, 5207, 5455, 5331, 5207, 5207, 5455, 5331, 5207, 5207, 5455, 5331, 5207, 5207, 5455, 5331, 5207, 5207, 5455, 5331, 5207, 5207, 5455, 5331, 5207, 5207, 5455, 5331, 5207, 5207, 5455, 5331, 5207, 5207, 5455, 5331, 5207, 5207, 5455, 5331, 5207, 5207, 5455, 
gpgpu_n_tot_thrd_icount = 716112768
gpgpu_n_tot_w_icount = 22378524
gpgpu_n_stall_shd_mem = 3846528
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3547704
gpgpu_n_mem_write_global = 2023680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 25251376
gpgpu_n_store_insn = 16126200
gpgpu_n_shmem_insn = 105186984
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 917504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3846528
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3899708	W0_Idle:135222	W0_Scoreboard:38518062	W1:1992060	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2513604	W32:17872860
single_issue_nums: WS0:5611774	WS1:5514496	WS2:5514496	WS3:5737758	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28381632 {8:3547704,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 80947200 {40:2023680,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 141908160 {40:3547704,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16189440 {8:2023680,}
maxmflatency = 4467 
max_icnt2mem_latency = 3361 
maxmrqlatency = 1222 
max_icnt2sh_latency = 99 
averagemflatency = 699 
avg_icnt2mem_latency = 244 
avg_mrq_latency = 141 
avg_icnt2sh_latency = 4 
mrq_lat_table:147223 	105785 	77305 	100114 	165423 	403962 	464008 	646296 	463287 	43360 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1063339 	1249662 	2040699 	1145865 	71815 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1303189 	807140 	580887 	876811 	1195092 	672852 	132430 	2983 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3428350 	1220820 	644530 	239647 	36948 	1089 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	15 	385 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        61        52        64        56 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        56        60        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        60        60        60        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        60        48        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        60        60        60        64        60 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        60        60        60        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        56        52        60        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        56        50        64        60 
dram[8]:        64        64        64        64        64        64        64        64        64        64        60        64        64        52        64        56 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        56        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        52        60        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        60        56        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        60        56        60        64        59 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        60        60        60        56        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        60        56        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        48        48        64        56 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        60        56        62        56 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        60        60        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        56        64        60        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        56        60        64        56 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        56        60        60        60        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        60        56        56        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        56        52        64        60 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        56        52        64        60 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        52        60        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        60        56        52        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        52        48        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        60        60        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        60        60        56        60        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        44        48        60        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        44        44        64        60 
maximum service time to same row:
dram[0]:      5854      5855      5890      5889      6090      6077      6136      6179      6348      6362      6477      6556      6634      6635      6903      6836 
dram[1]:      5854      5855      5890      8162      8002      6077      6136      6179      6348      6362      6466      6506      6602      6632      6971      6844 
dram[2]:      5854      5855      5890      5889      6083      6070      6116      6154      6353      6310      6441      6443      6623      6694      6863      6934 
dram[3]:      5854      5855      5890      5889      6083      6070      6116      6154      6339      6310      6456      6422      6654      6689      6886      6911 
dram[4]:      5854      5855      5890      5889      6078      6080      6185      6186      6366      6387      6514      6492      6628      6579      6848      6920 
dram[5]:      5854      5855      5890      5889      6078      6080      6185      6186      6383      7949      6539      6521      6609      6594      6825      6860 
dram[6]:      5854      5855      5890      5889      6078      6080      6185      6206      6342      6369      6460      6497      6635      6617      6888      6874 
dram[7]:      5854      5855      5890      5889      6078      6080      6185      6206      6350      6351      6504      6480      6610      6651      6821      6822 
dram[8]:      5849      5852      5874      5876      6105      6106      6120      6137      6320      6340      6496      6590      6656      6648      6885      6861 
dram[9]:      5849      5852      5874      5876      6105      6106      6120      6137      6320      6340      6485      7964      6623      6663      6945      6824 
dram[10]:      5849      5852     10073      5876      6112      6105      6113      6123      6324      6304      6883      6467      6588      6658      6790      6947 
dram[11]:      5849      5852      5874      5876      6112      6105      6113      6123      6305      6300      6490      6506      6647      6711      6858      6952 
dram[12]:      5849      5852      5874      7512      6385      6077      6164      6134      6322      6369      6533      6518      6635      6606      6788      6887 
dram[13]:      5849      5852      5874      5876      6076      6077      6164      6134      6323      6340      6512      6545      6624      6603      6713      6845 
dram[14]:      5849      5852      5874      5876      6076      6077      6146      6147      6443      6346      6482      6515      6659      6678      6772      6821 
dram[15]:      5849      5852      5874      5876      6076      6077      6146      6147      6316      6345      6522      6524      6636      6692      6736      6788 
dram[16]:      5864      5865      5889      5884      6033      6024      6137      6178      6322      6339      6454      6530      6606      6608      6862      6832 
dram[17]:      5864      5865      5889      5884      6033      6024      6137      6178      6304      6347      6464      8444      6585      6612      6896      6797 
dram[18]:      5864      5865      5889      5884      6033      6029      6140      6159      6338      6300      6431      6455      6563      6652      6806      6927 
dram[19]:      5864      5865      5889      5884      6388      6029      6140      6159      6300      6302      6437      6430      6654      6732      6839      6929 
dram[20]:      5864      5865      5889      5884      6029      6016      6170      6171      6314      6352      6497      6480      6592      6633      6814      6958 
dram[21]:      5864      5865      5889      5884      6029      6016      6170      6171      6327      6344      6512      6513      6580      6600      6753      6909 
dram[22]:      5864      5865      5889      5884      6029      6016      6143      6189      7501      6334      6458      6470      6602      6639      6827      6870 
dram[23]:      5864      5865      5889      5884      6029      6016      6143      6189      6327      6333      6488      6467      6602      6652      6747      6813 
dram[24]:      5859      5860      5880      5877      6060      6042      6104      6125      6308      6333      6504      6582      6663      6626      6930      6891 
dram[25]:      5859      5860      5880      5877      6060      6042      6104      6125      6306      6354      6464      6515      6676      6626      6981      6862 
dram[26]:      5859      5860      5880      5877      6060      6062      6102      6123      6341      6304      6440      6467      6650      6651      6836      6924 
dram[27]:      5859      5860      5880      5877      6060      6763      6102      6123      6304      6305      6494      6444      6640      6675      6882      6854 
dram[28]:      5859      5860      5880      5877      6008      6002      6117      6113      6386      6358      6498      6500      6629      6614      6858      6873 
dram[29]:      5859      5860      5880      5877      6008      7388      6117      6113      6381      7711      6500      6513      6622      6576      6802      6938 
dram[30]:      5859      5860      5880      5877      6008      6002      6131      6118      6318      6320      6483      6484      6725      6664      6850      6887 
dram[31]:      5859      5860      5880      5877      6008      6002      6131      6118      6338      6339      6491      6478      6615      6657      6833      6870 
average row accesses per activate:
dram[0]:  4.365285  4.406196  4.110040  4.192593  4.395510  4.328814  4.338751  4.342443  4.289696  4.670340  4.247927  4.162867  3.987431  4.105816  3.839219  3.855522 
dram[1]:  4.325661  4.254180  4.222038  4.249164  4.454864  4.296047  4.396194  4.406603  4.508865  4.798867  4.180772  4.222776  4.042298  4.076613  3.887292  3.927969 
dram[2]:  4.346746  4.400688  4.331637  4.267169  4.399827  4.361775  4.428945  4.262542  4.389129  4.708603  4.215881  4.239669  4.077787  4.141579  3.782544  3.921779 
dram[3]:  4.292125  4.313560  4.243943  4.198184  4.527629  4.274937  4.405030  4.326808  4.386344  4.666360  4.187551  4.187500  4.074759  4.112195  3.884411  3.846270 
dram[4]:  4.257450  4.434188  4.279934  4.194127  4.408198  4.210098  4.465742  4.317647  4.346678  4.598390  4.243243  4.168163  3.990654  4.077229  3.954023  3.996151 
dram[5]:  4.231023  4.309287  4.223587  4.206051  4.467882  4.125400  4.350042  4.248756  4.275084  4.454702  4.143664  4.086030  4.078400  4.048896  3.946401  3.849963 
dram[6]:  4.274790  4.288590  4.231343  4.186831  4.511505  4.322881  4.464035  4.364414  4.292334  4.573874  4.286678  4.213753  3.960094  4.106159  3.940724  3.913410 
dram[7]:  4.408658  4.358650  4.270539  4.171545  4.401372  4.372549  4.356351  4.347789  4.320339  4.704044  4.187244  4.252693  4.109677  4.052506  3.832836  3.939417 
dram[8]:  4.251678  4.324852  4.221675  4.100241  4.220564  4.140194  4.282701  4.356410  4.316327  4.721811  4.144598  4.087550  4.092221  4.002364  3.870061  3.869301 
dram[9]:  4.163517  4.252720  4.312764  4.111201  4.515124  4.386735  4.400173  4.384283  4.287764  4.628520  4.194901  4.057554  3.946304  4.130081  3.785926  3.871287 
dram[10]:  4.213278  4.382504  4.302267  4.340390  4.489006  4.288721  4.244370  4.286074  4.370912  4.575514  4.131280  4.122168  4.041303  4.066135  3.761062  3.928074 
dram[11]:  4.260067  4.252087  4.280437  4.156173  4.345034  4.181967  4.381896  4.414124  4.208782  4.668813  4.254576  4.248536  3.989756  4.160524  3.871581  3.820570 
dram[12]:  4.061111  4.153722  3.986791  3.969040  4.121090  4.155897  4.242774  4.176039  4.137097  4.390452  4.046566  4.044234  3.891089  4.086302  3.767988  3.743627 
dram[13]:  4.343776  4.315481  4.227530  4.147791  4.418166  4.153537  4.318718  4.387617  4.387650  4.574934  4.151564  4.155897  4.155159  4.140800  3.793944  3.862199 
dram[14]:  4.216887  4.320339  4.257904  4.185398  4.385542  4.212696  4.492064  4.327119  4.298319  4.609009  4.246051  4.287521  3.939488  4.017309  3.840634  3.902066 
dram[15]:  4.377797  4.341526  4.324979  4.154157  4.374573  4.245017  4.427951  4.397942  4.345532  4.626126  4.302852  4.104418  4.119259  4.065183  3.930876  3.858118 
dram[16]:  4.310580  4.356410  4.293277  4.144020  4.355860  4.278385  4.318105  4.427826  4.405382  4.624094  4.190633  4.082731  4.110300  4.034948  3.894897  3.901074 
dram[17]:  4.362468  4.359589  4.232232  4.211047  4.389081  4.291491  4.455341  4.515583  4.427574  4.507515  4.101286  4.170492  3.869665  4.166667  3.877193  3.844646 
dram[18]:  4.157636  4.432667  4.262063  4.247920  4.377797  4.300505  4.357265  4.324003  4.262144  4.622403  4.164763  4.142626  4.005542  4.073600  3.741581  3.891788 
dram[19]:  4.303466  4.326253  4.386986  4.124294  4.478414  4.248748  4.344739  4.369509  4.338737  4.683241  4.265272  4.190280  4.039075  4.202145  3.865092  3.875572 
dram[20]:  4.278565  4.227569  4.207865  4.110493  4.489565  4.293334  4.336683  4.399658  4.231908  4.614638  4.255161  4.192151  4.016432  4.212611  3.895976  3.844776 
dram[21]:  4.391603  4.309227  4.314214  4.172860  4.402575  4.280397  4.387042  4.363943  4.407917  4.572310  4.166126  4.210741  4.118358  4.144346  3.857785  3.866467 
dram[22]:  4.284628  4.298658  4.345148  4.171964  4.318914  4.284751  4.451613  4.392580  4.289319  4.657871  4.172272  4.280776  4.054357  4.120870  3.838636  3.847432 
dram[23]:  4.354701  4.379898  4.239506  4.202284  4.408816  4.306723  4.301266  4.345794  4.341568  4.567376  4.258549  4.263114  4.115602  4.190984  3.932464  3.896342 
dram[24]:  4.266667  4.529255  4.229942  4.284273  4.387597  4.292683  4.328791  4.344416  4.283784  4.758879  4.254153  4.137652  4.088853  4.117264  3.911653  3.870943 
dram[25]:  4.296203  4.280100  4.242096  4.200658  4.386735  4.330501  4.446194  4.508007  4.303056  4.695370  4.254787  4.091566  4.037480  4.204470  3.769231  3.917178 
dram[26]:  4.303133  4.510150  4.230705  4.363636  4.503979  4.406897  4.348123  4.364102  4.315567  4.628182  4.261051  4.233389  4.056090  4.117168  3.781135  3.931591 
dram[27]:  4.295110  4.497809  4.252720  4.057416  4.340734  4.287395  4.361684  4.345594  4.342196  4.725581  4.345532  4.205785  3.954723  4.172698  3.798958  3.938996 
dram[28]:  4.282753  4.241407  4.301667  4.240558  4.418306  4.242054  4.466899  4.427461  4.303437  4.646847  4.169355  4.222405  4.003934  4.047768  3.979876  3.966616 
dram[29]:  4.407534  4.546971  4.397776  4.180567  4.640864  4.279570  4.385141  4.419300  4.439827  4.689250  4.304817  4.233361  4.149593  4.134304  3.940061  3.912320 
dram[30]:  4.327674  4.348600  4.250417  4.106109  4.405685  4.243983  4.488085  4.370497  4.274329  4.768075  4.268456  4.328802  4.007943  4.090763  3.936483  3.953560 
dram[31]:  4.495146  4.428818  4.343220  4.147727  4.371478  4.236319  4.355499  4.431288  4.452797  4.820320  4.193920  4.256432  4.189100  4.198347  3.850936  3.874622 
average row locality = 2616829/619111 = 4.226753
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4132      4155      4147      4128      4130      4151      4107      4121      4121      4129      4181      4169      4139      4144      4195      4210 
dram[1]:      4134      4124      4125      4123      4125      4148      4115      4108      4128      4123      4146      4141      4124      4121      4221      4231 
dram[2]:      4146      4153      4145      4130      4129      4156      4109      4127      4132      4130      4151      4189      4152      4152      4198      4231 
dram[3]:      4130      4125      4121      4130      4123      4136      4112      4121      4122      4120      4174      4158      4131      4127      4197      4214 
dram[4]:      4199      4223      4219      4184      4203      4205      4180      4173      4144      4177      4246      4170      4187      4188      4249      4304 
dram[5]:      4197      4223      4195      4178      4180      4207      4153      4160      4154      4196      4195      4236      4170      4192      4245      4328 
dram[6]:      4147      4151      4137      4130      4139      4136      4120      4133      4134      4115      4150      4154      4126      4129      4213      4219 
dram[7]:      4163      4192      4180      4161      4166      4170      4140      4146      4140      4155      4185      4200      4162      4161      4227      4253 
dram[8]:      4140      4135      4174      4146      4130      4157      4110      4135      4121      4152      4159      4147      4165      4143      4181      4209 
dram[9]:      4128      4118      4135      4143      4118      4135      4130      4114      4127      4140      4162      4139      4129      4148      4195      4192 
dram[10]:      4142      4145      4165      4167      4142      4142      4122      4141      4126      4163      4155      4155      4157      4167      4185      4193 
dram[11]:      4136      4129      4139      4130      4120      4138      4118      4100      4128      4118      4175      4144      4126      4149      4186      4201 
dram[12]:      4171      4169      4171      4172      4181      4182      4172      4160      4172      4190      4190      4182      4175      4229      4221      4254 
dram[13]:      4196      4185      4260      4198      4190      4207      4155      4210      4158      4255      4240      4210      4188      4237      4229      4248 
dram[14]:      4149      4137      4156      4145      4138      4145      4125      4136      4153      4150      4172      4151      4145      4169      4181      4210 
dram[15]:      4154      4150      4213      4182      4162      4154      4131      4163      4148      4175      4193      4177      4179      4181      4210      4205 
dram[16]:      4129      4134      4141      4127      4134      4130      4140      4129      4119      4148      4157      4140      4129      4139      4199      4192 
dram[17]:      4153      4128      4151      4150      4109      4134      4120      4106      4117      4139      4159      4149      4133      4166      4167      4195 
dram[18]:      4137      4138      4161      4146      4126      4155      4129      4128      4135      4158      4162      4174      4128      4156      4198      4179 
dram[19]:      4154      4127      4164      4155      4128      4129      4114      4110      4131      4128      4155      4151      4128      4160      4160      4177 
dram[20]:      4187      4217      4278      4214      4205      4188      4211      4188      4187      4268      4219      4189      4203      4279      4220      4256 
dram[21]:      4196      4212      4228      4200      4163      4216      4178      4216      4163      4219      4206      4238      4191      4226      4247      4264 
dram[22]:      4133      4163      4186      4161      4135      4122      4137      4121      4140      4153      4150      4143      4138      4174      4160      4194 
dram[23]:      4167      4170      4188      4190      4135      4168      4127      4151      4140      4191      4172      4182      4158      4179      4216      4222 
dram[24]:      4132      4144      4145      4125      4130      4145      4116      4130      4117      4134      4180      4166      4123      4118      4220      4239 
dram[25]:      4150      4154      4130      4150      4134      4137      4113      4103      4113      4113      4167      4154      4120      4143      4176      4213 
dram[26]:      4152      4145      4139      4125      4130      4156      4124      4141      4145      4134      4163      4160      4130      4121      4216      4230 
dram[27]:      4152      4164      4123      4137      4125      4139      4112      4117      4110      4120      4165      4155      4129      4143      4191      4209 
dram[28]:      4219      4218      4196      4207      4206      4240      4161      4163      4174      4192      4232      4188      4154      4236      4230      4343 
dram[29]:      4215      4204      4181      4197      4190      4215      4166      4210      4170      4223      4247      4216      4178      4169      4287      4292 
dram[30]:      4157      4166      4126      4149      4156      4150      4116      4124      4135      4112      4152      4157      4113      4158      4174      4216 
dram[31]:      4166      4159      4161      4143      4155      4150      4136      4159      4134      4164      4169      4195      4138      4145      4230      4244 
total dram reads = 2132164
bank skew: 4343/4100 = 1.06
chip skew: 67509/66237 = 1.02
number of total write accesses:
dram[0]:      3692      3860      3880      3864      3840      3828      3860      3856      3832      3828      3768      3772      3748      3756      3660      3548 
dram[1]:      3760      3856      3884      3836      3832      3840      3868      3856      3832      3836      3768      3756      3764      3736      3672      3580 
dram[2]:      3724      3860      3848      3860      3864      3824      3884      3884      3820      3840      3784      3764      3732      3752      3664      3532 
dram[3]:      3756      3860      3836      3816      3828      3856      3868      3852      3812      3828      3756      3736      3752      3724      3644      3560 
dram[4]:      3776      3860      3856      3832      3836      3860      3876      3860      3836      3856      3740      3744      3748      3732      3644      3548 
dram[5]:      3724      3896      3848      3864      3868      3832      3868      3856      3836      3868      3756      3764      3712      3768      3636      3524 
dram[6]:      3760      3844      3864      3828      3836      3860      3876      3876      3844      3848      3736      3728      3740      3752      3624      3552 
dram[7]:      3716      3892      3864      3880      3864      3836      3880      3868      3832      3852      3744      3732      3736      3732      3636      3536 
dram[8]:      3712      3856      3872      3868      3840      3808      3860      3848      3820      3828      3772      3768      3752      3744      3648      3532 
dram[9]:      3756      3856      3868      3836      3828      3832      3844      3852      3816      3824      3756      3748      3768      3728      3664      3564 
dram[10]:      3740      3860      3836      3836      3848      3812      3868      3872      3812      3828      3772      3760      3724      3744      3660      3544 
dram[11]:      3768      3860      3836      3812      3820      3856      3860      3852      3808      3828      3756      3732      3748      3724      3636      3552 
dram[12]:      3784      3860      3840      3824      3832      3852      3864      3856      3832      3840      3748      3752      3736      3728      3644      3544 
dram[13]:      3736      3888      3844      3864      3864      3840      3868      3852      3832      3860      3748      3740      3708      3756      3632      3524 
dram[14]:      3780      3844      3848      3828      3832      3860      3876      3880      3848      3864      3744      3736      3732      3748      3616      3560 
dram[15]:      3732      3892      3856      3860      3860      3828      3880      3860      3832      3840      3744      3732      3732      3732      3632      3520 
dram[16]:      3692      3852      3872      3864      3832      3828      3856      3852      3824      3828      3772      3772      3756      3764      3660      3580 
dram[17]:      3752      3856      3880      3832      3824      3840      3872      3860      3828      3836      3772      3756      3776      3736      3664      3612 
dram[18]:      3708      3856      3848      3840      3844      3816      3876      3880      3816      3836      3776      3752      3724      3744      3652      3568 
dram[19]:      3748      3860      3840      3820      3820      3844      3860      3852      3816      3832      3768      3744      3748      3732      3644      3600 
dram[20]:      3772      3864      3860      3828      3832      3856      3868      3856      3836      3860      3736      3752      3720      3728      3644      3584 
dram[21]:      3716      3888      3848      3864      3864      3836      3872      3856      3836      3864      3740      3748      3696      3768      3628      3560 
dram[22]:      3760      3844      3852      3832      3828      3856      3876      3880      3840      3864      3744      3736      3736      3760      3628      3600 
dram[23]:      3712      3888      3852      3848      3864      3828      3880      3856      3828      3844      3736      3752      3732      3736      3632      3560 
dram[24]:      3696      3860      3876      3876      3856      3836      3864      3864      3820      3832      3768      3776      3756      3752      3664      3560 
dram[25]:      3764      3860      3876      3832      3836      3840      3876      3856      3824      3832      3772      3760      3772      3744      3680      3580 
dram[26]:      3720      3860      3836      3852      3856      3824      3888      3860      3824      3828      3784      3748      3728      3756      3660      3540 
dram[27]:      3768      3872      3836      3804      3832      3852      3860      3852      3812      3840      3764      3736      3748      3724      3644      3568 
dram[28]:      3784      3860      3864      3832      3836      3860      3868      3856      3840      3864      3752      3752      3740      3732      3648      3540 
dram[29]:      3732      3900      3840      3864      3864      3836      3876      3860      3832      3872      3744      3744      3704      3764      3624      3536 
dram[30]:      3764      3844      3864      3836      3836      3856      3876      3888      3840      3864      3744      3752      3732      3740      3632      3568 
dram[31]:      3708      3896      3856      3868      3856      3836      3892      3872      3840      3840      3740      3736      3740      3740      3644      3544 
total dram writes = 1938660
bank skew: 3900/3520 = 1.11
chip skew: 60704/60448 = 1.00
average mf latency per bank:
dram[0]:       1008       996       982      1000       997      1001       995       996      1000       991      1004      1008       996      1006      1018      1012
dram[1]:        746       745       733       725       740       739       724       728       734       726       760       757       756       746       759       750
dram[2]:        901       911       921       917       914       920       921       918       931       920       929       934       941       931       946       932
dram[3]:        765       772       771       771       779       768       765       765       763       769       787       775       788       787       799       783
dram[4]:        885       888       899       910       899       883       884       892       903       891       910       919       933       917       929       910
dram[5]:       1422      1442      1403      1414      1455      1444      1416      1413      1415      1405      1488      1466      1431      1422      1478      1456
dram[6]:        745       743       729       726       752       747       721       720       721       720       775       753       748       742       777       778
dram[7]:        831       832       828       830       834       828       831       825       837       826       850       853       842       849       860       851
dram[8]:       1054      1045      1048      1069      1064      1065      1067      1073      1078      1064      1076      1069      1072      1073      1088      1084
dram[9]:        771       763       794       796       761       776       785       775       795       780       784       786       808       801       802       789
dram[10]:       1069      1070      1062      1072      1074      1087      1068      1068      1090      1060      1086      1098      1101      1095      1097      1093
dram[11]:        884       885       918       915       892       880       910       902       916       903       922       911       921       918       929       904
dram[12]:       1834      1835      1851      1859      1851      1846      1849      1861      1862      1853      1875      1860      1923      1902      1871      1851
dram[13]:       1208      1208      1252      1280      1229      1217      1262      1252      1267      1257      1244      1245      1285      1290      1241      1233
dram[14]:        853       850       863       858       843       848       841       845       851       846       856       846       886       872       865       858
dram[15]:        883       884       880       881       885       891       884       888       883       879       902       901       904       898       909       898
dram[16]:        947       937       945       962       947       947       946       959       964       952       952       961       957       967       977       967
dram[17]:        752       754       778       766       741       751       766       768       778       773       772       777       781       786       784       765
dram[18]:       1036      1034      1041      1043      1046      1043      1039      1031      1054      1024      1048      1049      1069      1052      1070      1057
dram[19]:        838       828       852       853       851       839       845       848       863       852       870       867       867       861       879       869
dram[20]:       1038      1029      1031      1031      1041      1043      1023      1031      1032      1025      1051      1048      1069      1069      1061      1045
dram[21]:       1076      1076      1126      1133      1093      1080      1138      1122      1135      1119      1115      1100      1155      1140      1108      1113
dram[22]:        793       793       821       817       797       793       809       814       818       807       807       800       838       831       820       806
dram[23]:        931       930       933       939       933       941       944       937       951       935       958       956       960       946       956       950
dram[24]:        797       783       798       807       795       794       804       814       814       808       813       802       817       819       834       818
dram[25]:        863       861       839       832       857       864       834       837       834       851       869       874       872       861       866       858
dram[26]:        826       825       844       834       824       838       827       835       849       831       841       846       859       847       861       850
dram[27]:        826       822       818       825       837       832       818       817       819       815       838       836       836       836       844       836
dram[28]:       1015      1013      1044      1046      1028      1017      1033      1031      1034      1032      1045      1038      1068      1051      1054      1049
dram[29]:       1046      1057      1036      1038      1072      1050      1033      1032      1039      1027      1090      1078      1055      1046      1093      1081
dram[30]:        800       800       791       790       808       801       790       788       794       780       817       814       811       805       832       827
dram[31]:        793       796       796       794       799       808       793       789       797       802       828       825       812       808       826       825
maximum mf latency per bank:
dram[0]:       2341      1972      2014      2137      2233      2001      2122      2040      2072      2052      2104      1992      2246      2048      2386      2179
dram[1]:       1847      1976      1933      1832      1870      2044      2005      1789      1950      1862      1982      2230      1908      1727      2001      1936
dram[2]:       1963      1934      2121      2017      2004      2064      1987      2025      2411      2102      1843      2095      2109      2038      2310      1997
dram[3]:       2220      1950      2040      2025      2226      1942      2125      2062      2330      1959      2044      1923      1926      1931      1997      2173
dram[4]:       2767      2564      2809      2564      2549      2428      2612      2568      2657      2337      2457      2700      3028      2404      3137      2773
dram[5]:       3546      3676      3750      3584      3516      3600      3608      3269      3519      3535      3332      3731      3718      3801      3487      3722
dram[6]:       2165      2597      2618      2529      2158      2175      3342      2078      2458      2253      2769      2163      2377      2360      2349      2494
dram[7]:       2442      2724      2256      2536      2280      2241      2151      2466      2537      2277      2574      2174      2502      2381      2297      2340
dram[8]:       2271      2199      2175      2057      2239      2481      2335      2200      2245      2268      2202      2294      2487      2152      2380      2440
dram[9]:       2032      2042      2006      1995      2019      2240      2301      1889      2157      2234      2115      2310      2327      1963      2359      1918
dram[10]:       2451      2349      2434      2224      2204      2384      2228      2369      2267      2384      2207      2215      2597      2164      2626      2668
dram[11]:       2083      1984      2235      2015      2392      2182      2227      2096      1942      2035      2190      2042      2183      2193      2453      2319
dram[12]:       3811      3856      3635      3685      4051      3577      3815      3603      3889      3958      3912      4467      3843      3972      3924      3630
dram[13]:       3091      2920      3437      3460      3140      3048      3625      3293      3342      3496      3358      3488      3048      3586      3094      3310
dram[14]:       2081      2022      2343      2357      2066      1855      2034      2506      2075      2111      2455      2049      2277      2029      2138      2143
dram[15]:       2324      2490      2420      2450      2635      2263      2631      2546      2624      2534      2396      2491      2421      2323      3089      2219
dram[16]:       2204      1964      2113      2169      2255      2026      2070      2074      2003      2036      1893      2175      2186      2099      2036      2319
dram[17]:       1984      1896      1688      1776      1941      1942      2111      1742      1837      1986      2083      2153      2022      2008      2120      2072
dram[18]:       2083      2134      2199      2399      2075      2495      2133      2224      2359      2303      2425      2102      2236      2167      2142      2176
dram[19]:       2073      1859      1970      1883      2336      2202      1957      1863      2185      2171      2194      2137      2293      2174      2431      1863
dram[20]:       2684      2490      2957      2571      2859      2859      2944      2357      2767      2486      2617      2738      3142      2667      2915      2598
dram[21]:       2818      3044      3193      3302      2942      2592      2807      2934      3037      2924      2841      3549      2733      3043      2843      3451
dram[22]:       2308      2274      2645      2567      2264      2251      2210      2418      2341      2659      2908      2315      2489      2155      2295      2265
dram[23]:       2571      2597      2452      2746      2532      2590      2525      2595      2726      2592      2802      2527      2562      2497      2485      2512
dram[24]:       2092      1895      1969      1928      2168      1895      2135      2108      2076      1842      2209      1971      2188      1971      1990      2509
dram[25]:       2024      2023      1886      1788      1939      1823      2318      1750      1940      1842      2154      1759      1811      1871      1921      1936
dram[26]:       1821      1912      2320      1656      1915      1893      1920      2141      2084      2138      1824      2021      2027      1998      1942      2100
dram[27]:       2247      1875      1856      1835      1952      1971      1870      2096      2073      1930      2412      2044      2207      1971      2277      2006
dram[28]:       2584      2446      2431      2476      2630      2683      2535      2265      2965      2306      2522      2699      2845      2411      2569      2668
dram[29]:       2695      2647      2807      2913      3113      2600      2863      2657      2873      3013      3069      3145      2846      2998      2883      2928
dram[30]:       2034      2367      2122      2245      1977      1907      2439      2112      2175      2006      2246      2106      2350      2149      2051      2268
dram[31]:       1976      2330      1998      2113      2029      2163      2136      2333      2371      2411      2316      2218      2242      2126      1996      2165
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42223 n_act=19329 n_pre=19313 n_ref_event=0 n_req=81507 n_rd=66359 n_rd_L2_A=0 n_write=0 n_wr_bk=60592 bw_util=0.7049
n_activity=169544 dram_eff=0.7488
bk0: 4132a 69206i bk1: 4155a 65927i bk2: 4147a 63544i bk3: 4128a 62691i bk4: 4130a 69006i bk5: 4151a 67037i bk6: 4107a 65248i bk7: 4121a 66313i bk8: 4121a 66292i bk9: 4129a 72508i bk10: 4181a 65305i bk11: 4169a 60113i bk12: 4139a 63116i bk13: 4144a 63847i bk14: 4195a 57156i bk15: 4210a 60741i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762855
Row_Buffer_Locality_read = 0.845176
Row_Buffer_Locality_write = 0.402231
Bank_Level_Parallism = 11.440476
Bank_Level_Parallism_Col = 8.382319
Bank_Level_Parallism_Ready = 3.413538
write_to_read_ratio_blp_rw_average = 0.572518
GrpLevelPara = 3.664887 

BW Util details:
bwutil = 0.704884 
total_CMD = 180102 
util_bw = 126951 
Wasted_Col = 40361 
Wasted_Row = 958 
Idle = 11832 

BW Util Bottlenecks: 
RCDc_limit = 37951 
RCDWRc_limit = 28368 
WTRc_limit = 48897 
RTWc_limit = 216142 
CCDLc_limit = 44703 
rwq = 0 
CCDLc_limit_alone = 23029 
WTRc_limit_alone = 43898 
RTWc_limit_alone = 199467 

Commands details: 
total_CMD = 180102 
n_nop = 42223 
Read = 66359 
Write = 0 
L2_Alloc = 0 
L2_WB = 60592 
n_act = 19329 
n_pre = 19313 
n_ref = 0 
n_req = 81507 
total_req = 126951 

Dual Bus Interface Util: 
issued_total_row = 38642 
issued_total_col = 126951 
Row_Bus_Util =  0.214556 
CoL_Bus_Util = 0.704884 
Either_Row_CoL_Bus_Util = 0.765561 
Issued_on_Two_Bus_Simul_Util = 0.153879 
issued_two_Eff = 0.201002 
queue_avg = 52.596706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.5967
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42234 n_act=19136 n_pre=19120 n_ref_event=0 n_req=81406 n_rd=66237 n_rd_L2_A=0 n_write=0 n_wr_bk=60676 bw_util=0.7047
n_activity=169259 dram_eff=0.7498
bk0: 4134a 66174i bk1: 4124a 64319i bk2: 4125a 62107i bk3: 4123a 63275i bk4: 4125a 68823i bk5: 4148a 67644i bk6: 4115a 64876i bk7: 4108a 67309i bk8: 4128a 67388i bk9: 4123a 71245i bk10: 4146a 61815i bk11: 4141a 63801i bk12: 4124a 58127i bk13: 4121a 64410i bk14: 4221a 56996i bk15: 4231a 59581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764931
Row_Buffer_Locality_read = 0.847532
Row_Buffer_Locality_write = 0.404245
Bank_Level_Parallism = 11.523128
Bank_Level_Parallism_Col = 8.470300
Bank_Level_Parallism_Ready = 3.468344
write_to_read_ratio_blp_rw_average = 0.575896
GrpLevelPara = 3.669925 

BW Util details:
bwutil = 0.704673 
total_CMD = 180102 
util_bw = 126913 
Wasted_Col = 40105 
Wasted_Row = 918 
Idle = 12166 

BW Util Bottlenecks: 
RCDc_limit = 37268 
RCDWRc_limit = 28745 
WTRc_limit = 48299 
RTWc_limit = 217161 
CCDLc_limit = 43715 
rwq = 0 
CCDLc_limit_alone = 22650 
WTRc_limit_alone = 43198 
RTWc_limit_alone = 201197 

Commands details: 
total_CMD = 180102 
n_nop = 42234 
Read = 66237 
Write = 0 
L2_Alloc = 0 
L2_WB = 60676 
n_act = 19136 
n_pre = 19120 
n_ref = 0 
n_req = 81406 
total_req = 126913 

Dual Bus Interface Util: 
issued_total_row = 38256 
issued_total_col = 126913 
Row_Bus_Util =  0.212413 
CoL_Bus_Util = 0.704673 
Either_Row_CoL_Bus_Util = 0.765500 
Issued_on_Two_Bus_Simul_Util = 0.151586 
issued_two_Eff = 0.198023 
queue_avg = 52.548058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.5481
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42116 n_act=19168 n_pre=19152 n_ref_event=0 n_req=81589 n_rd=66430 n_rd_L2_A=0 n_write=0 n_wr_bk=60636 bw_util=0.7055
n_activity=169706 dram_eff=0.7487
bk0: 4146a 66965i bk1: 4153a 68475i bk2: 4145a 67596i bk3: 4130a 67379i bk4: 4129a 68601i bk5: 4156a 65664i bk6: 4109a 67137i bk7: 4127a 62759i bk8: 4132a 66951i bk9: 4130a 69247i bk10: 4151a 64770i bk11: 4189a 62843i bk12: 4152a 60163i bk13: 4152a 61966i bk14: 4198a 56640i bk15: 4231a 59237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765066
Row_Buffer_Locality_read = 0.846621
Row_Buffer_Locality_write = 0.407679
Bank_Level_Parallism = 11.445846
Bank_Level_Parallism_Col = 8.410921
Bank_Level_Parallism_Ready = 3.413431
write_to_read_ratio_blp_rw_average = 0.569567
GrpLevelPara = 3.664894 

BW Util details:
bwutil = 0.705522 
total_CMD = 180102 
util_bw = 127066 
Wasted_Col = 40357 
Wasted_Row = 920 
Idle = 11759 

BW Util Bottlenecks: 
RCDc_limit = 37512 
RCDWRc_limit = 28556 
WTRc_limit = 49547 
RTWc_limit = 212820 
CCDLc_limit = 44750 
rwq = 0 
CCDLc_limit_alone = 23164 
WTRc_limit_alone = 44534 
RTWc_limit_alone = 196247 

Commands details: 
total_CMD = 180102 
n_nop = 42116 
Read = 66430 
Write = 0 
L2_Alloc = 0 
L2_WB = 60636 
n_act = 19168 
n_pre = 19152 
n_ref = 0 
n_req = 81589 
total_req = 127066 

Dual Bus Interface Util: 
issued_total_row = 38320 
issued_total_col = 127066 
Row_Bus_Util =  0.212768 
CoL_Bus_Util = 0.705522 
Either_Row_CoL_Bus_Util = 0.766155 
Issued_on_Two_Bus_Simul_Util = 0.152136 
issued_two_Eff = 0.198571 
queue_avg = 51.926575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.9266
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42359 n_act=19210 n_pre=19194 n_ref_event=0 n_req=81362 n_rd=66241 n_rd_L2_A=0 n_write=0 n_wr_bk=60484 bw_util=0.7036
n_activity=169191 dram_eff=0.749
bk0: 4130a 68270i bk1: 4125a 64244i bk2: 4121a 65371i bk3: 4130a 65374i bk4: 4123a 68961i bk5: 4136a 65750i bk6: 4112a 66230i bk7: 4121a 68256i bk8: 4122a 70517i bk9: 4120a 67895i bk10: 4174a 64885i bk11: 4158a 64902i bk12: 4131a 64483i bk13: 4127a 61119i bk14: 4197a 58950i bk15: 4214a 62011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763895
Row_Buffer_Locality_read = 0.846289
Row_Buffer_Locality_write = 0.402950
Bank_Level_Parallism = 11.411716
Bank_Level_Parallism_Col = 8.373585
Bank_Level_Parallism_Ready = 3.437025
write_to_read_ratio_blp_rw_average = 0.564234
GrpLevelPara = 3.652561 

BW Util details:
bwutil = 0.703629 
total_CMD = 180102 
util_bw = 126725 
Wasted_Col = 40262 
Wasted_Row = 891 
Idle = 12224 

BW Util Bottlenecks: 
RCDc_limit = 37338 
RCDWRc_limit = 29037 
WTRc_limit = 51485 
RTWc_limit = 207327 
CCDLc_limit = 44509 
rwq = 0 
CCDLc_limit_alone = 23137 
WTRc_limit_alone = 45958 
RTWc_limit_alone = 191482 

Commands details: 
total_CMD = 180102 
n_nop = 42359 
Read = 66241 
Write = 0 
L2_Alloc = 0 
L2_WB = 60484 
n_act = 19210 
n_pre = 19194 
n_ref = 0 
n_req = 81362 
total_req = 126725 

Dual Bus Interface Util: 
issued_total_row = 38404 
issued_total_col = 126725 
Row_Bus_Util =  0.213235 
CoL_Bus_Util = 0.703629 
Either_Row_CoL_Bus_Util = 0.764805 
Issued_on_Two_Bus_Simul_Util = 0.152058 
issued_two_Eff = 0.198820 
queue_avg = 50.711697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.7117
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=41608 n_act=19439 n_pre=19423 n_ref_event=0 n_req=82402 n_rd=67251 n_rd_L2_A=0 n_write=0 n_wr_bk=60604 bw_util=0.7099
n_activity=169654 dram_eff=0.7536
bk0: 4199a 64516i bk1: 4223a 61354i bk2: 4219a 61680i bk3: 4184a 60028i bk4: 4203a 64476i bk5: 4205a 63590i bk6: 4180a 64749i bk7: 4173a 62940i bk8: 4144a 64372i bk9: 4177a 67509i bk10: 4246a 63008i bk11: 4170a 58879i bk12: 4187a 57868i bk13: 4188a 60105i bk14: 4249a 58882i bk15: 4304a 59315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764096
Row_Buffer_Locality_read = 0.845147
Row_Buffer_Locality_write = 0.404330
Bank_Level_Parallism = 11.739817
Bank_Level_Parallism_Col = 8.637425
Bank_Level_Parallism_Ready = 3.500473
write_to_read_ratio_blp_rw_average = 0.566815
GrpLevelPara = 3.698429 

BW Util details:
bwutil = 0.709903 
total_CMD = 180102 
util_bw = 127855 
Wasted_Col = 38713 
Wasted_Row = 1302 
Idle = 12232 

BW Util Bottlenecks: 
RCDc_limit = 38042 
RCDWRc_limit = 27966 
WTRc_limit = 50003 
RTWc_limit = 217421 
CCDLc_limit = 44607 
rwq = 0 
CCDLc_limit_alone = 22483 
WTRc_limit_alone = 44738 
RTWc_limit_alone = 200562 

Commands details: 
total_CMD = 180102 
n_nop = 41608 
Read = 67251 
Write = 0 
L2_Alloc = 0 
L2_WB = 60604 
n_act = 19439 
n_pre = 19423 
n_ref = 0 
n_req = 82402 
total_req = 127855 

Dual Bus Interface Util: 
issued_total_row = 38862 
issued_total_col = 127855 
Row_Bus_Util =  0.215778 
CoL_Bus_Util = 0.709903 
Either_Row_CoL_Bus_Util = 0.768975 
Issued_on_Two_Bus_Simul_Util = 0.156706 
issued_two_Eff = 0.203785 
queue_avg = 55.282127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.2821
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=41258 n_act=19687 n_pre=19671 n_ref_event=0 n_req=82364 n_rd=67209 n_rd_L2_A=0 n_write=0 n_wr_bk=60620 bw_util=0.7098
n_activity=169461 dram_eff=0.7543
bk0: 4197a 64234i bk1: 4223a 62514i bk2: 4195a 63220i bk3: 4178a 60151i bk4: 4180a 64166i bk5: 4207a 60633i bk6: 4153a 62513i bk7: 4160a 62359i bk8: 4154a 61335i bk9: 4196a 62128i bk10: 4195a 60911i bk11: 4236a 60414i bk12: 4170a 60238i bk13: 4192a 60104i bk14: 4245a 53883i bk15: 4328a 57348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.760976
Row_Buffer_Locality_read = 0.841971
Row_Buffer_Locality_write = 0.401782
Bank_Level_Parallism = 11.839528
Bank_Level_Parallism_Col = 8.652895
Bank_Level_Parallism_Ready = 3.464996
write_to_read_ratio_blp_rw_average = 0.571864
GrpLevelPara = 3.719511 

BW Util details:
bwutil = 0.709759 
total_CMD = 180102 
util_bw = 127829 
Wasted_Col = 39081 
Wasted_Row = 989 
Idle = 12203 

BW Util Bottlenecks: 
RCDc_limit = 39058 
RCDWRc_limit = 28416 
WTRc_limit = 49949 
RTWc_limit = 224948 
CCDLc_limit = 45701 
rwq = 0 
CCDLc_limit_alone = 23330 
WTRc_limit_alone = 44813 
RTWc_limit_alone = 207713 

Commands details: 
total_CMD = 180102 
n_nop = 41258 
Read = 67209 
Write = 0 
L2_Alloc = 0 
L2_WB = 60620 
n_act = 19687 
n_pre = 19671 
n_ref = 0 
n_req = 82364 
total_req = 127829 

Dual Bus Interface Util: 
issued_total_row = 39358 
issued_total_col = 127829 
Row_Bus_Util =  0.218532 
CoL_Bus_Util = 0.709759 
Either_Row_CoL_Bus_Util = 0.770919 
Issued_on_Two_Bus_Simul_Util = 0.157372 
issued_two_Eff = 0.204136 
queue_avg = 55.884453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.8845
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42208 n_act=19228 n_pre=19212 n_ref_event=0 n_req=81475 n_rd=66333 n_rd_L2_A=0 n_write=0 n_wr_bk=60568 bw_util=0.7046
n_activity=169485 dram_eff=0.7487
bk0: 4147a 64755i bk1: 4151a 68403i bk2: 4137a 64561i bk3: 4130a 64342i bk4: 4139a 68363i bk5: 4136a 66963i bk6: 4120a 70997i bk7: 4133a 68591i bk8: 4134a 67911i bk9: 4115a 69253i bk10: 4150a 64644i bk11: 4154a 64761i bk12: 4126a 58673i bk13: 4129a 62771i bk14: 4213a 60360i bk15: 4219a 59895i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764001
Row_Buffer_Locality_read = 0.846683
Row_Buffer_Locality_write = 0.401796
Bank_Level_Parallism = 11.411510
Bank_Level_Parallism_Col = 8.391691
Bank_Level_Parallism_Ready = 3.468601
write_to_read_ratio_blp_rw_average = 0.571879
GrpLevelPara = 3.665922 

BW Util details:
bwutil = 0.704606 
total_CMD = 180102 
util_bw = 126901 
Wasted_Col = 40069 
Wasted_Row = 1094 
Idle = 12038 

BW Util Bottlenecks: 
RCDc_limit = 37144 
RCDWRc_limit = 28471 
WTRc_limit = 50033 
RTWc_limit = 209189 
CCDLc_limit = 44350 
rwq = 0 
CCDLc_limit_alone = 22716 
WTRc_limit_alone = 44867 
RTWc_limit_alone = 192721 

Commands details: 
total_CMD = 180102 
n_nop = 42208 
Read = 66333 
Write = 0 
L2_Alloc = 0 
L2_WB = 60568 
n_act = 19228 
n_pre = 19212 
n_ref = 0 
n_req = 81475 
total_req = 126901 

Dual Bus Interface Util: 
issued_total_row = 38440 
issued_total_col = 126901 
Row_Bus_Util =  0.213435 
CoL_Bus_Util = 0.704606 
Either_Row_CoL_Bus_Util = 0.765644 
Issued_on_Two_Bus_Simul_Util = 0.152397 
issued_two_Eff = 0.199044 
queue_avg = 51.385147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.3851
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=41791 n_act=19302 n_pre=19286 n_ref_event=0 n_req=81951 n_rd=66801 n_rd_L2_A=0 n_write=0 n_wr_bk=60600 bw_util=0.7074
n_activity=169339 dram_eff=0.7523
bk0: 4163a 68907i bk1: 4192a 65154i bk2: 4180a 64364i bk3: 4161a 63777i bk4: 4166a 66386i bk5: 4170a 69028i bk6: 4140a 64368i bk7: 4146a 66115i bk8: 4140a 66149i bk9: 4155a 70172i bk10: 4185a 66584i bk11: 4200a 62142i bk12: 4162a 61761i bk13: 4161a 59609i bk14: 4227a 58722i bk15: 4253a 58882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764469
Row_Buffer_Locality_read = 0.846050
Row_Buffer_Locality_write = 0.404752
Bank_Level_Parallism = 11.505501
Bank_Level_Parallism_Col = 8.419623
Bank_Level_Parallism_Ready = 3.419431
write_to_read_ratio_blp_rw_average = 0.564869
GrpLevelPara = 3.675498 

BW Util details:
bwutil = 0.707383 
total_CMD = 180102 
util_bw = 127401 
Wasted_Col = 39589 
Wasted_Row = 883 
Idle = 12229 

BW Util Bottlenecks: 
RCDc_limit = 37454 
RCDWRc_limit = 28476 
WTRc_limit = 50955 
RTWc_limit = 210367 
CCDLc_limit = 44480 
rwq = 0 
CCDLc_limit_alone = 22832 
WTRc_limit_alone = 45652 
RTWc_limit_alone = 194022 

Commands details: 
total_CMD = 180102 
n_nop = 41791 
Read = 66801 
Write = 0 
L2_Alloc = 0 
L2_WB = 60600 
n_act = 19302 
n_pre = 19286 
n_ref = 0 
n_req = 81951 
total_req = 127401 

Dual Bus Interface Util: 
issued_total_row = 38588 
issued_total_col = 127401 
Row_Bus_Util =  0.214256 
CoL_Bus_Util = 0.707383 
Either_Row_CoL_Bus_Util = 0.767959 
Issued_on_Two_Bus_Simul_Util = 0.153680 
issued_two_Eff = 0.200114 
queue_avg = 52.449066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.4491
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=41868 n_act=19513 n_pre=19497 n_ref_event=0 n_req=81536 n_rd=66404 n_rd_L2_A=0 n_write=0 n_wr_bk=60528 bw_util=0.7048
n_activity=169408 dram_eff=0.7493
bk0: 4140a 66609i bk1: 4135a 63885i bk2: 4174a 63514i bk3: 4146a 60243i bk4: 4130a 64968i bk5: 4157a 61772i bk6: 4110a 63454i bk7: 4135a 67287i bk8: 4121a 64890i bk9: 4152a 69277i bk10: 4159a 63547i bk11: 4147a 63073i bk12: 4165a 61526i bk13: 4143a 59132i bk14: 4181a 58649i bk15: 4209a 59065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.760682
Row_Buffer_Locality_read = 0.844181
Row_Buffer_Locality_write = 0.394264
Bank_Level_Parallism = 11.619452
Bank_Level_Parallism_Col = 8.502683
Bank_Level_Parallism_Ready = 3.443371
write_to_read_ratio_blp_rw_average = 0.574577
GrpLevelPara = 3.681688 

BW Util details:
bwutil = 0.704778 
total_CMD = 180102 
util_bw = 126932 
Wasted_Col = 40152 
Wasted_Row = 934 
Idle = 12084 

BW Util Bottlenecks: 
RCDc_limit = 38669 
RCDWRc_limit = 28776 
WTRc_limit = 49789 
RTWc_limit = 219437 
CCDLc_limit = 46452 
rwq = 0 
CCDLc_limit_alone = 23731 
WTRc_limit_alone = 44685 
RTWc_limit_alone = 201820 

Commands details: 
total_CMD = 180102 
n_nop = 41868 
Read = 66404 
Write = 0 
L2_Alloc = 0 
L2_WB = 60528 
n_act = 19513 
n_pre = 19497 
n_ref = 0 
n_req = 81536 
total_req = 126932 

Dual Bus Interface Util: 
issued_total_row = 39010 
issued_total_col = 126932 
Row_Bus_Util =  0.216599 
CoL_Bus_Util = 0.704778 
Either_Row_CoL_Bus_Util = 0.767532 
Issued_on_Two_Bus_Simul_Util = 0.153846 
issued_two_Eff = 0.200443 
queue_avg = 53.269852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.2699
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42283 n_act=19367 n_pre=19351 n_ref_event=0 n_req=81388 n_rd=66253 n_rd_L2_A=0 n_write=0 n_wr_bk=60540 bw_util=0.704
n_activity=169147 dram_eff=0.7496
bk0: 4128a 64467i bk1: 4118a 62726i bk2: 4135a 60802i bk3: 4143a 61068i bk4: 4118a 69140i bk5: 4135a 64977i bk6: 4130a 66651i bk7: 4114a 66165i bk8: 4127a 65252i bk9: 4140a 71524i bk10: 4162a 64121i bk11: 4139a 61209i bk12: 4129a 59502i bk13: 4148a 61057i bk14: 4195a 54982i bk15: 4192a 58348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762041
Row_Buffer_Locality_read = 0.845335
Row_Buffer_Locality_write = 0.397423
Bank_Level_Parallism = 11.614927
Bank_Level_Parallism_Col = 8.540496
Bank_Level_Parallism_Ready = 3.474056
write_to_read_ratio_blp_rw_average = 0.572298
GrpLevelPara = 3.685918 

BW Util details:
bwutil = 0.704007 
total_CMD = 180102 
util_bw = 126793 
Wasted_Col = 40292 
Wasted_Row = 891 
Idle = 12126 

BW Util Bottlenecks: 
RCDc_limit = 38191 
RCDWRc_limit = 28514 
WTRc_limit = 51065 
RTWc_limit = 221363 
CCDLc_limit = 45543 
rwq = 0 
CCDLc_limit_alone = 22840 
WTRc_limit_alone = 45441 
RTWc_limit_alone = 204284 

Commands details: 
total_CMD = 180102 
n_nop = 42283 
Read = 66253 
Write = 0 
L2_Alloc = 0 
L2_WB = 60540 
n_act = 19367 
n_pre = 19351 
n_ref = 0 
n_req = 81388 
total_req = 126793 

Dual Bus Interface Util: 
issued_total_row = 38718 
issued_total_col = 126793 
Row_Bus_Util =  0.214978 
CoL_Bus_Util = 0.704007 
Either_Row_CoL_Bus_Util = 0.765227 
Issued_on_Two_Bus_Simul_Util = 0.153757 
issued_two_Eff = 0.200930 
queue_avg = 52.792351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.7924
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 216211 -   mf: uid=23138148, sid4294967295:w4294967295, part=10, addr=0xc7c71500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (216111), 
DRAM[10]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42037 n_act=19373 n_pre=19357 n_ref_event=0 n_req=81596 n_rd=66467 n_rd_L2_A=0 n_write=0 n_wr_bk=60516 bw_util=0.7051
n_activity=169665 dram_eff=0.7484
bk0: 4142a 66104i bk1: 4145a 64641i bk2: 4165a 66517i bk3: 4167a 65858i bk4: 4142a 68876i bk5: 4142a 64966i bk6: 4122a 64820i bk7: 4141a 64669i bk8: 4126a 63629i bk9: 4163a 68171i bk10: 4155a 61247i bk11: 4155a 59434i bk12: 4157a 61715i bk13: 4167a 59311i bk14: 4185a 57996i bk15: 4193a 59423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762574
Row_Buffer_Locality_read = 0.844750
Row_Buffer_Locality_write = 0.401547
Bank_Level_Parallism = 11.567780
Bank_Level_Parallism_Col = 8.503362
Bank_Level_Parallism_Ready = 3.469386
write_to_read_ratio_blp_rw_average = 0.571611
GrpLevelPara = 3.684984 

BW Util details:
bwutil = 0.705062 
total_CMD = 180102 
util_bw = 126983 
Wasted_Col = 40138 
Wasted_Row = 1092 
Idle = 11889 

BW Util Bottlenecks: 
RCDc_limit = 38373 
RCDWRc_limit = 28951 
WTRc_limit = 49680 
RTWc_limit = 217219 
CCDLc_limit = 45561 
rwq = 0 
CCDLc_limit_alone = 23708 
WTRc_limit_alone = 44637 
RTWc_limit_alone = 200409 

Commands details: 
total_CMD = 180102 
n_nop = 42037 
Read = 66467 
Write = 0 
L2_Alloc = 0 
L2_WB = 60516 
n_act = 19373 
n_pre = 19357 
n_ref = 0 
n_req = 81596 
total_req = 126983 

Dual Bus Interface Util: 
issued_total_row = 38730 
issued_total_col = 126983 
Row_Bus_Util =  0.215045 
CoL_Bus_Util = 0.705062 
Either_Row_CoL_Bus_Util = 0.766593 
Issued_on_Two_Bus_Simul_Util = 0.153513 
issued_two_Eff = 0.200254 
queue_avg = 52.661346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.6613
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42295 n_act=19328 n_pre=19312 n_ref_event=0 n_req=81349 n_rd=66237 n_rd_L2_A=0 n_write=0 n_wr_bk=60448 bw_util=0.7034
n_activity=169234 dram_eff=0.7486
bk0: 4136a 62841i bk1: 4129a 65668i bk2: 4139a 65175i bk3: 4130a 66382i bk4: 4120a 70030i bk5: 4138a 64310i bk6: 4118a 67951i bk7: 4100a 69915i bk8: 4128a 62972i bk9: 4118a 70324i bk10: 4175a 62423i bk11: 4144a 63605i bk12: 4126a 59912i bk13: 4149a 65251i bk14: 4186a 57837i bk15: 4201a 58769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762406
Row_Buffer_Locality_read = 0.846083
Row_Buffer_Locality_write = 0.395646
Bank_Level_Parallism = 11.489161
Bank_Level_Parallism_Col = 8.408090
Bank_Level_Parallism_Ready = 3.423633
write_to_read_ratio_blp_rw_average = 0.573124
GrpLevelPara = 3.662315 

BW Util details:
bwutil = 0.703407 
total_CMD = 180102 
util_bw = 126685 
Wasted_Col = 40362 
Wasted_Row = 904 
Idle = 12151 

BW Util Bottlenecks: 
RCDc_limit = 38481 
RCDWRc_limit = 28625 
WTRc_limit = 49766 
RTWc_limit = 214923 
CCDLc_limit = 43954 
rwq = 0 
CCDLc_limit_alone = 22960 
WTRc_limit_alone = 44686 
RTWc_limit_alone = 199009 

Commands details: 
total_CMD = 180102 
n_nop = 42295 
Read = 66237 
Write = 0 
L2_Alloc = 0 
L2_WB = 60448 
n_act = 19328 
n_pre = 19312 
n_ref = 0 
n_req = 81349 
total_req = 126685 

Dual Bus Interface Util: 
issued_total_row = 38640 
issued_total_col = 126685 
Row_Bus_Util =  0.214545 
CoL_Bus_Util = 0.703407 
Either_Row_CoL_Bus_Util = 0.765161 
Issued_on_Two_Bus_Simul_Util = 0.152791 
issued_two_Eff = 0.199685 
queue_avg = 52.402504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.4025
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=41068 n_act=20255 n_pre=20239 n_ref_event=0 n_req=82125 n_rd=66991 n_rd_L2_A=0 n_write=0 n_wr_bk=60536 bw_util=0.7081
n_activity=169513 dram_eff=0.7523
bk0: 4171a 59492i bk1: 4169a 61874i bk2: 4171a 59170i bk3: 4172a 58515i bk4: 4181a 60018i bk5: 4182a 59835i bk6: 4172a 59783i bk7: 4160a 57883i bk8: 4172a 59663i bk9: 4190a 61281i bk10: 4190a 57363i bk11: 4182a 56352i bk12: 4175a 51649i bk13: 4229a 54769i bk14: 4221a 53149i bk15: 4254a 53888i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753364
Row_Buffer_Locality_read = 0.833261
Row_Buffer_Locality_write = 0.399696
Bank_Level_Parallism = 12.150430
Bank_Level_Parallism_Col = 8.822208
Bank_Level_Parallism_Ready = 3.516204
write_to_read_ratio_blp_rw_average = 0.569283
GrpLevelPara = 3.725739 

BW Util details:
bwutil = 0.708082 
total_CMD = 180102 
util_bw = 127527 
Wasted_Col = 39365 
Wasted_Row = 927 
Idle = 12283 

BW Util Bottlenecks: 
RCDc_limit = 41448 
RCDWRc_limit = 28701 
WTRc_limit = 51448 
RTWc_limit = 230996 
CCDLc_limit = 46925 
rwq = 0 
CCDLc_limit_alone = 23709 
WTRc_limit_alone = 46164 
RTWc_limit_alone = 213064 

Commands details: 
total_CMD = 180102 
n_nop = 41068 
Read = 66991 
Write = 0 
L2_Alloc = 0 
L2_WB = 60536 
n_act = 20255 
n_pre = 20239 
n_ref = 0 
n_req = 82125 
total_req = 127527 

Dual Bus Interface Util: 
issued_total_row = 40494 
issued_total_col = 127527 
Row_Bus_Util =  0.224839 
CoL_Bus_Util = 0.708082 
Either_Row_CoL_Bus_Util = 0.771974 
Issued_on_Two_Bus_Simul_Util = 0.160948 
issued_two_Eff = 0.208489 
queue_avg = 56.710907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.7109
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=41333 n_act=19587 n_pre=19571 n_ref_event=0 n_req=82505 n_rd=67366 n_rd_L2_A=0 n_write=0 n_wr_bk=60556 bw_util=0.7103
n_activity=169571 dram_eff=0.7544
bk0: 4196a 63709i bk1: 4185a 64648i bk2: 4260a 61946i bk3: 4198a 59898i bk4: 4190a 64454i bk5: 4207a 60531i bk6: 4155a 62691i bk7: 4210a 65034i bk8: 4158a 63635i bk9: 4255a 66301i bk10: 4240a 58550i bk11: 4210a 59300i bk12: 4188a 62364i bk13: 4237a 58155i bk14: 4229a 53860i bk15: 4248a 59016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762596
Row_Buffer_Locality_read = 0.843630
Row_Buffer_Locality_write = 0.402008
Bank_Level_Parallism = 11.801366
Bank_Level_Parallism_Col = 8.650895
Bank_Level_Parallism_Ready = 3.465354
write_to_read_ratio_blp_rw_average = 0.574579
GrpLevelPara = 3.712291 

BW Util details:
bwutil = 0.710275 
total_CMD = 180102 
util_bw = 127922 
Wasted_Col = 38908 
Wasted_Row = 951 
Idle = 12321 

BW Util Bottlenecks: 
RCDc_limit = 38902 
RCDWRc_limit = 27693 
WTRc_limit = 48726 
RTWc_limit = 226651 
CCDLc_limit = 45670 
rwq = 0 
CCDLc_limit_alone = 22763 
WTRc_limit_alone = 43778 
RTWc_limit_alone = 208692 

Commands details: 
total_CMD = 180102 
n_nop = 41333 
Read = 67366 
Write = 0 
L2_Alloc = 0 
L2_WB = 60556 
n_act = 19587 
n_pre = 19571 
n_ref = 0 
n_req = 82505 
total_req = 127922 

Dual Bus Interface Util: 
issued_total_row = 39158 
issued_total_col = 127922 
Row_Bus_Util =  0.217421 
CoL_Bus_Util = 0.710275 
Either_Row_CoL_Bus_Util = 0.770502 
Issued_on_Two_Bus_Simul_Util = 0.157194 
issued_two_Eff = 0.204015 
queue_avg = 55.236000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.236
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=41965 n_act=19378 n_pre=19362 n_ref_event=0 n_req=81611 n_rd=66462 n_rd_L2_A=0 n_write=0 n_wr_bk=60596 bw_util=0.7055
n_activity=169409 dram_eff=0.75
bk0: 4149a 64522i bk1: 4137a 66365i bk2: 4156a 65785i bk3: 4145a 64182i bk4: 4138a 67575i bk5: 4145a 62808i bk6: 4125a 69600i bk7: 4136a 65255i bk8: 4153a 65542i bk9: 4150a 69447i bk10: 4172a 63734i bk11: 4151a 66712i bk12: 4145a 58431i bk13: 4169a 61162i bk14: 4181a 59053i bk15: 4210a 61836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762556
Row_Buffer_Locality_read = 0.845054
Row_Buffer_Locality_write = 0.400620
Bank_Level_Parallism = 11.499889
Bank_Level_Parallism_Col = 8.426083
Bank_Level_Parallism_Ready = 3.433707
write_to_read_ratio_blp_rw_average = 0.566285
GrpLevelPara = 3.668653 

BW Util details:
bwutil = 0.705478 
total_CMD = 180102 
util_bw = 127058 
Wasted_Col = 39872 
Wasted_Row = 1005 
Idle = 12167 

BW Util Bottlenecks: 
RCDc_limit = 37408 
RCDWRc_limit = 28183 
WTRc_limit = 49686 
RTWc_limit = 211989 
CCDLc_limit = 43730 
rwq = 0 
CCDLc_limit_alone = 22564 
WTRc_limit_alone = 44409 
RTWc_limit_alone = 196100 

Commands details: 
total_CMD = 180102 
n_nop = 41965 
Read = 66462 
Write = 0 
L2_Alloc = 0 
L2_WB = 60596 
n_act = 19378 
n_pre = 19362 
n_ref = 0 
n_req = 81611 
total_req = 127058 

Dual Bus Interface Util: 
issued_total_row = 38740 
issued_total_col = 127058 
Row_Bus_Util =  0.215100 
CoL_Bus_Util = 0.705478 
Either_Row_CoL_Bus_Util = 0.766993 
Issued_on_Two_Bus_Simul_Util = 0.153585 
issued_two_Eff = 0.200243 
queue_avg = 51.910194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.9102
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=41934 n_act=19313 n_pre=19297 n_ref_event=0 n_req=81910 n_rd=66777 n_rd_L2_A=0 n_write=0 n_wr_bk=60532 bw_util=0.7069
n_activity=169312 dram_eff=0.7519
bk0: 4154a 67564i bk1: 4150a 67569i bk2: 4213a 65530i bk3: 4182a 62973i bk4: 4162a 66066i bk5: 4154a 63052i bk6: 4131a 63871i bk7: 4163a 64186i bk8: 4148a 64974i bk9: 4175a 66504i bk10: 4193a 64233i bk11: 4177a 61552i bk12: 4179a 62331i bk13: 4181a 61001i bk14: 4210a 58886i bk15: 4205a 60168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764217
Row_Buffer_Locality_read = 0.845950
Row_Buffer_Locality_write = 0.403555
Bank_Level_Parallism = 11.572302
Bank_Level_Parallism_Col = 8.496099
Bank_Level_Parallism_Ready = 3.444014
write_to_read_ratio_blp_rw_average = 0.574794
GrpLevelPara = 3.683941 

BW Util details:
bwutil = 0.706872 
total_CMD = 180102 
util_bw = 127309 
Wasted_Col = 39767 
Wasted_Row = 832 
Idle = 12194 

BW Util Bottlenecks: 
RCDc_limit = 38104 
RCDWRc_limit = 28027 
WTRc_limit = 48990 
RTWc_limit = 219214 
CCDLc_limit = 45163 
rwq = 0 
CCDLc_limit_alone = 23178 
WTRc_limit_alone = 43883 
RTWc_limit_alone = 202336 

Commands details: 
total_CMD = 180102 
n_nop = 41934 
Read = 66777 
Write = 0 
L2_Alloc = 0 
L2_WB = 60532 
n_act = 19313 
n_pre = 19297 
n_ref = 0 
n_req = 81910 
total_req = 127309 

Dual Bus Interface Util: 
issued_total_row = 38610 
issued_total_col = 127309 
Row_Bus_Util =  0.214379 
CoL_Bus_Util = 0.706872 
Either_Row_CoL_Bus_Util = 0.767165 
Issued_on_Two_Bus_Simul_Util = 0.154085 
issued_two_Eff = 0.200850 
queue_avg = 53.598228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.5982
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42206 n_act=19278 n_pre=19262 n_ref_event=0 n_req=81438 n_rd=66287 n_rd_L2_A=0 n_write=0 n_wr_bk=60604 bw_util=0.7046
n_activity=169135 dram_eff=0.7502
bk0: 4129a 66068i bk1: 4134a 67827i bk2: 4141a 62447i bk3: 4127a 61795i bk4: 4134a 66790i bk5: 4130a 62955i bk6: 4140a 65206i bk7: 4129a 66407i bk8: 4119a 65240i bk9: 4148a 69529i bk10: 4157a 61798i bk11: 4140a 58633i bk12: 4129a 64370i bk13: 4139a 59909i bk14: 4199a 56789i bk15: 4192a 59367i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763280
Row_Buffer_Locality_read = 0.845249
Row_Buffer_Locality_write = 0.404660
Bank_Level_Parallism = 11.596469
Bank_Level_Parallism_Col = 8.528685
Bank_Level_Parallism_Ready = 3.451190
write_to_read_ratio_blp_rw_average = 0.572005
GrpLevelPara = 3.677393 

BW Util details:
bwutil = 0.704551 
total_CMD = 180102 
util_bw = 126891 
Wasted_Col = 40188 
Wasted_Row = 898 
Idle = 12125 

BW Util Bottlenecks: 
RCDc_limit = 37919 
RCDWRc_limit = 28409 
WTRc_limit = 50284 
RTWc_limit = 219691 
CCDLc_limit = 45633 
rwq = 0 
CCDLc_limit_alone = 23271 
WTRc_limit_alone = 44887 
RTWc_limit_alone = 202726 

Commands details: 
total_CMD = 180102 
n_nop = 42206 
Read = 66287 
Write = 0 
L2_Alloc = 0 
L2_WB = 60604 
n_act = 19278 
n_pre = 19262 
n_ref = 0 
n_req = 81438 
total_req = 126891 

Dual Bus Interface Util: 
issued_total_row = 38540 
issued_total_col = 126891 
Row_Bus_Util =  0.213990 
CoL_Bus_Util = 0.704551 
Either_Row_CoL_Bus_Util = 0.765655 
Issued_on_Two_Bus_Simul_Util = 0.152886 
issued_two_Eff = 0.199679 
queue_avg = 53.050560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.0506
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42117 n_act=19278 n_pre=19262 n_ref_event=0 n_req=81450 n_rd=66276 n_rd_L2_A=0 n_write=0 n_wr_bk=60696 bw_util=0.705
n_activity=169358 dram_eff=0.7497
bk0: 4153a 66051i bk1: 4128a 64653i bk2: 4151a 63016i bk3: 4150a 62838i bk4: 4109a 68266i bk5: 4134a 63069i bk6: 4120a 66485i bk7: 4106a 67479i bk8: 4117a 65840i bk9: 4139a 67746i bk10: 4159a 62508i bk11: 4149a 61133i bk12: 4133a 60899i bk13: 4166a 62825i bk14: 4167a 57749i bk15: 4195a 60721i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763315
Row_Buffer_Locality_read = 0.846294
Row_Buffer_Locality_write = 0.400883
Bank_Level_Parallism = 11.552649
Bank_Level_Parallism_Col = 8.502154
Bank_Level_Parallism_Ready = 3.434647
write_to_read_ratio_blp_rw_average = 0.572877
GrpLevelPara = 3.679614 

BW Util details:
bwutil = 0.705001 
total_CMD = 180102 
util_bw = 126972 
Wasted_Col = 40014 
Wasted_Row = 1097 
Idle = 12019 

BW Util Bottlenecks: 
RCDc_limit = 37512 
RCDWRc_limit = 28747 
WTRc_limit = 50619 
RTWc_limit = 215596 
CCDLc_limit = 45431 
rwq = 0 
CCDLc_limit_alone = 23262 
WTRc_limit_alone = 45398 
RTWc_limit_alone = 198648 

Commands details: 
total_CMD = 180102 
n_nop = 42117 
Read = 66276 
Write = 0 
L2_Alloc = 0 
L2_WB = 60696 
n_act = 19278 
n_pre = 19262 
n_ref = 0 
n_req = 81450 
total_req = 126972 

Dual Bus Interface Util: 
issued_total_row = 38540 
issued_total_col = 126972 
Row_Bus_Util =  0.213990 
CoL_Bus_Util = 0.705001 
Either_Row_CoL_Bus_Util = 0.766149 
Issued_on_Two_Bus_Simul_Util = 0.152841 
issued_two_Eff = 0.199493 
queue_avg = 52.497192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.4972
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 216215 -   mf: uid=23138149, sid4294967295:w4294967295, part=18, addr=0xc7c70d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (216115), 
DRAM[18]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42032 n_act=19415 n_pre=19399 n_ref_event=0 n_req=81544 n_rd=66410 n_rd_L2_A=0 n_write=0 n_wr_bk=60536 bw_util=0.7049
n_activity=169448 dram_eff=0.7492
bk0: 4137a 65943i bk1: 4138a 69930i bk2: 4161a 64178i bk3: 4146a 64789i bk4: 4126a 68377i bk5: 4155a 68371i bk6: 4129a 64901i bk7: 4128a 63707i bk8: 4135a 65786i bk9: 4158a 70031i bk10: 4162a 63042i bk11: 4174a 61737i bk12: 4128a 61283i bk13: 4156a 61980i bk14: 4198a 56675i bk15: 4179a 58906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.761908
Row_Buffer_Locality_read = 0.844526
Row_Buffer_Locality_write = 0.399366
Bank_Level_Parallism = 11.498558
Bank_Level_Parallism_Col = 8.431884
Bank_Level_Parallism_Ready = 3.399052
write_to_read_ratio_blp_rw_average = 0.571246
GrpLevelPara = 3.669949 

BW Util details:
bwutil = 0.704856 
total_CMD = 180102 
util_bw = 126946 
Wasted_Col = 40118 
Wasted_Row = 1091 
Idle = 11947 

BW Util Bottlenecks: 
RCDc_limit = 38127 
RCDWRc_limit = 28646 
WTRc_limit = 49825 
RTWc_limit = 214481 
CCDLc_limit = 44962 
rwq = 0 
CCDLc_limit_alone = 23438 
WTRc_limit_alone = 44804 
RTWc_limit_alone = 197978 

Commands details: 
total_CMD = 180102 
n_nop = 42032 
Read = 66410 
Write = 0 
L2_Alloc = 0 
L2_WB = 60536 
n_act = 19415 
n_pre = 19399 
n_ref = 0 
n_req = 81544 
total_req = 126946 

Dual Bus Interface Util: 
issued_total_row = 38814 
issued_total_col = 126946 
Row_Bus_Util =  0.215511 
CoL_Bus_Util = 0.704856 
Either_Row_CoL_Bus_Util = 0.766621 
Issued_on_Two_Bus_Simul_Util = 0.153746 
issued_two_Eff = 0.200550 
queue_avg = 52.312424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.3124
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42459 n_act=19185 n_pre=19169 n_ref_event=0 n_req=81403 n_rd=66271 n_rd_L2_A=0 n_write=0 n_wr_bk=60528 bw_util=0.704
n_activity=169251 dram_eff=0.7492
bk0: 4154a 66121i bk1: 4127a 64477i bk2: 4164a 67382i bk3: 4155a 61878i bk4: 4128a 68427i bk5: 4129a 64010i bk6: 4114a 67244i bk7: 4110a 67357i bk8: 4131a 65451i bk9: 4128a 69544i bk10: 4155a 64005i bk11: 4151a 61890i bk12: 4128a 59405i bk13: 4160a 61797i bk14: 4160a 58479i bk15: 4177a 58020i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764321
Row_Buffer_Locality_read = 0.847430
Row_Buffer_Locality_write = 0.400344
Bank_Level_Parallism = 11.543056
Bank_Level_Parallism_Col = 8.507615
Bank_Level_Parallism_Ready = 3.458237
write_to_read_ratio_blp_rw_average = 0.575734
GrpLevelPara = 3.681479 

BW Util details:
bwutil = 0.704040 
total_CMD = 180102 
util_bw = 126799 
Wasted_Col = 40244 
Wasted_Row = 811 
Idle = 12248 

BW Util Bottlenecks: 
RCDc_limit = 37455 
RCDWRc_limit = 28566 
WTRc_limit = 48283 
RTWc_limit = 219615 
CCDLc_limit = 45267 
rwq = 0 
CCDLc_limit_alone = 23366 
WTRc_limit_alone = 43357 
RTWc_limit_alone = 202640 

Commands details: 
total_CMD = 180102 
n_nop = 42459 
Read = 66271 
Write = 0 
L2_Alloc = 0 
L2_WB = 60528 
n_act = 19185 
n_pre = 19169 
n_ref = 0 
n_req = 81403 
total_req = 126799 

Dual Bus Interface Util: 
issued_total_row = 38354 
issued_total_col = 126799 
Row_Bus_Util =  0.212957 
CoL_Bus_Util = 0.704040 
Either_Row_CoL_Bus_Util = 0.764250 
Issued_on_Two_Bus_Simul_Util = 0.152747 
issued_two_Eff = 0.199865 
queue_avg = 52.018112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.0181
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=41231 n_act=19600 n_pre=19584 n_ref_event=0 n_req=82658 n_rd=67509 n_rd_L2_A=0 n_write=0 n_wr_bk=60596 bw_util=0.7113
n_activity=169306 dram_eff=0.7566
bk0: 4187a 62720i bk1: 4217a 59921i bk2: 4278a 58585i bk3: 4214a 59046i bk4: 4205a 65741i bk5: 4188a 60957i bk6: 4211a 61461i bk7: 4188a 61282i bk8: 4187a 61960i bk9: 4268a 63292i bk10: 4219a 60075i bk11: 4189a 60709i bk12: 4203a 58449i bk13: 4279a 58856i bk14: 4220a 56836i bk15: 4256a 57713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762878
Row_Buffer_Locality_read = 0.842688
Row_Buffer_Locality_write = 0.407222
Bank_Level_Parallism = 11.911417
Bank_Level_Parallism_Col = 8.747189
Bank_Level_Parallism_Ready = 3.513594
write_to_read_ratio_blp_rw_average = 0.568116
GrpLevelPara = 3.708439 

BW Util details:
bwutil = 0.711291 
total_CMD = 180102 
util_bw = 128105 
Wasted_Col = 38458 
Wasted_Row = 1065 
Idle = 12474 

BW Util Bottlenecks: 
RCDc_limit = 38418 
RCDWRc_limit = 27139 
WTRc_limit = 51336 
RTWc_limit = 218568 
CCDLc_limit = 45523 
rwq = 0 
CCDLc_limit_alone = 23119 
WTRc_limit_alone = 45897 
RTWc_limit_alone = 201603 

Commands details: 
total_CMD = 180102 
n_nop = 41231 
Read = 67509 
Write = 0 
L2_Alloc = 0 
L2_WB = 60596 
n_act = 19600 
n_pre = 19584 
n_ref = 0 
n_req = 82658 
total_req = 128105 

Dual Bus Interface Util: 
issued_total_row = 39184 
issued_total_col = 128105 
Row_Bus_Util =  0.217566 
CoL_Bus_Util = 0.711291 
Either_Row_CoL_Bus_Util = 0.771069 
Issued_on_Two_Bus_Simul_Util = 0.157788 
issued_two_Eff = 0.204636 
queue_avg = 56.037689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.0377
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=41494 n_act=19462 n_pre=19446 n_ref_event=0 n_req=82509 n_rd=67363 n_rd_L2_A=0 n_write=0 n_wr_bk=60584 bw_util=0.7104
n_activity=169175 dram_eff=0.7563
bk0: 4196a 62764i bk1: 4212a 63017i bk2: 4228a 63242i bk3: 4200a 61640i bk4: 4163a 64922i bk5: 4216a 60916i bk6: 4178a 60508i bk7: 4216a 63300i bk8: 4163a 63886i bk9: 4219a 67588i bk10: 4206a 61884i bk11: 4238a 59294i bk12: 4191a 60884i bk13: 4226a 61280i bk14: 4247a 54766i bk15: 4264a 55549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764123
Row_Buffer_Locality_read = 0.844603
Row_Buffer_Locality_write = 0.406180
Bank_Level_Parallism = 11.815962
Bank_Level_Parallism_Col = 8.683764
Bank_Level_Parallism_Ready = 3.495096
write_to_read_ratio_blp_rw_average = 0.572106
GrpLevelPara = 3.717345 

BW Util details:
bwutil = 0.710414 
total_CMD = 180102 
util_bw = 127947 
Wasted_Col = 38481 
Wasted_Row = 1032 
Idle = 12642 

BW Util Bottlenecks: 
RCDc_limit = 38488 
RCDWRc_limit = 27476 
WTRc_limit = 48986 
RTWc_limit = 221168 
CCDLc_limit = 45272 
rwq = 0 
CCDLc_limit_alone = 22533 
WTRc_limit_alone = 43860 
RTWc_limit_alone = 203555 

Commands details: 
total_CMD = 180102 
n_nop = 41494 
Read = 67363 
Write = 0 
L2_Alloc = 0 
L2_WB = 60584 
n_act = 19462 
n_pre = 19446 
n_ref = 0 
n_req = 82509 
total_req = 127947 

Dual Bus Interface Util: 
issued_total_row = 38908 
issued_total_col = 127947 
Row_Bus_Util =  0.216033 
CoL_Bus_Util = 0.710414 
Either_Row_CoL_Bus_Util = 0.769608 
Issued_on_Two_Bus_Simul_Util = 0.156839 
issued_two_Eff = 0.203791 
queue_avg = 55.389133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.3891
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42148 n_act=19289 n_pre=19273 n_ref_event=0 n_req=81569 n_rd=66410 n_rd_L2_A=0 n_write=0 n_wr_bk=60636 bw_util=0.7054
n_activity=169755 dram_eff=0.7484
bk0: 4133a 67105i bk1: 4163a 65831i bk2: 4186a 63147i bk3: 4161a 64025i bk4: 4135a 65743i bk5: 4122a 63706i bk6: 4137a 65502i bk7: 4121a 66450i bk8: 4140a 63248i bk9: 4153a 69279i bk10: 4150a 64876i bk11: 4143a 64967i bk12: 4138a 61466i bk13: 4174a 62767i bk14: 4160a 57706i bk15: 4194a 61338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763525
Row_Buffer_Locality_read = 0.845852
Row_Buffer_Locality_write = 0.402863
Bank_Level_Parallism = 11.514688
Bank_Level_Parallism_Col = 8.474007
Bank_Level_Parallism_Ready = 3.441375
write_to_read_ratio_blp_rw_average = 0.571905
GrpLevelPara = 3.688486 

BW Util details:
bwutil = 0.705411 
total_CMD = 180102 
util_bw = 127046 
Wasted_Col = 40074 
Wasted_Row = 1017 
Idle = 11965 

BW Util Bottlenecks: 
RCDc_limit = 37772 
RCDWRc_limit = 28247 
WTRc_limit = 52616 
RTWc_limit = 215662 
CCDLc_limit = 44885 
rwq = 0 
CCDLc_limit_alone = 22729 
WTRc_limit_alone = 47033 
RTWc_limit_alone = 199089 

Commands details: 
total_CMD = 180102 
n_nop = 42148 
Read = 66410 
Write = 0 
L2_Alloc = 0 
L2_WB = 60636 
n_act = 19289 
n_pre = 19273 
n_ref = 0 
n_req = 81569 
total_req = 127046 

Dual Bus Interface Util: 
issued_total_row = 38562 
issued_total_col = 127046 
Row_Bus_Util =  0.214112 
CoL_Bus_Util = 0.705411 
Either_Row_CoL_Bus_Util = 0.765977 
Issued_on_Two_Bus_Simul_Util = 0.153546 
issued_two_Eff = 0.200458 
queue_avg = 52.536762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.5368
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=41922 n_act=19268 n_pre=19252 n_ref_event=0 n_req=81893 n_rd=66756 n_rd_L2_A=0 n_write=0 n_wr_bk=60548 bw_util=0.7068
n_activity=169229 dram_eff=0.7523
bk0: 4167a 65893i bk1: 4170a 67325i bk2: 4188a 63704i bk3: 4190a 61478i bk4: 4135a 68773i bk5: 4168a 65032i bk6: 4127a 65641i bk7: 4151a 65632i bk8: 4140a 65820i bk9: 4191a 69303i bk10: 4172a 64731i bk11: 4182a 62673i bk12: 4158a 60711i bk13: 4179a 63055i bk14: 4216a 60915i bk15: 4222a 58914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764717
Row_Buffer_Locality_read = 0.846291
Row_Buffer_Locality_write = 0.404968
Bank_Level_Parallism = 11.530883
Bank_Level_Parallism_Col = 8.460410
Bank_Level_Parallism_Ready = 3.423074
write_to_read_ratio_blp_rw_average = 0.568364
GrpLevelPara = 3.685436 

BW Util details:
bwutil = 0.706844 
total_CMD = 180102 
util_bw = 127304 
Wasted_Col = 39477 
Wasted_Row = 936 
Idle = 12385 

BW Util Bottlenecks: 
RCDc_limit = 37484 
RCDWRc_limit = 27900 
WTRc_limit = 51169 
RTWc_limit = 211714 
CCDLc_limit = 45440 
rwq = 0 
CCDLc_limit_alone = 23545 
WTRc_limit_alone = 45749 
RTWc_limit_alone = 195239 

Commands details: 
total_CMD = 180102 
n_nop = 41922 
Read = 66756 
Write = 0 
L2_Alloc = 0 
L2_WB = 60548 
n_act = 19268 
n_pre = 19252 
n_ref = 0 
n_req = 81893 
total_req = 127304 

Dual Bus Interface Util: 
issued_total_row = 38520 
issued_total_col = 127304 
Row_Bus_Util =  0.213879 
CoL_Bus_Util = 0.706844 
Either_Row_CoL_Bus_Util = 0.767232 
Issued_on_Two_Bus_Simul_Util = 0.153491 
issued_two_Eff = 0.200058 
queue_avg = 52.954182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.9542
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42060 n_act=19205 n_pre=19189 n_ref_event=0 n_req=81528 n_rd=66364 n_rd_L2_A=0 n_write=0 n_wr_bk=60656 bw_util=0.7053
n_activity=169453 dram_eff=0.7496
bk0: 4132a 69154i bk1: 4144a 67147i bk2: 4145a 62218i bk3: 4125a 63118i bk4: 4130a 66303i bk5: 4145a 64069i bk6: 4116a 66940i bk7: 4130a 64892i bk8: 4117a 65520i bk9: 4134a 70350i bk10: 4180a 66062i bk11: 4166a 63771i bk12: 4123a 62178i bk13: 4118a 62743i bk14: 4220a 58840i bk15: 4239a 61144i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764437
Row_Buffer_Locality_read = 0.846784
Row_Buffer_Locality_write = 0.404049
Bank_Level_Parallism = 11.470932
Bank_Level_Parallism_Col = 8.440525
Bank_Level_Parallism_Ready = 3.452197
write_to_read_ratio_blp_rw_average = 0.570343
GrpLevelPara = 3.679749 

BW Util details:
bwutil = 0.705267 
total_CMD = 180102 
util_bw = 127020 
Wasted_Col = 40032 
Wasted_Row = 1087 
Idle = 11963 

BW Util Bottlenecks: 
RCDc_limit = 37568 
RCDWRc_limit = 28518 
WTRc_limit = 48750 
RTWc_limit = 213848 
CCDLc_limit = 44057 
rwq = 0 
CCDLc_limit_alone = 22597 
WTRc_limit_alone = 43770 
RTWc_limit_alone = 197368 

Commands details: 
total_CMD = 180102 
n_nop = 42060 
Read = 66364 
Write = 0 
L2_Alloc = 0 
L2_WB = 60656 
n_act = 19205 
n_pre = 19189 
n_ref = 0 
n_req = 81528 
total_req = 127020 

Dual Bus Interface Util: 
issued_total_row = 38394 
issued_total_col = 127020 
Row_Bus_Util =  0.213179 
CoL_Bus_Util = 0.705267 
Either_Row_CoL_Bus_Util = 0.766466 
Issued_on_Two_Bus_Simul_Util = 0.151981 
issued_two_Eff = 0.198287 
queue_avg = 52.691231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.6912
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42238 n_act=19226 n_pre=19210 n_ref_event=0 n_req=81446 n_rd=66270 n_rd_L2_A=0 n_write=0 n_wr_bk=60704 bw_util=0.705
n_activity=169495 dram_eff=0.7491
bk0: 4150a 65022i bk1: 4154a 62831i bk2: 4130a 64212i bk3: 4150a 64513i bk4: 4134a 66125i bk5: 4137a 64695i bk6: 4113a 66146i bk7: 4103a 68863i bk8: 4113a 66176i bk9: 4113a 69036i bk10: 4167a 63267i bk11: 4154a 62496i bk12: 4120a 57687i bk13: 4143a 63317i bk14: 4176a 56231i bk15: 4213a 58006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763942
Row_Buffer_Locality_read = 0.846567
Row_Buffer_Locality_write = 0.403137
Bank_Level_Parallism = 11.569386
Bank_Level_Parallism_Col = 8.527129
Bank_Level_Parallism_Ready = 3.443760
write_to_read_ratio_blp_rw_average = 0.577340
GrpLevelPara = 3.686281 

BW Util details:
bwutil = 0.705012 
total_CMD = 180102 
util_bw = 126974 
Wasted_Col = 39978 
Wasted_Row = 1117 
Idle = 12033 

BW Util Bottlenecks: 
RCDc_limit = 37851 
RCDWRc_limit = 28266 
WTRc_limit = 47986 
RTWc_limit = 221057 
CCDLc_limit = 46294 
rwq = 0 
CCDLc_limit_alone = 23446 
WTRc_limit_alone = 42724 
RTWc_limit_alone = 203471 

Commands details: 
total_CMD = 180102 
n_nop = 42238 
Read = 66270 
Write = 0 
L2_Alloc = 0 
L2_WB = 60704 
n_act = 19226 
n_pre = 19210 
n_ref = 0 
n_req = 81446 
total_req = 126974 

Dual Bus Interface Util: 
issued_total_row = 38436 
issued_total_col = 126974 
Row_Bus_Util =  0.213412 
CoL_Bus_Util = 0.705012 
Either_Row_CoL_Bus_Util = 0.765477 
Issued_on_Two_Bus_Simul_Util = 0.152947 
issued_two_Eff = 0.199806 
queue_avg = 53.030071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.0301
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42197 n_act=19138 n_pre=19122 n_ref_event=0 n_req=81552 n_rd=66411 n_rd_L2_A=0 n_write=0 n_wr_bk=60564 bw_util=0.705
n_activity=169462 dram_eff=0.7493
bk0: 4152a 67711i bk1: 4145a 66473i bk2: 4139a 65969i bk3: 4125a 68586i bk4: 4130a 69486i bk5: 4156a 66307i bk6: 4124a 68020i bk7: 4141a 69132i bk8: 4145a 65772i bk9: 4134a 69844i bk10: 4163a 64626i bk11: 4160a 63449i bk12: 4130a 62731i bk13: 4121a 62000i bk14: 4216a 58245i bk15: 4230a 60726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765328
Row_Buffer_Locality_read = 0.847736
Row_Buffer_Locality_write = 0.403870
Bank_Level_Parallism = 11.382315
Bank_Level_Parallism_Col = 8.381683
Bank_Level_Parallism_Ready = 3.432030
write_to_read_ratio_blp_rw_average = 0.568420
GrpLevelPara = 3.663852 

BW Util details:
bwutil = 0.705017 
total_CMD = 180102 
util_bw = 126975 
Wasted_Col = 40105 
Wasted_Row = 1085 
Idle = 11937 

BW Util Bottlenecks: 
RCDc_limit = 37024 
RCDWRc_limit = 28348 
WTRc_limit = 50988 
RTWc_limit = 209986 
CCDLc_limit = 43893 
rwq = 0 
CCDLc_limit_alone = 22755 
WTRc_limit_alone = 45949 
RTWc_limit_alone = 193887 

Commands details: 
total_CMD = 180102 
n_nop = 42197 
Read = 66411 
Write = 0 
L2_Alloc = 0 
L2_WB = 60564 
n_act = 19138 
n_pre = 19122 
n_ref = 0 
n_req = 81552 
total_req = 126975 

Dual Bus Interface Util: 
issued_total_row = 38260 
issued_total_col = 126975 
Row_Bus_Util =  0.212435 
CoL_Bus_Util = 0.705017 
Either_Row_CoL_Bus_Util = 0.765705 
Issued_on_Two_Bus_Simul_Util = 0.151747 
issued_two_Eff = 0.198180 
queue_avg = 51.471539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.4715
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42258 n_act=19231 n_pre=19215 n_ref_event=0 n_req=81419 n_rd=66291 n_rd_L2_A=0 n_write=0 n_wr_bk=60512 bw_util=0.7041
n_activity=169536 dram_eff=0.7479
bk0: 4152a 66524i bk1: 4164a 67334i bk2: 4123a 64756i bk3: 4137a 60546i bk4: 4125a 65688i bk5: 4139a 65052i bk6: 4112a 67665i bk7: 4117a 65934i bk8: 4110a 66085i bk9: 4120a 71140i bk10: 4165a 64359i bk11: 4155a 64289i bk12: 4129a 60576i bk13: 4143a 64676i bk14: 4191a 60550i bk15: 4209a 57827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763802
Row_Buffer_Locality_read = 0.846887
Row_Buffer_Locality_write = 0.399722
Bank_Level_Parallism = 11.473095
Bank_Level_Parallism_Col = 8.434465
Bank_Level_Parallism_Ready = 3.440676
write_to_read_ratio_blp_rw_average = 0.571241
GrpLevelPara = 3.666338 

BW Util details:
bwutil = 0.704062 
total_CMD = 180102 
util_bw = 126803 
Wasted_Col = 40438 
Wasted_Row = 983 
Idle = 11878 

BW Util Bottlenecks: 
RCDc_limit = 37725 
RCDWRc_limit = 28244 
WTRc_limit = 50727 
RTWc_limit = 213555 
CCDLc_limit = 45610 
rwq = 0 
CCDLc_limit_alone = 23502 
WTRc_limit_alone = 45327 
RTWc_limit_alone = 196847 

Commands details: 
total_CMD = 180102 
n_nop = 42258 
Read = 66291 
Write = 0 
L2_Alloc = 0 
L2_WB = 60512 
n_act = 19231 
n_pre = 19215 
n_ref = 0 
n_req = 81419 
total_req = 126803 

Dual Bus Interface Util: 
issued_total_row = 38446 
issued_total_col = 126803 
Row_Bus_Util =  0.213468 
CoL_Bus_Util = 0.704062 
Either_Row_CoL_Bus_Util = 0.765366 
Issued_on_Two_Bus_Simul_Util = 0.152164 
issued_two_Eff = 0.198812 
queue_avg = 51.949772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.9498
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=41400 n_act=19463 n_pre=19447 n_ref_event=0 n_req=82516 n_rd=67359 n_rd_L2_A=0 n_write=0 n_wr_bk=60628 bw_util=0.7106
n_activity=169854 dram_eff=0.7535
bk0: 4219a 60821i bk1: 4218a 62715i bk2: 4196a 60814i bk3: 4207a 61962i bk4: 4206a 63889i bk5: 4240a 60014i bk6: 4161a 61888i bk7: 4163a 64752i bk8: 4174a 60287i bk9: 4192a 65029i bk10: 4232a 58590i bk11: 4188a 62446i bk12: 4154a 58904i bk13: 4236a 59272i bk14: 4230a 56443i bk15: 4343a 54758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764131
Row_Buffer_Locality_read = 0.843599
Row_Buffer_Locality_write = 0.410965
Bank_Level_Parallism = 11.846227
Bank_Level_Parallism_Col = 8.743206
Bank_Level_Parallism_Ready = 3.518154
write_to_read_ratio_blp_rw_average = 0.571237
GrpLevelPara = 3.709536 

BW Util details:
bwutil = 0.710636 
total_CMD = 180102 
util_bw = 127987 
Wasted_Col = 38820 
Wasted_Row = 1311 
Idle = 11984 

BW Util Bottlenecks: 
RCDc_limit = 38108 
RCDWRc_limit = 26795 
WTRc_limit = 49820 
RTWc_limit = 222082 
CCDLc_limit = 46018 
rwq = 0 
CCDLc_limit_alone = 23132 
WTRc_limit_alone = 44726 
RTWc_limit_alone = 204290 

Commands details: 
total_CMD = 180102 
n_nop = 41400 
Read = 67359 
Write = 0 
L2_Alloc = 0 
L2_WB = 60628 
n_act = 19463 
n_pre = 19447 
n_ref = 0 
n_req = 82516 
total_req = 127987 

Dual Bus Interface Util: 
issued_total_row = 38910 
issued_total_col = 127987 
Row_Bus_Util =  0.216044 
CoL_Bus_Util = 0.710636 
Either_Row_CoL_Bus_Util = 0.770130 
Issued_on_Two_Bus_Simul_Util = 0.156550 
issued_two_Eff = 0.203278 
queue_avg = 55.736912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.7369
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=41533 n_act=19163 n_pre=19147 n_ref_event=0 n_req=82508 n_rd=67360 n_rd_L2_A=0 n_write=0 n_wr_bk=60592 bw_util=0.7104
n_activity=169103 dram_eff=0.7567
bk0: 4215a 64812i bk1: 4204a 64818i bk2: 4181a 65273i bk3: 4197a 60397i bk4: 4190a 67833i bk5: 4215a 63882i bk6: 4166a 65970i bk7: 4210a 63367i bk8: 4170a 64358i bk9: 4223a 67780i bk10: 4247a 60465i bk11: 4216a 62245i bk12: 4178a 59722i bk13: 4169a 57775i bk14: 4287a 56824i bk15: 4292a 55155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767744
Row_Buffer_Locality_read = 0.846779
Row_Buffer_Locality_write = 0.416293
Bank_Level_Parallism = 11.709729
Bank_Level_Parallism_Col = 8.626719
Bank_Level_Parallism_Ready = 3.447558
write_to_read_ratio_blp_rw_average = 0.572487
GrpLevelPara = 3.701881 

BW Util details:
bwutil = 0.710442 
total_CMD = 180102 
util_bw = 127952 
Wasted_Col = 38623 
Wasted_Row = 1103 
Idle = 12424 

BW Util Bottlenecks: 
RCDc_limit = 37070 
RCDWRc_limit = 27135 
WTRc_limit = 47914 
RTWc_limit = 220198 
CCDLc_limit = 45353 
rwq = 0 
CCDLc_limit_alone = 23184 
WTRc_limit_alone = 43056 
RTWc_limit_alone = 202887 

Commands details: 
total_CMD = 180102 
n_nop = 41533 
Read = 67360 
Write = 0 
L2_Alloc = 0 
L2_WB = 60592 
n_act = 19163 
n_pre = 19147 
n_ref = 0 
n_req = 82508 
total_req = 127952 

Dual Bus Interface Util: 
issued_total_row = 38310 
issued_total_col = 127952 
Row_Bus_Util =  0.212713 
CoL_Bus_Util = 0.710442 
Either_Row_CoL_Bus_Util = 0.769392 
Issued_on_Two_Bus_Simul_Util = 0.153763 
issued_two_Eff = 0.199850 
queue_avg = 55.563152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.5632
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=42204 n_act=19177 n_pre=19161 n_ref_event=0 n_req=81520 n_rd=66361 n_rd_L2_A=0 n_write=0 n_wr_bk=60636 bw_util=0.7051
n_activity=169530 dram_eff=0.7491
bk0: 4157a 65319i bk1: 4166a 65830i bk2: 4126a 64778i bk3: 4149a 63170i bk4: 4156a 65532i bk5: 4150a 62721i bk6: 4116a 65839i bk7: 4124a 66555i bk8: 4135a 64575i bk9: 4112a 72030i bk10: 4152a 63643i bk11: 4157a 65742i bk12: 4113a 61189i bk13: 4158a 63891i bk14: 4174a 61961i bk15: 4216a 60285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764757
Row_Buffer_Locality_read = 0.846612
Row_Buffer_Locality_write = 0.406425
Bank_Level_Parallism = 11.486114
Bank_Level_Parallism_Col = 8.448776
Bank_Level_Parallism_Ready = 3.450530
write_to_read_ratio_blp_rw_average = 0.565687
GrpLevelPara = 3.666499 

BW Util details:
bwutil = 0.705139 
total_CMD = 180102 
util_bw = 126997 
Wasted_Col = 39976 
Wasted_Row = 1064 
Idle = 12065 

BW Util Bottlenecks: 
RCDc_limit = 37153 
RCDWRc_limit = 28482 
WTRc_limit = 53832 
RTWc_limit = 208861 
CCDLc_limit = 44779 
rwq = 0 
CCDLc_limit_alone = 23411 
WTRc_limit_alone = 48269 
RTWc_limit_alone = 193056 

Commands details: 
total_CMD = 180102 
n_nop = 42204 
Read = 66361 
Write = 0 
L2_Alloc = 0 
L2_WB = 60636 
n_act = 19177 
n_pre = 19161 
n_ref = 0 
n_req = 81520 
total_req = 126997 

Dual Bus Interface Util: 
issued_total_row = 38338 
issued_total_col = 126997 
Row_Bus_Util =  0.212868 
CoL_Bus_Util = 0.705139 
Either_Row_CoL_Bus_Util = 0.765666 
Issued_on_Two_Bus_Simul_Util = 0.152341 
issued_two_Eff = 0.198966 
queue_avg = 51.878357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.8784
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=180102 n_nop=41975 n_act=19120 n_pre=19104 n_ref_event=0 n_req=81800 n_rd=66648 n_rd_L2_A=0 n_write=0 n_wr_bk=60608 bw_util=0.7066
n_activity=169580 dram_eff=0.7504
bk0: 4166a 66882i bk1: 4159a 66512i bk2: 4161a 63029i bk3: 4143a 61279i bk4: 4155a 66814i bk5: 4150a 65310i bk6: 4136a 65885i bk7: 4159a 64779i bk8: 4134a 64749i bk9: 4164a 70236i bk10: 4169a 64580i bk11: 4195a 62467i bk12: 4138a 62757i bk13: 4145a 61602i bk14: 4230a 57757i bk15: 4244a 58692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766259
Row_Buffer_Locality_read = 0.846252
Row_Buffer_Locality_write = 0.414401
Bank_Level_Parallism = 11.541631
Bank_Level_Parallism_Col = 8.499051
Bank_Level_Parallism_Ready = 3.458674
write_to_read_ratio_blp_rw_average = 0.570497
GrpLevelPara = 3.674820 

BW Util details:
bwutil = 0.706577 
total_CMD = 180102 
util_bw = 127256 
Wasted_Col = 39794 
Wasted_Row = 1046 
Idle = 12006 

BW Util Bottlenecks: 
RCDc_limit = 37622 
RCDWRc_limit = 28035 
WTRc_limit = 50343 
RTWc_limit = 214179 
CCDLc_limit = 44407 
rwq = 0 
CCDLc_limit_alone = 23106 
WTRc_limit_alone = 45300 
RTWc_limit_alone = 197921 

Commands details: 
total_CMD = 180102 
n_nop = 41975 
Read = 66648 
Write = 0 
L2_Alloc = 0 
L2_WB = 60608 
n_act = 19120 
n_pre = 19104 
n_ref = 0 
n_req = 81800 
total_req = 127256 

Dual Bus Interface Util: 
issued_total_row = 38224 
issued_total_col = 127256 
Row_Bus_Util =  0.212235 
CoL_Bus_Util = 0.706577 
Either_Row_CoL_Bus_Util = 0.766938 
Issued_on_Two_Bus_Simul_Util = 0.151875 
issued_two_Eff = 0.198028 
queue_avg = 52.827579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.8276

========= L2 cache stats =========
L2_cache_bank[0]: Access = 87044, Miss = 64788, Miss_rate = 0.744, Pending_hits = 1309, Reservation_fails = 0
L2_cache_bank[1]: Access = 87044, Miss = 64803, Miss_rate = 0.744, Pending_hits = 1398, Reservation_fails = 0
L2_cache_bank[2]: Access = 87044, Miss = 64655, Miss_rate = 0.743, Pending_hits = 1285, Reservation_fails = 0
L2_cache_bank[3]: Access = 87044, Miss = 64814, Miss_rate = 0.745, Pending_hits = 1278, Reservation_fails = 0
L2_cache_bank[4]: Access = 87044, Miss = 64809, Miss_rate = 0.745, Pending_hits = 1312, Reservation_fails = 0
L2_cache_bank[5]: Access = 87044, Miss = 64853, Miss_rate = 0.745, Pending_hits = 1228, Reservation_fails = 0
L2_cache_bank[6]: Access = 87044, Miss = 64783, Miss_rate = 0.744, Pending_hits = 1073, Reservation_fails = 0
L2_cache_bank[7]: Access = 87044, Miss = 64690, Miss_rate = 0.743, Pending_hits = 1222, Reservation_fails = 0
L2_cache_bank[8]: Access = 87044, Miss = 65198, Miss_rate = 0.749, Pending_hits = 925, Reservation_fails = 0
L2_cache_bank[9]: Access = 87044, Miss = 65285, Miss_rate = 0.750, Pending_hits = 970, Reservation_fails = 0
L2_cache_bank[10]: Access = 87044, Miss = 65229, Miss_rate = 0.749, Pending_hits = 1353, Reservation_fails = 0
L2_cache_bank[11]: Access = 87044, Miss = 65212, Miss_rate = 0.749, Pending_hits = 1340, Reservation_fails = 0
L2_cache_bank[12]: Access = 87044, Miss = 64824, Miss_rate = 0.745, Pending_hits = 1158, Reservation_fails = 0
L2_cache_bank[13]: Access = 87044, Miss = 64741, Miss_rate = 0.744, Pending_hits = 1307, Reservation_fails = 0
L2_cache_bank[14]: Access = 87044, Miss = 65053, Miss_rate = 0.747, Pending_hits = 1236, Reservation_fails = 0
L2_cache_bank[15]: Access = 87044, Miss = 64980, Miss_rate = 0.747, Pending_hits = 1373, Reservation_fails = 0
L2_cache_bank[16]: Access = 87064, Miss = 64811, Miss_rate = 0.744, Pending_hits = 1439, Reservation_fails = 0
L2_cache_bank[17]: Access = 87060, Miss = 64841, Miss_rate = 0.745, Pending_hits = 1556, Reservation_fails = 0
L2_cache_bank[18]: Access = 87063, Miss = 64773, Miss_rate = 0.744, Pending_hits = 1308, Reservation_fails = 0
L2_cache_bank[19]: Access = 87060, Miss = 64728, Miss_rate = 0.743, Pending_hits = 1391, Reservation_fails = 0
L2_cache_bank[20]: Access = 87063, Miss = 64800, Miss_rate = 0.744, Pending_hits = 1416, Reservation_fails = 0
L2_cache_bank[21]: Access = 87060, Miss = 64915, Miss_rate = 0.746, Pending_hits = 1379, Reservation_fails = 0
L2_cache_bank[22]: Access = 87064, Miss = 64706, Miss_rate = 0.743, Pending_hits = 1371, Reservation_fails = 0
L2_cache_bank[23]: Access = 87060, Miss = 64779, Miss_rate = 0.744, Pending_hits = 1365, Reservation_fails = 0
L2_cache_bank[24]: Access = 87064, Miss = 65128, Miss_rate = 0.748, Pending_hits = 1504, Reservation_fails = 0
L2_cache_bank[25]: Access = 87060, Miss = 65111, Miss_rate = 0.748, Pending_hits = 1525, Reservation_fails = 0
L2_cache_bank[26]: Access = 87063, Miss = 65344, Miss_rate = 0.751, Pending_hits = 1334, Reservation_fails = 0
L2_cache_bank[27]: Access = 87060, Miss = 65270, Miss_rate = 0.750, Pending_hits = 1324, Reservation_fails = 0
L2_cache_bank[28]: Access = 87063, Miss = 64867, Miss_rate = 0.745, Pending_hits = 1397, Reservation_fails = 0
L2_cache_bank[29]: Access = 87060, Miss = 64843, Miss_rate = 0.745, Pending_hits = 1463, Reservation_fails = 0
L2_cache_bank[30]: Access = 87064, Miss = 64970, Miss_rate = 0.746, Pending_hits = 1353, Reservation_fails = 0
L2_cache_bank[31]: Access = 87060, Miss = 65055, Miss_rate = 0.747, Pending_hits = 1455, Reservation_fails = 0
L2_cache_bank[32]: Access = 87060, Miss = 64776, Miss_rate = 0.744, Pending_hits = 1349, Reservation_fails = 0
L2_cache_bank[33]: Access = 87063, Miss = 64759, Miss_rate = 0.744, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[34]: Access = 87060, Miss = 64783, Miss_rate = 0.744, Pending_hits = 1258, Reservation_fails = 0
L2_cache_bank[35]: Access = 87064, Miss = 64741, Miss_rate = 0.744, Pending_hits = 1233, Reservation_fails = 0
L2_cache_bank[36]: Access = 87060, Miss = 64813, Miss_rate = 0.744, Pending_hits = 1260, Reservation_fails = 0
L2_cache_bank[37]: Access = 87064, Miss = 64845, Miss_rate = 0.745, Pending_hits = 1222, Reservation_fails = 0
L2_cache_bank[38]: Access = 87060, Miss = 64763, Miss_rate = 0.744, Pending_hits = 1166, Reservation_fails = 0
L2_cache_bank[39]: Access = 87063, Miss = 64756, Miss_rate = 0.744, Pending_hits = 1205, Reservation_fails = 0
L2_cache_bank[40]: Access = 87060, Miss = 65395, Miss_rate = 0.751, Pending_hits = 1052, Reservation_fails = 0
L2_cache_bank[41]: Access = 87063, Miss = 65362, Miss_rate = 0.751, Pending_hits = 990, Reservation_fails = 0
L2_cache_bank[42]: Access = 87060, Miss = 65339, Miss_rate = 0.751, Pending_hits = 1207, Reservation_fails = 0
L2_cache_bank[43]: Access = 87064, Miss = 65272, Miss_rate = 0.750, Pending_hits = 1142, Reservation_fails = 0
L2_cache_bank[44]: Access = 87060, Miss = 64864, Miss_rate = 0.745, Pending_hits = 1185, Reservation_fails = 0
L2_cache_bank[45]: Access = 87064, Miss = 64794, Miss_rate = 0.744, Pending_hits = 1263, Reservation_fails = 0
L2_cache_bank[46]: Access = 87060, Miss = 64967, Miss_rate = 0.746, Pending_hits = 1193, Reservation_fails = 0
L2_cache_bank[47]: Access = 87063, Miss = 65037, Miss_rate = 0.747, Pending_hits = 1413, Reservation_fails = 0
L2_cache_bank[48]: Access = 87044, Miss = 64780, Miss_rate = 0.744, Pending_hits = 1113, Reservation_fails = 0
L2_cache_bank[49]: Access = 87044, Miss = 64816, Miss_rate = 0.745, Pending_hits = 1284, Reservation_fails = 0
L2_cache_bank[50]: Access = 87044, Miss = 64745, Miss_rate = 0.744, Pending_hits = 1344, Reservation_fails = 0
L2_cache_bank[51]: Access = 87044, Miss = 64757, Miss_rate = 0.744, Pending_hits = 1365, Reservation_fails = 0
L2_cache_bank[52]: Access = 87044, Miss = 64777, Miss_rate = 0.744, Pending_hits = 1268, Reservation_fails = 0
L2_cache_bank[53]: Access = 87044, Miss = 64866, Miss_rate = 0.745, Pending_hits = 1044, Reservation_fails = 0
L2_cache_bank[54]: Access = 87044, Miss = 64733, Miss_rate = 0.744, Pending_hits = 1153, Reservation_fails = 0
L2_cache_bank[55]: Access = 87044, Miss = 64790, Miss_rate = 0.744, Pending_hits = 1116, Reservation_fails = 0
L2_cache_bank[56]: Access = 87044, Miss = 65266, Miss_rate = 0.750, Pending_hits = 1137, Reservation_fails = 0
L2_cache_bank[57]: Access = 87044, Miss = 65325, Miss_rate = 0.750, Pending_hits = 1142, Reservation_fails = 0
L2_cache_bank[58]: Access = 87044, Miss = 65419, Miss_rate = 0.752, Pending_hits = 1221, Reservation_fails = 0
L2_cache_bank[59]: Access = 87044, Miss = 65173, Miss_rate = 0.749, Pending_hits = 1289, Reservation_fails = 0
L2_cache_bank[60]: Access = 87044, Miss = 64802, Miss_rate = 0.744, Pending_hits = 1260, Reservation_fails = 0
L2_cache_bank[61]: Access = 87044, Miss = 64791, Miss_rate = 0.744, Pending_hits = 1319, Reservation_fails = 0
L2_cache_bank[62]: Access = 87044, Miss = 64925, Miss_rate = 0.746, Pending_hits = 1239, Reservation_fails = 0
L2_cache_bank[63]: Access = 87044, Miss = 64955, Miss_rate = 0.746, Pending_hits = 1229, Reservation_fails = 0
L2_total_cache_accesses = 5571384
L2_total_cache_misses = 4155844
L2_total_cache_miss_rate = 0.7459
L2_total_cache_pending_hits = 81346
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1334194
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 81346
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 543964
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1588200
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 505920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1517760
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3547704
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2023680
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.165
L2_cache_fill_port_util = 0.154

icnt_total_pkts_mem_to_simt=5571384
icnt_total_pkts_simt_to_mem=5571384
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5571384
Req_Network_cycles = 216123
Req_Network_injected_packets_per_cycle =      25.7788 
Req_Network_conflicts_per_cycle =      27.1524
Req_Network_conflicts_per_cycle_util =      28.4959
Req_Bank_Level_Parallism =      27.0542
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      28.6386
Req_Network_out_buffer_full_per_cycle =       0.2565
Req_Network_out_buffer_avg_util =      53.7121

Reply_Network_injected_packets_num = 5571384
Reply_Network_cycles = 216123
Reply_Network_injected_packets_per_cycle =       25.7788
Reply_Network_conflicts_per_cycle =        8.6868
Reply_Network_conflicts_per_cycle_util =       9.1206
Reply_Bank_Level_Parallism =      27.0662
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.1700
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3222
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 49 sec (1069 sec)
gpgpu_simulation_rate = 541662 (inst/sec)
gpgpu_simulation_rate = 202 (cycle/sec)
gpgpu_silicon_slowdown = 5940594x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ec4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ec8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6df91ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6df91ef0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ecc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ed0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ed4..

GPGPU-Sim PTX: cudaLaunch for 0x0x555d14187cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z24block2D_hybrid_coarsen_xffPfS_iii 
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (8,128,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 2: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 213054
gpu_sim_insn = 579037448
gpu_ipc =    2717.7966
gpu_tot_sim_cycle = 429177
gpu_tot_sim_insn = 1158074896
gpu_tot_ipc =    2698.3618
gpu_tot_issued_cta = 2048
gpu_occupancy = 78.4292% 
gpu_tot_occupancy = 78.1463% 
max_total_param_size = 0
gpu_stall_dramfull = 6060677
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      26.1501
partiton_level_parallism_total  =      25.9631
partiton_level_parallism_util =      27.2786
partiton_level_parallism_util_total  =      27.1687
L2_BW  =    1004.1639 GB/Sec
L2_BW_total  =     996.9833 GB/Sec
gpu_total_sim_rate=540398

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 136018, Miss = 136018, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 142404, Miss = 142404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 142404, Miss = 142404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 142404, Miss = 142404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 142404, Miss = 142404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 142404, Miss = 142404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 142404, Miss = 142404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136018, Miss = 136018, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 137072, Miss = 137072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 143520, Miss = 143520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 143520, Miss = 143520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 143520, Miss = 143520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 143520, Miss = 143520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 143520, Miss = 143520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 143520, Miss = 143520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 137072, Miss = 137072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 137072, Miss = 137072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 143520, Miss = 143520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 143520, Miss = 143520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 143520, Miss = 143520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 143520, Miss = 143520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 143520, Miss = 143520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 143520, Miss = 143520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 137072, Miss = 137072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 137072, Miss = 137072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 143520, Miss = 143520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 143520, Miss = 143520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 143520, Miss = 143520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 143520, Miss = 143520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 143520, Miss = 143520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 143520, Miss = 143520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 137072, Miss = 137072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 137072, Miss = 137072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 143520, Miss = 143520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 143520, Miss = 143520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 143520, Miss = 143520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 143520, Miss = 143520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 143520, Miss = 143520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 143520, Miss = 143520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 137072, Miss = 137072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 136018, Miss = 136018, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 142404, Miss = 142404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 142404, Miss = 142404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 142404, Miss = 142404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 142404, Miss = 142404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 142404, Miss = 142404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 142404, Miss = 142404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 136018, Miss = 136018, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 131800, Miss = 131800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 138000, Miss = 138000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 138000, Miss = 138000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 138000, Miss = 138000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 138000, Miss = 138000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 138000, Miss = 138000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 138000, Miss = 138000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 131800, Miss = 131800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 130746, Miss = 130746, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 136884, Miss = 136884, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 136884, Miss = 136884, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 136884, Miss = 136884, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 136884, Miss = 136884, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 136884, Miss = 136884, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 136884, Miss = 136884, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 130746, Miss = 130746, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 130746, Miss = 130746, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 136884, Miss = 136884, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 136884, Miss = 136884, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 136884, Miss = 136884, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 136884, Miss = 136884, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 136884, Miss = 136884, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 136884, Miss = 136884, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 130746, Miss = 130746, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 131800, Miss = 131800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 138000, Miss = 138000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 138000, Miss = 138000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 138000, Miss = 138000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 138000, Miss = 138000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 138000, Miss = 138000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 138000, Miss = 138000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 131800, Miss = 131800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 11142768
	L1D_total_cache_misses = 11142768
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.219
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7095408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4047360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7095408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4047360

Total_core_cache_fail_stats:
ctas_completed 2048, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 
distro:
7128, 10414, 10414, 10910, 10662, 10414, 10414, 10910, 10662, 10414, 10414, 10910, 10662, 10414, 10414, 10910, 10662, 10414, 10414, 10910, 10662, 10414, 10414, 10910, 10662, 10414, 10414, 10910, 10662, 10414, 10414, 10910, 10662, 10414, 10414, 10910, 10662, 10414, 10414, 10910, 10662, 10414, 10414, 10910, 10662, 10414, 10414, 10910, 10662, 10414, 10414, 10910, 
gpgpu_n_tot_thrd_icount = 1432225536
gpgpu_n_tot_w_icount = 44757048
gpgpu_n_stall_shd_mem = 7693056
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7095408
gpgpu_n_mem_write_global = 4047360
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 50502752
gpgpu_n_store_insn = 32252400
gpgpu_n_shmem_insn = 210373968
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1835008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7693056
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7630838	W0_Idle:253708	W0_Scoreboard:77127778	W1:3984120	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:5027208	W32:35745720
single_issue_nums: WS0:11223548	WS1:11028992	WS2:11028992	WS3:11475516	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 56763264 {8:7095408,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 161894400 {40:4047360,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 283816320 {40:7095408,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32378880 {8:4047360,}
maxmflatency = 4467 
max_icnt2mem_latency = 3361 
maxmrqlatency = 1697 
max_icnt2sh_latency = 290 
averagemflatency = 695 
avg_icnt2mem_latency = 233 
avg_mrq_latency = 144 
avg_icnt2sh_latency = 5 
mrq_lat_table:265492 	192655 	150924 	205956 	342395 	810417 	920233 	1319407 	952947 	90816 	748 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2378580 	2428667 	3881017 	2292218 	162282 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	2806845 	1808587 	1217734 	1636606 	2090312 	1297493 	281125 	4066 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6891297 	2441844 	1261578 	454285 	74301 	13414 	5865 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	35 	24 	769 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        56        60        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        60        60        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        48        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        60 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        60        60        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        56        64        60        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        56        50        64        60 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        56        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        52        60        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        60        56        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        56        64        64        59 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        60        60        56        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        48        48        64        56 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        60        60        62        56 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        60        60        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        56        64        60        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        56        64        64        56 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        56        60        60        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        56        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        56        56        64        60 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        60 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        52        60        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        60        56        56        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        52        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        60        56        60        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        48        64        60        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        44        44        64        60 
maximum service time to same row:
dram[0]:      5854      5855      5890      5889      6090      6077      6136      6179      6348      6362      6477      6556      6634      6635      6903      6836 
dram[1]:      5854      5855      5890      8162      8002      6077      6136      6179      6348      6362      6466      6506      6602      6632      6971      6844 
dram[2]:      5854      5855      5890      5889      6083      6070      6116      6154      6353      6310      6441      6443      6623      6694      6863      6934 
dram[3]:      5854      5855      5890      5889      6083      6070      6116      6154      6339      6310      6456      6422      6654      6689      6886      6911 
dram[4]:      5854      5855      5890      5889      6078      6080      6185      6186      6366      6387      6514      6492      6628      6579      6848      6920 
dram[5]:      5854      5855      5890      5889      6078      6080      6185      6186      6383      7949      6539      6521      6609      6594      6825      6860 
dram[6]:      5854      5855      5890      5889      6078      6080      6185      6206      6342      6369      6460      6497      6635      6617      6888      6874 
dram[7]:      5854      5855      5890      5889      6078      6080      6185      6206      6350      6351      6504      6480      6610      6651      6821      6822 
dram[8]:      5849      5852      5874      5876      6105      6106      6120      6137      6320      6340      6496      6590      6656      6648      6885      6861 
dram[9]:      5849      5852      5874      5876      6105      6106      6120      6137      6320      6340      6485      7964      6623      6663      6945      6824 
dram[10]:      5849      5852     10073      5876      6112      6105      6113      6123      6324      6304      6883      6467      6588      6658      6790      6947 
dram[11]:      5849      5852      5874      5876      6112      6105      6113      6123      6305      6300      6490      6506      6647      6711      6858      6952 
dram[12]:      5849      5852      5874      7512      6385      6077      6164      6134      6322      6369      6533      6518      6635      6606      6788      6887 
dram[13]:      5849      5852      5874      5876      6076      6077      6164      6134      6323      6340      6512      6545      6624      6603      6713      6845 
dram[14]:      5849      5852      5874      5876      6076      6077      6146      6147      6443      6346      6482      6515      6659      6678      6772      6821 
dram[15]:      5849      5852      5874      5876      6076      6077      6146      6147      6316      6345      6522      6524      6636      6692      6736      6788 
dram[16]:      5864      5865      5889      5884      6033      6024      6137      6178      6322      6339      6454      6530      6606      6608      6862      6832 
dram[17]:      5864      5865      5889      5884      6033      6024      6137      6178      6304      6347      6464      8444      6585      6612      6896      6797 
dram[18]:      5864      5865      5889      5884      6033      6029      6140      6159      6338      6300      6431      6455      6563      6652      6806      6927 
dram[19]:      5864      5865      5889      5884      6388      6029      6140      6159      6300      6302      6437      6430      6654      6732      6839      6929 
dram[20]:      5864      5865      5889      5884      6029      6016      6170      6171      6314      6352      6497      6480      6592      6633      6814      6958 
dram[21]:      5864      5865      5889      5884      6029      6016      6170      6171      6327      6344      6512      6513      6580      6600      6753      6909 
dram[22]:      5864      5865      5889      5884      6029      6016      6143      6189      7501      6334      6458      6470      6602      6639      6827      6870 
dram[23]:      5864      5865      5889      5884      6029      6016      6143      6189      6327      6333      6488      6467      6602      6652      6747      6813 
dram[24]:      5859      5860      5880      5877      6060      6042      6104      6125      6308      6333      6504      6582      6663      6626      6930      6891 
dram[25]:      5859      5860      5880      5877      6060      6042      6104      6125      6306      6354      6464      6515      6676      6626      6981      6862 
dram[26]:      5859      5860      5880      5877      6060      6062      6102      6123      6341      6304      6440      6467      6650      6651      6836      6924 
dram[27]:      5859      5860      5880      5877      6060      6763      6102      6123      6304      6305      6494      6444      6640      6675      6882      6854 
dram[28]:      5859      5860      5880      5877      6008      6002      6117      6113      6386      6358      6498      6500      6629      6614      6858      6873 
dram[29]:      5859      5860      5880      5877      6008      7388      6117      6113      6381      7711      6500      6513      6622      6576      6802      6938 
dram[30]:      5859      5860      5880      5877      6008      6002      6131      6118      6318      6320      6483      6484      6725      6664      6850      6887 
dram[31]:      5859      5860      5880      5877      6008      6002      6131      6118      6338      6339      6491      6478      6615      6657      6833      6870 
average row accesses per activate:
dram[0]:  4.288405  4.325474  4.181559  4.185246  4.312290  4.231908  4.231884  4.320454  4.301012  4.510563  4.338976  4.280651  4.190222  4.262322  4.025020  3.976311 
dram[1]:  4.222085  4.165383  4.102008  4.144998  4.237288  4.169842  4.238273  4.259444  4.372014  4.490997  4.152970  4.185732  4.088755  4.134763  4.024533  3.945190 
dram[2]:  4.318412  4.376651  4.235099  4.253744  4.328692  4.323802  4.256976  4.287860  4.376339  4.589686  4.377625  4.315834  4.174162  4.210157  4.006230  4.010551 
dram[3]:  4.272766  4.264535  4.188090  4.269086  4.392964  4.284998  4.296296  4.307822  4.441304  4.530404  4.330935  4.257083  4.261925  4.241049  4.057851  4.014482 
dram[4]:  4.249069  4.329574  4.188111  4.213525  4.283992  4.138956  4.314418  4.319328  4.391863  4.509666  4.327173  4.250831  4.165108  4.254666  4.119634  4.017837 
dram[5]:  4.178499  4.257520  4.180748  4.183673  4.313495  4.161160  4.198198  4.270652  4.263508  4.459307  4.301467  4.167677  4.183156  4.193694  4.049746  3.923950 
dram[6]:  4.304842  4.280250  4.153658  4.260217  4.466231  4.356869  4.396470  4.346774  4.373664  4.490541  4.358515  4.358942  4.145706  4.210983  4.087490  4.069047 
dram[7]:  4.357203  4.332354  4.188188  4.187909  4.265949  4.287318  4.293674  4.341906  4.316056  4.557333  4.337843  4.335299  4.236733  4.168503  3.976493  3.969965 
dram[8]:  4.225713  4.368219  4.219943  4.218107  4.208213  4.203598  4.251867  4.378447  4.293328  4.562222  4.313900  4.263530  4.286373  4.185064  3.981776  3.981330 
dram[9]:  4.215993  4.265833  4.193932  4.142511  4.281890  4.339949  4.207137  4.290780  4.339105  4.496497  4.259892  4.168709  4.080400  4.265171  3.973765  3.943716 
dram[10]:  4.227235  4.318028  4.221719  4.308564  4.303526  4.269663  4.122383  4.263637  4.361620  4.449935  4.276382  4.192134  4.192939  4.142626  4.020008  3.955513 
dram[11]:  4.314540  4.280870  4.234783  4.240879  4.267029  4.225660  4.364957  4.424989  4.358298  4.560071  4.331358  4.289496  4.156927  4.325848  4.079984  4.007445 
dram[12]:  4.210136  4.219532  4.012109  4.127865  4.145565  4.134994  4.245041  4.297162  4.265618  4.394714  4.209532  4.215460  4.069240  4.289638  4.022231  3.898215 
dram[13]:  4.254237  4.271559  4.237025  4.206375  4.336283  4.203341  4.236799  4.358522  4.385733  4.576346  4.259810  4.254034  4.242336  4.266169  3.984532  3.983333 
dram[14]:  4.309283  4.290255  4.208968  4.307563  4.345501  4.299497  4.398192  4.333615  4.439066  4.498903  4.337712  4.389605  4.135497  4.224422  4.082470  4.031164 
dram[15]:  4.270903  4.293428  4.238213  4.209321  4.234471  4.187449  4.264645  4.296466  4.264925  4.534802  4.333897  4.212320  4.182673  4.175560  4.039262  3.984424 
dram[16]:  4.290092  4.305754  4.270833  4.217589  4.247828  4.262764  4.239489  4.346138  4.385506  4.521164  4.361230  4.293031  4.215143  4.234634  4.042829  3.970829 
dram[17]:  4.344842  4.302306  4.153379  4.231562  4.223875  4.277916  4.346757  4.476668  4.353514  4.456758  4.263530  4.244085  4.100925  4.278866  4.088446  3.922930 
dram[18]:  4.216729  4.387414  4.227385  4.227874  4.226711  4.239292  4.218840  4.278702  4.293401  4.463011  4.334748  4.254983  4.205530  4.189499  3.953480  3.978956 
dram[19]:  4.335891  4.288349  4.393991  4.238843  4.291405  4.253850  4.366125  4.361466  4.351420  4.594692  4.353794  4.277336  4.166598  4.282363  4.055424  4.005892 
dram[20]:  4.334746  4.246508  4.167672  4.215454  4.364830  4.294240  4.360559  4.366596  4.266694  4.536916  4.377447  4.335023  4.147594  4.255337  4.051061  3.962577 
dram[21]:  4.315834  4.257838  4.227589  4.211712  4.307886  4.247228  4.240428  4.329711  4.382579  4.548700  4.336709  4.326625  4.245650  4.221857  4.039906  3.964575 
dram[22]:  4.305673  4.294314  4.278032  4.287385  4.302903  4.271243  4.361005  4.410069  4.321024  4.578571  4.262938  4.312632  4.178279  4.252387  4.054697  3.950813 
dram[23]:  4.283271  4.314046  4.165319  4.187525  4.193535  4.278770  4.201966  4.261678  4.282908  4.481949  4.304165  4.350021  4.195162  4.227817  4.057177  3.925373 
dram[24]:  4.282609  4.415272  4.270833  4.245526  4.271179  4.284465  4.188957  4.348857  4.293103  4.484450  4.414624  4.308533  4.208179  4.255435  4.045080  3.990680 
dram[25]:  4.250519  4.250515  4.143031  4.239193  4.224548  4.261086  4.388817  4.366197  4.287557  4.477651  4.285655  4.206415  4.115960  4.246581  4.017571  3.940253 
dram[26]:  4.314394  4.407027  4.179257  4.343564  4.277685  4.359474  4.241708  4.359712  4.306526  4.555407  4.382013  4.295426  4.215792  4.170221  3.980339  4.027462 
dram[27]:  4.337861  4.441570  4.200411  4.189599  4.311869  4.259659  4.292036  4.356048  4.445364  4.612014  4.402754  4.301600  4.144662  4.281276  4.067957  4.073471 
dram[28]:  4.302092  4.211147  4.201636  4.225184  4.297668  4.210012  4.320946  4.420440  4.333333  4.516696  4.307981  4.314682  4.189089  4.259917  4.118232  4.070897 
dram[29]:  4.314931  4.409110  4.290188  4.217338  4.397698  4.202115  4.215076  4.328033  4.292417  4.531840  4.403246  4.329268  4.214168  4.250000  4.010429  4.002328 
dram[30]:  4.343524  4.323406  4.196795  4.216316  4.384123  4.287327  4.366595  4.424308  4.372817  4.608774  4.360767  4.460297  4.166393  4.251455  4.105915  4.090837 
dram[31]:  4.353911  4.351351  4.201801  4.154065  4.236020  4.211625  4.255390  4.365019  4.376923  4.740314  4.334464  4.338683  4.227197  4.277149  4.016718  3.978311 
average row locality = 5251990/1235259 = 4.251732
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      8356      8331      8299      8265      8305      8346      8277      8343      8262      8306      8302      8316      8257      8265      8369      8378 
dram[1]:      8325      8330      8267      8286      8305      8336      8270      8321      8308      8280      8262      8264      8241      8275      8413      8432 
dram[2]:      8344      8323      8288      8275      8313      8335      8274      8331      8267      8293      8265      8331      8268      8255      8366      8404 
dram[3]:      8296      8329      8248      8284      8292      8302      8265      8293      8275      8264      8283      8265      8246      8249      8386      8397 
dram[4]:      8380      8419      8337      8331      8360      8361      8326      8338      8313      8320      8351      8287      8302      8320      8439      8507 
dram[5]:      8405      8379      8341      8298      8349      8379      8309      8345      8311      8360      8308      8365      8289      8301      8417      8515 
dram[6]:      8330      8342      8267      8268      8304      8296      8269      8294      8285      8261      8259      8265      8247      8261      8404      8397 
dram[7]:      8396      8380      8330      8302      8357      8366      8304      8354      8302      8316      8311      8343      8279      8275      8401      8452 
dram[8]:      8325      8287      8337      8300      8310      8337      8300      8374      8286      8323      8271      8292      8282      8262      8341      8373 
dram[9]:      8333      8291      8282      8313      8292      8327      8314      8344      8331      8325      8283      8263      8261      8321      8376      8368 
dram[10]:      8318      8302      8317      8313      8309      8311      8291      8373      8285      8326      8264      8287      8270      8280      8326      8365 
dram[11]:      8278      8288      8275      8279      8265      8292      8270      8291      8302      8271      8288      8258      8232      8272      8333      8369 
dram[12]:      8319      8335      8317      8314      8335      8342      8332      8353      8367      8366      8296      8302      8288      8367      8388      8408 
dram[13]:      8387      8351      8414      8340      8348      8367      8328      8441      8321      8427      8360      8332      8300      8350      8383      8423 
dram[14]:      8309      8308      8280      8305      8291      8305      8275      8303      8330      8308      8282      8269      8256      8301      8328      8365 
dram[15]:      8320      8312      8386      8347      8351      8331      8317      8390      8343      8354      8308      8306      8297      8306      8370      8375 
dram[16]:      8331      8308      8302      8264      8328      8326      8340      8352      8287      8315      8268      8278      8246      8256      8367      8333 
dram[17]:      8310      8313      8316      8321      8281      8315      8313      8324      8344      8310      8292      8280      8258      8324      8338      8408 
dram[18]:      8348      8304      8338      8277      8313      8348      8306      8343      8272      8316      8270      8300      8248      8273      8361      8340 
dram[19]:      8287      8292      8287      8309      8288      8271      8264      8289      8324      8275      8266      8260      8241      8284      8319      8327 
dram[20]:      8341      8389      8411      8359      8355      8342      8364      8383      8406      8440      8336      8310      8319      8424      8384      8403 
dram[21]:      8388      8368      8377      8333      8329      8393      8357      8421      8320      8381      8323      8369      8308      8335      8404      8429 
dram[22]:      8278      8319      8313      8318      8284      8257      8300      8302      8354      8311      8261      8259      8256      8304      8309      8333 
dram[23]:      8380      8344      8355      8325      8308      8356      8311      8368      8306      8363      8285      8304      8295      8298      8372      8389 
dram[24]:      8356      8347      8309      8249      8340      8341      8297      8331      8264      8298      8314      8301      8249      8238      8398      8412 
dram[25]:      8345      8367      8278      8349      8343      8331      8264      8289      8362      8273      8299      8284      8247      8305      8366      8428 
dram[26]:      8368      8340      8292      8243      8331      8341      8283      8356      8285      8295      8284      8289      8259      8224      8404      8406 
dram[27]:      8331      8360      8260      8279      8298      8299      8239      8285      8270      8270      8282      8260      8233      8260      8375      8396 
dram[28]:      8392      8403      8320      8349      8374      8392      8293      8305      8367      8333      8357      8306      8273      8369      8417      8537 
dram[29]:      8424      8403      8327      8312      8375      8384      8348      8405      8299      8377      8355      8344      8291      8277      8461      8460 
dram[30]:      8335      8354      8264      8287      8327      8304      8250      8282      8317      8244      8272      8273      8229      8291      8352      8412 
dram[31]:      8408      8362      8314      8269      8362      8345      8320      8386      8298      8338      8277      8324      8257      8258      8410      8416 
total dram reads = 4261173
bank skew: 8537/8224 = 1.04
chip skew: 133966/132563 = 1.01
number of total write accesses:
dram[0]:      7556      7768      7800      7788      7764      7784      7772      7776      7760      7768      7804      7796      7768      7756      7708      7444 
dram[1]:      7536      7784      7788      7792      7780      7804      7760      7760      7760      7784      7784      7780      7760      7768      7688      7444 
dram[2]:      7528      7796      7776      7804      7784      7788      7788      7788      7772      7768      7792      7780      7768      7768      7688      7436 
dram[3]:      7544      7760      7800      7796      7792      7808      7772      7804      7760      7772      7804      7808      7760      7752      7700      7440 
dram[4]:      7560      7784      7796      7800      7772      7780      7752      7768      7768      7776      7808      7796      7760      7752      7704      7420 
dram[5]:      7580      7816      7808      7808      7772      7796      7772      7772      7788      7764      7804      7800      7772      7760      7688      7424 
dram[6]:      7576      7808      7804      7792      7784      7788      7776      7788      7780      7784      7812      7792      7756      7752      7684      7428 
dram[7]:      7548      7776      7808      7800      7764      7780      7780      7780      7760      7752      7792      7796      7760      7768      7672      7432 
dram[8]:      7588      7756      7788      7800      7748      7780      7788      7784      7780      7768      7760      7796      7764      7748      7712      7452 
dram[9]:      7580      7788      7788      7792      7784      7800      7772      7764      7776      7780      7780      7768      7760      7764      7696      7448 
dram[10]:      7580      7796      7784      7800      7768      7796      7796      7780      7772      7760      7792      7784      7776      7776      7684      7440 
dram[11]:      7600      7756      7808      7800      7784      7804      7776      7776      7760      7756      7788      7804      7760      7748      7680      7432 
dram[12]:      7596      7792      7816      7808      7784      7800      7764      7772      7772      7776      7800      7800      7752      7764      7700      7424 
dram[13]:      7616      7808      7816      7812      7768      7792      7768      7764      7784      7772      7812      7800      7764      7760      7684      7416 
dram[14]:      7616      7800      7808      7788      7788      7780      7768      7784      7768      7780      7820      7800      7752      7756      7676      7416 
dram[15]:      7584      7780      7804      7796      7772      7780      7792      7772      7776      7760      7784      7804      7752      7780      7672      7428 
dram[16]:      7552      7776      7792      7804      7756      7772      7780      7776      7760      7756      7784      7792      7768      7764      7688      7504 
dram[17]:      7532      7792      7788      7796      7780      7808      7764      7764      7756      7780      7796      7776      7764      7764      7696      7496 
dram[18]:      7544      7780      7772      7784      7764      7780      7800      7772      7768      7760      7788      7784      7768      7764      7688      7480 
dram[19]:      7540      7760      7804      7796      7788      7804      7776      7772      7764      7756      7792      7800      7752      7752      7700      7488 
dram[20]:      7556      7788      7816      7808      7784      7788      7760      7776      7780      7780      7804      7804      7752      7768      7720      7472 
dram[21]:      7552      7812      7804      7808      7764      7796      7772      7760      7776      7760      7820      7800      7764      7764      7688      7468 
dram[22]:      7568      7812      7800      7784      7776      7788      7776      7788      7772      7780      7812      7796      7756      7760      7684      7472 
dram[23]:      7548      7780      7800      7788      7764      7772      7784      7764      7772      7764      7784      7796      7748      7784      7668      7472 
dram[24]:      7552      7780      7764      7812      7780      7784      7780      7764      7780      7760      7800      7796      7756      7764      7684      7456 
dram[25]:      7544      7796      7788      7792      7792      7804      7760      7764      7764      7780      7792      7784      7760      7768      7692      7440 
dram[26]:      7532      7784      7772      7788      7776      7772      7792      7784      7772      7764      7792      7788      7756      7772      7684      7440 
dram[27]:      7556      7760      7788      7808      7788      7816      7784      7772      7764      7764      7800      7808      7752      7752      7684      7444 
dram[28]:      7560      7792      7812      7808      7796      7808      7756      7784      7768      7788      7808      7800      7760      7760      7712      7424 
dram[29]:      7572      7816      7792      7812      7768      7796      7764      7756      7788      7768      7812      7804      7764      7760      7688      7416 
dram[30]:      7576      7812      7804      7784      7780      7788      7784      7788      7784      7784      7816      7800      7748      7752      7684      7424 
dram[31]:      7556      7768      7804      7800      7760      7776      7776      7784      7776      7756      7792      7800      7756      7772      7684      7424 
total dram writes = 3963268
bank skew: 7820/7416 = 1.05
chip skew: 123956/123768 = 1.00
average mf latency per bank:
dram[0]:        873       869       872       878       881       876       879       874       877       872       879       878       877       877       883       888
dram[1]:       1311      1311      1323      1310      1313      1313      1312      1304      1313      1312      1330      1325      1326      1316      1324      1312
dram[2]:        845       850       858       861       859       854       865       861       871       860       868       861       872       868       867       863
dram[3]:        715       718       724       714       726       715       718       717       715       720       723       713       726       728       721       721
dram[4]:        968       977       979       979       980       977       969       978       975       971       997       994      1002       985      1001       993
dram[5]:       1192      1210      1168      1184      1221      1208      1190      1184      1183      1180      1229      1211      1180      1184      1220      1214
dram[6]:        736       743       731       724       747       743       724       725       723       726       748       738       735       730       751       756
dram[7]:        935       940       915       918       944       934       930       920       928       918       953       949       932       939       957       955
dram[8]:        860       864       863       875       875       871       874       870       875       870       874       874       872       870       881       882
dram[9]:        988       993      1002       996       988       992       995       987      1000       997       996       996      1010      1001      1005       993
dram[10]:        954       961       952       959       967       958       964       959       973       951       967       970       968       968       973       972
dram[11]:        782       780       796       786       784       777       789       781       786       784       794       792       788       790       790       791
dram[12]:       1435      1440      1451      1449      1451      1440      1456      1461      1451      1455      1454      1443      1492      1473      1446      1436
dram[13]:       1027      1027      1055      1075      1040      1029      1071      1059      1068      1066      1038      1029      1069      1078      1034      1034
dram[14]:        748       754       765       755       753       752       751       751       757       752       745       751       769       759       752       760
dram[15]:       1091      1086      1107      1107      1097      1083      1119      1112      1113      1111      1096      1092      1125      1124      1096      1091
dram[16]:        864       864       869       878       877       869       872       869       872       868       878       875       871       874       887       882
dram[17]:        831       833       843       831       832       830       839       837       843       842       842       841       843       845       849       840
dram[18]:        902       912       915       915       918       903       918       911       918       904       920       919       922       918       928       925
dram[19]:        763       758       772       762       766       758       763       759       770       768       772       771       766       762       775       770
dram[20]:        930       931       936       928       933       934       933       930       929       931       940       930       954       951       932       936
dram[21]:        962       963       995      1001       982       963      1011       998      1007       998       977       958      1006      1002       975       977
dram[22]:        741       744       766       755       747       741       753       758       756       758       740       741       764       762       750       747
dram[23]:       1231      1234      1253      1254      1246      1230      1273      1261      1275      1259      1255      1250      1286      1278      1247      1243
dram[24]:        757       751       776       771       763       758       776       778       774       771       765       766       774       775       781       772
dram[25]:       1114      1118      1115      1105      1116      1115      1117      1113      1117      1122      1122      1122      1132      1124      1118      1118
dram[26]:        827       831       844       844       834       833       846       838       847       836       836       839       857       845       845       842
dram[27]:        750       749       758       747       760       752       754       748       747       749       751       752       755       754       752       749
dram[28]:        948       950       957       955       958       952       951       957       951       953       974       966       975       959       973       971
dram[29]:       1085      1099      1068      1073      1107      1083      1076      1063      1072      1066      1108      1094      1070      1068      1104      1102
dram[30]:        715       721       716       711       726       719       712       708       711       709       720       723       719       717       727       734
dram[31]:        957       962       943       947       976       965       958       944       948       953       983       980       960       965       985       985
maximum mf latency per bank:
dram[0]:       2612      2267      2426      2668      2793      2579      2679      2236      2444      2263      2355      2380      2476      2427      2629      2572
dram[1]:       3517      3787      3268      3377      3450      3657      3761      3486      3573      3516      3500      3439      3694      3507      3679      3887
dram[2]:       2550      2498      2351      2404      2916      2157      2994      2380      2411      2102      2814      2277      2324      2537      2544      2609
dram[3]:       2382      2586      2587      2330      2445      2240      2620      2461      2330      2579      2285      2505      2350      2627      2431      2510
dram[4]:       2767      2817      2809      2918      2549      2832      2612      2731      2737      2805      2883      2739      3028      2820      3137      2773
dram[5]:       3546      3676      3750      3584      3516      3600      3608      3269      3519      3535      3332      3731      3718      3801      3487      3722
dram[6]:       2330      2597      2618      2529      2294      2420      3342      2234      2458      2563      2769      2233      2377      2360      2389      2828
dram[7]:       2681      2901      2793      2870      2713      2666      2632      2683      3091      2744      2675      2684      2620      2843      2754      2586
dram[8]:       2389      2388      2335      2326      2340      2481      2516      2200      2470      2268      2208      2294      2684      2394      2380      2440
dram[9]:       2886      2398      2452      2630      2734      2696      2722      2329      2849      2712      2550      2525      2614      2923      2628      2532
dram[10]:       2484      2622      2488      2382      2845      2384      2228      2409      2646      2391      2451      2595      2597      2588      2626      2668
dram[11]:       2374      2565      2547      2405      2530      2429      2429      2286      2338      2371      2338      2368      2270      2408      2453      2366
dram[12]:       3811      3856      3635      3685      4051      3577      3815      3603      3889      3958      3912      4467      3843      3972      3924      3630
dram[13]:       3091      2920      3437      3460      3140      3048      3625      3293      3342      3496      3358      3488      3048      3586      3094      3310
dram[14]:       2226      2322      2343      2357      2308      2358      2623      2506      2550      2243      2544      2421      2511      2426      2390      2459
dram[15]:       2645      2736      2857      2705      2635      2613      2631      2614      2924      2832      2514      2625      2665      2609      3089      2644
dram[16]:       2441      2593      2377      2410      2487      2313      2794      2934      2586      2391      2131      2470      2694      2391      2427      2319
dram[17]:       2201      2096      2413      2442      2711      2249      2201      2298      2089      2339      2289      2153      2121      2666      2629      2343
dram[18]:       2472      2306      2687      2417      2832      2830      2353      2288      2423      2643      2604      2631      2387      2774      2922      2516
dram[19]:       2867      2254      2682      2187      2336      2299      2462      2857      2285      2501      2309      2492      2332      2456      2544      2370
dram[20]:       2684      2692      2957      2571      2859      2859      2944      2357      2767      2486      2617      2738      3142      2667      2915      2768
dram[21]:       2818      3044      3193      3302      2942      2592      2807      2934      3037      2924      2841      3549      2733      3043      2843      3451
dram[22]:       2308      2274      2645      2567      2264      2309      2283      2418      2353      2659      2908      2315      2489      2379      2472      2265
dram[23]:       2821      3008      2838      3039      3197      2964      2873      3013      3172      2888      2960      2890      3047      2853      3052      2932
dram[24]:       2766      2425      3092      2400      2541      2339      3007      2326      2282      2288      2314      2203      2573      2259      2241      2509
dram[25]:       2924      3272      3071      3336      3282      3204      3283      3120      2869      3020      2974      3163      2865      2964      3377      3624
dram[26]:       2201      3031      2320      2488      2468      2132      2326      2141      2117      2270      2459      2284      2475      2732      3068      2252
dram[27]:       2443      2395      2340      2414      2515      2279      2272      2590      2336      2404      2610      2354      2337      2537      2277      2487
dram[28]:       2584      2446      2431      2476      2630      2683      2535      2476      2965      2306      2522      2699      2845      2411      2569      2668
dram[29]:       2695      2647      2807      2913      3113      2600      2863      2657      2873      3013      3069      3145      2846      2998      2883      2928
dram[30]:       2145      2367      2199      2245      2615      2417      2695      2266      2286      2203      2492      2194      2444      2186      2341      2268
dram[31]:       2806      2698      2623      2926      2766      2874      2815      2699      2964      3049      2716      2735      2927      2772      3114      2764
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 429228 -   mf: uid=46297782, sid4294967295:w4294967295, part=0, addr=0xc3c6bd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (429128), 
DRAM[0]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=357647 n_nop=79375 n_act=38625 n_pre=38609 n_ref_event=0 n_req=163930 n_rd=132977 n_rd_L2_A=0 n_write=0 n_wr_bk=123812 bw_util=0.718
n_activity=339121 dram_eff=0.7572
bk0: 8356a 126026i bk1: 8331a 126188i bk2: 8299a 122567i bk3: 8265a 121946i bk4: 8305a 124119i bk5: 8346a 124537i bk6: 8277a 121799i bk7: 8343a 123896i bk8: 8262a 125254i bk9: 8306a 132951i bk10: 8302a 124088i bk11: 8316a 121409i bk12: 8257a 122874i bk13: 8265a 124219i bk14: 8369a 111321i bk15: 8378a 117059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764381
Row_Buffer_Locality_read = 0.846921
Row_Buffer_Locality_write = 0.409783
Bank_Level_Parallism = 11.608208
Bank_Level_Parallism_Col = 8.538301
Bank_Level_Parallism_Ready = 3.446705
write_to_read_ratio_blp_rw_average = 0.580441
GrpLevelPara = 3.703090 

BW Util details:
bwutil = 0.717996 
total_CMD = 357647 
util_bw = 256789 
Wasted_Col = 79007 
Wasted_Row = 1554 
Idle = 20297 

BW Util Bottlenecks: 
RCDc_limit = 73630 
RCDWRc_limit = 56085 
WTRc_limit = 103063 
RTWc_limit = 433734 
CCDLc_limit = 90225 
rwq = 0 
CCDLc_limit_alone = 45925 
WTRc_limit_alone = 92380 
RTWc_limit_alone = 400117 

Commands details: 
total_CMD = 357647 
n_nop = 79375 
Read = 132977 
Write = 0 
L2_Alloc = 0 
L2_WB = 123812 
n_act = 38625 
n_pre = 38609 
n_ref = 0 
n_req = 163930 
total_req = 256789 

Dual Bus Interface Util: 
issued_total_row = 77234 
issued_total_col = 256789 
Row_Bus_Util =  0.215950 
CoL_Bus_Util = 0.717996 
Either_Row_CoL_Bus_Util = 0.778063 
Issued_on_Two_Bus_Simul_Util = 0.155883 
issued_two_Eff = 0.200347 
queue_avg = 54.268227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.2682
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=357647 n_nop=79075 n_act=39204 n_pre=39188 n_ref_event=0 n_req=163858 n_rd=132915 n_rd_L2_A=0 n_write=0 n_wr_bk=123772 bw_util=0.7177
n_activity=338626 dram_eff=0.758
bk0: 8325a 122261i bk1: 8330a 116727i bk2: 8267a 114312i bk3: 8286a 115153i bk4: 8305a 121679i bk5: 8336a 121361i bk6: 8270a 120208i bk7: 8321a 121257i bk8: 8308a 122360i bk9: 8280a 124944i bk10: 8262a 117539i bk11: 8264a 119564i bk12: 8241a 113035i bk13: 8275a 120610i bk14: 8413a 109852i bk15: 8432a 111256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.760744
Row_Buffer_Locality_read = 0.843103
Row_Buffer_Locality_write = 0.406974
Bank_Level_Parallism = 11.857817
Bank_Level_Parallism_Col = 8.695034
Bank_Level_Parallism_Ready = 3.497563
write_to_read_ratio_blp_rw_average = 0.581892
GrpLevelPara = 3.719327 

BW Util details:
bwutil = 0.717710 
total_CMD = 357647 
util_bw = 256687 
Wasted_Col = 78640 
Wasted_Row = 1505 
Idle = 20815 

BW Util Bottlenecks: 
RCDc_limit = 75697 
RCDWRc_limit = 57691 
WTRc_limit = 102142 
RTWc_limit = 447358 
CCDLc_limit = 90370 
rwq = 0 
CCDLc_limit_alone = 45707 
WTRc_limit_alone = 91409 
RTWc_limit_alone = 413428 

Commands details: 
total_CMD = 357647 
n_nop = 79075 
Read = 132915 
Write = 0 
L2_Alloc = 0 
L2_WB = 123772 
n_act = 39204 
n_pre = 39188 
n_ref = 0 
n_req = 163858 
total_req = 256687 

Dual Bus Interface Util: 
issued_total_row = 78392 
issued_total_col = 256687 
Row_Bus_Util =  0.219188 
CoL_Bus_Util = 0.717710 
Either_Row_CoL_Bus_Util = 0.778902 
Issued_on_Two_Bus_Simul_Util = 0.157997 
issued_two_Eff = 0.202845 
queue_avg = 55.922867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.9229
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=357647 n_nop=79363 n_act=38353 n_pre=38337 n_ref_event=0 n_req=163888 n_rd=132932 n_rd_L2_A=0 n_write=0 n_wr_bk=123824 bw_util=0.7179
n_activity=339182 dram_eff=0.757
bk0: 8344a 127551i bk1: 8323a 128439i bk2: 8288a 122648i bk3: 8275a 125086i bk4: 8313a 125641i bk5: 8335a 123002i bk6: 8274a 123491i bk7: 8331a 120516i bk8: 8267a 125232i bk9: 8293a 129636i bk10: 8265a 124353i bk11: 8331a 122467i bk12: 8268a 118300i bk13: 8255a 121212i bk14: 8366a 112889i bk15: 8404a 111869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765980
Row_Buffer_Locality_read = 0.847448
Row_Buffer_Locality_write = 0.416139
Bank_Level_Parallism = 11.629806
Bank_Level_Parallism_Col = 8.586277
Bank_Level_Parallism_Ready = 3.460780
write_to_read_ratio_blp_rw_average = 0.582487
GrpLevelPara = 3.710025 

BW Util details:
bwutil = 0.717903 
total_CMD = 357647 
util_bw = 256756 
Wasted_Col = 79124 
Wasted_Row = 1521 
Idle = 20246 

BW Util Bottlenecks: 
RCDc_limit = 73880 
RCDWRc_limit = 56921 
WTRc_limit = 101804 
RTWc_limit = 437620 
CCDLc_limit = 91130 
rwq = 0 
CCDLc_limit_alone = 46328 
WTRc_limit_alone = 91297 
RTWc_limit_alone = 403325 

Commands details: 
total_CMD = 357647 
n_nop = 79363 
Read = 132932 
Write = 0 
L2_Alloc = 0 
L2_WB = 123824 
n_act = 38353 
n_pre = 38337 
n_ref = 0 
n_req = 163888 
total_req = 256756 

Dual Bus Interface Util: 
issued_total_row = 76690 
issued_total_col = 256756 
Row_Bus_Util =  0.214429 
CoL_Bus_Util = 0.717903 
Either_Row_CoL_Bus_Util = 0.778097 
Issued_on_Two_Bus_Simul_Util = 0.154236 
issued_two_Eff = 0.198222 
queue_avg = 54.500061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.5001
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=357647 n_nop=79448 n_act=38305 n_pre=38289 n_ref_event=0 n_req=163642 n_rd=132674 n_rd_L2_A=0 n_write=0 n_wr_bk=123872 bw_util=0.7173
n_activity=337937 dram_eff=0.7592
bk0: 8296a 128584i bk1: 8329a 122504i bk2: 8248a 121859i bk3: 8284a 124179i bk4: 8292a 127306i bk5: 8302a 123779i bk6: 8265a 126210i bk7: 8293a 127100i bk8: 8275a 132643i bk9: 8264a 129199i bk10: 8283a 126675i bk11: 8265a 125212i bk12: 8246a 129470i bk13: 8249a 118549i bk14: 8386a 115830i bk15: 8397a 120412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765922
Row_Buffer_Locality_read = 0.848214
Row_Buffer_Locality_write = 0.413362
Bank_Level_Parallism = 11.556939
Bank_Level_Parallism_Col = 8.508059
Bank_Level_Parallism_Ready = 3.451440
write_to_read_ratio_blp_rw_average = 0.579041
GrpLevelPara = 3.698495 

BW Util details:
bwutil = 0.717316 
total_CMD = 357647 
util_bw = 256546 
Wasted_Col = 78480 
Wasted_Row = 1264 
Idle = 21357 

BW Util Bottlenecks: 
RCDc_limit = 72282 
RCDWRc_limit = 56911 
WTRc_limit = 101362 
RTWc_limit = 423280 
CCDLc_limit = 90340 
rwq = 0 
CCDLc_limit_alone = 46610 
WTRc_limit_alone = 90755 
RTWc_limit_alone = 390157 

Commands details: 
total_CMD = 357647 
n_nop = 79448 
Read = 132674 
Write = 0 
L2_Alloc = 0 
L2_WB = 123872 
n_act = 38305 
n_pre = 38289 
n_ref = 0 
n_req = 163642 
total_req = 256546 

Dual Bus Interface Util: 
issued_total_row = 76594 
issued_total_col = 256546 
Row_Bus_Util =  0.214161 
CoL_Bus_Util = 0.717316 
Either_Row_CoL_Bus_Util = 0.777859 
Issued_on_Two_Bus_Simul_Util = 0.153618 
issued_two_Eff = 0.197488 
queue_avg = 53.100555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.1006
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=357647 n_nop=79072 n_act=38726 n_pre=38710 n_ref_event=0 n_req=164640 n_rd=133691 n_rd_L2_A=0 n_write=0 n_wr_bk=123796 bw_util=0.7199
n_activity=338820 dram_eff=0.76
bk0: 8380a 126586i bk1: 8419a 116696i bk2: 8337a 116703i bk3: 8331a 117848i bk4: 8360a 119682i bk5: 8361a 121430i bk6: 8326a 121824i bk7: 8338a 122456i bk8: 8313a 125113i bk9: 8320a 126929i bk10: 8351a 123023i bk11: 8287a 117443i bk12: 8302a 117316i bk13: 8320a 119752i bk14: 8439a 114970i bk15: 8507a 115298i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764784
Row_Buffer_Locality_read = 0.847910
Row_Buffer_Locality_write = 0.405700
Bank_Level_Parallism = 11.783152
Bank_Level_Parallism_Col = 8.678067
Bank_Level_Parallism_Ready = 3.475667
write_to_read_ratio_blp_rw_average = 0.583347
GrpLevelPara = 3.726516 

BW Util details:
bwutil = 0.719947 
total_CMD = 357647 
util_bw = 257487 
Wasted_Col = 77094 
Wasted_Row = 1825 
Idle = 21241 

BW Util Bottlenecks: 
RCDc_limit = 73055 
RCDWRc_limit = 56321 
WTRc_limit = 100664 
RTWc_limit = 441152 
CCDLc_limit = 91206 
rwq = 0 
CCDLc_limit_alone = 45412 
WTRc_limit_alone = 89857 
RTWc_limit_alone = 406165 

Commands details: 
total_CMD = 357647 
n_nop = 79072 
Read = 133691 
Write = 0 
L2_Alloc = 0 
L2_WB = 123796 
n_act = 38726 
n_pre = 38710 
n_ref = 0 
n_req = 164640 
total_req = 257487 

Dual Bus Interface Util: 
issued_total_row = 77436 
issued_total_col = 257487 
Row_Bus_Util =  0.216515 
CoL_Bus_Util = 0.719947 
Either_Row_CoL_Bus_Util = 0.778911 
Issued_on_Two_Bus_Simul_Util = 0.157552 
issued_two_Eff = 0.202272 
queue_avg = 56.331108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.3311
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=357647 n_nop=78509 n_act=39183 n_pre=39167 n_ref_event=0 n_req=164652 n_rd=133671 n_rd_L2_A=0 n_write=0 n_wr_bk=123924 bw_util=0.7202
n_activity=338948 dram_eff=0.76
bk0: 8405a 118632i bk1: 8379a 120440i bk2: 8341a 121689i bk3: 8298a 119550i bk4: 8349a 123221i bk5: 8379a 118118i bk6: 8309a 117748i bk7: 8345a 121074i bk8: 8311a 121357i bk9: 8360a 122570i bk10: 8308a 123240i bk11: 8365a 117759i bk12: 8289a 114547i bk13: 8301a 118479i bk14: 8417a 106078i bk15: 8515a 107368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762025
Row_Buffer_Locality_read = 0.844708
Row_Buffer_Locality_write = 0.405281
Bank_Level_Parallism = 11.860382
Bank_Level_Parallism_Col = 8.710507
Bank_Level_Parallism_Ready = 3.495720
write_to_read_ratio_blp_rw_average = 0.580417
GrpLevelPara = 3.735680 

BW Util details:
bwutil = 0.720249 
total_CMD = 357647 
util_bw = 257595 
Wasted_Col = 77620 
Wasted_Row = 1632 
Idle = 20800 

BW Util Bottlenecks: 
RCDc_limit = 74339 
RCDWRc_limit = 57191 
WTRc_limit = 104081 
RTWc_limit = 444798 
CCDLc_limit = 91490 
rwq = 0 
CCDLc_limit_alone = 45973 
WTRc_limit_alone = 93225 
RTWc_limit_alone = 410137 

Commands details: 
total_CMD = 357647 
n_nop = 78509 
Read = 133671 
Write = 0 
L2_Alloc = 0 
L2_WB = 123924 
n_act = 39183 
n_pre = 39167 
n_ref = 0 
n_req = 164652 
total_req = 257595 

Dual Bus Interface Util: 
issued_total_row = 78350 
issued_total_col = 257595 
Row_Bus_Util =  0.219071 
CoL_Bus_Util = 0.720249 
Either_Row_CoL_Bus_Util = 0.780485 
Issued_on_Two_Bus_Simul_Util = 0.158835 
issued_two_Eff = 0.203509 
queue_avg = 56.189930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.1899
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=357647 n_nop=79679 n_act=38186 n_pre=38170 n_ref_event=0 n_req=163725 n_rd=132749 n_rd_L2_A=0 n_write=0 n_wr_bk=123904 bw_util=0.7176
n_activity=338815 dram_eff=0.7575
bk0: 8330a 126956i bk1: 8342a 128002i bk2: 8267a 119787i bk3: 8268a 124163i bk4: 8304a 127894i bk5: 8296a 124866i bk6: 8269a 132168i bk7: 8294a 128849i bk8: 8285a 132136i bk9: 8261a 129351i bk10: 8259a 126605i bk11: 8265a 125612i bk12: 8247a 116817i bk13: 8261a 122950i bk14: 8404a 118723i bk15: 8397a 118995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766767
Row_Buffer_Locality_read = 0.849272
Row_Buffer_Locality_write = 0.413191
Bank_Level_Parallism = 11.525807
Bank_Level_Parallism_Col = 8.516526
Bank_Level_Parallism_Ready = 3.471438
write_to_read_ratio_blp_rw_average = 0.583985
GrpLevelPara = 3.703592 

BW Util details:
bwutil = 0.717615 
total_CMD = 357647 
util_bw = 256653 
Wasted_Col = 78393 
Wasted_Row = 1781 
Idle = 20820 

BW Util Bottlenecks: 
RCDc_limit = 72017 
RCDWRc_limit = 55686 
WTRc_limit = 100238 
RTWc_limit = 425764 
CCDLc_limit = 89132 
rwq = 0 
CCDLc_limit_alone = 45271 
WTRc_limit_alone = 89835 
RTWc_limit_alone = 392306 

Commands details: 
total_CMD = 357647 
n_nop = 79679 
Read = 132749 
Write = 0 
L2_Alloc = 0 
L2_WB = 123904 
n_act = 38186 
n_pre = 38170 
n_ref = 0 
n_req = 163725 
total_req = 256653 

Dual Bus Interface Util: 
issued_total_row = 76356 
issued_total_col = 256653 
Row_Bus_Util =  0.213495 
CoL_Bus_Util = 0.717615 
Either_Row_CoL_Bus_Util = 0.777213 
Issued_on_Two_Bus_Simul_Util = 0.153898 
issued_two_Eff = 0.198012 
queue_avg = 53.224693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.2247
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=357647 n_nop=79025 n_act=38641 n_pre=38625 n_ref_event=0 n_req=164410 n_rd=133468 n_rd_L2_A=0 n_write=0 n_wr_bk=123768 bw_util=0.7192
n_activity=338983 dram_eff=0.7588
bk0: 8396a 124629i bk1: 8380a 122435i bk2: 8330a 121604i bk3: 8302a 119882i bk4: 8357a 120874i bk5: 8366a 125029i bk6: 8304a 122304i bk7: 8354a 124578i bk8: 8302a 123964i bk9: 8316a 130984i bk10: 8311a 126639i bk11: 8343a 117856i bk12: 8279a 117840i bk13: 8275a 114827i bk14: 8401a 112163i bk15: 8452a 109029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764972
Row_Buffer_Locality_read = 0.847327
Row_Buffer_Locality_write = 0.409734
Bank_Level_Parallism = 11.733293
Bank_Level_Parallism_Col = 8.642492
Bank_Level_Parallism_Ready = 3.475789
write_to_read_ratio_blp_rw_average = 0.580188
GrpLevelPara = 3.719309 

BW Util details:
bwutil = 0.719245 
total_CMD = 357647 
util_bw = 257236 
Wasted_Col = 77846 
Wasted_Row = 1748 
Idle = 20817 

BW Util Bottlenecks: 
RCDc_limit = 73737 
RCDWRc_limit = 56660 
WTRc_limit = 103259 
RTWc_limit = 435128 
CCDLc_limit = 90144 
rwq = 0 
CCDLc_limit_alone = 45340 
WTRc_limit_alone = 92358 
RTWc_limit_alone = 401225 

Commands details: 
total_CMD = 357647 
n_nop = 79025 
Read = 133468 
Write = 0 
L2_Alloc = 0 
L2_WB = 123768 
n_act = 38641 
n_pre = 38625 
n_ref = 0 
n_req = 164410 
total_req = 257236 

Dual Bus Interface Util: 
issued_total_row = 77266 
issued_total_col = 257236 
Row_Bus_Util =  0.216040 
CoL_Bus_Util = 0.719245 
Either_Row_CoL_Bus_Util = 0.779042 
Issued_on_Two_Bus_Simul_Util = 0.156243 
issued_two_Eff = 0.200558 
queue_avg = 54.900993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.901
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 429266 -   mf: uid=46297783, sid4294967295:w4294967295, part=8, addr=0xc3bfaf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (429166), 
DRAM[8]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=357647 n_nop=79074 n_act=38649 n_pre=38633 n_ref_event=0 n_req=163953 n_rd=133000 n_rd_L2_A=0 n_write=0 n_wr_bk=123812 bw_util=0.7181
n_activity=338643 dram_eff=0.7584
bk0: 8325a 124778i bk1: 8287a 123097i bk2: 8337a 121297i bk3: 8300a 119817i bk4: 8310a 122205i bk5: 8337a 118990i bk6: 8300a 125129i bk7: 8374a 127867i bk8: 8286a 125619i bk9: 8323a 127772i bk10: 8271a 128623i bk11: 8292a 124114i bk12: 8282a 122084i bk13: 8262a 119619i bk14: 8341a 113470i bk15: 8373a 112307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764268
Row_Buffer_Locality_read = 0.847459
Row_Buffer_Locality_write = 0.406810
Bank_Level_Parallism = 11.671267
Bank_Level_Parallism_Col = 8.585988
Bank_Level_Parallism_Ready = 3.447631
write_to_read_ratio_blp_rw_average = 0.584502
GrpLevelPara = 3.717207 

BW Util details:
bwutil = 0.718060 
total_CMD = 357647 
util_bw = 256812 
Wasted_Col = 78414 
Wasted_Row = 1457 
Idle = 20964 

BW Util Bottlenecks: 
RCDc_limit = 73394 
RCDWRc_limit = 56250 
WTRc_limit = 100243 
RTWc_limit = 437326 
CCDLc_limit = 91176 
rwq = 0 
CCDLc_limit_alone = 46611 
WTRc_limit_alone = 89953 
RTWc_limit_alone = 403051 

Commands details: 
total_CMD = 357647 
n_nop = 79074 
Read = 133000 
Write = 0 
L2_Alloc = 0 
L2_WB = 123812 
n_act = 38649 
n_pre = 38633 
n_ref = 0 
n_req = 163953 
total_req = 256812 

Dual Bus Interface Util: 
issued_total_row = 77282 
issued_total_col = 256812 
Row_Bus_Util =  0.216085 
CoL_Bus_Util = 0.718060 
Either_Row_CoL_Bus_Util = 0.778905 
Issued_on_Two_Bus_Simul_Util = 0.155240 
issued_two_Eff = 0.199305 
queue_avg = 54.373680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.3737
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=357647 n_nop=79266 n_act=38929 n_pre=38913 n_ref_event=0 n_req=163984 n_rd=133024 n_rd_L2_A=0 n_write=0 n_wr_bk=123840 bw_util=0.7182
n_activity=338298 dram_eff=0.7593
bk0: 8333a 121355i bk1: 8291a 117830i bk2: 8282a 114881i bk3: 8313a 115105i bk4: 8292a 124281i bk5: 8327a 123513i bk6: 8314a 121583i bk7: 8344a 122595i bk8: 8331a 126994i bk9: 8325a 128779i bk10: 8283a 123890i bk11: 8263a 119584i bk12: 8261a 116574i bk13: 8321a 118947i bk14: 8376a 110493i bk15: 8368a 113815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762605
Row_Buffer_Locality_read = 0.845667
Row_Buffer_Locality_write = 0.405717
Bank_Level_Parallism = 11.786836
Bank_Level_Parallism_Col = 8.676546
Bank_Level_Parallism_Ready = 3.481663
write_to_read_ratio_blp_rw_average = 0.583406
GrpLevelPara = 3.726459 

BW Util details:
bwutil = 0.718205 
total_CMD = 357647 
util_bw = 256864 
Wasted_Col = 78128 
Wasted_Row = 1495 
Idle = 21160 

BW Util Bottlenecks: 
RCDc_limit = 73708 
RCDWRc_limit = 55943 
WTRc_limit = 104539 
RTWc_limit = 439332 
CCDLc_limit = 90089 
rwq = 0 
CCDLc_limit_alone = 45070 
WTRc_limit_alone = 93441 
RTWc_limit_alone = 405411 

Commands details: 
total_CMD = 357647 
n_nop = 79266 
Read = 133024 
Write = 0 
L2_Alloc = 0 
L2_WB = 123840 
n_act = 38929 
n_pre = 38913 
n_ref = 0 
n_req = 163984 
total_req = 256864 

Dual Bus Interface Util: 
issued_total_row = 77842 
issued_total_col = 256864 
Row_Bus_Util =  0.217650 
CoL_Bus_Util = 0.718205 
Either_Row_CoL_Bus_Util = 0.778368 
Issued_on_Two_Bus_Simul_Util = 0.157488 
issued_two_Eff = 0.202331 
queue_avg = 55.187988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.188
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=357647 n_nop=79187 n_act=38811 n_pre=38795 n_ref_event=0 n_req=163908 n_rd=132937 n_rd_L2_A=0 n_write=0 n_wr_bk=123884 bw_util=0.7181
n_activity=338757 dram_eff=0.7581
bk0: 8318a 124512i bk1: 8302a 123189i bk2: 8317a 121055i bk3: 8313a 123050i bk4: 8309a 124525i bk5: 8311a 122911i bk6: 8291a 119490i bk7: 8373a 121315i bk8: 8285a 121076i bk9: 8326a 126001i bk10: 8264a 123254i bk11: 8287a 120239i bk12: 8270a 120548i bk13: 8280a 114118i bk14: 8326a 113707i bk15: 8365a 114495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763215
Row_Buffer_Locality_read = 0.846288
Row_Buffer_Locality_write = 0.406638
Bank_Level_Parallism = 11.737836
Bank_Level_Parallism_Col = 8.634785
Bank_Level_Parallism_Ready = 3.486058
write_to_read_ratio_blp_rw_average = 0.582427
GrpLevelPara = 3.719874 

BW Util details:
bwutil = 0.718085 
total_CMD = 357647 
util_bw = 256821 
Wasted_Col = 78329 
Wasted_Row = 1605 
Idle = 20892 

BW Util Bottlenecks: 
RCDc_limit = 74277 
RCDWRc_limit = 57398 
WTRc_limit = 101416 
RTWc_limit = 440329 
CCDLc_limit = 90944 
rwq = 0 
CCDLc_limit_alone = 46632 
WTRc_limit_alone = 91064 
RTWc_limit_alone = 406369 

Commands details: 
total_CMD = 357647 
n_nop = 79187 
Read = 132937 
Write = 0 
L2_Alloc = 0 
L2_WB = 123884 
n_act = 38811 
n_pre = 38795 
n_ref = 0 
n_req = 163908 
total_req = 256821 

Dual Bus Interface Util: 
issued_total_row = 77606 
issued_total_col = 256821 
Row_Bus_Util =  0.216991 
CoL_Bus_Util = 0.718085 
Either_Row_CoL_Bus_Util = 0.778589 
Issued_on_Two_Bus_Simul_Util = 0.156487 
issued_two_Eff = 0.200988 
queue_avg = 54.804890 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.8049
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=357647 n_nop=79727 n_act=38249 n_pre=38233 n_ref_event=0 n_req=163521 n_rd=132563 n_rd_L2_A=0 n_write=0 n_wr_bk=123832 bw_util=0.7169
n_activity=338015 dram_eff=0.7585
bk0: 8278a 123418i bk1: 8288a 124482i bk2: 8275a 121902i bk3: 8279a 125465i bk4: 8265a 127437i bk5: 8292a 124288i bk6: 8270a 127447i bk7: 8291a 132414i bk8: 8302a 125187i bk9: 8271a 132044i bk10: 8288a 122857i bk11: 8258a 123192i bk12: 8232a 121635i bk13: 8272a 127080i bk14: 8333a 117353i bk15: 8369a 116174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766091
Row_Buffer_Locality_read = 0.849385
Row_Buffer_Locality_write = 0.409426
Bank_Level_Parallism = 11.577696
Bank_Level_Parallism_Col = 8.527075
Bank_Level_Parallism_Ready = 3.434517
write_to_read_ratio_blp_rw_average = 0.583417
GrpLevelPara = 3.704901 

BW Util details:
bwutil = 0.716894 
total_CMD = 357647 
util_bw = 256395 
Wasted_Col = 78565 
Wasted_Row = 1333 
Idle = 21354 

BW Util Bottlenecks: 
RCDc_limit = 72416 
RCDWRc_limit = 56283 
WTRc_limit = 101410 
RTWc_limit = 429860 
CCDLc_limit = 88162 
rwq = 0 
CCDLc_limit_alone = 45322 
WTRc_limit_alone = 91033 
RTWc_limit_alone = 397397 

Commands details: 
total_CMD = 357647 
n_nop = 79727 
Read = 132563 
Write = 0 
L2_Alloc = 0 
L2_WB = 123832 
n_act = 38249 
n_pre = 38233 
n_ref = 0 
n_req = 163521 
total_req = 256395 

Dual Bus Interface Util: 
issued_total_row = 76482 
issued_total_col = 256395 
Row_Bus_Util =  0.213848 
CoL_Bus_Util = 0.716894 
Either_Row_CoL_Bus_Util = 0.777079 
Issued_on_Two_Bus_Simul_Util = 0.153663 
issued_two_Eff = 0.197744 
queue_avg = 53.909660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.9097
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=357647 n_nop=78401 n_act=39438 n_pre=39422 n_ref_event=0 n_req=164409 n_rd=133429 n_rd_L2_A=0 n_write=0 n_wr_bk=123920 bw_util=0.7196
n_activity=338928 dram_eff=0.7593
bk0: 8319a 121283i bk1: 8335a 120427i bk2: 8317a 111897i bk3: 8314a 118082i bk4: 8335a 116251i bk5: 8342a 117217i bk6: 8332a 116908i bk7: 8353a 116412i bk8: 8367a 120541i bk9: 8366a 118812i bk10: 8296a 118111i bk11: 8302a 116338i bk12: 8288a 109078i bk13: 8367a 114710i bk14: 8388a 109578i bk15: 8408a 108647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.760123
Row_Buffer_Locality_read = 0.841496
Row_Buffer_Locality_write = 0.409651
Bank_Level_Parallism = 11.986270
Bank_Level_Parallism_Col = 8.784027
Bank_Level_Parallism_Ready = 3.502081
write_to_read_ratio_blp_rw_average = 0.582276
GrpLevelPara = 3.740078 

BW Util details:
bwutil = 0.719561 
total_CMD = 357647 
util_bw = 257349 
Wasted_Col = 77383 
Wasted_Row = 1692 
Idle = 21223 

BW Util Bottlenecks: 
RCDc_limit = 76070 
RCDWRc_limit = 56746 
WTRc_limit = 101778 
RTWc_limit = 450245 
CCDLc_limit = 92794 
rwq = 0 
CCDLc_limit_alone = 46706 
WTRc_limit_alone = 90947 
RTWc_limit_alone = 414988 

Commands details: 
total_CMD = 357647 
n_nop = 78401 
Read = 133429 
Write = 0 
L2_Alloc = 0 
L2_WB = 123920 
n_act = 39438 
n_pre = 39422 
n_ref = 0 
n_req = 164409 
total_req = 257349 

Dual Bus Interface Util: 
issued_total_row = 78860 
issued_total_col = 257349 
Row_Bus_Util =  0.220497 
CoL_Bus_Util = 0.719561 
Either_Row_CoL_Bus_Util = 0.780787 
Issued_on_Two_Bus_Simul_Util = 0.159272 
issued_two_Eff = 0.203989 
queue_avg = 57.133362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.1334
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=357647 n_nop=78519 n_act=38795 n_pre=38779 n_ref_event=0 n_req=164856 n_rd=133872 n_rd_L2_A=0 n_write=0 n_wr_bk=123936 bw_util=0.7208
n_activity=339390 dram_eff=0.7596
bk0: 8387a 118007i bk1: 8351a 122035i bk2: 8414a 117436i bk3: 8340a 118455i bk4: 8348a 123440i bk5: 8367a 117170i bk6: 8328a 117816i bk7: 8441a 121723i bk8: 8321a 122933i bk9: 8427a 129011i bk10: 8360a 118941i bk11: 8332a 117927i bk12: 8300a 120176i bk13: 8350a 115666i bk14: 8383a 108033i bk15: 8423a 112234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764673
Row_Buffer_Locality_read = 0.846547
Row_Buffer_Locality_write = 0.410922
Bank_Level_Parallism = 11.829659
Bank_Level_Parallism_Col = 8.719752
Bank_Level_Parallism_Ready = 3.497998
write_to_read_ratio_blp_rw_average = 0.586120
GrpLevelPara = 3.728349 

BW Util details:
bwutil = 0.720845 
total_CMD = 357647 
util_bw = 257808 
Wasted_Col = 77455 
Wasted_Row = 1704 
Idle = 20680 

BW Util Bottlenecks: 
RCDc_limit = 73936 
RCDWRc_limit = 55488 
WTRc_limit = 98378 
RTWc_limit = 448788 
CCDLc_limit = 91249 
rwq = 0 
CCDLc_limit_alone = 45968 
WTRc_limit_alone = 88127 
RTWc_limit_alone = 413758 

Commands details: 
total_CMD = 357647 
n_nop = 78519 
Read = 133872 
Write = 0 
L2_Alloc = 0 
L2_WB = 123936 
n_act = 38795 
n_pre = 38779 
n_ref = 0 
n_req = 164856 
total_req = 257808 

Dual Bus Interface Util: 
issued_total_row = 77574 
issued_total_col = 257808 
Row_Bus_Util =  0.216901 
CoL_Bus_Util = 0.720845 
Either_Row_CoL_Bus_Util = 0.780457 
Issued_on_Two_Bus_Simul_Util = 0.157289 
issued_two_Eff = 0.201535 
queue_avg = 56.008110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.0081
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=357647 n_nop=79524 n_act=38215 n_pre=38199 n_ref_event=0 n_req=163790 n_rd=132815 n_rd_L2_A=0 n_write=0 n_wr_bk=123900 bw_util=0.7178
n_activity=338635 dram_eff=0.7581
bk0: 8309a 128521i bk1: 8308a 124467i bk2: 8280a 124819i bk3: 8305a 124557i bk4: 8291a 128175i bk5: 8305a 124204i bk6: 8275a 131514i bk7: 8303a 126923i bk8: 8330a 130869i bk9: 8308a 133596i bk10: 8282a 126945i bk11: 8269a 127475i bk12: 8256a 118027i bk13: 8301a 123447i bk14: 8328a 119861i bk15: 8365a 120329i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766683
Row_Buffer_Locality_read = 0.849068
Row_Buffer_Locality_write = 0.413430
Bank_Level_Parallism = 11.504871
Bank_Level_Parallism_Col = 8.486486
Bank_Level_Parallism_Ready = 3.418472
write_to_read_ratio_blp_rw_average = 0.578020
GrpLevelPara = 3.697193 

BW Util details:
bwutil = 0.717789 
total_CMD = 357647 
util_bw = 256715 
Wasted_Col = 78308 
Wasted_Row = 1566 
Idle = 21058 

BW Util Bottlenecks: 
RCDc_limit = 71023 
RCDWRc_limit = 55211 
WTRc_limit = 100321 
RTWc_limit = 422057 
CCDLc_limit = 87495 
rwq = 0 
CCDLc_limit_alone = 45024 
WTRc_limit_alone = 89738 
RTWc_limit_alone = 390169 

Commands details: 
total_CMD = 357647 
n_nop = 79524 
Read = 132815 
Write = 0 
L2_Alloc = 0 
L2_WB = 123900 
n_act = 38215 
n_pre = 38199 
n_ref = 0 
n_req = 163790 
total_req = 256715 

Dual Bus Interface Util: 
issued_total_row = 76414 
issued_total_col = 256715 
Row_Bus_Util =  0.213658 
CoL_Bus_Util = 0.717789 
Either_Row_CoL_Bus_Util = 0.777647 
Issued_on_Two_Bus_Simul_Util = 0.153800 
issued_two_Eff = 0.197776 
queue_avg = 53.010361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.0104
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=357647 n_nop=79102 n_act=38863 n_pre=38847 n_ref_event=0 n_req=164372 n_rd=133413 n_rd_L2_A=0 n_write=0 n_wr_bk=123836 bw_util=0.7193
n_activity=338717 dram_eff=0.7595
bk0: 8320a 124436i bk1: 8312a 124692i bk2: 8386a 118202i bk3: 8347a 119029i bk4: 8351a 118047i bk5: 8331a 117230i bk6: 8317a 119650i bk7: 8390a 121294i bk8: 8343a 122314i bk9: 8354a 126839i bk10: 8308a 123664i bk11: 8306a 118780i bk12: 8297a 118887i bk13: 8306a 120214i bk14: 8370a 113894i bk15: 8375a 111414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763567
Row_Buffer_Locality_read = 0.846079
Row_Buffer_Locality_write = 0.407991
Bank_Level_Parallism = 11.791195
Bank_Level_Parallism_Col = 8.671055
Bank_Level_Parallism_Ready = 3.476111
write_to_read_ratio_blp_rw_average = 0.584696
GrpLevelPara = 3.725489 

BW Util details:
bwutil = 0.719282 
total_CMD = 357647 
util_bw = 257249 
Wasted_Col = 77765 
Wasted_Row = 1520 
Idle = 21113 

BW Util Bottlenecks: 
RCDc_limit = 74082 
RCDWRc_limit = 56298 
WTRc_limit = 100974 
RTWc_limit = 444712 
CCDLc_limit = 91559 
rwq = 0 
CCDLc_limit_alone = 45990 
WTRc_limit_alone = 90112 
RTWc_limit_alone = 410005 

Commands details: 
total_CMD = 357647 
n_nop = 79102 
Read = 133413 
Write = 0 
L2_Alloc = 0 
L2_WB = 123836 
n_act = 38863 
n_pre = 38847 
n_ref = 0 
n_req = 164372 
total_req = 257249 

Dual Bus Interface Util: 
issued_total_row = 77710 
issued_total_col = 257249 
Row_Bus_Util =  0.217281 
CoL_Bus_Util = 0.719282 
Either_Row_CoL_Bus_Util = 0.778827 
Issued_on_Two_Bus_Simul_Util = 0.157737 
issued_two_Eff = 0.202531 
queue_avg = 56.049732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.0497
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=357647 n_nop=79351 n_act=38471 n_pre=38455 n_ref_event=0 n_req=163857 n_rd=132901 n_rd_L2_A=0 n_write=0 n_wr_bk=123824 bw_util=0.7178
n_activity=338409 dram_eff=0.7586
bk0: 8331a 123500i bk1: 8308a 128193i bk2: 8302a 119831i bk3: 8264a 119787i bk4: 8328a 123494i bk5: 8326a 117827i bk6: 8340a 120968i bk7: 8352a 125354i bk8: 8287a 125013i bk9: 8315a 131253i bk10: 8268a 122100i bk11: 8278a 119155i bk12: 8246a 122353i bk13: 8256a 121439i bk14: 8367a 112270i bk15: 8333a 113409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765216
Row_Buffer_Locality_read = 0.847556
Row_Buffer_Locality_write = 0.411713
Bank_Level_Parallism = 11.702766
Bank_Level_Parallism_Col = 8.636628
Bank_Level_Parallism_Ready = 3.491354
write_to_read_ratio_blp_rw_average = 0.582721
GrpLevelPara = 3.714753 

BW Util details:
bwutil = 0.717817 
total_CMD = 357647 
util_bw = 256725 
Wasted_Col = 78576 
Wasted_Row = 1394 
Idle = 20952 

BW Util Bottlenecks: 
RCDc_limit = 73420 
RCDWRc_limit = 56418 
WTRc_limit = 100306 
RTWc_limit = 441096 
CCDLc_limit = 91134 
rwq = 0 
CCDLc_limit_alone = 45981 
WTRc_limit_alone = 89636 
RTWc_limit_alone = 406613 

Commands details: 
total_CMD = 357647 
n_nop = 79351 
Read = 132901 
Write = 0 
L2_Alloc = 0 
L2_WB = 123824 
n_act = 38471 
n_pre = 38455 
n_ref = 0 
n_req = 163857 
total_req = 256725 

Dual Bus Interface Util: 
issued_total_row = 76926 
issued_total_col = 256725 
Row_Bus_Util =  0.215089 
CoL_Bus_Util = 0.717817 
Either_Row_CoL_Bus_Util = 0.778130 
Issued_on_Two_Bus_Simul_Util = 0.154776 
issued_two_Eff = 0.198907 
queue_avg = 54.331127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.3311
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=357647 n_nop=79450 n_act=38593 n_pre=38577 n_ref_event=0 n_req=164010 n_rd=133047 n_rd_L2_A=0 n_write=0 n_wr_bk=123852 bw_util=0.7183
n_activity=338644 dram_eff=0.7586
bk0: 8310a 125146i bk1: 8313a 118829i bk2: 8316a 116064i bk3: 8321a 119252i bk4: 8281a 119857i bk5: 8315a 121069i bk6: 8313a 126374i bk7: 8324a 125086i bk8: 8344a 124861i bk9: 8310a 125746i bk10: 8292a 121955i bk11: 8280a 118724i bk12: 8258a 119955i bk13: 8324a 121870i bk14: 8338a 114902i bk15: 8408a 113689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764691
Row_Buffer_Locality_read = 0.847084
Row_Buffer_Locality_write = 0.410651
Bank_Level_Parallism = 11.741661
Bank_Level_Parallism_Col = 8.668015
Bank_Level_Parallism_Ready = 3.487484
write_to_read_ratio_blp_rw_average = 0.581248
GrpLevelPara = 3.718891 

BW Util details:
bwutil = 0.718303 
total_CMD = 357647 
util_bw = 256899 
Wasted_Col = 77950 
Wasted_Row = 1814 
Idle = 20984 

BW Util Bottlenecks: 
RCDc_limit = 72882 
RCDWRc_limit = 56246 
WTRc_limit = 104134 
RTWc_limit = 434465 
CCDLc_limit = 90904 
rwq = 0 
CCDLc_limit_alone = 45942 
WTRc_limit_alone = 93243 
RTWc_limit_alone = 400394 

Commands details: 
total_CMD = 357647 
n_nop = 79450 
Read = 133047 
Write = 0 
L2_Alloc = 0 
L2_WB = 123852 
n_act = 38593 
n_pre = 38577 
n_ref = 0 
n_req = 164010 
total_req = 256899 

Dual Bus Interface Util: 
issued_total_row = 77170 
issued_total_col = 256899 
Row_Bus_Util =  0.215771 
CoL_Bus_Util = 0.718303 
Either_Row_CoL_Bus_Util = 0.777854 
Issued_on_Two_Bus_Simul_Util = 0.156221 
issued_two_Eff = 0.200836 
queue_avg = 54.801014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.801
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=357647 n_nop=79127 n_act=38772 n_pre=38756 n_ref_event=0 n_req=163906 n_rd=132957 n_rd_L2_A=0 n_write=0 n_wr_bk=123796 bw_util=0.7179
n_activity=338651 dram_eff=0.7582
bk0: 8348a 125953i bk1: 8304a 128047i bk2: 8338a 120220i bk3: 8277a 121663i bk4: 8313a 124827i bk5: 8348a 126489i bk6: 8306a 120590i bk7: 8343a 121386i bk8: 8272a 125429i bk9: 8316a 127661i bk10: 8270a 124843i bk11: 8300a 119586i bk12: 8248a 121056i bk13: 8273a 119791i bk14: 8361a 114527i bk15: 8340a 111282i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763450
Row_Buffer_Locality_read = 0.846732
Row_Buffer_Locality_write = 0.405667
Bank_Level_Parallism = 11.672220
Bank_Level_Parallism_Col = 8.590068
Bank_Level_Parallism_Ready = 3.428295
write_to_read_ratio_blp_rw_average = 0.582457
GrpLevelPara = 3.717302 

BW Util details:
bwutil = 0.717895 
total_CMD = 357647 
util_bw = 256753 
Wasted_Col = 78474 
Wasted_Row = 1719 
Idle = 20701 

BW Util Bottlenecks: 
RCDc_limit = 73415 
RCDWRc_limit = 56445 
WTRc_limit = 102103 
RTWc_limit = 436734 
CCDLc_limit = 91406 
rwq = 0 
CCDLc_limit_alone = 46418 
WTRc_limit_alone = 91367 
RTWc_limit_alone = 402482 

Commands details: 
total_CMD = 357647 
n_nop = 79127 
Read = 132957 
Write = 0 
L2_Alloc = 0 
L2_WB = 123796 
n_act = 38772 
n_pre = 38756 
n_ref = 0 
n_req = 163906 
total_req = 256753 

Dual Bus Interface Util: 
issued_total_row = 77528 
issued_total_col = 256753 
Row_Bus_Util =  0.216772 
CoL_Bus_Util = 0.717895 
Either_Row_CoL_Bus_Util = 0.778757 
Issued_on_Two_Bus_Simul_Util = 0.155911 
issued_two_Eff = 0.200205 
queue_avg = 54.429737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.4297
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=357647 n_nop=79852 n_act=38171 n_pre=38155 n_ref_event=0 n_req=163544 n_rd=132583 n_rd_L2_A=0 n_write=0 n_wr_bk=123844 bw_util=0.717
n_activity=338163 dram_eff=0.7583
bk0: 8287a 129485i bk1: 8292a 123693i bk2: 8287a 123818i bk3: 8309a 122376i bk4: 8288a 124804i bk5: 8271a 123653i bk6: 8264a 125283i bk7: 8289a 127911i bk8: 8324a 124610i bk9: 8275a 133170i bk10: 8266a 126876i bk11: 8260a 120564i bk12: 8241a 119836i bk13: 8284a 120290i bk14: 8319a 113984i bk15: 8327a 114921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766601
Row_Buffer_Locality_read = 0.849687
Row_Buffer_Locality_write = 0.410807
Bank_Level_Parallism = 11.628132
Bank_Level_Parallism_Col = 8.593986
Bank_Level_Parallism_Ready = 3.457073
write_to_read_ratio_blp_rw_average = 0.585759
GrpLevelPara = 3.714091 

BW Util details:
bwutil = 0.716983 
total_CMD = 357647 
util_bw = 256427 
Wasted_Col = 78686 
Wasted_Row = 1194 
Idle = 21340 

BW Util Bottlenecks: 
RCDc_limit = 71858 
RCDWRc_limit = 56009 
WTRc_limit = 100807 
RTWc_limit = 435645 
CCDLc_limit = 90451 
rwq = 0 
CCDLc_limit_alone = 46609 
WTRc_limit_alone = 90491 
RTWc_limit_alone = 402119 

Commands details: 
total_CMD = 357647 
n_nop = 79852 
Read = 132583 
Write = 0 
L2_Alloc = 0 
L2_WB = 123844 
n_act = 38171 
n_pre = 38155 
n_ref = 0 
n_req = 163544 
total_req = 256427 

Dual Bus Interface Util: 
issued_total_row = 76326 
issued_total_col = 256427 
Row_Bus_Util =  0.213412 
CoL_Bus_Util = 0.716983 
Either_Row_CoL_Bus_Util = 0.776730 
Issued_on_Two_Bus_Simul_Util = 0.153665 
issued_two_Eff = 0.197837 
queue_avg = 53.635696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.6357
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=357647 n_nop=78562 n_act=38690 n_pre=38674 n_ref_event=0 n_req=164955 n_rd=133966 n_rd_L2_A=0 n_write=0 n_wr_bk=123956 bw_util=0.7212
n_activity=338428 dram_eff=0.7621
bk0: 8341a 122863i bk1: 8389a 117429i bk2: 8411a 113059i bk3: 8359a 116257i bk4: 8355a 122904i bk5: 8342a 118512i bk6: 8364a 120360i bk7: 8383a 122229i bk8: 8406a 121598i bk9: 8440a 123062i bk10: 8336a 122530i bk11: 8310a 124021i bk12: 8319a 117596i bk13: 8424a 119641i bk14: 8384a 113123i bk15: 8403a 113516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765451
Row_Buffer_Locality_read = 0.846692
Row_Buffer_Locality_write = 0.414244
Bank_Level_Parallism = 11.837111
Bank_Level_Parallism_Col = 8.729892
Bank_Level_Parallism_Ready = 3.506766
write_to_read_ratio_blp_rw_average = 0.580985
GrpLevelPara = 3.727153 

BW Util details:
bwutil = 0.721164 
total_CMD = 357647 
util_bw = 257922 
Wasted_Col = 76382 
Wasted_Row = 1809 
Idle = 21534 

BW Util Bottlenecks: 
RCDc_limit = 73358 
RCDWRc_limit = 54691 
WTRc_limit = 102168 
RTWc_limit = 434202 
CCDLc_limit = 89579 
rwq = 0 
CCDLc_limit_alone = 45182 
WTRc_limit_alone = 91242 
RTWc_limit_alone = 400731 

Commands details: 
total_CMD = 357647 
n_nop = 78562 
Read = 133966 
Write = 0 
L2_Alloc = 0 
L2_WB = 123956 
n_act = 38690 
n_pre = 38674 
n_ref = 0 
n_req = 164955 
total_req = 257922 

Dual Bus Interface Util: 
issued_total_row = 77364 
issued_total_col = 257922 
Row_Bus_Util =  0.216314 
CoL_Bus_Util = 0.721164 
Either_Row_CoL_Bus_Util = 0.780336 
Issued_on_Two_Bus_Simul_Util = 0.157141 
issued_two_Eff = 0.201376 
queue_avg = 56.219032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.219
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=357647 n_nop=78753 n_act=38698 n_pre=38682 n_ref_event=0 n_req=164812 n_rd=133835 n_rd_L2_A=0 n_write=0 n_wr_bk=123908 bw_util=0.7207
n_activity=339109 dram_eff=0.7601
bk0: 8388a 121462i bk1: 8368a 119859i bk2: 8377a 120115i bk3: 8333a 120592i bk4: 8329a 121838i bk5: 8393a 117715i bk6: 8357a 114962i bk7: 8421a 122032i bk8: 8320a 122799i bk9: 8381a 130719i bk10: 8323a 122254i bk11: 8369a 119064i bk12: 8308a 119899i bk13: 8335a 122008i bk14: 8404a 109507i bk15: 8429a 108974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765199
Row_Buffer_Locality_read = 0.846871
Row_Buffer_Locality_write = 0.412338
Bank_Level_Parallism = 11.801187
Bank_Level_Parallism_Col = 8.710927
Bank_Level_Parallism_Ready = 3.508309
write_to_read_ratio_blp_rw_average = 0.581746
GrpLevelPara = 3.728099 

BW Util details:
bwutil = 0.720663 
total_CMD = 357647 
util_bw = 257743 
Wasted_Col = 77075 
Wasted_Row = 1874 
Idle = 20955 

BW Util Bottlenecks: 
RCDc_limit = 73617 
RCDWRc_limit = 55438 
WTRc_limit = 100674 
RTWc_limit = 438953 
CCDLc_limit = 90963 
rwq = 0 
CCDLc_limit_alone = 45499 
WTRc_limit_alone = 89984 
RTWc_limit_alone = 404179 

Commands details: 
total_CMD = 357647 
n_nop = 78753 
Read = 133835 
Write = 0 
L2_Alloc = 0 
L2_WB = 123908 
n_act = 38698 
n_pre = 38682 
n_ref = 0 
n_req = 164812 
total_req = 257743 

Dual Bus Interface Util: 
issued_total_row = 77380 
issued_total_col = 257743 
Row_Bus_Util =  0.216359 
CoL_Bus_Util = 0.720663 
Either_Row_CoL_Bus_Util = 0.779802 
Issued_on_Two_Bus_Simul_Util = 0.157219 
issued_two_Eff = 0.201614 
queue_avg = 55.960991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.961
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=357647 n_nop=79385 n_act=38326 n_pre=38310 n_ref_event=0 n_req=163739 n_rd=132758 n_rd_L2_A=0 n_write=0 n_wr_bk=123924 bw_util=0.7177
n_activity=339046 dram_eff=0.7571
bk0: 8278a 128845i bk1: 8319a 125241i bk2: 8313a 121563i bk3: 8318a 123351i bk4: 8284a 127088i bk5: 8257a 123918i bk6: 8300a 126477i bk7: 8302a 126300i bk8: 8354a 127205i bk9: 8311a 131088i bk10: 8261a 126788i bk11: 8259a 124518i bk12: 8256a 122870i bk13: 8304a 122918i bk14: 8309a 115167i bk15: 8333a 119636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765932
Row_Buffer_Locality_read = 0.848386
Row_Buffer_Locality_write = 0.412608
Bank_Level_Parallism = 11.555091
Bank_Level_Parallism_Col = 8.527355
Bank_Level_Parallism_Ready = 3.444484
write_to_read_ratio_blp_rw_average = 0.583566
GrpLevelPara = 3.711649 

BW Util details:
bwutil = 0.717696 
total_CMD = 357647 
util_bw = 256682 
Wasted_Col = 78629 
Wasted_Row = 1607 
Idle = 20729 

BW Util Bottlenecks: 
RCDc_limit = 72288 
RCDWRc_limit = 56382 
WTRc_limit = 101458 
RTWc_limit = 431479 
CCDLc_limit = 88927 
rwq = 0 
CCDLc_limit_alone = 45090 
WTRc_limit_alone = 90905 
RTWc_limit_alone = 398195 

Commands details: 
total_CMD = 357647 
n_nop = 79385 
Read = 132758 
Write = 0 
L2_Alloc = 0 
L2_WB = 123924 
n_act = 38326 
n_pre = 38310 
n_ref = 0 
n_req = 163739 
total_req = 256682 

Dual Bus Interface Util: 
issued_total_row = 76636 
issued_total_col = 256682 
Row_Bus_Util =  0.214278 
CoL_Bus_Util = 0.717696 
Either_Row_CoL_Bus_Util = 0.778035 
Issued_on_Two_Bus_Simul_Util = 0.153940 
issued_two_Eff = 0.197857 
queue_avg = 53.548134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.5481
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=357647 n_nop=78928 n_act=38857 n_pre=38841 n_ref_event=0 n_req=164306 n_rd=133359 n_rd_L2_A=0 n_write=0 n_wr_bk=123788 bw_util=0.719
n_activity=338845 dram_eff=0.7589
bk0: 8380a 120925i bk1: 8344a 123997i bk2: 8355a 119272i bk3: 8325a 116534i bk4: 8308a 121833i bk5: 8356a 123348i bk6: 8311a 118780i bk7: 8368a 120691i bk8: 8306a 123448i bk9: 8363a 128510i bk10: 8285a 122845i bk11: 8304a 121685i bk12: 8295a 118588i bk13: 8298a 120806i bk14: 8372a 115032i bk15: 8389a 109957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763508
Row_Buffer_Locality_read = 0.845987
Row_Buffer_Locality_write = 0.408085
Bank_Level_Parallism = 11.764762
Bank_Level_Parallism_Col = 8.645717
Bank_Level_Parallism_Ready = 3.448560
write_to_read_ratio_blp_rw_average = 0.582111
GrpLevelPara = 3.729783 

BW Util details:
bwutil = 0.718997 
total_CMD = 357647 
util_bw = 257147 
Wasted_Col = 77856 
Wasted_Row = 1630 
Idle = 21014 

BW Util Bottlenecks: 
RCDc_limit = 74262 
RCDWRc_limit = 56196 
WTRc_limit = 102420 
RTWc_limit = 440191 
CCDLc_limit = 91779 
rwq = 0 
CCDLc_limit_alone = 46642 
WTRc_limit_alone = 91682 
RTWc_limit_alone = 405792 

Commands details: 
total_CMD = 357647 
n_nop = 78928 
Read = 133359 
Write = 0 
L2_Alloc = 0 
L2_WB = 123788 
n_act = 38857 
n_pre = 38841 
n_ref = 0 
n_req = 164306 
total_req = 257147 

Dual Bus Interface Util: 
issued_total_row = 77698 
issued_total_col = 257147 
Row_Bus_Util =  0.217248 
CoL_Bus_Util = 0.718997 
Either_Row_CoL_Bus_Util = 0.779313 
Issued_on_Two_Bus_Simul_Util = 0.156931 
issued_two_Eff = 0.201371 
queue_avg = 56.136829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.1368
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=357647 n_nop=79290 n_act=38446 n_pre=38430 n_ref_event=0 n_req=163997 n_rd=133044 n_rd_L2_A=0 n_write=0 n_wr_bk=123812 bw_util=0.7182
n_activity=338941 dram_eff=0.7578
bk0: 8356a 128470i bk1: 8347a 127025i bk2: 8309a 121292i bk3: 8249a 123127i bk4: 8340a 122695i bk5: 8341a 123791i bk6: 8297a 122136i bk7: 8331a 124472i bk8: 8264a 126021i bk9: 8298a 128183i bk10: 8314a 129238i bk11: 8301a 124548i bk12: 8249a 126590i bk13: 8238a 122442i bk14: 8398a 114606i bk15: 8412a 116936i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765569
Row_Buffer_Locality_read = 0.848464
Row_Buffer_Locality_write = 0.409266
Bank_Level_Parallism = 11.584194
Bank_Level_Parallism_Col = 8.535973
Bank_Level_Parallism_Ready = 3.457202
write_to_read_ratio_blp_rw_average = 0.580220
GrpLevelPara = 3.710218 

BW Util details:
bwutil = 0.718183 
total_CMD = 357647 
util_bw = 256856 
Wasted_Col = 78532 
Wasted_Row = 1690 
Idle = 20569 

BW Util Bottlenecks: 
RCDc_limit = 72583 
RCDWRc_limit = 55839 
WTRc_limit = 99880 
RTWc_limit = 429768 
CCDLc_limit = 88396 
rwq = 0 
CCDLc_limit_alone = 45414 
WTRc_limit_alone = 89531 
RTWc_limit_alone = 397135 

Commands details: 
total_CMD = 357647 
n_nop = 79290 
Read = 133044 
Write = 0 
L2_Alloc = 0 
L2_WB = 123812 
n_act = 38446 
n_pre = 38430 
n_ref = 0 
n_req = 163997 
total_req = 256856 

Dual Bus Interface Util: 
issued_total_row = 76876 
issued_total_col = 256856 
Row_Bus_Util =  0.214949 
CoL_Bus_Util = 0.718183 
Either_Row_CoL_Bus_Util = 0.778301 
Issued_on_Two_Bus_Simul_Util = 0.154831 
issued_two_Eff = 0.198935 
queue_avg = 54.256962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.257
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=357647 n_nop=79294 n_act=38816 n_pre=38800 n_ref_event=0 n_req=164085 n_rd=133130 n_rd_L2_A=0 n_write=0 n_wr_bk=123820 bw_util=0.7184
n_activity=338812 dram_eff=0.7584
bk0: 8345a 122961i bk1: 8367a 118667i bk2: 8278a 120408i bk3: 8349a 122003i bk4: 8343a 120146i bk5: 8331a 121045i bk6: 8264a 123406i bk7: 8289a 126310i bk8: 8362a 124144i bk9: 8273a 127461i bk10: 8299a 121422i bk11: 8284a 117881i bk12: 8247a 114890i bk13: 8305a 119923i bk14: 8366a 110428i bk15: 8428a 111486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763440
Row_Buffer_Locality_read = 0.846045
Row_Buffer_Locality_write = 0.408173
Bank_Level_Parallism = 11.769833
Bank_Level_Parallism_Col = 8.666850
Bank_Level_Parallism_Ready = 3.467480
write_to_read_ratio_blp_rw_average = 0.581817
GrpLevelPara = 3.722167 

BW Util details:
bwutil = 0.718446 
total_CMD = 357647 
util_bw = 256950 
Wasted_Col = 78096 
Wasted_Row = 1735 
Idle = 20866 

BW Util Bottlenecks: 
RCDc_limit = 73633 
RCDWRc_limit = 55372 
WTRc_limit = 100609 
RTWc_limit = 439033 
CCDLc_limit = 92087 
rwq = 0 
CCDLc_limit_alone = 46479 
WTRc_limit_alone = 89574 
RTWc_limit_alone = 404460 

Commands details: 
total_CMD = 357647 
n_nop = 79294 
Read = 133130 
Write = 0 
L2_Alloc = 0 
L2_WB = 123820 
n_act = 38816 
n_pre = 38800 
n_ref = 0 
n_req = 164085 
total_req = 256950 

Dual Bus Interface Util: 
issued_total_row = 77616 
issued_total_col = 256950 
Row_Bus_Util =  0.217018 
CoL_Bus_Util = 0.718446 
Either_Row_CoL_Bus_Util = 0.778290 
Issued_on_Two_Bus_Simul_Util = 0.157175 
issued_two_Eff = 0.201949 
queue_avg = 55.413349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.4133
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=357647 n_nop=79401 n_act=38381 n_pre=38365 n_ref_event=0 n_req=163942 n_rd=133000 n_rd_L2_A=0 n_write=0 n_wr_bk=123768 bw_util=0.7179
n_activity=338572 dram_eff=0.7584
bk0: 8368a 129154i bk1: 8340a 124465i bk2: 8292a 120349i bk3: 8243a 126547i bk4: 8331a 125267i bk5: 8341a 124284i bk6: 8283a 125768i bk7: 8356a 128075i bk8: 8285a 124939i bk9: 8295a 130506i bk10: 8284a 126345i bk11: 8289a 120131i bk12: 8259a 120585i bk13: 8224a 121090i bk14: 8404a 112824i bk15: 8406a 114131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765887
Row_Buffer_Locality_read = 0.848015
Row_Buffer_Locality_write = 0.412869
Bank_Level_Parallism = 11.617124
Bank_Level_Parallism_Col = 8.569152
Bank_Level_Parallism_Ready = 3.466074
write_to_read_ratio_blp_rw_average = 0.578511
GrpLevelPara = 3.711076 

BW Util details:
bwutil = 0.717937 
total_CMD = 357647 
util_bw = 256768 
Wasted_Col = 78426 
Wasted_Row = 1536 
Idle = 20917 

BW Util Bottlenecks: 
RCDc_limit = 73125 
RCDWRc_limit = 56719 
WTRc_limit = 103469 
RTWc_limit = 429176 
CCDLc_limit = 90026 
rwq = 0 
CCDLc_limit_alone = 45881 
WTRc_limit_alone = 92942 
RTWc_limit_alone = 395558 

Commands details: 
total_CMD = 357647 
n_nop = 79401 
Read = 133000 
Write = 0 
L2_Alloc = 0 
L2_WB = 123768 
n_act = 38381 
n_pre = 38365 
n_ref = 0 
n_req = 163942 
total_req = 256768 

Dual Bus Interface Util: 
issued_total_row = 76746 
issued_total_col = 256768 
Row_Bus_Util =  0.214586 
CoL_Bus_Util = 0.717937 
Either_Row_CoL_Bus_Util = 0.777991 
Issued_on_Two_Bus_Simul_Util = 0.154532 
issued_two_Eff = 0.198630 
queue_avg = 54.080505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.0805
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=357647 n_nop=79783 n_act=38145 n_pre=38129 n_ref_event=0 n_req=163657 n_rd=132697 n_rd_L2_A=0 n_write=0 n_wr_bk=123840 bw_util=0.7173
n_activity=338457 dram_eff=0.758
bk0: 8331a 127110i bk1: 8360a 128336i bk2: 8260a 120189i bk3: 8279a 117880i bk4: 8298a 121255i bk5: 8299a 121451i bk6: 8239a 125766i bk7: 8285a 124313i bk8: 8270a 127549i bk9: 8270a 132420i bk10: 8282a 125577i bk11: 8260a 122980i bk12: 8233a 120254i bk13: 8260a 123873i bk14: 8375a 117700i bk15: 8396a 114053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766921
Row_Buffer_Locality_read = 0.849492
Row_Buffer_Locality_write = 0.413017
Bank_Level_Parallism = 11.626769
Bank_Level_Parallism_Col = 8.592665
Bank_Level_Parallism_Ready = 3.457217
write_to_read_ratio_blp_rw_average = 0.583327
GrpLevelPara = 3.710789 

BW Util details:
bwutil = 0.717291 
total_CMD = 357647 
util_bw = 256537 
Wasted_Col = 78852 
Wasted_Row = 1360 
Idle = 20898 

BW Util Bottlenecks: 
RCDc_limit = 72696 
RCDWRc_limit = 56419 
WTRc_limit = 103642 
RTWc_limit = 434724 
CCDLc_limit = 92258 
rwq = 0 
CCDLc_limit_alone = 47547 
WTRc_limit_alone = 92821 
RTWc_limit_alone = 400834 

Commands details: 
total_CMD = 357647 
n_nop = 79783 
Read = 132697 
Write = 0 
L2_Alloc = 0 
L2_WB = 123840 
n_act = 38145 
n_pre = 38129 
n_ref = 0 
n_req = 163657 
total_req = 256537 

Dual Bus Interface Util: 
issued_total_row = 76274 
issued_total_col = 256537 
Row_Bus_Util =  0.213266 
CoL_Bus_Util = 0.717291 
Either_Row_CoL_Bus_Util = 0.776923 
Issued_on_Two_Bus_Simul_Util = 0.153635 
issued_two_Eff = 0.197748 
queue_avg = 54.223030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.223
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=357647 n_nop=78787 n_act=38625 n_pre=38609 n_ref_event=0 n_req=164771 n_rd=133787 n_rd_L2_A=0 n_write=0 n_wr_bk=123936 bw_util=0.7206
n_activity=339242 dram_eff=0.7597
bk0: 8392a 121881i bk1: 8403a 117749i bk2: 8320a 117679i bk3: 8349a 122856i bk4: 8374a 120463i bk5: 8392a 116602i bk6: 8293a 122848i bk7: 8305a 125219i bk8: 8367a 119851i bk9: 8333a 127123i bk10: 8357a 117479i bk11: 8306a 120802i bk12: 8273a 116638i bk13: 8369a 118165i bk14: 8417a 112857i bk15: 8537a 112972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765584
Row_Buffer_Locality_read = 0.847511
Row_Buffer_Locality_write = 0.411825
Bank_Level_Parallism = 11.803468
Bank_Level_Parallism_Col = 8.717452
Bank_Level_Parallism_Ready = 3.494946
write_to_read_ratio_blp_rw_average = 0.584060
GrpLevelPara = 3.729993 

BW Util details:
bwutil = 0.720607 
total_CMD = 357647 
util_bw = 257723 
Wasted_Col = 77251 
Wasted_Row = 1871 
Idle = 20802 

BW Util Bottlenecks: 
RCDc_limit = 73146 
RCDWRc_limit = 55010 
WTRc_limit = 100618 
RTWc_limit = 444887 
CCDLc_limit = 91667 
rwq = 0 
CCDLc_limit_alone = 46076 
WTRc_limit_alone = 90235 
RTWc_limit_alone = 409679 

Commands details: 
total_CMD = 357647 
n_nop = 78787 
Read = 133787 
Write = 0 
L2_Alloc = 0 
L2_WB = 123936 
n_act = 38625 
n_pre = 38609 
n_ref = 0 
n_req = 164771 
total_req = 257723 

Dual Bus Interface Util: 
issued_total_row = 77234 
issued_total_col = 257723 
Row_Bus_Util =  0.215950 
CoL_Bus_Util = 0.720607 
Either_Row_CoL_Bus_Util = 0.779707 
Issued_on_Two_Bus_Simul_Util = 0.156850 
issued_two_Eff = 0.201165 
queue_avg = 56.343586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.3436
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=357647 n_nop=78808 n_act=38586 n_pre=38570 n_ref_event=0 n_req=164811 n_rd=133842 n_rd_L2_A=0 n_write=0 n_wr_bk=123876 bw_util=0.7206
n_activity=338710 dram_eff=0.7609
bk0: 8424a 122178i bk1: 8403a 121167i bk2: 8327a 122944i bk3: 8312a 116583i bk4: 8375a 123871i bk5: 8384a 119904i bk6: 8348a 121034i bk7: 8405a 123113i bk8: 8299a 123456i bk9: 8377a 129180i bk10: 8355a 122638i bk11: 8344a 122849i bk12: 8291a 118167i bk13: 8277a 116880i bk14: 8461a 109797i bk15: 8460a 108811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765877
Row_Buffer_Locality_read = 0.847066
Row_Buffer_Locality_write = 0.414996
Bank_Level_Parallism = 11.774847
Bank_Level_Parallism_Col = 8.684007
Bank_Level_Parallism_Ready = 3.469051
write_to_read_ratio_blp_rw_average = 0.583128
GrpLevelPara = 3.723460 

BW Util details:
bwutil = 0.720593 
total_CMD = 357647 
util_bw = 257718 
Wasted_Col = 77197 
Wasted_Row = 1785 
Idle = 20947 

BW Util Bottlenecks: 
RCDc_limit = 72441 
RCDWRc_limit = 55441 
WTRc_limit = 99933 
RTWc_limit = 442952 
CCDLc_limit = 91527 
rwq = 0 
CCDLc_limit_alone = 45971 
WTRc_limit_alone = 89498 
RTWc_limit_alone = 407831 

Commands details: 
total_CMD = 357647 
n_nop = 78808 
Read = 133842 
Write = 0 
L2_Alloc = 0 
L2_WB = 123876 
n_act = 38586 
n_pre = 38570 
n_ref = 0 
n_req = 164811 
total_req = 257718 

Dual Bus Interface Util: 
issued_total_row = 77156 
issued_total_col = 257718 
Row_Bus_Util =  0.215732 
CoL_Bus_Util = 0.720593 
Either_Row_CoL_Bus_Util = 0.779649 
Issued_on_Two_Bus_Simul_Util = 0.156677 
issued_two_Eff = 0.200958 
queue_avg = 56.472153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.4722
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=357647 n_nop=79502 n_act=38034 n_pre=38018 n_ref_event=0 n_req=163770 n_rd=132793 n_rd_L2_A=0 n_write=0 n_wr_bk=123908 bw_util=0.7177
n_activity=338783 dram_eff=0.7577
bk0: 8335a 125678i bk1: 8354a 126738i bk2: 8264a 123784i bk3: 8287a 124613i bk4: 8327a 124453i bk5: 8304a 123273i bk6: 8250a 126278i bk7: 8282a 130679i bk8: 8317a 128215i bk9: 8244a 133388i bk10: 8272a 124979i bk11: 8273a 129845i bk12: 8229a 120256i bk13: 8291a 122261i bk14: 8352a 123182i bk15: 8412a 116579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767760
Row_Buffer_Locality_read = 0.849563
Row_Buffer_Locality_write = 0.417084
Bank_Level_Parallism = 11.525586
Bank_Level_Parallism_Col = 8.510674
Bank_Level_Parallism_Ready = 3.442460
write_to_read_ratio_blp_rw_average = 0.580319
GrpLevelPara = 3.699848 

BW Util details:
bwutil = 0.717750 
total_CMD = 357647 
util_bw = 256701 
Wasted_Col = 78433 
Wasted_Row = 1675 
Idle = 20838 

BW Util Bottlenecks: 
RCDc_limit = 71852 
RCDWRc_limit = 56072 
WTRc_limit = 103985 
RTWc_limit = 421371 
CCDLc_limit = 88426 
rwq = 0 
CCDLc_limit_alone = 45258 
WTRc_limit_alone = 93184 
RTWc_limit_alone = 389004 

Commands details: 
total_CMD = 357647 
n_nop = 79502 
Read = 132793 
Write = 0 
L2_Alloc = 0 
L2_WB = 123908 
n_act = 38034 
n_pre = 38018 
n_ref = 0 
n_req = 163770 
total_req = 256701 

Dual Bus Interface Util: 
issued_total_row = 76052 
issued_total_col = 256701 
Row_Bus_Util =  0.212645 
CoL_Bus_Util = 0.717750 
Either_Row_CoL_Bus_Util = 0.777708 
Issued_on_Two_Bus_Simul_Util = 0.152687 
issued_two_Eff = 0.196329 
queue_avg = 53.196934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.1969
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=357647 n_nop=79020 n_act=38476 n_pre=38460 n_ref_event=0 n_req=164290 n_rd=133344 n_rd_L2_A=0 n_write=0 n_wr_bk=123784 bw_util=0.7189
n_activity=339084 dram_eff=0.7583
bk0: 8408a 122454i bk1: 8362a 123519i bk2: 8314a 116717i bk3: 8269a 115583i bk4: 8362a 119582i bk5: 8345a 120990i bk6: 8320a 122793i bk7: 8386a 124148i bk8: 8298a 124894i bk9: 8338a 131825i bk10: 8277a 122871i bk11: 8324a 119348i bk12: 8257a 121557i bk13: 8258a 119008i bk14: 8410a 112710i bk15: 8416a 112213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765804
Row_Buffer_Locality_read = 0.847267
Row_Buffer_Locality_write = 0.414787
Bank_Level_Parallism = 11.744330
Bank_Level_Parallism_Col = 8.670004
Bank_Level_Parallism_Ready = 3.490814
write_to_read_ratio_blp_rw_average = 0.585008
GrpLevelPara = 3.718380 

BW Util details:
bwutil = 0.718944 
total_CMD = 357647 
util_bw = 257128 
Wasted_Col = 78016 
Wasted_Row = 1736 
Idle = 20767 

BW Util Bottlenecks: 
RCDc_limit = 73917 
RCDWRc_limit = 56524 
WTRc_limit = 100328 
RTWc_limit = 440740 
CCDLc_limit = 90343 
rwq = 0 
CCDLc_limit_alone = 45765 
WTRc_limit_alone = 90135 
RTWc_limit_alone = 406355 

Commands details: 
total_CMD = 357647 
n_nop = 79020 
Read = 133344 
Write = 0 
L2_Alloc = 0 
L2_WB = 123784 
n_act = 38476 
n_pre = 38460 
n_ref = 0 
n_req = 164290 
total_req = 257128 

Dual Bus Interface Util: 
issued_total_row = 76936 
issued_total_col = 257128 
Row_Bus_Util =  0.215117 
CoL_Bus_Util = 0.718944 
Either_Row_CoL_Bus_Util = 0.779056 
Issued_on_Two_Bus_Simul_Util = 0.155005 
issued_two_Eff = 0.198965 
queue_avg = 55.266605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.2666

========= L2 cache stats =========
L2_cache_bank[0]: Access = 174088, Miss = 129726, Miss_rate = 0.745, Pending_hits = 2619, Reservation_fails = 0
L2_cache_bank[1]: Access = 174088, Miss = 129715, Miss_rate = 0.745, Pending_hits = 2579, Reservation_fails = 0
L2_cache_bank[2]: Access = 174088, Miss = 129641, Miss_rate = 0.745, Pending_hits = 2757, Reservation_fails = 0
L2_cache_bank[3]: Access = 174088, Miss = 129738, Miss_rate = 0.745, Pending_hits = 2907, Reservation_fails = 0
L2_cache_bank[4]: Access = 174088, Miss = 129629, Miss_rate = 0.745, Pending_hits = 2770, Reservation_fails = 0
L2_cache_bank[5]: Access = 174088, Miss = 129767, Miss_rate = 0.745, Pending_hits = 2751, Reservation_fails = 0
L2_cache_bank[6]: Access = 174088, Miss = 129584, Miss_rate = 0.744, Pending_hits = 2342, Reservation_fails = 0
L2_cache_bank[7]: Access = 174088, Miss = 129554, Miss_rate = 0.744, Pending_hits = 2542, Reservation_fails = 0
L2_cache_bank[8]: Access = 174088, Miss = 130028, Miss_rate = 0.747, Pending_hits = 2506, Reservation_fails = 0
L2_cache_bank[9]: Access = 174088, Miss = 130127, Miss_rate = 0.747, Pending_hits = 2302, Reservation_fails = 0
L2_cache_bank[10]: Access = 174088, Miss = 130077, Miss_rate = 0.747, Pending_hits = 2740, Reservation_fails = 0
L2_cache_bank[11]: Access = 174088, Miss = 130058, Miss_rate = 0.747, Pending_hits = 2799, Reservation_fails = 0
L2_cache_bank[12]: Access = 174088, Miss = 129659, Miss_rate = 0.745, Pending_hits = 2410, Reservation_fails = 0
L2_cache_bank[13]: Access = 174088, Miss = 129554, Miss_rate = 0.744, Pending_hits = 2537, Reservation_fails = 0
L2_cache_bank[14]: Access = 174088, Miss = 129979, Miss_rate = 0.747, Pending_hits = 2525, Reservation_fails = 0
L2_cache_bank[15]: Access = 174088, Miss = 129953, Miss_rate = 0.746, Pending_hits = 2504, Reservation_fails = 0
L2_cache_bank[16]: Access = 174124, Miss = 129794, Miss_rate = 0.745, Pending_hits = 2554, Reservation_fails = 0
L2_cache_bank[17]: Access = 174124, Miss = 129702, Miss_rate = 0.745, Pending_hits = 2691, Reservation_fails = 0
L2_cache_bank[18]: Access = 174123, Miss = 129807, Miss_rate = 0.745, Pending_hits = 2429, Reservation_fails = 0
L2_cache_bank[19]: Access = 174123, Miss = 129713, Miss_rate = 0.745, Pending_hits = 2603, Reservation_fails = 0
L2_cache_bank[20]: Access = 174123, Miss = 129590, Miss_rate = 0.744, Pending_hits = 3091, Reservation_fails = 0
L2_cache_bank[21]: Access = 174123, Miss = 129843, Miss_rate = 0.746, Pending_hits = 3085, Reservation_fails = 0
L2_cache_bank[22]: Access = 174124, Miss = 129501, Miss_rate = 0.744, Pending_hits = 2791, Reservation_fails = 0
L2_cache_bank[23]: Access = 174124, Miss = 129558, Miss_rate = 0.744, Pending_hits = 2649, Reservation_fails = 0
L2_cache_bank[24]: Access = 174124, Miss = 129977, Miss_rate = 0.746, Pending_hits = 2930, Reservation_fails = 0
L2_cache_bank[25]: Access = 174124, Miss = 129948, Miss_rate = 0.746, Pending_hits = 2903, Reservation_fails = 0
L2_cache_bank[26]: Access = 174123, Miss = 130259, Miss_rate = 0.748, Pending_hits = 2656, Reservation_fails = 0
L2_cache_bank[27]: Access = 174123, Miss = 130109, Miss_rate = 0.747, Pending_hits = 2705, Reservation_fails = 0
L2_cache_bank[28]: Access = 174123, Miss = 129703, Miss_rate = 0.745, Pending_hits = 2484, Reservation_fails = 0
L2_cache_bank[29]: Access = 174123, Miss = 129608, Miss_rate = 0.744, Pending_hits = 2526, Reservation_fails = 0
L2_cache_bank[30]: Access = 174124, Miss = 129886, Miss_rate = 0.746, Pending_hits = 2962, Reservation_fails = 0
L2_cache_bank[31]: Access = 174124, Miss = 130023, Miss_rate = 0.747, Pending_hits = 2985, Reservation_fails = 0
L2_cache_bank[32]: Access = 174123, Miss = 129684, Miss_rate = 0.745, Pending_hits = 2693, Reservation_fails = 0
L2_cache_bank[33]: Access = 174123, Miss = 129713, Miss_rate = 0.745, Pending_hits = 2589, Reservation_fails = 0
L2_cache_bank[34]: Access = 174124, Miss = 129768, Miss_rate = 0.745, Pending_hits = 2215, Reservation_fails = 0
L2_cache_bank[35]: Access = 174124, Miss = 129775, Miss_rate = 0.745, Pending_hits = 2132, Reservation_fails = 0
L2_cache_bank[36]: Access = 174124, Miss = 129695, Miss_rate = 0.745, Pending_hits = 2826, Reservation_fails = 0
L2_cache_bank[37]: Access = 174124, Miss = 129758, Miss_rate = 0.745, Pending_hits = 2731, Reservation_fails = 0
L2_cache_bank[38]: Access = 174123, Miss = 129584, Miss_rate = 0.744, Pending_hits = 2513, Reservation_fails = 0
L2_cache_bank[39]: Access = 174123, Miss = 129495, Miss_rate = 0.744, Pending_hits = 2435, Reservation_fails = 0
L2_cache_bank[40]: Access = 174123, Miss = 130195, Miss_rate = 0.748, Pending_hits = 2256, Reservation_fails = 0
L2_cache_bank[41]: Access = 174123, Miss = 130267, Miss_rate = 0.748, Pending_hits = 2228, Reservation_fails = 0
L2_cache_bank[42]: Access = 174124, Miss = 130210, Miss_rate = 0.748, Pending_hits = 2513, Reservation_fails = 0
L2_cache_bank[43]: Access = 174124, Miss = 130121, Miss_rate = 0.747, Pending_hits = 2584, Reservation_fails = 0
L2_cache_bank[44]: Access = 174124, Miss = 129676, Miss_rate = 0.745, Pending_hits = 2484, Reservation_fails = 0
L2_cache_bank[45]: Access = 174124, Miss = 129578, Miss_rate = 0.744, Pending_hits = 2387, Reservation_fails = 0
L2_cache_bank[46]: Access = 174123, Miss = 129865, Miss_rate = 0.746, Pending_hits = 2964, Reservation_fails = 0
L2_cache_bank[47]: Access = 174123, Miss = 129990, Miss_rate = 0.747, Pending_hits = 3034, Reservation_fails = 0
L2_cache_bank[48]: Access = 174088, Miss = 129729, Miss_rate = 0.745, Pending_hits = 2353, Reservation_fails = 0
L2_cache_bank[49]: Access = 174088, Miss = 129779, Miss_rate = 0.745, Pending_hits = 2435, Reservation_fails = 0
L2_cache_bank[50]: Access = 174088, Miss = 129803, Miss_rate = 0.746, Pending_hits = 2423, Reservation_fails = 0
L2_cache_bank[51]: Access = 174088, Miss = 129791, Miss_rate = 0.746, Pending_hits = 2561, Reservation_fails = 0
L2_cache_bank[52]: Access = 174088, Miss = 129687, Miss_rate = 0.745, Pending_hits = 2890, Reservation_fails = 0
L2_cache_bank[53]: Access = 174088, Miss = 129777, Miss_rate = 0.745, Pending_hits = 2655, Reservation_fails = 0
L2_cache_bank[54]: Access = 174088, Miss = 129563, Miss_rate = 0.744, Pending_hits = 2551, Reservation_fails = 0
L2_cache_bank[55]: Access = 174088, Miss = 129598, Miss_rate = 0.744, Pending_hits = 2381, Reservation_fails = 0
L2_cache_bank[56]: Access = 174088, Miss = 130097, Miss_rate = 0.747, Pending_hits = 2546, Reservation_fails = 0
L2_cache_bank[57]: Access = 174088, Miss = 130154, Miss_rate = 0.748, Pending_hits = 2404, Reservation_fails = 0
L2_cache_bank[58]: Access = 174088, Miss = 130286, Miss_rate = 0.748, Pending_hits = 2856, Reservation_fails = 0
L2_cache_bank[59]: Access = 174088, Miss = 130020, Miss_rate = 0.747, Pending_hits = 2985, Reservation_fails = 0
L2_cache_bank[60]: Access = 174088, Miss = 129629, Miss_rate = 0.745, Pending_hits = 2391, Reservation_fails = 0
L2_cache_bank[61]: Access = 174088, Miss = 129628, Miss_rate = 0.745, Pending_hits = 2385, Reservation_fails = 0
L2_cache_bank[62]: Access = 174088, Miss = 129915, Miss_rate = 0.746, Pending_hits = 2425, Reservation_fails = 0
L2_cache_bank[63]: Access = 174088, Miss = 129893, Miss_rate = 0.746, Pending_hits = 2333, Reservation_fails = 0
L2_total_cache_accesses = 11142768
L2_total_cache_misses = 8308533
L2_total_cache_miss_rate = 0.7456
L2_total_cache_pending_hits = 166792
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2667443
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 166792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1086744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3174429
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1011840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3035520
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7095408
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4047360
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.167
L2_cache_fill_port_util = 0.155

icnt_total_pkts_mem_to_simt=11142768
icnt_total_pkts_simt_to_mem=11142768
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 11142768
Req_Network_cycles = 429177
Req_Network_injected_packets_per_cycle =      25.9631 
Req_Network_conflicts_per_cycle =      25.9419
Req_Network_conflicts_per_cycle_util =      27.0990
Req_Bank_Level_Parallism =      27.1212
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      22.5478
Req_Network_out_buffer_full_per_cycle =       0.2178
Req_Network_out_buffer_avg_util =      57.5551

Reply_Network_injected_packets_num = 11142768
Reply_Network_cycles = 429177
Reply_Network_injected_packets_per_cycle =       25.9631
Reply_Network_conflicts_per_cycle =        8.6359
Reply_Network_conflicts_per_cycle_util =       9.0270
Reply_Bank_Level_Parallism =      27.1390
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.2253
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3245
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 35 min, 43 sec (2143 sec)
gpgpu_simulation_rate = 540398 (inst/sec)
gpgpu_simulation_rate = 200 (cycle/sec)
gpgpu_silicon_slowdown = 6000000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ec4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ec8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6df91ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6df91ef0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ecc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ed0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ed4..

GPGPU-Sim PTX: cudaLaunch for 0x0x555d14187cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z24block2D_hybrid_coarsen_xffPfS_iii 
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (8,128,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 75 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 77 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 47 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 3: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 209355
gpu_sim_insn = 579037448
gpu_ipc =    2765.8162
gpu_tot_sim_cycle = 638532
gpu_tot_sim_insn = 1737112344
gpu_tot_ipc =    2720.4780
gpu_tot_issued_cta = 3072
gpu_occupancy = 78.7004% 
gpu_tot_occupancy = 78.3294% 
max_total_param_size = 0
gpu_stall_dramfull = 9398980
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      26.6121
partiton_level_parallism_total  =      26.1759
partiton_level_parallism_util =      27.7887
partiton_level_parallism_util_total  =      27.3722
L2_BW  =    1021.9061 GB/Sec
L2_BW_total  =    1005.1547 GB/Sec
gpu_total_sim_rate=540314

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 204554, Miss = 204554, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 214164, Miss = 214164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 214164, Miss = 214164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 214164, Miss = 214164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 214164, Miss = 214164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 214164, Miss = 214164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 214164, Miss = 214164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 204554, Miss = 204554, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 205608, Miss = 205608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 215280, Miss = 215280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 215280, Miss = 215280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 215280, Miss = 215280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 215280, Miss = 215280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 215280, Miss = 215280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 215280, Miss = 215280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 205608, Miss = 205608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 205608, Miss = 205608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 215280, Miss = 215280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 215280, Miss = 215280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 215280, Miss = 215280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 215280, Miss = 215280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 215280, Miss = 215280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 215280, Miss = 215280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 205608, Miss = 205608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 204554, Miss = 204554, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 214164, Miss = 214164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 214164, Miss = 214164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 214164, Miss = 214164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 214164, Miss = 214164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 214164, Miss = 214164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 214164, Miss = 214164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 204554, Miss = 204554, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 200336, Miss = 200336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 209760, Miss = 209760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 209760, Miss = 209760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 209760, Miss = 209760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 209760, Miss = 209760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 209760, Miss = 209760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 209760, Miss = 209760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 200336, Miss = 200336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 199282, Miss = 199282, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 208644, Miss = 208644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 208644, Miss = 208644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 208644, Miss = 208644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 208644, Miss = 208644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 208644, Miss = 208644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 208644, Miss = 208644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 199282, Miss = 199282, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 199282, Miss = 199282, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 208644, Miss = 208644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 208644, Miss = 208644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 208644, Miss = 208644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 208644, Miss = 208644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 208644, Miss = 208644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 208644, Miss = 208644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 199282, Miss = 199282, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 199282, Miss = 199282, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 208644, Miss = 208644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 208644, Miss = 208644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 208644, Miss = 208644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 208644, Miss = 208644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 208644, Miss = 208644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 208644, Miss = 208644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 199282, Miss = 199282, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 199282, Miss = 199282, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 208644, Miss = 208644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 208644, Miss = 208644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 208644, Miss = 208644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 208644, Miss = 208644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 208644, Miss = 208644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 208644, Miss = 208644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 199282, Miss = 199282, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 200336, Miss = 200336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 209760, Miss = 209760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 209760, Miss = 209760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 209760, Miss = 209760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 209760, Miss = 209760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 209760, Miss = 209760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 209760, Miss = 209760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 200336, Miss = 200336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 16714152
	L1D_total_cache_misses = 16714152
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.220
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10643112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6071040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10643112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6071040

Total_core_cache_fail_stats:
ctas_completed 3072, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 
distro:
12459, 15621, 15621, 16365, 15993, 15621, 15621, 16365, 15993, 15621, 15621, 16365, 15993, 15621, 15621, 16365, 15993, 15621, 15621, 16365, 15993, 15621, 15621, 16365, 15993, 15621, 15621, 16365, 15993, 15621, 15621, 16365, 15993, 15621, 15621, 16365, 15993, 15621, 15621, 16365, 15993, 15621, 15621, 16365, 15993, 15621, 15621, 16365, 15993, 15621, 15621, 16365, 
gpgpu_n_tot_thrd_icount = 2148338304
gpgpu_n_tot_w_icount = 67135572
gpgpu_n_stall_shd_mem = 11539584
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10643112
gpgpu_n_mem_write_global = 6071040
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 75754128
gpgpu_n_store_insn = 48378600
gpgpu_n_shmem_insn = 315560952
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2752512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 11539584
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11392643	W0_Idle:364207	W0_Scoreboard:114916730	W1:5976180	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7540812	W32:53618580
single_issue_nums: WS0:16835322	WS1:16543488	WS2:16543488	WS3:17213274	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 85144896 {8:10643112,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 242841600 {40:6071040,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 425724480 {40:10643112,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48568320 {8:6071040,}
maxmflatency = 4467 
max_icnt2mem_latency = 3361 
maxmrqlatency = 1697 
max_icnt2sh_latency = 290 
averagemflatency = 695 
avg_icnt2mem_latency = 227 
avg_mrq_latency = 145 
avg_icnt2sh_latency = 5 
mrq_lat_table:377365 	276062 	223831 	311031 	517365 	1214274 	1377428 	1997801 	1444764 	135710 	818 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3620004 	3620709 	5758978 	3489726 	224731 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	4230506 	2822777 	1872268 	2419871 	3066300 	1918350 	379934 	4146 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	10307878 	3675260 	1897117 	677284 	116457 	28173 	11798 	185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	47 	32 	1150 	12 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        60 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        60        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        60 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        56        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        60        56        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        59 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        60        60        56        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        56        64        64        56 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        60        60        62        56 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        62        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        56        64        60        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        56 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        60 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        60 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        60        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        60        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        60        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        60 
maximum service time to same row:
dram[0]:      5854      5855      5890      5889      6090      6077      6136      6179      6348      6362      6477      6556      6634      6635      6903      6836 
dram[1]:      5854      5855      5890      8162      8002      6077      6136      6179      6348      6362      6466      6506      6602      6632      6971      6844 
dram[2]:      5854      5855      5890      5889      6083      6070      6116      6154      6353      6310      6441      6443      6623      6694      6863      6934 
dram[3]:      5854      5855      5890      5889      6083      6070      6116      6154      6339      6310      6456      6422      6654      6689      6886      6911 
dram[4]:      5854      5855      5890      5889      6078      6080      6185      6186      6366      6387      6514      6492      6628      6579      6848      6920 
dram[5]:      5854      5855      5890      5889      6078      6080      6185      6186      6383      7949      6539      6521      6609      6594      6825      6860 
dram[6]:      5854      5855      5890      5889      6078      6080      6185      6206      6342      6369      6460      6497      6635      6617      6888      6874 
dram[7]:      5854      5855      5890      5889      6078      6080      6185      6206      6350      6351      6504      6480      6610      6651      6821      6822 
dram[8]:      5849      5852      5874      5876      6105      6106      6120      6137      6320      6340      6496      6590      6656      6648      6885      6882 
dram[9]:      5849      5852      5874      5876      6105      6106      6120      6137      6320      6340      6485      7964      6623      6663      6945      6824 
dram[10]:      5849      5852     10073      5876      6112      6105      6113      6123      6324      6304      6883      6467      6588      6658      6790      6947 
dram[11]:      5849      5852      5874      5876      6112      6105      6113      6123      6305      6300      6490      6506      6647      6711      6858      6952 
dram[12]:      5849      5852      5874      7512      6385      6077      6164      6134      6322      6369      6533      6518      6635      6606      6788      6887 
dram[13]:      5849      5852      5874      5876      6076      6077      6164      6134      6323      6340      6512      6545      6624      6603      6713      6845 
dram[14]:      5849      5852      5874      5876      6076      6077      6146      6147      6443      6346      6482      6515      6659      6678      6772      6821 
dram[15]:      5849      5852      5874      5876      6076      6077      6146      6147      6316      6345      6522      6524      6636      6692      6736      6788 
dram[16]:      5864      5865      5889      5884      6033      6024      6137      6178      6322      6339      6454      6530      6606      6608      6862      6832 
dram[17]:      5864      5865      5889      5884      6033      6024      6137      6178      6304      6347      6464      8444      6585      6612      6896      6797 
dram[18]:      5864      5865      5889      5884      6033      6029      6140      6159      6338      6300      6431      6455      6563      6652      6806      6927 
dram[19]:      5864      5865      5889      5884      6388      6029      6140      6159      6300      6302      6437      6430      6654      6732      6839      6929 
dram[20]:      5864      5865      5889      5884      6029      6016      6170      6171      6314      6352      6497      6480      6592      6633      6814      6958 
dram[21]:      5864      5865      5889      5884      6029      6016      6170      6171      6327      6344      6512      6513      6580      6600      6753      6909 
dram[22]:      5864      5865      5889      5884      6029      6016      6143      6189      7501      6334      6458      6470      6602      6639      6827      6870 
dram[23]:      5864      5865      5889      5884      6029      6016      6143      6189      6327      6333      6488      6467      6602      6652      6747      6813 
dram[24]:      5859      5860      5880      5877      6060      6042      6104      6125      6308      6333      6504      6582      6663      6626      6930      6891 
dram[25]:      5859      5860      5880      5877      6060      6042      6104      6125      6306      6354      6464      6515      6676      6626      6981      6862 
dram[26]:      5859      5860      5880      5877      6060      6062      6102      6123      6341      6304      6440      6467      6650      6651      6836      6924 
dram[27]:      5859      5860      5880      5877      6060      6763      6102      6123      6304      6305      6494      6444      6640      6675      6882      6854 
dram[28]:      5859      5860      5880      5877      6008      6002      6117      6113      6386      6358      6498      6500      6629      6614      6858      6873 
dram[29]:      5859      5860      5880      5877      6008      7388      6117      6113      6381      7711      6500      6513      6622      6576      6802      6938 
dram[30]:      5859      5860      5880      5877      6008      6002      6131      6118      6318      6320      6483      6484      6725      6664      6850      6887 
dram[31]:      5859      5860      5880      5877      6008      6002      6131      6118      6338      6339      6491      6478      6615      6657      6833      6870 
average row accesses per activate:
dram[0]:  4.247991  4.293823  4.099226  4.156613  4.283124  4.294232  4.224793  4.289693  4.288192  4.431700  4.324324  4.313989  4.309316  4.313803  4.207810  4.132111 
dram[1]:  4.159263  4.121860  4.090958  4.120343  4.218132  4.239483  4.239480  4.239724  4.325915  4.442319  4.253607  4.271715  4.222498  4.208242  4.150255  4.116466 
dram[2]:  4.217033  4.290681  4.126780  4.176535  4.251176  4.314550  4.278258  4.214129  4.331920  4.485981  4.362005  4.313918  4.240387  4.276691  4.182139  4.124027 
dram[3]:  4.213873  4.257860  4.138266  4.204378  4.351390  4.307111  4.331448  4.273259  4.457982  4.493400  4.366970  4.283003  4.372818  4.288116  4.225780  4.178425 
dram[4]:  4.171429  4.286382  4.107864  4.172600  4.233681  4.253231  4.319686  4.269359  4.361576  4.505411  4.317598  4.285357  4.283961  4.332770  4.245494  4.166398 
dram[5]:  4.213643  4.248906  4.104648  4.158461  4.260569  4.326245  4.236429  4.237703  4.294446  4.398803  4.366241  4.214344  4.325352  4.307735  4.217226  4.122802 
dram[6]:  4.248131  4.241550  4.147146  4.237806  4.388508  4.402635  4.377358  4.320473  4.342396  4.592615  4.413545  4.389413  4.252365  4.294926  4.274813  4.216209 
dram[7]:  4.294347  4.271224  4.136034  4.172900  4.210224  4.318780  4.271766  4.277162  4.277840  4.466163  4.332301  4.338496  4.325529  4.244740  4.148228  4.087556 
dram[8]:  4.198082  4.241655  4.125535  4.178465  4.185882  4.275097  4.240884  4.273961  4.273511  4.469376  4.316056  4.298069  4.335500  4.237621  4.157610  4.111439 
dram[9]:  4.141313  4.215756  4.105348  4.128349  4.223844  4.338592  4.201095  4.271163  4.279555  4.469477  4.279297  4.177032  4.203129  4.325359  4.129922  4.098822 
dram[10]:  4.186237  4.232398  4.154884  4.242983  4.247098  4.301427  4.183702  4.212105  4.310219  4.387179  4.272651  4.225371  4.278258  4.241560  4.171871  4.097646 
dram[11]:  4.250417  4.222863  4.112212  4.221887  4.242525  4.282366  4.358953  4.359659  4.320956  4.526145  4.379173  4.316620  4.290730  4.332108  4.217988  4.140152 
dram[12]:  4.146447  4.188347  4.021110  4.109603  4.151147  4.162709  4.237951  4.242641  4.228790  4.357547  4.232718  4.239040  4.213344  4.315819  4.125433  4.024614 
dram[13]:  4.195753  4.203473  4.161489  4.202497  4.294511  4.330342  4.254078  4.330075  4.344993  4.487410  4.285120  4.291284  4.339069  4.346208  4.167027  4.135520 
dram[14]:  4.257508  4.250484  4.176902  4.254972  4.280413  4.365237  4.383405  4.307067  4.367630  4.459216  4.395988  4.429191  4.274532  4.316189  4.253459  4.181371 
dram[15]:  4.211117  4.223256  4.160097  4.166487  4.194883  4.253242  4.259906  4.276902  4.258554  4.454283  4.331927  4.273106  4.290179  4.267222  4.208902  4.108550 
dram[16]:  4.241704  4.232251  4.195255  4.192863  4.224512  4.310422  4.242834  4.325764  4.397362  4.456257  4.363326  4.356920  4.316977  4.310422  4.190489  4.104457 
dram[17]:  4.231110  4.209964  4.112774  4.169368  4.196497  4.313957  4.317210  4.413674  4.326405  4.425281  4.261231  4.294085  4.239612  4.306248  4.214403  4.091636 
dram[18]:  4.198578  4.294496  4.169322  4.179278  4.173547  4.266022  4.243990  4.253653  4.281722  4.425654  4.301178  4.268259  4.301320  4.286434  4.140940  4.090885 
dram[19]:  4.250139  4.264224  4.237662  4.199782  4.258396  4.267409  4.351052  4.321026  4.292050  4.516053  4.341636  4.303712  4.308993  4.321680  4.204378  4.155079 
dram[20]:  4.250691  4.244803  4.104734  4.155311  4.263536  4.294298  4.359221  4.271847  4.246850  4.476342  4.369479  4.339170  4.229161  4.305810  4.200218  4.098321 
dram[21]:  4.266814  4.218435  4.167384  4.155704  4.249379  4.336695  4.241398  4.280044  4.339819  4.440586  4.374645  4.340641  4.363972  4.288060  4.173279  4.099041 
dram[22]:  4.261865  4.259812  4.253245  4.216571  4.310287  4.324386  4.350907  4.376568  4.331275  4.524904  4.351589  4.348579  4.318644  4.314888  4.235651  4.151737 
dram[23]:  4.234341  4.296832  4.094709  4.137286  4.217678  4.348046  4.254848  4.253370  4.288145  4.421248  4.311255  4.352475  4.331077  4.331172  4.235520  4.089723 
dram[24]:  4.222771  4.350887  4.180756  4.174007  4.236719  4.353140  4.231469  4.278333  4.306633  4.434256  4.405444  4.377632  4.292649  4.320611  4.201196  4.180087 
dram[25]:  4.198082  4.208663  4.118594  4.174960  4.240705  4.299162  4.372180  4.332674  4.263958  4.454228  4.327426  4.294876  4.219647  4.308362  4.178194  4.123626 
dram[26]:  4.231932  4.300973  4.109387  4.242609  4.242558  4.358996  4.256588  4.279412  4.308514  4.485114  4.366430  4.307111  4.312870  4.257246  4.130539  4.172329 
dram[27]:  4.263568  4.342801  4.117315  4.196779  4.268910  4.302410  4.288721  4.351873  4.392663  4.553375  4.419931  4.349049  4.294432  4.281600  4.226762  4.244334 
dram[28]:  4.243266  4.222554  4.142550  4.180178  4.281831  4.268192  4.343229  4.358560  4.289437  4.502779  4.379994  4.314077  4.316338  4.355248  4.266263  4.212327 
dram[29]:  4.277946  4.310249  4.185336  4.179286  4.287976  4.310326  4.251932  4.273780  4.310412  4.516204  4.453129  4.366129  4.321147  4.354994  4.191541  4.176104 
dram[30]:  4.288671  4.280444  4.158808  4.204427  4.333333  4.342574  4.405989  4.381933  4.382906  4.634131  4.423177  4.458673  4.299718  4.331546  4.283408  4.278752 
dram[31]:  4.289875  4.275767  4.171583  4.153348  4.204855  4.257780  4.274597  4.301168  4.357163  4.579839  4.356798  4.342543  4.305314  4.359704  4.191339  4.159989 
average row locality = 7876449/1845325 = 4.268326
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12493     12501     12443     12436     12421     12463     12392     12451     12388     12439     12429     12455     12373     12377     12481     12497 
dram[1]:     12518     12493     12411     12442     12414     12475     12375     12429     12424     12387     12397     12411     12341     12378     12538     12543 
dram[2]:     12513     12496     12437     12447     12431     12443     12382     12444     12385     12425     12380     12468     12393     12372     12482     12523 
dram[3]:     12470     12508     12398     12433     12404     12441     12374     12402     12393     12376     12430     12413     12347     12362     12509     12506 
dram[4]:     12645     12651     12535     12541     12498     12532     12464     12503     12457     12466     12525     12464     12426     12453     12618     12644 
dram[5]:     12607     12604     12522     12523     12480     12520     12438     12480     12451     12495     12461     12524     12413     12436     12548     12647 
dram[6]:     12504     12503     12411     12445     12414     12431     12376     12407     12399     12365     12382     12412     12349     12382     12532     12510 
dram[7]:     12584     12568     12489     12466     12471     12485     12416     12488     12427     12440     12455     12473     12395     12396     12519     12575 
dram[8]:     12469     12444     12489     12473     12424     12466     12409     12482     12424     12460     12393     12424     12401     12381     12451     12481 
dram[9]:     12478     12430     12430     12479     12401     12456     12416     12450     12451     12437     12404     12377     12377     12429     12489     12474 
dram[10]:     12480     12461     12471     12489     12432     12421     12402     12507     12418     12464     12392     12419     12395     12397     12440     12481 
dram[11]:     12424     12436     12429     12463     12383     12406     12374     12407     12424     12381     12418     12390     12339     12387     12454     12470 
dram[12]:     12500     12524     12502     12519     12446     12490     12449     12487     12520     12480     12437     12443     12413     12508     12530     12539 
dram[13]:     12562     12561     12607     12547     12476     12501     12451     12565     12469     12566     12508     12480     12442     12480     12519     12552 
dram[14]:     12461     12458     12446     12470     12403     12429     12383     12422     12473     12426     12408     12396     12355     12418     12443     12473 
dram[15]:     12529     12508     12586     12535     12480     12474     12435     12516     12495     12505     12471     12466     12436     12425     12485     12499 
dram[16]:     12498     12448     12459     12458     12440     12476     12448     12482     12403     12442     12395     12396     12370     12366     12491     12440 
dram[17]:     12451     12453     12465     12504     12392     12417     12413     12426     12471     12429     12432     12384     12370     12431     12460     12514 
dram[18]:     12515     12443     12510     12478     12429     12494     12414     12484     12384     12456     12401     12433     12381     12391     12500     12449 
dram[19]:     12439     12433     12444     12502     12403     12378     12368     12395     12451     12390     12407     12372     12347     12393     12435     12451 
dram[20]:     12549     12589     12594     12559     12497     12503     12495     12515     12568     12579     12500     12436     12442     12551     12512     12534 
dram[21]:     12581     12538     12556     12550     12450     12542     12471     12588     12456     12536     12462     12514     12444     12471     12539     12551 
dram[22]:     12430     12481     12478     12486     12400     12362     12413     12418     12496     12419     12404     12378     12356     12422     12424     12446 
dram[23]:     12578     12533     12551     12560     12436     12522     12419     12518     12439     12500     12431     12455     12420     12431     12501     12515 
dram[24]:     12553     12518     12457     12421     12454     12509     12412     12452     12390     12439     12442     12451     12361     12345     12524     12536 
dram[25]:     12485     12523     12426     12508     12457     12445     12369     12392     12492     12388     12450     12403     12354     12417     12477     12547 
dram[26]:     12563     12534     12438     12422     12454     12510     12397     12480     12397     12432     12413     12448     12380     12344     12546     12514 
dram[27]:     12480     12513     12411     12445     12412     12409     12344     12396     12388     12375     12417     12377     12334     12374     12485     12523 
dram[28]:     12607     12608     12505     12589     12500     12548     12423     12441     12536     12459     12523     12452     12391     12499     12550     12682 
dram[29]:     12664     12627     12537     12519     12502     12546     12471     12560     12425     12531     12509     12514     12426     12412     12631     12584 
dram[30]:     12497     12499     12424     12450     12443     12407     12365     12391     12449     12355     12410     12391     12330     12412     12458     12530 
dram[31]:     12629     12545     12489     12453     12483     12513     12438     12522     12420     12465     12419     12471     12376     12386     12557     12538 
total dram reads = 6380053
bank skew: 12682/12330 = 1.03
chip skew: 200458/198585 = 1.01
number of total write accesses:
dram[0]:     11352     11724     11700     11724     11736     11796     11776     11796     11752     11756     11724     11732     11752     11748     11712     11316 
dram[1]:     11352     11724     11704     11724     11760     11776     11752     11760     11732     11756     11732     11732     11744     11760     11720     11328 
dram[2]:     11348     11716     11708     11724     11748     11788     11788     11784     11748     11740     11740     11748     11744     11720     11700     11356 
dram[3]:     11356     11724     11704     11736     11756     11776     11768     11756     11752     11768     11732     11732     11744     11752     11728     11332 
dram[4]:     11324     11720     11708     11724     11752     11748     11760     11740     11740     11752     11728     11716     11728     11748     11716     11320 
dram[5]:     11344     11720     11728     11736     11756     11768     11744     11764     11744     11744     11720     11720     11768     11736     11700     11320 
dram[6]:     11344     11728     11684     11736     11748     11772     11744     11740     11736     11732     11732     11716     11736     11752     11720     11348 
dram[7]:     11348     11712     11704     11728     11720     11784     11764     11776     11756     11748     11716     11732     11756     11744     11716     11324 
dram[8]:     11416     11728     11696     11732     11736     11800     11772     11788     11740     11748     11716     11732     11752     11752     11712     11320 
dram[9]:     11396     11712     11696     11712     11760     11784     11756     11756     11736     11752     11732     11744     11740     11756     11712     11324 
dram[10]:     11400     11712     11708     11720     11736     11792     11792     11772     11740     11740     11736     11744     11736     11728     11700     11344 
dram[11]:     11408     11724     11704     11720     11764     11768     11756     11756     11748     11760     11724     11736     11744     11760     11716     11328 
dram[12]:     11384     11724     11708     11716     11736     11748     11756     11740     11728     11748     11728     11728     11728     11736     11712     11324 
dram[13]:     11396     11732     11728     11740     11748     11764     11744     11764     11736     11752     11708     11720     11760     11744     11696     11312 
dram[14]:     11396     11732     11700     11732     11752     11764     11748     11748     11744     11744     11736     11716     11740     11756     11716     11340 
dram[15]:     11400     11712     11708     11724     11728     11776     11756     11780     11752     11752     11716     11720     11760     11748     11712     11320 
dram[16]:     11360     11728     11700     11736     11732     11804     11780     11792     11740     11764     11716     11744     11752     11744     11720     11380 
dram[17]:     11344     11704     11700     11724     11768     11780     11756     11752     11724     11760     11736     11732     11740     11752     11724     11384 
dram[18]:     11340     11708     11716     11724     11752     11796     11780     11776     11744     11728     11748     11748     11744     11732     11700     11420 
dram[19]:     11344     11724     11704     11712     11760     11768     11756     11744     11744     11768     11728     11728     11748     11744     11728     11392 
dram[20]:     11320     11720     11704     11728     11748     11740     11764     11728     11732     11744     11732     11716     11724     11748     11712     11388 
dram[21]:     11340     11724     11720     11720     11748     11760     11752     11760     11732     11740     11712     11720     11756     11744     11692     11380 
dram[22]:     11344     11724     11692     11736     11744     11768     11748     11740     11728     11736     11724     11716     11728     11756     11704     11396 
dram[23]:     11340     11708     11708     11720     11716     11776     11764     11772     11736     11756     11720     11724     11752     11744     11716     11384 
dram[24]:     11356     11728     11696     11724     11752     11796     11776     11800     11732     11756     11732     11728     11752     11748     11712     11320 
dram[25]:     11352     11708     11696     11724     11764     11784     11752     11748     11740     11756     11736     11736     11752     11752     11712     11320 
dram[26]:     11348     11712     11708     11728     11752     11788     11792     11772     11748     11736     11740     11748     11740     11724     11708     11344 
dram[27]:     11356     11720     11704     11728     11756     11768     11764     11760     11752     11752     11716     11744     11748     11748     11720     11332 
dram[28]:     11320     11724     11704     11728     11744     11748     11756     11744     11744     11744     11736     11728     11728     11744     11712     11328 
dram[29]:     11340     11732     11728     11744     11756     11764     11752     11764     11732     11748     11720     11716     11760     11740     11712     11320 
dram[30]:     11340     11728     11688     11736     11744     11776     11748     11748     11740     11732     11736     11716     11736     11756     11712     11340 
dram[31]:     11344     11716     11700     11724     11728     11788     11768     11780     11756     11748     11720     11728     11752     11736     11720     11316 
total dram writes = 5985584
bank skew: 11804/11312 = 1.04
chip skew: 187192/186924 = 1.00
average mf latency per bank:
dram[0]:        820       816       818       821       825       815       823       817       823       814       823       823       819       818       824       832
dram[1]:       1133      1141      1139      1126      1147      1136      1131      1128      1131      1133      1151      1151      1144      1136      1148      1145
dram[2]:        800       811       814       815       810       802       818       811       821       811       817       813       820       821       817       815
dram[3]:        730       741       740       731       743       729       734       734       733       735       738       732       742       743       739       742
dram[4]:       1020      1024      1021      1019      1026      1022      1011      1022      1019      1012      1035      1035      1036      1025      1043      1036
dram[5]:       1156      1169      1136      1141      1173      1164      1149      1144      1144      1140      1178      1172      1142      1141      1174      1167
dram[6]:        732       738       729       720       746       732       723       720       719       726       744       738       731       726       748       748
dram[7]:       1067      1070      1053      1057      1074      1061      1064      1058      1059      1053      1077      1073      1064      1067      1078      1075
dram[8]:        817       818       822       828       829       819       828       822       832       820       826       830       826       821       828       832
dram[9]:        913       920       932       926       921       914       924       924       932       926       920       920       940       932       931       923
dram[10]:        907       917       914       920       922       909       919       911       927       908       920       925       923       922       925       923
dram[11]:        772       772       786       779       782       771       781       778       780       777       787       784       781       781       781       779
dram[12]:       1589      1588      1608      1602      1606      1591      1614      1614      1608      1614      1601      1595      1638      1621      1597      1581
dram[13]:       1077      1078      1098      1111      1087      1074      1113      1102      1107      1105      1085      1077      1109      1112      1081      1077
dram[14]:        787       792       800       788       793       783       788       782       794       789       781       784       802       795       789       792
dram[15]:        974       971       990       990       981       966       999       991       992       991       979       976       996       996       976       972
dram[16]:        814       811       825       825       827       812       824       819       825       817       824       825       823       821       829       828
dram[17]:        837       842       850       844       848       835       848       844       851       847       847       849       851       854       855       849
dram[18]:        873       880       892       888       883       871       889       881       890       877       885       883       892       887       891       887
dram[19]:        778       783       797       788       790       775       790       786       793       791       795       792       789       787       790       791
dram[20]:       1115      1116      1126      1113      1119      1120      1125      1122      1124      1121      1121      1118      1138      1136      1119      1116
dram[21]:       1076      1080      1103      1103      1091      1075      1112      1098      1107      1102      1087      1074      1111      1104      1084      1084
dram[22]:        740       746       759       748       750       735       751       750       753       753       742       745       759       755       748       749
dram[23]:       1072      1076      1087      1087      1083      1064      1101      1091      1100      1091      1087      1081      1107      1104      1075      1076
dram[24]:        740       732       751       743       740       734       749       746       748       741       742       744       745       745       750       747
dram[25]:       1021      1027      1012      1007      1029      1020      1017      1012      1018      1018      1027      1031      1023      1021      1027      1029
dram[26]:        796       805       811       808       803       794       812       800       811       804       802       807       815       808       807       806
dram[27]:        763       767       764       760       778       762       762       757       758       758       771       768       765       763       765       768
dram[28]:       1051      1051      1060      1053      1061      1050      1049      1054      1051      1052      1068      1062      1068      1055      1068      1065
dram[29]:       1112      1127      1097      1099      1128      1111      1105      1092      1098      1094      1134      1123      1100      1094      1126      1127
dram[30]:        718       724       718       716       729       714       719       707       714       712       720       726       722       720       730       732
dram[31]:       1028      1033      1022      1025      1043      1029      1029      1019      1022      1023      1046      1041      1031      1032      1046      1050
maximum mf latency per bank:
dram[0]:       2612      2267      2426      2668      2793      2579      2679      2236      2444      2263      2355      2380      2476      2427      2629      2572
dram[1]:       3517      3787      3268      3377      3450      3657      3761      3486      3573      3516      3500      3439      3694      3507      3679      3887
dram[2]:       2550      2498      2351      2404      2916      2306      2994      2380      2411      2205      2814      2277      2565      2537      2544      2609
dram[3]:       2382      2586      2587      2330      2445      2249      2620      2461      2330      2579      2536      2505      2570      2627      2431      2510
dram[4]:       2767      2817      2809      2918      2619      2832      2612      2731      2737      2805      2883      2739      3028      2820      3137      2773
dram[5]:       3546      3676      3750      3584      3516      3600      3608      3269      3519      3535      3332      3731      3718      3801      3487      3722
dram[6]:       2438      2597      2618      2558      2366      2560      3342      2234      2458      2563      2769      2233      2377      2527      2480      2828
dram[7]:       2681      2901      2793      2870      2713      2666      2632      2683      3091      2744      2675      2684      2620      2843      2754      2586
dram[8]:       2389      2388      2647      2757      2340      2481      2516      2330      2470      2277      2208      2294      2741      2418      2380      2440
dram[9]:       2886      2850      2452      2630      2734      2696      2722      2381      2849      2712      2550      2525      2614      2923      2628      2532
dram[10]:       2484      2622      2488      2382      2845      2384      2228      2409      2646      2391      2451      2595      2597      2588      2626      2668
dram[11]:       2374      2653      2547      2405      2530      2429      2429      2457      2376      2371      2649      2368      2270      2408      2453      2366
dram[12]:       3811      3856      3635      3685      4051      3577      3815      3690      3889      3958      3912      4467      3843      3972      3924      3630
dram[13]:       3091      2920      3437      3460      3140      3048      3625      3293      3342      3496      3358      3488      3048      3586      3094      3310
dram[14]:       2231      2322      2343      2774      2433      2358      2623      2506      2550      2394      2544      2421      2511      2440      2828      2594
dram[15]:       2645      2736      2857      2705      2635      2613      2631      2625      2924      2832      2514      2625      2665      2609      3089      2644
dram[16]:       2441      2593      2377      2458      2487      2390      2794      2934      2586      2391      2270      2470      2694      2533      2477      2400
dram[17]:       2465      2412      2413      2442      2711      2331      2337      2534      2202      2546      2289      2153      2407      2666      2629      2438
dram[18]:       2472      2387      2687      2417      2832      2830      2353      2288      2423      2643      2604      2631      2387      2774      2922      2516
dram[19]:       2867      2675      2682      2559      2606      2770      2661      2857      2716      2672      2721      2570      2504      2578      2564      2755
dram[20]:       2806      2857      3019      2603      2859      2859      2944      3181      2767      2853      2684      2790      3142      2765      2915      2768
dram[21]:       2818      3044      3193      3302      2942      2592      2807      2934      3037      2924      2841      3549      2733      3043      2843      3451
dram[22]:       2468      2274      2645      2567      2264      2439      2372      2418      2353      2659      2908      2315      2489      2558      2472      2475
dram[23]:       2821      3008      2838      3039      3197      2964      2873      3013      3172      2888      2960      2890      3047      2853      3052      2932
dram[24]:       2766      2425      3092      2454      2541      2339      3007      2343      2296      2466      2400      2206      2573      2347      2272      2510
dram[25]:       2924      3272      3071      3336      3282      3204      3283      3120      2869      3020      2974      3163      2865      2964      3377      3624
dram[26]:       2201      3031      2913      2721      2468      2211      2326      2424      2249      2449      2459      2284      2475      2732      3068      2252
dram[27]:       2443      2448      2559      2931      2515      2353      2272      2590      2336      2620      2610      2799      2366      2537      2350      2641
dram[28]:       2584      2534      2464      2726      2630      2683      2535      2689      2965      2454      2522      2699      2845      2411      2569      2668
dram[29]:       2695      2647      2807      2913      3113      2600      2863      2863      2873      3013      3069      3145      2846      2998      2883      2928
dram[30]:       2596      2494      2452      2545      2615      2510      2695      2472      2302      2297      2492      2392      2444      2511      2797      2592
dram[31]:       2806      2698      2623      2926      2766      2874      2815      2699      2964      3049      2716      2735      2927      2772      3114      2764
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=532109 n_nop=114574 n_act=57680 n_pre=57664 n_ref_event=0 n_req=245813 n_rd=199039 n_rd_L2_A=0 n_write=0 n_wr_bk=187096 bw_util=0.7257
n_activity=505853 dram_eff=0.7633
bk0: 12493a 179747i bk1: 12501a 177245i bk2: 12443a 171781i bk3: 12436a 175873i bk4: 12421a 177998i bk5: 12463a 182697i bk6: 12392a 175157i bk7: 12451a 177705i bk8: 12388a 178673i bk9: 12439a 188058i bk10: 12429a 180702i bk11: 12455a 178718i bk12: 12373a 181616i bk13: 12377a 179264i bk14: 12481a 170838i bk15: 12497a 175346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765350
Row_Buffer_Locality_read = 0.847964
Row_Buffer_Locality_write = 0.413798
Bank_Level_Parallism = 11.732182
Bank_Level_Parallism_Col = 8.656840
Bank_Level_Parallism_Ready = 3.488008
write_to_read_ratio_blp_rw_average = 0.585093
GrpLevelPara = 3.726548 

BW Util details:
bwutil = 0.725669 
total_CMD = 532109 
util_bw = 386135 
Wasted_Col = 115331 
Wasted_Row = 2118 
Idle = 28525 

BW Util Bottlenecks: 
RCDc_limit = 107215 
RCDWRc_limit = 83328 
WTRc_limit = 153786 
RTWc_limit = 651395 
CCDLc_limit = 134670 
rwq = 0 
CCDLc_limit_alone = 67650 
WTRc_limit_alone = 137561 
RTWc_limit_alone = 600600 

Commands details: 
total_CMD = 532109 
n_nop = 114574 
Read = 199039 
Write = 0 
L2_Alloc = 0 
L2_WB = 187096 
n_act = 57680 
n_pre = 57664 
n_ref = 0 
n_req = 245813 
total_req = 386135 

Dual Bus Interface Util: 
issued_total_row = 115344 
issued_total_col = 386135 
Row_Bus_Util =  0.216768 
CoL_Bus_Util = 0.725669 
Either_Row_CoL_Bus_Util = 0.784679 
Issued_on_Two_Bus_Simul_Util = 0.157757 
issued_two_Eff = 0.201047 
queue_avg = 55.337082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.3371
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=532109 n_nop=114296 n_act=58344 n_pre=58328 n_ref_event=0 n_req=245740 n_rd=198976 n_rd_L2_A=0 n_write=0 n_wr_bk=187056 bw_util=0.7255
n_activity=505108 dram_eff=0.7643
bk0: 12518a 175002i bk1: 12493a 166040i bk2: 12411a 165099i bk3: 12442a 168536i bk4: 12414a 171807i bk5: 12475a 179666i bk6: 12375a 177023i bk7: 12429a 174562i bk8: 12424a 179344i bk9: 12387a 179533i bk10: 12397a 175795i bk11: 12411a 176946i bk12: 12341a 171237i bk13: 12378a 178660i bk14: 12538a 167232i bk15: 12543a 171085i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762578
Row_Buffer_Locality_read = 0.845408
Row_Buffer_Locality_write = 0.410145
Bank_Level_Parallism = 11.893945
Bank_Level_Parallism_Col = 8.748407
Bank_Level_Parallism_Ready = 3.506000
write_to_read_ratio_blp_rw_average = 0.583819
GrpLevelPara = 3.736314 

BW Util details:
bwutil = 0.725475 
total_CMD = 532109 
util_bw = 386032 
Wasted_Col = 114999 
Wasted_Row = 1907 
Idle = 29171 

BW Util Bottlenecks: 
RCDc_limit = 107933 
RCDWRc_limit = 85056 
WTRc_limit = 155598 
RTWc_limit = 658824 
CCDLc_limit = 134487 
rwq = 0 
CCDLc_limit_alone = 66935 
WTRc_limit_alone = 139108 
RTWc_limit_alone = 607762 

Commands details: 
total_CMD = 532109 
n_nop = 114296 
Read = 198976 
Write = 0 
L2_Alloc = 0 
L2_WB = 187056 
n_act = 58344 
n_pre = 58328 
n_ref = 0 
n_req = 245740 
total_req = 386032 

Dual Bus Interface Util: 
issued_total_row = 116672 
issued_total_col = 386032 
Row_Bus_Util =  0.219263 
CoL_Bus_Util = 0.725475 
Either_Row_CoL_Bus_Util = 0.785202 
Issued_on_Two_Bus_Simul_Util = 0.159537 
issued_two_Eff = 0.203179 
queue_avg = 55.854637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.8546
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=532109 n_nop=114453 n_act=57702 n_pre=57686 n_ref_event=0 n_req=245796 n_rd=199021 n_rd_L2_A=0 n_write=0 n_wr_bk=187100 bw_util=0.7256
n_activity=505803 dram_eff=0.7634
bk0: 12513a 181544i bk1: 12496a 179793i bk2: 12437a 169524i bk3: 12447a 174699i bk4: 12431a 179545i bk5: 12443a 181547i bk6: 12382a 179615i bk7: 12444a 173124i bk8: 12385a 181328i bk9: 12425a 186407i bk10: 12380a 180009i bk11: 12468a 176190i bk12: 12393a 173949i bk13: 12372a 179062i bk14: 12482a 170538i bk15: 12523a 169825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765244
Row_Buffer_Locality_read = 0.847870
Row_Buffer_Locality_write = 0.413683
Bank_Level_Parallism = 11.763012
Bank_Level_Parallism_Col = 8.681797
Bank_Level_Parallism_Ready = 3.480717
write_to_read_ratio_blp_rw_average = 0.585362
GrpLevelPara = 3.732226 

BW Util details:
bwutil = 0.725643 
total_CMD = 532109 
util_bw = 386121 
Wasted_Col = 115404 
Wasted_Row = 1989 
Idle = 28595 

BW Util Bottlenecks: 
RCDc_limit = 107223 
RCDWRc_limit = 84274 
WTRc_limit = 153379 
RTWc_limit = 651835 
CCDLc_limit = 135166 
rwq = 0 
CCDLc_limit_alone = 67920 
WTRc_limit_alone = 137354 
RTWc_limit_alone = 600614 

Commands details: 
total_CMD = 532109 
n_nop = 114453 
Read = 199021 
Write = 0 
L2_Alloc = 0 
L2_WB = 187100 
n_act = 57702 
n_pre = 57686 
n_ref = 0 
n_req = 245796 
total_req = 386121 

Dual Bus Interface Util: 
issued_total_row = 115388 
issued_total_col = 386121 
Row_Bus_Util =  0.216850 
CoL_Bus_Util = 0.725643 
Either_Row_CoL_Bus_Util = 0.784907 
Issued_on_Two_Bus_Simul_Util = 0.157586 
issued_two_Eff = 0.200770 
queue_avg = 55.362400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.3624
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=532109 n_nop=114838 n_act=57178 n_pre=57162 n_ref_event=0 n_req=245545 n_rd=198766 n_rd_L2_A=0 n_write=0 n_wr_bk=187116 bw_util=0.7252
n_activity=504246 dram_eff=0.7653
bk0: 12470a 180945i bk1: 12508a 175111i bk2: 12398a 173319i bk3: 12433a 177696i bk4: 12404a 183132i bk5: 12441a 179736i bk6: 12374a 182810i bk7: 12402a 179613i bk8: 12393a 187465i bk9: 12376a 186997i bk10: 12430a 185433i bk11: 12413a 182189i bk12: 12347a 188542i bk13: 12362a 174240i bk14: 12509a 173876i bk15: 12506a 179495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767138
Row_Buffer_Locality_read = 0.849285
Row_Buffer_Locality_write = 0.418094
Bank_Level_Parallism = 11.683728
Bank_Level_Parallism_Col = 8.628626
Bank_Level_Parallism_Ready = 3.488367
write_to_read_ratio_blp_rw_average = 0.582691
GrpLevelPara = 3.723444 

BW Util details:
bwutil = 0.725194 
total_CMD = 532109 
util_bw = 385882 
Wasted_Col = 114752 
Wasted_Row = 1662 
Idle = 29813 

BW Util Bottlenecks: 
RCDc_limit = 105083 
RCDWRc_limit = 83570 
WTRc_limit = 152095 
RTWc_limit = 639521 
CCDLc_limit = 134199 
rwq = 0 
CCDLc_limit_alone = 68359 
WTRc_limit_alone = 136058 
RTWc_limit_alone = 589718 

Commands details: 
total_CMD = 532109 
n_nop = 114838 
Read = 198766 
Write = 0 
L2_Alloc = 0 
L2_WB = 187116 
n_act = 57178 
n_pre = 57162 
n_ref = 0 
n_req = 245545 
total_req = 385882 

Dual Bus Interface Util: 
issued_total_row = 114340 
issued_total_col = 385882 
Row_Bus_Util =  0.214881 
CoL_Bus_Util = 0.725194 
Either_Row_CoL_Bus_Util = 0.784183 
Issued_on_Two_Bus_Simul_Util = 0.155891 
issued_two_Eff = 0.198794 
queue_avg = 54.229111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.2291
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=532109 n_nop=113766 n_act=57915 n_pre=57899 n_ref_event=0 n_req=247153 n_rd=200422 n_rd_L2_A=0 n_write=0 n_wr_bk=186924 bw_util=0.7279
n_activity=505448 dram_eff=0.7663
bk0: 12645a 179403i bk1: 12651a 168523i bk2: 12535a 165201i bk3: 12541a 170960i bk4: 12498a 172250i bk5: 12532a 177428i bk6: 12464a 179542i bk7: 12503a 174288i bk8: 12457a 181854i bk9: 12466a 186800i bk10: 12525a 179723i bk11: 12464a 173927i bk12: 12426a 176656i bk13: 12453a 178067i bk14: 12618a 170561i bk15: 12644a 172815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765671
Row_Buffer_Locality_read = 0.848734
Row_Buffer_Locality_write = 0.409428
Bank_Level_Parallism = 11.844585
Bank_Level_Parallism_Col = 8.731159
Bank_Level_Parallism_Ready = 3.490112
write_to_read_ratio_blp_rw_average = 0.585979
GrpLevelPara = 3.741338 

BW Util details:
bwutil = 0.727945 
total_CMD = 532109 
util_bw = 387346 
Wasted_Col = 112994 
Wasted_Row = 2244 
Idle = 29525 

BW Util Bottlenecks: 
RCDc_limit = 106552 
RCDWRc_limit = 83158 
WTRc_limit = 152505 
RTWc_limit = 650678 
CCDLc_limit = 135172 
rwq = 0 
CCDLc_limit_alone = 67083 
WTRc_limit_alone = 136180 
RTWc_limit_alone = 598914 

Commands details: 
total_CMD = 532109 
n_nop = 113766 
Read = 200422 
Write = 0 
L2_Alloc = 0 
L2_WB = 186924 
n_act = 57915 
n_pre = 57899 
n_ref = 0 
n_req = 247153 
total_req = 387346 

Dual Bus Interface Util: 
issued_total_row = 115814 
issued_total_col = 387346 
Row_Bus_Util =  0.217651 
CoL_Bus_Util = 0.727945 
Either_Row_CoL_Bus_Util = 0.786198 
Issued_on_Two_Bus_Simul_Util = 0.159398 
issued_two_Eff = 0.202745 
queue_avg = 56.879406 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.8794
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=532109 n_nop=113510 n_act=58088 n_pre=58072 n_ref_event=0 n_req=246902 n_rd=200149 n_rd_L2_A=0 n_write=0 n_wr_bk=187012 bw_util=0.7276
n_activity=505882 dram_eff=0.7653
bk0: 12607a 173620i bk1: 12604a 169186i bk2: 12522a 170826i bk3: 12523a 169500i bk4: 12480a 174914i bk5: 12520a 175774i bk6: 12438a 173407i bk7: 12480a 174927i bk8: 12451a 178347i bk9: 12495a 177735i bk10: 12461a 181236i bk11: 12524a 171274i bk12: 12413a 171984i bk13: 12436a 174264i bk14: 12548a 165672i bk15: 12647a 165784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764733
Row_Buffer_Locality_read = 0.847399
Row_Buffer_Locality_write = 0.410840
Bank_Level_Parallism = 11.905246
Bank_Level_Parallism_Col = 8.774080
Bank_Level_Parallism_Ready = 3.498041
write_to_read_ratio_blp_rw_average = 0.586885
GrpLevelPara = 3.746077 

BW Util details:
bwutil = 0.727597 
total_CMD = 532109 
util_bw = 387161 
Wasted_Col = 114023 
Wasted_Row = 2140 
Idle = 28785 

BW Util Bottlenecks: 
RCDc_limit = 107566 
RCDWRc_limit = 83830 
WTRc_limit = 153735 
RTWc_limit = 665762 
CCDLc_limit = 136368 
rwq = 0 
CCDLc_limit_alone = 68328 
WTRc_limit_alone = 137779 
RTWc_limit_alone = 613678 

Commands details: 
total_CMD = 532109 
n_nop = 113510 
Read = 200149 
Write = 0 
L2_Alloc = 0 
L2_WB = 187012 
n_act = 58088 
n_pre = 58072 
n_ref = 0 
n_req = 246902 
total_req = 387161 

Dual Bus Interface Util: 
issued_total_row = 116160 
issued_total_col = 387161 
Row_Bus_Util =  0.218301 
CoL_Bus_Util = 0.727597 
Either_Row_CoL_Bus_Util = 0.786679 
Issued_on_Two_Bus_Simul_Util = 0.159219 
issued_two_Eff = 0.202394 
queue_avg = 57.102322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.1023
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=532109 n_nop=115127 n_act=56860 n_pre=56844 n_ref_event=0 n_req=245564 n_rd=198822 n_rd_L2_A=0 n_write=0 n_wr_bk=186968 bw_util=0.725
n_activity=505404 dram_eff=0.7633
bk0: 12504a 181369i bk1: 12503a 182850i bk2: 12411a 171759i bk3: 12445a 179493i bk4: 12414a 181575i bk5: 12431a 182517i bk6: 12376a 189040i bk7: 12407a 186098i bk8: 12399a 187793i bk9: 12365a 188526i bk10: 12382a 186417i bk11: 12412a 182807i bk12: 12349a 176582i bk13: 12382a 180582i bk14: 12532a 179692i bk15: 12510a 178932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768451
Row_Buffer_Locality_read = 0.851244
Row_Buffer_Locality_write = 0.416285
Bank_Level_Parallism = 11.619391
Bank_Level_Parallism_Col = 8.608289
Bank_Level_Parallism_Ready = 3.484235
write_to_read_ratio_blp_rw_average = 0.587688
GrpLevelPara = 3.723214 

BW Util details:
bwutil = 0.725021 
total_CMD = 532109 
util_bw = 385790 
Wasted_Col = 114851 
Wasted_Row = 2249 
Idle = 29219 

BW Util Bottlenecks: 
RCDc_limit = 104879 
RCDWRc_limit = 82480 
WTRc_limit = 151324 
RTWc_limit = 637884 
CCDLc_limit = 132968 
rwq = 0 
CCDLc_limit_alone = 66808 
WTRc_limit_alone = 135359 
RTWc_limit_alone = 587689 

Commands details: 
total_CMD = 532109 
n_nop = 115127 
Read = 198822 
Write = 0 
L2_Alloc = 0 
L2_WB = 186968 
n_act = 56860 
n_pre = 56844 
n_ref = 0 
n_req = 245564 
total_req = 385790 

Dual Bus Interface Util: 
issued_total_row = 113704 
issued_total_col = 385790 
Row_Bus_Util =  0.213686 
CoL_Bus_Util = 0.725021 
Either_Row_CoL_Bus_Util = 0.783640 
Issued_on_Two_Bus_Simul_Util = 0.155066 
issued_two_Eff = 0.197879 
queue_avg = 54.228085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.2281
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=532109 n_nop=113933 n_act=57857 n_pre=57841 n_ref_event=0 n_req=246404 n_rd=199647 n_rd_L2_A=0 n_write=0 n_wr_bk=187028 bw_util=0.7267
n_activity=506031 dram_eff=0.7641
bk0: 12584a 175448i bk1: 12568a 173890i bk2: 12489a 172909i bk3: 12466a 169935i bk4: 12471a 172939i bk5: 12485a 182493i bk6: 12416a 177355i bk7: 12488a 178318i bk8: 12427a 178217i bk9: 12440a 187324i bk10: 12455a 182461i bk11: 12473a 172560i bk12: 12395a 178275i bk13: 12396a 171586i bk14: 12519a 169665i bk15: 12575a 165110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765195
Row_Buffer_Locality_read = 0.848002
Row_Buffer_Locality_write = 0.411618
Bank_Level_Parallism = 11.820042
Bank_Level_Parallism_Col = 8.717843
Bank_Level_Parallism_Ready = 3.489292
write_to_read_ratio_blp_rw_average = 0.584491
GrpLevelPara = 3.734591 

BW Util details:
bwutil = 0.726684 
total_CMD = 532109 
util_bw = 386675 
Wasted_Col = 114592 
Wasted_Row = 2256 
Idle = 28586 

BW Util Bottlenecks: 
RCDc_limit = 106785 
RCDWRc_limit = 84043 
WTRc_limit = 155016 
RTWc_limit = 652333 
CCDLc_limit = 135439 
rwq = 0 
CCDLc_limit_alone = 67309 
WTRc_limit_alone = 138544 
RTWc_limit_alone = 600675 

Commands details: 
total_CMD = 532109 
n_nop = 113933 
Read = 199647 
Write = 0 
L2_Alloc = 0 
L2_WB = 187028 
n_act = 57857 
n_pre = 57841 
n_ref = 0 
n_req = 246404 
total_req = 386675 

Dual Bus Interface Util: 
issued_total_row = 115698 
issued_total_col = 386675 
Row_Bus_Util =  0.217433 
CoL_Bus_Util = 0.726684 
Either_Row_CoL_Bus_Util = 0.785884 
Issued_on_Two_Bus_Simul_Util = 0.158233 
issued_two_Eff = 0.201343 
queue_avg = 55.973488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.9735
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=532109 n_nop=114066 n_act=57941 n_pre=57925 n_ref_event=0 n_req=245856 n_rd=199071 n_rd_L2_A=0 n_write=0 n_wr_bk=187140 bw_util=0.7258
n_activity=505183 dram_eff=0.7645
bk0: 12469a 174715i bk1: 12444a 173500i bk2: 12489a 173107i bk3: 12473a 170803i bk4: 12424a 175330i bk5: 12466a 175306i bk6: 12409a 180682i bk7: 12482a 179166i bk8: 12424a 178443i bk9: 12460a 185346i bk10: 12393a 184330i bk11: 12424a 178573i bk12: 12401a 178835i bk13: 12381a 174308i bk14: 12451a 172307i bk15: 12481a 169700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764330
Row_Buffer_Locality_read = 0.847858
Row_Buffer_Locality_write = 0.408913
Bank_Level_Parallism = 11.805979
Bank_Level_Parallism_Col = 8.696527
Bank_Level_Parallism_Ready = 3.486912
write_to_read_ratio_blp_rw_average = 0.587179
GrpLevelPara = 3.738177 

BW Util details:
bwutil = 0.725812 
total_CMD = 532109 
util_bw = 386211 
Wasted_Col = 114647 
Wasted_Row = 1866 
Idle = 29385 

BW Util Bottlenecks: 
RCDc_limit = 106739 
RCDWRc_limit = 83367 
WTRc_limit = 151977 
RTWc_limit = 653838 
CCDLc_limit = 134595 
rwq = 0 
CCDLc_limit_alone = 67856 
WTRc_limit_alone = 136386 
RTWc_limit_alone = 602690 

Commands details: 
total_CMD = 532109 
n_nop = 114066 
Read = 199071 
Write = 0 
L2_Alloc = 0 
L2_WB = 187140 
n_act = 57941 
n_pre = 57925 
n_ref = 0 
n_req = 245856 
total_req = 386211 

Dual Bus Interface Util: 
issued_total_row = 115866 
issued_total_col = 386211 
Row_Bus_Util =  0.217749 
CoL_Bus_Util = 0.725812 
Either_Row_CoL_Bus_Util = 0.785634 
Issued_on_Two_Bus_Simul_Util = 0.157926 
issued_two_Eff = 0.201018 
queue_avg = 55.305309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.3053
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 638624 -   mf: uid=69456844, sid4294967295:w4294967295, part=9, addr=0xc7c3cc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (638524), 
DRAM[9]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=532109 n_nop=114437 n_act=58204 n_pre=58188 n_ref_event=0 n_req=245745 n_rd=198978 n_rd_L2_A=0 n_write=0 n_wr_bk=187068 bw_util=0.7255
n_activity=504741 dram_eff=0.7648
bk0: 12478a 174750i bk1: 12430a 171181i bk2: 12430a 166051i bk3: 12479a 165920i bk4: 12401a 179088i bk5: 12456a 180417i bk6: 12416a 178286i bk7: 12450a 177217i bk8: 12451a 181564i bk9: 12437a 186358i bk10: 12404a 181860i bk11: 12377a 178157i bk12: 12377a 176186i bk13: 12429a 177682i bk14: 12489a 168125i bk15: 12474a 173834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763153
Row_Buffer_Locality_read = 0.847028
Row_Buffer_Locality_write = 0.406291
Bank_Level_Parallism = 11.824822
Bank_Level_Parallism_Col = 8.708755
Bank_Level_Parallism_Ready = 3.494179
write_to_read_ratio_blp_rw_average = 0.587182
GrpLevelPara = 3.738397 

BW Util details:
bwutil = 0.725502 
total_CMD = 532109 
util_bw = 386046 
Wasted_Col = 114670 
Wasted_Row = 1855 
Idle = 29538 

BW Util Bottlenecks: 
RCDc_limit = 106639 
RCDWRc_limit = 83990 
WTRc_limit = 154612 
RTWc_limit = 652288 
CCDLc_limit = 133661 
rwq = 0 
CCDLc_limit_alone = 66274 
WTRc_limit_alone = 138002 
RTWc_limit_alone = 601511 

Commands details: 
total_CMD = 532109 
n_nop = 114437 
Read = 198978 
Write = 0 
L2_Alloc = 0 
L2_WB = 187068 
n_act = 58204 
n_pre = 58188 
n_ref = 0 
n_req = 245745 
total_req = 386046 

Dual Bus Interface Util: 
issued_total_row = 116392 
issued_total_col = 386046 
Row_Bus_Util =  0.218737 
CoL_Bus_Util = 0.725502 
Either_Row_CoL_Bus_Util = 0.784937 
Issued_on_Two_Bus_Simul_Util = 0.159302 
issued_two_Eff = 0.202949 
queue_avg = 55.509167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.5092
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=532109 n_nop=114110 n_act=58077 n_pre=58061 n_ref_event=0 n_req=245844 n_rd=199069 n_rd_L2_A=0 n_write=0 n_wr_bk=187100 bw_util=0.7257
n_activity=505125 dram_eff=0.7645
bk0: 12480a 178758i bk1: 12461a 176019i bk2: 12471a 170291i bk3: 12489a 173013i bk4: 12432a 177777i bk5: 12421a 180442i bk6: 12402a 171291i bk7: 12507a 172911i bk8: 12418a 172181i bk9: 12464a 182523i bk10: 12392a 176070i bk11: 12419a 170880i bk12: 12395a 178089i bk13: 12397a 172573i bk14: 12440a 169376i bk15: 12481a 171905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763765
Row_Buffer_Locality_read = 0.846752
Row_Buffer_Locality_write = 0.410583
Bank_Level_Parallism = 11.866567
Bank_Level_Parallism_Col = 8.743909
Bank_Level_Parallism_Ready = 3.522522
write_to_read_ratio_blp_rw_average = 0.586624
GrpLevelPara = 3.742049 

BW Util details:
bwutil = 0.725733 
total_CMD = 532109 
util_bw = 386169 
Wasted_Col = 114626 
Wasted_Row = 1919 
Idle = 29395 

BW Util Bottlenecks: 
RCDc_limit = 108278 
RCDWRc_limit = 84565 
WTRc_limit = 151716 
RTWc_limit = 662515 
CCDLc_limit = 135151 
rwq = 0 
CCDLc_limit_alone = 68341 
WTRc_limit_alone = 136236 
RTWc_limit_alone = 611185 

Commands details: 
total_CMD = 532109 
n_nop = 114110 
Read = 199069 
Write = 0 
L2_Alloc = 0 
L2_WB = 187100 
n_act = 58077 
n_pre = 58061 
n_ref = 0 
n_req = 245844 
total_req = 386169 

Dual Bus Interface Util: 
issued_total_row = 116138 
issued_total_col = 386169 
Row_Bus_Util =  0.218260 
CoL_Bus_Util = 0.725733 
Either_Row_CoL_Bus_Util = 0.785551 
Issued_on_Two_Bus_Simul_Util = 0.158441 
issued_two_Eff = 0.201694 
queue_avg = 55.802849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.8028
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=532109 n_nop=115016 n_act=57278 n_pre=57262 n_ref_event=0 n_req=245364 n_rd=198585 n_rd_L2_A=0 n_write=0 n_wr_bk=187116 bw_util=0.7249
n_activity=504439 dram_eff=0.7646
bk0: 12424a 178988i bk1: 12436a 178793i bk2: 12429a 172302i bk3: 12463a 178228i bk4: 12383a 181594i bk5: 12406a 179552i bk6: 12374a 185467i bk7: 12407a 185559i bk8: 12424a 178941i bk9: 12381a 188792i bk10: 12418a 183190i bk11: 12390a 180976i bk12: 12339a 182880i bk13: 12387a 183742i bk14: 12454a 174492i bk15: 12470a 177145i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766559
Row_Buffer_Locality_read = 0.849913
Row_Buffer_Locality_write = 0.412707
Bank_Level_Parallism = 11.683703
Bank_Level_Parallism_Col = 8.618315
Bank_Level_Parallism_Ready = 3.461661
write_to_read_ratio_blp_rw_average = 0.585565
GrpLevelPara = 3.725088 

BW Util details:
bwutil = 0.724853 
total_CMD = 532109 
util_bw = 385701 
Wasted_Col = 114763 
Wasted_Row = 1814 
Idle = 29831 

BW Util Bottlenecks: 
RCDc_limit = 104747 
RCDWRc_limit = 84048 
WTRc_limit = 153212 
RTWc_limit = 641696 
CCDLc_limit = 130560 
rwq = 0 
CCDLc_limit_alone = 65990 
WTRc_limit_alone = 137268 
RTWc_limit_alone = 593070 

Commands details: 
total_CMD = 532109 
n_nop = 115016 
Read = 198585 
Write = 0 
L2_Alloc = 0 
L2_WB = 187116 
n_act = 57278 
n_pre = 57262 
n_ref = 0 
n_req = 245364 
total_req = 385701 

Dual Bus Interface Util: 
issued_total_row = 114540 
issued_total_col = 385701 
Row_Bus_Util =  0.215257 
CoL_Bus_Util = 0.724853 
Either_Row_CoL_Bus_Util = 0.783849 
Issued_on_Two_Bus_Simul_Util = 0.156261 
issued_two_Eff = 0.199351 
queue_avg = 54.751209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.7512
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=532109 n_nop=113335 n_act=58900 n_pre=58884 n_ref_event=0 n_req=246523 n_rd=199787 n_rd_L2_A=0 n_write=0 n_wr_bk=186944 bw_util=0.7268
n_activity=505837 dram_eff=0.7645
bk0: 12500a 170087i bk1: 12524a 168909i bk2: 12502a 158962i bk3: 12519a 168202i bk4: 12446a 167356i bk5: 12490a 169660i bk6: 12449a 169428i bk7: 12487a 169214i bk8: 12520a 170651i bk9: 12480a 174143i bk10: 12437a 170924i bk11: 12443a 169689i bk12: 12413a 167244i bk13: 12508a 168908i bk14: 12530a 164245i bk15: 12539a 163054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.761077
Row_Buffer_Locality_read = 0.842813
Row_Buffer_Locality_write = 0.411674
Bank_Level_Parallism = 12.070261
Bank_Level_Parallism_Col = 8.873259
Bank_Level_Parallism_Ready = 3.522495
write_to_read_ratio_blp_rw_average = 0.587026
GrpLevelPara = 3.759180 

BW Util details:
bwutil = 0.726789 
total_CMD = 532109 
util_bw = 386731 
Wasted_Col = 113940 
Wasted_Row = 2184 
Idle = 29254 

BW Util Bottlenecks: 
RCDc_limit = 111180 
RCDWRc_limit = 84016 
WTRc_limit = 154671 
RTWc_limit = 675802 
CCDLc_limit = 139609 
rwq = 0 
CCDLc_limit_alone = 69359 
WTRc_limit_alone = 138183 
RTWc_limit_alone = 622040 

Commands details: 
total_CMD = 532109 
n_nop = 113335 
Read = 199787 
Write = 0 
L2_Alloc = 0 
L2_WB = 186944 
n_act = 58900 
n_pre = 58884 
n_ref = 0 
n_req = 246523 
total_req = 386731 

Dual Bus Interface Util: 
issued_total_row = 117784 
issued_total_col = 386731 
Row_Bus_Util =  0.221353 
CoL_Bus_Util = 0.726789 
Either_Row_CoL_Bus_Util = 0.787008 
Issued_on_Two_Bus_Simul_Util = 0.161134 
issued_two_Eff = 0.204743 
queue_avg = 57.848057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.8481
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=532109 n_nop=113556 n_act=57840 n_pre=57824 n_ref_event=0 n_req=247047 n_rd=200286 n_rd_L2_A=0 n_write=0 n_wr_bk=187044 bw_util=0.7279
n_activity=506233 dram_eff=0.7651
bk0: 12562a 168760i bk1: 12561a 171657i bk2: 12607a 168222i bk3: 12547a 172244i bk4: 12476a 175748i bk5: 12501a 175080i bk6: 12451a 174895i bk7: 12565a 174548i bk8: 12469a 178307i bk9: 12566a 184001i bk10: 12508a 175235i bk11: 12480a 174798i bk12: 12442a 178733i bk13: 12480a 173985i bk14: 12519a 168094i bk15: 12552a 168032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765875
Row_Buffer_Locality_read = 0.848177
Row_Buffer_Locality_write = 0.413357
Bank_Level_Parallism = 11.876170
Bank_Level_Parallism_Col = 8.765898
Bank_Level_Parallism_Ready = 3.504642
write_to_read_ratio_blp_rw_average = 0.591408
GrpLevelPara = 3.740668 

BW Util details:
bwutil = 0.727915 
total_CMD = 532109 
util_bw = 387330 
Wasted_Col = 113801 
Wasted_Row = 2268 
Idle = 28710 

BW Util Bottlenecks: 
RCDc_limit = 107273 
RCDWRc_limit = 82400 
WTRc_limit = 145908 
RTWc_limit = 668476 
CCDLc_limit = 135957 
rwq = 0 
CCDLc_limit_alone = 68031 
WTRc_limit_alone = 130733 
RTWc_limit_alone = 615725 

Commands details: 
total_CMD = 532109 
n_nop = 113556 
Read = 200286 
Write = 0 
L2_Alloc = 0 
L2_WB = 187044 
n_act = 57840 
n_pre = 57824 
n_ref = 0 
n_req = 247047 
total_req = 387330 

Dual Bus Interface Util: 
issued_total_row = 115664 
issued_total_col = 387330 
Row_Bus_Util =  0.217369 
CoL_Bus_Util = 0.727915 
Either_Row_CoL_Bus_Util = 0.786593 
Issued_on_Two_Bus_Simul_Util = 0.158691 
issued_two_Eff = 0.201745 
queue_avg = 57.047741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.0477
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=532109 n_nop=115118 n_act=57016 n_pre=57000 n_ref_event=0 n_req=245630 n_rd=198864 n_rd_L2_A=0 n_write=0 n_wr_bk=187064 bw_util=0.7253
n_activity=505042 dram_eff=0.7642
bk0: 12461a 180896i bk1: 12458a 176790i bk2: 12446a 176881i bk3: 12470a 176865i bk4: 12403a 183219i bk5: 12429a 179464i bk6: 12383a 185930i bk7: 12422a 181980i bk8: 12473a 185231i bk9: 12426a 189265i bk10: 12408a 187501i bk11: 12396a 190699i bk12: 12355a 176244i bk13: 12418a 181391i bk14: 12443a 178661i bk15: 12473a 179890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767879
Row_Buffer_Locality_read = 0.850596
Row_Buffer_Locality_write = 0.416136
Bank_Level_Parallism = 11.637444
Bank_Level_Parallism_Col = 8.607772
Bank_Level_Parallism_Ready = 3.455339
write_to_read_ratio_blp_rw_average = 0.585379
GrpLevelPara = 3.721952 

BW Util details:
bwutil = 0.725280 
total_CMD = 532109 
util_bw = 385928 
Wasted_Col = 114676 
Wasted_Row = 1952 
Idle = 29553 

BW Util Bottlenecks: 
RCDc_limit = 104045 
RCDWRc_limit = 81481 
WTRc_limit = 149791 
RTWc_limit = 639825 
CCDLc_limit = 133373 
rwq = 0 
CCDLc_limit_alone = 67967 
WTRc_limit_alone = 134024 
RTWc_limit_alone = 590186 

Commands details: 
total_CMD = 532109 
n_nop = 115118 
Read = 198864 
Write = 0 
L2_Alloc = 0 
L2_WB = 187064 
n_act = 57016 
n_pre = 57000 
n_ref = 0 
n_req = 245630 
total_req = 385928 

Dual Bus Interface Util: 
issued_total_row = 114016 
issued_total_col = 385928 
Row_Bus_Util =  0.214272 
CoL_Bus_Util = 0.725280 
Either_Row_CoL_Bus_Util = 0.783657 
Issued_on_Two_Bus_Simul_Util = 0.155895 
issued_two_Eff = 0.198932 
queue_avg = 54.386600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.3866
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=532109 n_nop=113726 n_act=58097 n_pre=58081 n_ref_event=0 n_req=246611 n_rd=199845 n_rd_L2_A=0 n_write=0 n_wr_bk=187064 bw_util=0.7271
n_activity=505906 dram_eff=0.7648
bk0: 12529a 177038i bk1: 12508a 177351i bk2: 12586a 169687i bk3: 12535a 168231i bk4: 12480a 171170i bk5: 12474a 174122i bk6: 12435a 176493i bk7: 12516a 175521i bk8: 12495a 177427i bk9: 12505a 182606i bk10: 12471a 178835i bk11: 12466a 173210i bk12: 12436a 178051i bk13: 12425a 178769i bk14: 12485a 171395i bk15: 12499a 170926i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764418
Row_Buffer_Locality_read = 0.847617
Row_Buffer_Locality_write = 0.408887
Bank_Level_Parallism = 11.840708
Bank_Level_Parallism_Col = 8.723212
Bank_Level_Parallism_Ready = 3.495768
write_to_read_ratio_blp_rw_average = 0.586926
GrpLevelPara = 3.737357 

BW Util details:
bwutil = 0.727124 
total_CMD = 532109 
util_bw = 386909 
Wasted_Col = 114317 
Wasted_Row = 2082 
Idle = 28801 

BW Util Bottlenecks: 
RCDc_limit = 106778 
RCDWRc_limit = 83950 
WTRc_limit = 151617 
RTWc_limit = 656218 
CCDLc_limit = 134731 
rwq = 0 
CCDLc_limit_alone = 67412 
WTRc_limit_alone = 135493 
RTWc_limit_alone = 605023 

Commands details: 
total_CMD = 532109 
n_nop = 113726 
Read = 199845 
Write = 0 
L2_Alloc = 0 
L2_WB = 187064 
n_act = 58097 
n_pre = 58081 
n_ref = 0 
n_req = 246611 
total_req = 386909 

Dual Bus Interface Util: 
issued_total_row = 116178 
issued_total_col = 386909 
Row_Bus_Util =  0.218335 
CoL_Bus_Util = 0.727124 
Either_Row_CoL_Bus_Util = 0.786273 
Issued_on_Two_Bus_Simul_Util = 0.159185 
issued_two_Eff = 0.202456 
queue_avg = 56.306015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.306
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=532109 n_nop=114445 n_act=57472 n_pre=57456 n_ref_event=0 n_req=245810 n_rd=199012 n_rd_L2_A=0 n_write=0 n_wr_bk=187192 bw_util=0.7258
n_activity=505016 dram_eff=0.7647
bk0: 12498a 176209i bk1: 12448a 181363i bk2: 12459a 169901i bk3: 12458a 172175i bk4: 12440a 174588i bk5: 12476a 176311i bk6: 12448a 174126i bk7: 12482a 179244i bk8: 12403a 182396i bk9: 12442a 188027i bk10: 12395a 178033i bk11: 12396a 174515i bk12: 12370a 181672i bk13: 12366a 179949i bk14: 12491a 167888i bk15: 12440a 169221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766193
Row_Buffer_Locality_read = 0.848607
Row_Buffer_Locality_write = 0.415723
Bank_Level_Parallism = 11.800491
Bank_Level_Parallism_Col = 8.725249
Bank_Level_Parallism_Ready = 3.512858
write_to_read_ratio_blp_rw_average = 0.586927
GrpLevelPara = 3.734718 

BW Util details:
bwutil = 0.725799 
total_CMD = 532109 
util_bw = 386204 
Wasted_Col = 114789 
Wasted_Row = 1862 
Idle = 29254 

BW Util Bottlenecks: 
RCDc_limit = 106376 
RCDWRc_limit = 83169 
WTRc_limit = 151043 
RTWc_limit = 658910 
CCDLc_limit = 134642 
rwq = 0 
CCDLc_limit_alone = 67212 
WTRc_limit_alone = 135030 
RTWc_limit_alone = 607493 

Commands details: 
total_CMD = 532109 
n_nop = 114445 
Read = 199012 
Write = 0 
L2_Alloc = 0 
L2_WB = 187192 
n_act = 57472 
n_pre = 57456 
n_ref = 0 
n_req = 245810 
total_req = 386204 

Dual Bus Interface Util: 
issued_total_row = 114928 
issued_total_col = 386204 
Row_Bus_Util =  0.215986 
CoL_Bus_Util = 0.725799 
Either_Row_CoL_Bus_Util = 0.784922 
Issued_on_Two_Bus_Simul_Util = 0.156863 
issued_two_Eff = 0.199845 
queue_avg = 55.211899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.2119
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=532109 n_nop=114714 n_act=57753 n_pre=57737 n_ref_event=0 n_req=245782 n_rd=199012 n_rd_L2_A=0 n_write=0 n_wr_bk=187080 bw_util=0.7256
n_activity=505156 dram_eff=0.7643
bk0: 12451a 174983i bk1: 12453a 169436i bk2: 12465a 168653i bk3: 12504a 170335i bk4: 12392a 170264i bk5: 12417a 179345i bk6: 12413a 181747i bk7: 12426a 180622i bk8: 12471a 179881i bk9: 12429a 182805i bk10: 12432a 175927i bk11: 12384a 173269i bk12: 12370a 177523i bk13: 12431a 175693i bk14: 12460a 171929i bk15: 12514a 170756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765023
Row_Buffer_Locality_read = 0.848175
Row_Buffer_Locality_write = 0.411204
Bank_Level_Parallism = 11.845410
Bank_Level_Parallism_Col = 8.751656
Bank_Level_Parallism_Ready = 3.518636
write_to_read_ratio_blp_rw_average = 0.586824
GrpLevelPara = 3.739322 

BW Util details:
bwutil = 0.725588 
total_CMD = 532109 
util_bw = 386092 
Wasted_Col = 114531 
Wasted_Row = 2218 
Idle = 29268 

BW Util Bottlenecks: 
RCDc_limit = 106563 
RCDWRc_limit = 83781 
WTRc_limit = 154818 
RTWc_limit = 656712 
CCDLc_limit = 135514 
rwq = 0 
CCDLc_limit_alone = 67850 
WTRc_limit_alone = 138523 
RTWc_limit_alone = 605343 

Commands details: 
total_CMD = 532109 
n_nop = 114714 
Read = 199012 
Write = 0 
L2_Alloc = 0 
L2_WB = 187080 
n_act = 57753 
n_pre = 57737 
n_ref = 0 
n_req = 245782 
total_req = 386092 

Dual Bus Interface Util: 
issued_total_row = 115490 
issued_total_col = 386092 
Row_Bus_Util =  0.217042 
CoL_Bus_Util = 0.725588 
Either_Row_CoL_Bus_Util = 0.784416 
Issued_on_Two_Bus_Simul_Util = 0.158214 
issued_two_Eff = 0.201696 
queue_avg = 55.580433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.5804
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=532109 n_nop=113937 n_act=57997 n_pre=57981 n_ref_event=0 n_req=245951 n_rd=199162 n_rd_L2_A=0 n_write=0 n_wr_bk=187156 bw_util=0.726
n_activity=505270 dram_eff=0.7646
bk0: 12515a 179318i bk1: 12443a 181103i bk2: 12510a 166980i bk3: 12478a 170973i bk4: 12429a 178233i bk5: 12494a 183324i bk6: 12414a 175769i bk7: 12484a 175450i bk8: 12384a 179588i bk9: 12456a 185439i bk10: 12401a 177836i bk11: 12433a 175587i bk12: 12381a 178536i bk13: 12391a 177058i bk14: 12500a 173216i bk15: 12449a 165714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764193
Row_Buffer_Locality_read = 0.847119
Row_Buffer_Locality_write = 0.411208
Bank_Level_Parallism = 11.798862
Bank_Level_Parallism_Col = 8.695808
Bank_Level_Parallism_Ready = 3.475352
write_to_read_ratio_blp_rw_average = 0.586147
GrpLevelPara = 3.740377 

BW Util details:
bwutil = 0.726013 
total_CMD = 532109 
util_bw = 386318 
Wasted_Col = 114649 
Wasted_Row = 2096 
Idle = 29046 

BW Util Bottlenecks: 
RCDc_limit = 107608 
RCDWRc_limit = 83831 
WTRc_limit = 153341 
RTWc_limit = 652780 
CCDLc_limit = 135547 
rwq = 0 
CCDLc_limit_alone = 68389 
WTRc_limit_alone = 137282 
RTWc_limit_alone = 601681 

Commands details: 
total_CMD = 532109 
n_nop = 113937 
Read = 199162 
Write = 0 
L2_Alloc = 0 
L2_WB = 187156 
n_act = 57997 
n_pre = 57981 
n_ref = 0 
n_req = 245951 
total_req = 386318 

Dual Bus Interface Util: 
issued_total_row = 115978 
issued_total_col = 386318 
Row_Bus_Util =  0.217959 
CoL_Bus_Util = 0.726013 
Either_Row_CoL_Bus_Util = 0.785877 
Issued_on_Two_Bus_Simul_Util = 0.158095 
issued_two_Eff = 0.201171 
queue_avg = 55.612289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.6123
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=532109 n_nop=114961 n_act=57257 n_pre=57241 n_ref_event=0 n_req=245381 n_rd=198608 n_rd_L2_A=0 n_write=0 n_wr_bk=187092 bw_util=0.7249
n_activity=504555 dram_eff=0.7644
bk0: 12439a 183391i bk1: 12433a 177517i bk2: 12444a 174201i bk3: 12502a 173960i bk4: 12403a 176175i bk5: 12378a 180446i bk6: 12368a 178781i bk7: 12395a 181823i bk8: 12451a 178232i bk9: 12390a 188899i bk10: 12407a 182754i bk11: 12372a 176591i bk12: 12347a 179011i bk13: 12393a 178369i bk14: 12435a 171253i bk15: 12451a 170663i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766661
Row_Buffer_Locality_read = 0.849638
Row_Buffer_Locality_write = 0.414320
Bank_Level_Parallism = 11.758149
Bank_Level_Parallism_Col = 8.697035
Bank_Level_Parallism_Ready = 3.493093
write_to_read_ratio_blp_rw_average = 0.588024
GrpLevelPara = 3.735269 

BW Util details:
bwutil = 0.724851 
total_CMD = 532109 
util_bw = 385700 
Wasted_Col = 115143 
Wasted_Row = 1537 
Idle = 29729 

BW Util Bottlenecks: 
RCDc_limit = 104849 
RCDWRc_limit = 83451 
WTRc_limit = 151783 
RTWc_limit = 651720 
CCDLc_limit = 133921 
rwq = 0 
CCDLc_limit_alone = 68173 
WTRc_limit_alone = 136316 
RTWc_limit_alone = 601439 

Commands details: 
total_CMD = 532109 
n_nop = 114961 
Read = 198608 
Write = 0 
L2_Alloc = 0 
L2_WB = 187092 
n_act = 57257 
n_pre = 57241 
n_ref = 0 
n_req = 245381 
total_req = 385700 

Dual Bus Interface Util: 
issued_total_row = 114498 
issued_total_col = 385700 
Row_Bus_Util =  0.215178 
CoL_Bus_Util = 0.724851 
Either_Row_CoL_Bus_Util = 0.783952 
Issued_on_Two_Bus_Simul_Util = 0.156077 
issued_two_Eff = 0.199090 
queue_avg = 54.537247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.5372
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=532109 n_nop=113502 n_act=58005 n_pre=57989 n_ref_event=0 n_req=247160 n_rd=200423 n_rd_L2_A=0 n_write=0 n_wr_bk=186948 bw_util=0.728
n_activity=505184 dram_eff=0.7668
bk0: 12549a 174621i bk1: 12589a 168169i bk2: 12594a 162205i bk3: 12559a 168429i bk4: 12497a 174283i bk5: 12503a 172849i bk6: 12495a 175598i bk7: 12515a 174542i bk8: 12568a 172742i bk9: 12579a 179531i bk10: 12500a 179810i bk11: 12436a 180217i bk12: 12442a 174291i bk13: 12551a 176900i bk14: 12512a 169989i bk15: 12534a 169965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765314
Row_Buffer_Locality_read = 0.847747
Row_Buffer_Locality_write = 0.411815
Bank_Level_Parallism = 11.917182
Bank_Level_Parallism_Col = 8.789098
Bank_Level_Parallism_Ready = 3.516652
write_to_read_ratio_blp_rw_average = 0.585596
GrpLevelPara = 3.742655 

BW Util details:
bwutil = 0.727992 
total_CMD = 532109 
util_bw = 387371 
Wasted_Col = 112754 
Wasted_Row = 2239 
Idle = 29745 

BW Util Bottlenecks: 
RCDc_limit = 107018 
RCDWRc_limit = 81905 
WTRc_limit = 153639 
RTWc_limit = 651817 
CCDLc_limit = 135366 
rwq = 0 
CCDLc_limit_alone = 67855 
WTRc_limit_alone = 137404 
RTWc_limit_alone = 600541 

Commands details: 
total_CMD = 532109 
n_nop = 113502 
Read = 200423 
Write = 0 
L2_Alloc = 0 
L2_WB = 186948 
n_act = 58005 
n_pre = 57989 
n_ref = 0 
n_req = 247160 
total_req = 387371 

Dual Bus Interface Util: 
issued_total_row = 115994 
issued_total_col = 387371 
Row_Bus_Util =  0.217989 
CoL_Bus_Util = 0.727992 
Either_Row_CoL_Bus_Util = 0.786694 
Issued_on_Two_Bus_Simul_Util = 0.159287 
issued_two_Eff = 0.202476 
queue_avg = 56.943676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.9437
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=532109 n_nop=113655 n_act=57858 n_pre=57842 n_ref_event=0 n_req=246999 n_rd=200249 n_rd_L2_A=0 n_write=0 n_wr_bk=187000 bw_util=0.7278
n_activity=505934 dram_eff=0.7654
bk0: 12581a 170577i bk1: 12538a 171681i bk2: 12556a 166971i bk3: 12550a 169017i bk4: 12450a 174556i bk5: 12542a 176248i bk6: 12471a 170101i bk7: 12588a 177673i bk8: 12456a 178151i bk9: 12536a 182970i bk10: 12462a 181273i bk11: 12514a 174336i bk12: 12444a 177030i bk13: 12471a 180793i bk14: 12539a 165607i bk15: 12551a 164229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765756
Row_Buffer_Locality_read = 0.848219
Row_Buffer_Locality_write = 0.412535
Bank_Level_Parallism = 11.883599
Bank_Level_Parallism_Col = 8.777792
Bank_Level_Parallism_Ready = 3.517855
write_to_read_ratio_blp_rw_average = 0.587487
GrpLevelPara = 3.742922 

BW Util details:
bwutil = 0.727763 
total_CMD = 532109 
util_bw = 387249 
Wasted_Col = 113603 
Wasted_Row = 2323 
Idle = 28934 

BW Util Bottlenecks: 
RCDc_limit = 107445 
RCDWRc_limit = 82646 
WTRc_limit = 152113 
RTWc_limit = 659650 
CCDLc_limit = 136369 
rwq = 0 
CCDLc_limit_alone = 68078 
WTRc_limit_alone = 136090 
RTWc_limit_alone = 607382 

Commands details: 
total_CMD = 532109 
n_nop = 113655 
Read = 200249 
Write = 0 
L2_Alloc = 0 
L2_WB = 187000 
n_act = 57858 
n_pre = 57842 
n_ref = 0 
n_req = 246999 
total_req = 387249 

Dual Bus Interface Util: 
issued_total_row = 115700 
issued_total_col = 387249 
Row_Bus_Util =  0.217437 
CoL_Bus_Util = 0.727763 
Either_Row_CoL_Bus_Util = 0.786407 
Issued_on_Two_Bus_Simul_Util = 0.158793 
issued_two_Eff = 0.201922 
queue_avg = 57.047092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.0471
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=532109 n_nop=114749 n_act=57018 n_pre=57002 n_ref_event=0 n_req=245559 n_rd=198813 n_rd_L2_A=0 n_write=0 n_wr_bk=186984 bw_util=0.725
n_activity=505698 dram_eff=0.7629
bk0: 12430a 183600i bk1: 12481a 178829i bk2: 12478a 175764i bk3: 12486a 174248i bk4: 12400a 180881i bk5: 12362a 180867i bk6: 12413a 182683i bk7: 12418a 183511i bk8: 12496a 179936i bk9: 12419a 190307i bk10: 12404a 185899i bk11: 12378a 185391i bk12: 12356a 182279i bk13: 12422a 181929i bk14: 12424a 173825i bk15: 12446a 179997i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767803
Row_Buffer_Locality_read = 0.850281
Row_Buffer_Locality_write = 0.417020
Bank_Level_Parallism = 11.646852
Bank_Level_Parallism_Col = 8.620093
Bank_Level_Parallism_Ready = 3.469633
write_to_read_ratio_blp_rw_average = 0.589139
GrpLevelPara = 3.731211 

BW Util details:
bwutil = 0.725034 
total_CMD = 532109 
util_bw = 385797 
Wasted_Col = 115236 
Wasted_Row = 2052 
Idle = 29024 

BW Util Bottlenecks: 
RCDc_limit = 104988 
RCDWRc_limit = 83259 
WTRc_limit = 150940 
RTWc_limit = 647298 
CCDLc_limit = 132964 
rwq = 0 
CCDLc_limit_alone = 66757 
WTRc_limit_alone = 135112 
RTWc_limit_alone = 596919 

Commands details: 
total_CMD = 532109 
n_nop = 114749 
Read = 198813 
Write = 0 
L2_Alloc = 0 
L2_WB = 186984 
n_act = 57018 
n_pre = 57002 
n_ref = 0 
n_req = 245559 
total_req = 385797 

Dual Bus Interface Util: 
issued_total_row = 114020 
issued_total_col = 385797 
Row_Bus_Util =  0.214279 
CoL_Bus_Util = 0.725034 
Either_Row_CoL_Bus_Util = 0.784351 
Issued_on_Two_Bus_Simul_Util = 0.154963 
issued_two_Eff = 0.197568 
queue_avg = 54.486580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.4866
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=532109 n_nop=113598 n_act=57875 n_pre=57859 n_ref_event=0 n_req=246568 n_rd=199809 n_rd_L2_A=0 n_write=0 n_wr_bk=187036 bw_util=0.727
n_activity=506023 dram_eff=0.7645
bk0: 12578a 173245i bk1: 12533a 178422i bk2: 12551a 167478i bk3: 12560a 165861i bk4: 12436a 176257i bk5: 12522a 180791i bk6: 12419a 175528i bk7: 12518a 171561i bk8: 12439a 177771i bk9: 12500a 182670i bk10: 12431a 179213i bk11: 12455a 179761i bk12: 12420a 177654i bk13: 12431a 180080i bk14: 12501a 173622i bk15: 12515a 168934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765278
Row_Buffer_Locality_read = 0.848135
Row_Buffer_Locality_write = 0.411215
Bank_Level_Parallism = 11.822441
Bank_Level_Parallism_Col = 8.716909
Bank_Level_Parallism_Ready = 3.480092
write_to_read_ratio_blp_rw_average = 0.585296
GrpLevelPara = 3.740865 

BW Util details:
bwutil = 0.727003 
total_CMD = 532109 
util_bw = 386845 
Wasted_Col = 114412 
Wasted_Row = 2147 
Idle = 28705 

BW Util Bottlenecks: 
RCDc_limit = 107679 
RCDWRc_limit = 83514 
WTRc_limit = 154965 
RTWc_limit = 651221 
CCDLc_limit = 136062 
rwq = 0 
CCDLc_limit_alone = 68613 
WTRc_limit_alone = 138607 
RTWc_limit_alone = 600130 

Commands details: 
total_CMD = 532109 
n_nop = 113598 
Read = 199809 
Write = 0 
L2_Alloc = 0 
L2_WB = 187036 
n_act = 57875 
n_pre = 57859 
n_ref = 0 
n_req = 246568 
total_req = 386845 

Dual Bus Interface Util: 
issued_total_row = 115734 
issued_total_col = 386845 
Row_Bus_Util =  0.217501 
CoL_Bus_Util = 0.727003 
Either_Row_CoL_Bus_Util = 0.786514 
Issued_on_Two_Bus_Simul_Util = 0.157990 
issued_two_Eff = 0.200874 
queue_avg = 56.380672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.3807
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=532109 n_nop=114287 n_act=57451 n_pre=57435 n_ref_event=0 n_req=246041 n_rd=199264 n_rd_L2_A=0 n_write=0 n_wr_bk=187108 bw_util=0.7261
n_activity=505921 dram_eff=0.7637
bk0: 12553a 180867i bk1: 12518a 177819i bk2: 12457a 171824i bk3: 12421a 174295i bk4: 12454a 177678i bk5: 12509a 182314i bk6: 12412a 179551i bk7: 12452a 177674i bk8: 12390a 179952i bk9: 12439a 182170i bk10: 12442a 189144i bk11: 12451a 183119i bk12: 12361a 185084i bk13: 12345a 178036i bk14: 12524a 172073i bk15: 12536a 177624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766498
Row_Buffer_Locality_read = 0.849029
Row_Buffer_Locality_write = 0.414926
Bank_Level_Parallism = 11.701412
Bank_Level_Parallism_Col = 8.646292
Bank_Level_Parallism_Ready = 3.487678
write_to_read_ratio_blp_rw_average = 0.582730
GrpLevelPara = 3.732428 

BW Util details:
bwutil = 0.726114 
total_CMD = 532109 
util_bw = 386372 
Wasted_Col = 114706 
Wasted_Row = 2328 
Idle = 28703 

BW Util Bottlenecks: 
RCDc_limit = 105277 
RCDWRc_limit = 83014 
WTRc_limit = 152083 
RTWc_limit = 642269 
CCDLc_limit = 131675 
rwq = 0 
CCDLc_limit_alone = 66194 
WTRc_limit_alone = 136134 
RTWc_limit_alone = 592737 

Commands details: 
total_CMD = 532109 
n_nop = 114287 
Read = 199264 
Write = 0 
L2_Alloc = 0 
L2_WB = 187108 
n_act = 57451 
n_pre = 57435 
n_ref = 0 
n_req = 246041 
total_req = 386372 

Dual Bus Interface Util: 
issued_total_row = 114886 
issued_total_col = 386372 
Row_Bus_Util =  0.215907 
CoL_Bus_Util = 0.726114 
Either_Row_CoL_Bus_Util = 0.785219 
Issued_on_Two_Bus_Simul_Util = 0.156802 
issued_two_Eff = 0.199693 
queue_avg = 55.226231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.2262
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 638540 -   mf: uid=69456843, sid4294967295:w4294967295, part=25, addr=0xc7c3dc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (638440), 
DRAM[25]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=532109 n_nop=114651 n_act=57785 n_pre=57769 n_ref_event=0 n_req=245891 n_rd=199133 n_rd_L2_A=0 n_write=0 n_wr_bk=187032 bw_util=0.7257
n_activity=505293 dram_eff=0.7642
bk0: 12485a 175719i bk1: 12523a 170689i bk2: 12426a 173378i bk3: 12508a 173928i bk4: 12457a 174662i bk5: 12445a 179511i bk6: 12369a 180564i bk7: 12392a 180600i bk8: 12492a 178728i bk9: 12388a 184933i bk10: 12450a 180052i bk11: 12403a 176397i bk12: 12354a 175059i bk13: 12417a 178556i bk14: 12477a 169529i bk15: 12547a 168669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764997
Row_Buffer_Locality_read = 0.847855
Row_Buffer_Locality_write = 0.412122
Bank_Level_Parallism = 11.807234
Bank_Level_Parallism_Col = 8.713088
Bank_Level_Parallism_Ready = 3.487685
write_to_read_ratio_blp_rw_average = 0.584718
GrpLevelPara = 3.735525 

BW Util details:
bwutil = 0.725725 
total_CMD = 532109 
util_bw = 386165 
Wasted_Col = 114493 
Wasted_Row = 2310 
Idle = 29141 

BW Util Bottlenecks: 
RCDc_limit = 106013 
RCDWRc_limit = 82596 
WTRc_limit = 152877 
RTWc_limit = 651064 
CCDLc_limit = 136225 
rwq = 0 
CCDLc_limit_alone = 68255 
WTRc_limit_alone = 136237 
RTWc_limit_alone = 599734 

Commands details: 
total_CMD = 532109 
n_nop = 114651 
Read = 199133 
Write = 0 
L2_Alloc = 0 
L2_WB = 187032 
n_act = 57785 
n_pre = 57769 
n_ref = 0 
n_req = 245891 
total_req = 386165 

Dual Bus Interface Util: 
issued_total_row = 115554 
issued_total_col = 386165 
Row_Bus_Util =  0.217162 
CoL_Bus_Util = 0.725725 
Either_Row_CoL_Bus_Util = 0.784535 
Issued_on_Two_Bus_Simul_Util = 0.158353 
issued_two_Eff = 0.201843 
queue_avg = 55.745686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.7457
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=532109 n_nop=114328 n_act=57611 n_pre=57595 n_ref_event=0 n_req=246044 n_rd=199272 n_rd_L2_A=0 n_write=0 n_wr_bk=187088 bw_util=0.7261
n_activity=505053 dram_eff=0.765
bk0: 12563a 182639i bk1: 12534a 174939i bk2: 12438a 169967i bk3: 12422a 178357i bk4: 12454a 177081i bk5: 12510a 179556i bk6: 12397a 181002i bk7: 12480a 181107i bk8: 12397a 180677i bk9: 12432a 185217i bk10: 12413a 183723i bk11: 12448a 175053i bk12: 12380a 178876i bk13: 12344a 179029i bk14: 12546a 170666i bk15: 12514a 172436i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765851
Row_Buffer_Locality_read = 0.848313
Row_Buffer_Locality_write = 0.414522
Bank_Level_Parallism = 11.753296
Bank_Level_Parallism_Col = 8.669489
Bank_Level_Parallism_Ready = 3.487838
write_to_read_ratio_blp_rw_average = 0.584714
GrpLevelPara = 3.732391 

BW Util details:
bwutil = 0.726092 
total_CMD = 532109 
util_bw = 386360 
Wasted_Col = 114494 
Wasted_Row = 1938 
Idle = 29317 

BW Util Bottlenecks: 
RCDc_limit = 106283 
RCDWRc_limit = 83758 
WTRc_limit = 153332 
RTWc_limit = 647327 
CCDLc_limit = 134389 
rwq = 0 
CCDLc_limit_alone = 67676 
WTRc_limit_alone = 137656 
RTWc_limit_alone = 596290 

Commands details: 
total_CMD = 532109 
n_nop = 114328 
Read = 199272 
Write = 0 
L2_Alloc = 0 
L2_WB = 187088 
n_act = 57611 
n_pre = 57595 
n_ref = 0 
n_req = 246044 
total_req = 386360 

Dual Bus Interface Util: 
issued_total_row = 115206 
issued_total_col = 386360 
Row_Bus_Util =  0.216508 
CoL_Bus_Util = 0.726092 
Either_Row_CoL_Bus_Util = 0.785142 
Issued_on_Two_Bus_Simul_Util = 0.157458 
issued_two_Eff = 0.200548 
queue_avg = 55.196632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.1966
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=532109 n_nop=115060 n_act=57032 n_pre=57016 n_ref_event=0 n_req=245450 n_rd=198683 n_rd_L2_A=0 n_write=0 n_wr_bk=187068 bw_util=0.7249
n_activity=504965 dram_eff=0.7639
bk0: 12480a 179802i bk1: 12513a 178488i bk2: 12411a 170845i bk3: 12445a 171486i bk4: 12412a 174407i bk5: 12409a 178028i bk6: 12344a 182898i bk7: 12396a 180548i bk8: 12388a 182571i bk9: 12375a 188945i bk10: 12417a 180854i bk11: 12377a 180980i bk12: 12334a 178711i bk13: 12374a 179779i bk14: 12485a 175757i bk15: 12523a 174226i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767643
Row_Buffer_Locality_read = 0.850183
Row_Buffer_Locality_write = 0.416982
Bank_Level_Parallism = 11.735339
Bank_Level_Parallism_Col = 8.691660
Bank_Level_Parallism_Ready = 3.488722
write_to_read_ratio_blp_rw_average = 0.587461
GrpLevelPara = 3.732264 

BW Util details:
bwutil = 0.724947 
total_CMD = 532109 
util_bw = 385751 
Wasted_Col = 115342 
Wasted_Row = 1736 
Idle = 29280 

BW Util Bottlenecks: 
RCDc_limit = 105710 
RCDWRc_limit = 83816 
WTRc_limit = 155713 
RTWc_limit = 650975 
CCDLc_limit = 136556 
rwq = 0 
CCDLc_limit_alone = 69237 
WTRc_limit_alone = 139242 
RTWc_limit_alone = 600127 

Commands details: 
total_CMD = 532109 
n_nop = 115060 
Read = 198683 
Write = 0 
L2_Alloc = 0 
L2_WB = 187068 
n_act = 57032 
n_pre = 57016 
n_ref = 0 
n_req = 245450 
total_req = 385751 

Dual Bus Interface Util: 
issued_total_row = 114048 
issued_total_col = 385751 
Row_Bus_Util =  0.214332 
CoL_Bus_Util = 0.724947 
Either_Row_CoL_Bus_Util = 0.783766 
Issued_on_Two_Bus_Simul_Util = 0.155513 
issued_two_Eff = 0.198418 
queue_avg = 54.985935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.9859
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=532109 n_nop=113862 n_act=57580 n_pre=57564 n_ref_event=0 n_req=247046 n_rd=200313 n_rd_L2_A=0 n_write=0 n_wr_bk=186932 bw_util=0.7278
n_activity=505845 dram_eff=0.7655
bk0: 12607a 176045i bk1: 12608a 170883i bk2: 12505a 165634i bk3: 12589a 174338i bk4: 12500a 172324i bk5: 12548a 172671i bk6: 12423a 178015i bk7: 12441a 178625i bk8: 12536a 174778i bk9: 12459a 183980i bk10: 12523a 176380i bk11: 12452a 176108i bk12: 12391a 174999i bk13: 12499a 174126i bk14: 12550a 171084i bk15: 12682a 169979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766926
Row_Buffer_Locality_read = 0.848966
Row_Buffer_Locality_write = 0.415274
Bank_Level_Parallism = 11.869688
Bank_Level_Parallism_Col = 8.782096
Bank_Level_Parallism_Ready = 3.509321
write_to_read_ratio_blp_rw_average = 0.587319
GrpLevelPara = 3.747332 

BW Util details:
bwutil = 0.727755 
total_CMD = 532109 
util_bw = 387245 
Wasted_Col = 113448 
Wasted_Row = 2338 
Idle = 29078 

BW Util Bottlenecks: 
RCDc_limit = 106157 
RCDWRc_limit = 82140 
WTRc_limit = 150190 
RTWc_limit = 664752 
CCDLc_limit = 136109 
rwq = 0 
CCDLc_limit_alone = 67641 
WTRc_limit_alone = 134603 
RTWc_limit_alone = 611871 

Commands details: 
total_CMD = 532109 
n_nop = 113862 
Read = 200313 
Write = 0 
L2_Alloc = 0 
L2_WB = 186932 
n_act = 57580 
n_pre = 57564 
n_ref = 0 
n_req = 247046 
total_req = 387245 

Dual Bus Interface Util: 
issued_total_row = 115144 
issued_total_col = 387245 
Row_Bus_Util =  0.216392 
CoL_Bus_Util = 0.727755 
Either_Row_CoL_Bus_Util = 0.786018 
Issued_on_Two_Bus_Simul_Util = 0.158129 
issued_two_Eff = 0.201178 
queue_avg = 56.849426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.8494
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=532109 n_nop=113540 n_act=57547 n_pre=57531 n_ref_event=0 n_req=247215 n_rd=200458 n_rd_L2_A=0 n_write=0 n_wr_bk=187028 bw_util=0.7282
n_activity=505490 dram_eff=0.7666
bk0: 12664a 174779i bk1: 12627a 169684i bk2: 12537a 167851i bk3: 12519a 166846i bk4: 12502a 173376i bk5: 12546a 175742i bk6: 12471a 174908i bk7: 12560a 173446i bk8: 12425a 179460i bk9: 12531a 184423i bk10: 12509a 180719i bk11: 12514a 180856i bk12: 12426a 174948i bk13: 12412a 175634i bk14: 12631a 168832i bk15: 12584a 164566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767219
Row_Buffer_Locality_read = 0.848936
Row_Buffer_Locality_write = 0.416879
Bank_Level_Parallism = 11.875225
Bank_Level_Parallism_Col = 8.770672
Bank_Level_Parallism_Ready = 3.483106
write_to_read_ratio_blp_rw_average = 0.589388
GrpLevelPara = 3.743620 

BW Util details:
bwutil = 0.728208 
total_CMD = 532109 
util_bw = 387486 
Wasted_Col = 113509 
Wasted_Row = 2144 
Idle = 28970 

BW Util Bottlenecks: 
RCDc_limit = 105483 
RCDWRc_limit = 82119 
WTRc_limit = 149024 
RTWc_limit = 665151 
CCDLc_limit = 137219 
rwq = 0 
CCDLc_limit_alone = 68771 
WTRc_limit_alone = 133442 
RTWc_limit_alone = 612285 

Commands details: 
total_CMD = 532109 
n_nop = 113540 
Read = 200458 
Write = 0 
L2_Alloc = 0 
L2_WB = 187028 
n_act = 57547 
n_pre = 57531 
n_ref = 0 
n_req = 247215 
total_req = 387486 

Dual Bus Interface Util: 
issued_total_row = 115078 
issued_total_col = 387486 
Row_Bus_Util =  0.216268 
CoL_Bus_Util = 0.728208 
Either_Row_CoL_Bus_Util = 0.786623 
Issued_on_Two_Bus_Simul_Util = 0.157853 
issued_two_Eff = 0.200672 
queue_avg = 57.461575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.4616
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=532109 n_nop=115007 n_act=56575 n_pre=56559 n_ref_event=0 n_req=245555 n_rd=198811 n_rd_L2_A=0 n_write=0 n_wr_bk=186976 bw_util=0.725
n_activity=505197 dram_eff=0.7636
bk0: 12497a 180206i bk1: 12499a 178716i bk2: 12424a 177397i bk3: 12450a 178690i bk4: 12443a 177326i bk5: 12407a 182584i bk6: 12365a 184788i bk7: 12391a 187681i bk8: 12449a 185495i bk9: 12355a 194728i bk10: 12410a 183316i bk11: 12391a 189994i bk12: 12330a 176604i bk13: 12412a 178620i bk14: 12458a 185294i bk15: 12530a 177565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769604
Row_Buffer_Locality_read = 0.851900
Row_Buffer_Locality_write = 0.419583
Bank_Level_Parallism = 11.615682
Bank_Level_Parallism_Col = 8.602010
Bank_Level_Parallism_Ready = 3.467851
write_to_read_ratio_blp_rw_average = 0.586228
GrpLevelPara = 3.719944 

BW Util details:
bwutil = 0.725015 
total_CMD = 532109 
util_bw = 385787 
Wasted_Col = 114958 
Wasted_Row = 2049 
Idle = 29315 

BW Util Bottlenecks: 
RCDc_limit = 103899 
RCDWRc_limit = 83084 
WTRc_limit = 154134 
RTWc_limit = 634329 
CCDLc_limit = 133152 
rwq = 0 
CCDLc_limit_alone = 67637 
WTRc_limit_alone = 138013 
RTWc_limit_alone = 584935 

Commands details: 
total_CMD = 532109 
n_nop = 115007 
Read = 198811 
Write = 0 
L2_Alloc = 0 
L2_WB = 186976 
n_act = 56575 
n_pre = 56559 
n_ref = 0 
n_req = 245555 
total_req = 385787 

Dual Bus Interface Util: 
issued_total_row = 113134 
issued_total_col = 385787 
Row_Bus_Util =  0.212614 
CoL_Bus_Util = 0.725015 
Either_Row_CoL_Bus_Util = 0.783866 
Issued_on_Two_Bus_Simul_Util = 0.153764 
issued_two_Eff = 0.196161 
queue_avg = 54.213928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.2139
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=532109 n_nop=113886 n_act=57532 n_pre=57516 n_ref_event=0 n_req=246460 n_rd=199704 n_rd_L2_A=0 n_write=0 n_wr_bk=187024 bw_util=0.7268
n_activity=506177 dram_eff=0.764
bk0: 12629a 172336i bk1: 12545a 175105i bk2: 12489a 167117i bk3: 12453a 168013i bk4: 12483a 173375i bk5: 12513a 173935i bk6: 12438a 178037i bk7: 12522a 176137i bk8: 12420a 180597i bk9: 12465a 187010i bk10: 12419a 178937i bk11: 12471a 176401i bk12: 12376a 178759i bk13: 12386a 175354i bk14: 12557a 166275i bk15: 12538a 168616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766567
Row_Buffer_Locality_read = 0.848791
Row_Buffer_Locality_write = 0.415369
Bank_Level_Parallism = 11.843036
Bank_Level_Parallism_Col = 8.756025
Bank_Level_Parallism_Ready = 3.513712
write_to_read_ratio_blp_rw_average = 0.591750
GrpLevelPara = 3.737151 

BW Util details:
bwutil = 0.726783 
total_CMD = 532109 
util_bw = 386728 
Wasted_Col = 114618 
Wasted_Row = 2258 
Idle = 28505 

BW Util Bottlenecks: 
RCDc_limit = 106758 
RCDWRc_limit = 84332 
WTRc_limit = 148064 
RTWc_limit = 667065 
CCDLc_limit = 135107 
rwq = 0 
CCDLc_limit_alone = 67958 
WTRc_limit_alone = 133330 
RTWc_limit_alone = 614650 

Commands details: 
total_CMD = 532109 
n_nop = 113886 
Read = 199704 
Write = 0 
L2_Alloc = 0 
L2_WB = 187024 
n_act = 57532 
n_pre = 57516 
n_ref = 0 
n_req = 246460 
total_req = 386728 

Dual Bus Interface Util: 
issued_total_row = 115048 
issued_total_col = 386728 
Row_Bus_Util =  0.216211 
CoL_Bus_Util = 0.726783 
Either_Row_CoL_Bus_Util = 0.785972 
Issued_on_Two_Bus_Simul_Util = 0.157022 
issued_two_Eff = 0.199781 
queue_avg = 56.589573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.5896

========= L2 cache stats =========
L2_cache_bank[0]: Access = 261132, Miss = 194377, Miss_rate = 0.744, Pending_hits = 4427, Reservation_fails = 0
L2_cache_bank[1]: Access = 261132, Miss = 194358, Miss_rate = 0.744, Pending_hits = 4215, Reservation_fails = 0
L2_cache_bank[2]: Access = 261132, Miss = 194266, Miss_rate = 0.744, Pending_hits = 4651, Reservation_fails = 0
L2_cache_bank[3]: Access = 261132, Miss = 194406, Miss_rate = 0.744, Pending_hits = 4734, Reservation_fails = 0
L2_cache_bank[4]: Access = 261132, Miss = 194247, Miss_rate = 0.744, Pending_hits = 4299, Reservation_fails = 0
L2_cache_bank[5]: Access = 261132, Miss = 194470, Miss_rate = 0.745, Pending_hits = 4520, Reservation_fails = 0
L2_cache_bank[6]: Access = 261132, Miss = 194233, Miss_rate = 0.744, Pending_hits = 4024, Reservation_fails = 0
L2_cache_bank[7]: Access = 261132, Miss = 194229, Miss_rate = 0.744, Pending_hits = 4310, Reservation_fails = 0
L2_cache_bank[8]: Access = 261132, Miss = 194989, Miss_rate = 0.747, Pending_hits = 3412, Reservation_fails = 0
L2_cache_bank[9]: Access = 261132, Miss = 195129, Miss_rate = 0.747, Pending_hits = 3194, Reservation_fails = 0
L2_cache_bank[10]: Access = 261132, Miss = 194984, Miss_rate = 0.747, Pending_hits = 3897, Reservation_fails = 0
L2_cache_bank[11]: Access = 261132, Miss = 194861, Miss_rate = 0.746, Pending_hits = 4056, Reservation_fails = 0
L2_cache_bank[12]: Access = 261132, Miss = 194332, Miss_rate = 0.744, Pending_hits = 3814, Reservation_fails = 0
L2_cache_bank[13]: Access = 261132, Miss = 194186, Miss_rate = 0.744, Pending_hits = 3999, Reservation_fails = 0
L2_cache_bank[14]: Access = 261132, Miss = 194688, Miss_rate = 0.746, Pending_hits = 3948, Reservation_fails = 0
L2_cache_bank[15]: Access = 261132, Miss = 194655, Miss_rate = 0.745, Pending_hits = 4042, Reservation_fails = 0
L2_cache_bank[16]: Access = 261188, Miss = 194417, Miss_rate = 0.744, Pending_hits = 4260, Reservation_fails = 0
L2_cache_bank[17]: Access = 261184, Miss = 194398, Miss_rate = 0.744, Pending_hits = 4448, Reservation_fails = 0
L2_cache_bank[18]: Access = 261186, Miss = 194394, Miss_rate = 0.744, Pending_hits = 4438, Reservation_fails = 0
L2_cache_bank[19]: Access = 261183, Miss = 194328, Miss_rate = 0.744, Pending_hits = 4347, Reservation_fails = 0
L2_cache_bank[20]: Access = 261186, Miss = 194297, Miss_rate = 0.744, Pending_hits = 5037, Reservation_fails = 0
L2_cache_bank[21]: Access = 261183, Miss = 194516, Miss_rate = 0.745, Pending_hits = 4884, Reservation_fails = 0
L2_cache_bank[22]: Access = 261188, Miss = 194148, Miss_rate = 0.743, Pending_hits = 4462, Reservation_fails = 0
L2_cache_bank[23]: Access = 261184, Miss = 194181, Miss_rate = 0.743, Pending_hits = 4562, Reservation_fails = 0
L2_cache_bank[24]: Access = 261188, Miss = 194768, Miss_rate = 0.746, Pending_hits = 4342, Reservation_fails = 0
L2_cache_bank[25]: Access = 261184, Miss = 194763, Miss_rate = 0.746, Pending_hits = 4242, Reservation_fails = 0
L2_cache_bank[26]: Access = 261186, Miss = 195042, Miss_rate = 0.747, Pending_hits = 3795, Reservation_fails = 0
L2_cache_bank[27]: Access = 261183, Miss = 194988, Miss_rate = 0.747, Pending_hits = 4109, Reservation_fails = 0
L2_cache_bank[28]: Access = 261186, Miss = 194364, Miss_rate = 0.744, Pending_hits = 3814, Reservation_fails = 0
L2_cache_bank[29]: Access = 261183, Miss = 194244, Miss_rate = 0.744, Pending_hits = 4072, Reservation_fails = 0
L2_cache_bank[30]: Access = 261188, Miss = 194753, Miss_rate = 0.746, Pending_hits = 3992, Reservation_fails = 0
L2_cache_bank[31]: Access = 261184, Miss = 194836, Miss_rate = 0.746, Pending_hits = 3912, Reservation_fails = 0
L2_cache_bank[32]: Access = 261183, Miss = 194377, Miss_rate = 0.744, Pending_hits = 4285, Reservation_fails = 0
L2_cache_bank[33]: Access = 261186, Miss = 194379, Miss_rate = 0.744, Pending_hits = 4466, Reservation_fails = 0
L2_cache_bank[34]: Access = 261184, Miss = 194373, Miss_rate = 0.744, Pending_hits = 4318, Reservation_fails = 0
L2_cache_bank[35]: Access = 261188, Miss = 194383, Miss_rate = 0.744, Pending_hits = 3924, Reservation_fails = 0
L2_cache_bank[36]: Access = 261184, Miss = 194402, Miss_rate = 0.744, Pending_hits = 4713, Reservation_fails = 0
L2_cache_bank[37]: Access = 261188, Miss = 194504, Miss_rate = 0.745, Pending_hits = 4563, Reservation_fails = 0
L2_cache_bank[38]: Access = 261183, Miss = 194205, Miss_rate = 0.744, Pending_hits = 4029, Reservation_fails = 0
L2_cache_bank[39]: Access = 261186, Miss = 194147, Miss_rate = 0.743, Pending_hits = 4306, Reservation_fails = 0
L2_cache_bank[40]: Access = 261183, Miss = 195093, Miss_rate = 0.747, Pending_hits = 3301, Reservation_fails = 0
L2_cache_bank[41]: Access = 261186, Miss = 195074, Miss_rate = 0.747, Pending_hits = 3311, Reservation_fails = 0
L2_cache_bank[42]: Access = 261184, Miss = 195045, Miss_rate = 0.747, Pending_hits = 3906, Reservation_fails = 0
L2_cache_bank[43]: Access = 261188, Miss = 194948, Miss_rate = 0.746, Pending_hits = 4065, Reservation_fails = 0
L2_cache_bank[44]: Access = 261184, Miss = 194318, Miss_rate = 0.744, Pending_hits = 3759, Reservation_fails = 0
L2_cache_bank[45]: Access = 261188, Miss = 194239, Miss_rate = 0.744, Pending_hits = 3828, Reservation_fails = 0
L2_cache_bank[46]: Access = 261183, Miss = 194710, Miss_rate = 0.745, Pending_hits = 3915, Reservation_fails = 0
L2_cache_bank[47]: Access = 261186, Miss = 194843, Miss_rate = 0.746, Pending_hits = 4000, Reservation_fails = 0
L2_cache_bank[48]: Access = 261132, Miss = 194460, Miss_rate = 0.745, Pending_hits = 4022, Reservation_fails = 0
L2_cache_bank[49]: Access = 261132, Miss = 194500, Miss_rate = 0.745, Pending_hits = 4020, Reservation_fails = 0
L2_cache_bank[50]: Access = 261132, Miss = 194402, Miss_rate = 0.744, Pending_hits = 4313, Reservation_fails = 0
L2_cache_bank[51]: Access = 261132, Miss = 194427, Miss_rate = 0.745, Pending_hits = 4555, Reservation_fails = 0
L2_cache_bank[52]: Access = 261132, Miss = 194401, Miss_rate = 0.744, Pending_hits = 4447, Reservation_fails = 0
L2_cache_bank[53]: Access = 261132, Miss = 194567, Miss_rate = 0.745, Pending_hits = 4414, Reservation_fails = 0
L2_cache_bank[54]: Access = 261132, Miss = 194187, Miss_rate = 0.744, Pending_hits = 4313, Reservation_fails = 0
L2_cache_bank[55]: Access = 261132, Miss = 194192, Miss_rate = 0.744, Pending_hits = 4152, Reservation_fails = 0
L2_cache_bank[56]: Access = 261132, Miss = 194941, Miss_rate = 0.747, Pending_hits = 3556, Reservation_fails = 0
L2_cache_bank[57]: Access = 261132, Miss = 195068, Miss_rate = 0.747, Pending_hits = 3367, Reservation_fails = 0
L2_cache_bank[58]: Access = 261132, Miss = 195230, Miss_rate = 0.748, Pending_hits = 4222, Reservation_fails = 0
L2_cache_bank[59]: Access = 261132, Miss = 194924, Miss_rate = 0.746, Pending_hits = 4486, Reservation_fails = 0
L2_cache_bank[60]: Access = 261132, Miss = 194285, Miss_rate = 0.744, Pending_hits = 3749, Reservation_fails = 0
L2_cache_bank[61]: Access = 261132, Miss = 194222, Miss_rate = 0.744, Pending_hits = 3707, Reservation_fails = 0
L2_cache_bank[62]: Access = 261132, Miss = 194751, Miss_rate = 0.746, Pending_hits = 3967, Reservation_fails = 0
L2_cache_bank[63]: Access = 261132, Miss = 194649, Miss_rate = 0.745, Pending_hits = 3833, Reservation_fails = 0
L2_total_cache_accesses = 16714152
L2_total_cache_misses = 12451093
L2_total_cache_miss_rate = 0.7449
L2_total_cache_pending_hits = 264070
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3998989
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 264070
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1624477
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4755576
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1517760
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4553280
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10643112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6071040
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.169
L2_cache_fill_port_util = 0.156

icnt_total_pkts_mem_to_simt=16714152
icnt_total_pkts_simt_to_mem=16714152
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16714152
Req_Network_cycles = 638532
Req_Network_injected_packets_per_cycle =      26.1759 
Req_Network_conflicts_per_cycle =      25.2828
Req_Network_conflicts_per_cycle_util =      26.3676
Req_Bank_Level_Parallism =      27.2990
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      19.1288
Req_Network_out_buffer_full_per_cycle =       0.1961
Req_Network_out_buffer_avg_util =      60.0235

Reply_Network_injected_packets_num = 16714152
Reply_Network_cycles = 638532
Reply_Network_injected_packets_per_cycle =       26.1759
Reply_Network_conflicts_per_cycle =        8.6395
Reply_Network_conflicts_per_cycle_util =       9.0173
Reply_Bank_Level_Parallism =      27.3205
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.2702
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3272
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 53 min, 35 sec (3215 sec)
gpgpu_simulation_rate = 540314 (inst/sec)
gpgpu_simulation_rate = 198 (cycle/sec)
gpgpu_silicon_slowdown = 6060606x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ec4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ec8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6df91ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6df91ef0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ecc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ed0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ed4..

GPGPU-Sim PTX: cudaLaunch for 0x0x555d14187cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z24block2D_hybrid_coarsen_xffPfS_iii 
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (8,128,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 49 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 50 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 52 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 53 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 54 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 55 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 56 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 57 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 58 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 59 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 60 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 61 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 62 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 63 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 64 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 65 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 66 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 67 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 68 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 69 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 70 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 71 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 72 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 73 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 74 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 75 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 76 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 77 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 78 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 79 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 4: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 4 
gpu_sim_cycle = 209550
gpu_sim_insn = 579037448
gpu_ipc =    2763.2424
gpu_tot_sim_cycle = 848082
gpu_tot_sim_insn = 2316149792
gpu_tot_ipc =    2731.0447
gpu_tot_issued_cta = 4096
gpu_occupancy = 78.6127% 
gpu_tot_occupancy = 78.3998% 
max_total_param_size = 0
gpu_stall_dramfull = 12041042
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      26.5874
partiton_level_parallism_total  =      26.2776
partiton_level_parallism_util =      27.6522
partiton_level_parallism_util_total  =      27.4417
L2_BW  =    1020.9551 GB/Sec
L2_BW_total  =    1009.0588 GB/Sec
gpu_total_sim_rate=540272

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 273090, Miss = 273090, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 285924, Miss = 285924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 285924, Miss = 285924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 285924, Miss = 285924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 285924, Miss = 285924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 285924, Miss = 285924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 285924, Miss = 285924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 273090, Miss = 273090, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 273090, Miss = 273090, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 285924, Miss = 285924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 285924, Miss = 285924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 285924, Miss = 285924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 285924, Miss = 285924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 285924, Miss = 285924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 285924, Miss = 285924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 273090, Miss = 273090, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 268872, Miss = 268872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 281520, Miss = 281520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 281520, Miss = 281520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 281520, Miss = 281520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 281520, Miss = 281520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 281520, Miss = 281520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 281520, Miss = 281520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 268872, Miss = 268872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 267818, Miss = 267818, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 267818, Miss = 267818, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 267818, Miss = 267818, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 267818, Miss = 267818, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 267818, Miss = 267818, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 267818, Miss = 267818, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 267818, Miss = 267818, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 267818, Miss = 267818, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 267818, Miss = 267818, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 267818, Miss = 267818, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 267818, Miss = 267818, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 280404, Miss = 280404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 267818, Miss = 267818, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 268872, Miss = 268872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 281520, Miss = 281520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 281520, Miss = 281520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 281520, Miss = 281520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 281520, Miss = 281520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 281520, Miss = 281520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 281520, Miss = 281520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 268872, Miss = 268872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 22285536
	L1D_total_cache_misses = 22285536
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.220
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14190816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8094720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14190816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8094720

Total_core_cache_fail_stats:
ctas_completed 4096, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 
distro:
17790, 20828, 20828, 21820, 21324, 20828, 20828, 21820, 21324, 20828, 20828, 21820, 21324, 20828, 20828, 21820, 21324, 20828, 20828, 21820, 21324, 20828, 20828, 21820, 21324, 20828, 20828, 21820, 21324, 20828, 20828, 21820, 21324, 20828, 20828, 21820, 21324, 20828, 20828, 21820, 21324, 20828, 20828, 21820, 21324, 20828, 20828, 21820, 21324, 20828, 20828, 21820, 
gpgpu_n_tot_thrd_icount = 2864451072
gpgpu_n_tot_w_icount = 89514096
gpgpu_n_stall_shd_mem = 15386112
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14190816
gpgpu_n_mem_write_global = 8094720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 101005504
gpgpu_n_store_insn = 64504800
gpgpu_n_shmem_insn = 420747936
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3670016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 15386112
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15171897	W0_Idle:545534	W0_Scoreboard:152730725	W1:7968240	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:10054416	W32:71491440
single_issue_nums: WS0:22447096	WS1:22057984	WS2:22057984	WS3:22951032	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 113526528 {8:14190816,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 323788800 {40:8094720,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 567632640 {40:14190816,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 64757760 {8:8094720,}
maxmflatency = 4467 
max_icnt2mem_latency = 3361 
maxmrqlatency = 1697 
max_icnt2sh_latency = 290 
averagemflatency = 686 
avg_icnt2mem_latency = 222 
avg_mrq_latency = 145 
avg_icnt2sh_latency = 5 
mrq_lat_table:492708 	361396 	296082 	416349 	693284 	1621091 	1841213 	2669812 	1928897 	178226 	871 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4954103 	4909724 	7607215 	4521002 	293484 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	5642377 	3880545 	2590017 	3245808 	3999733 	2424575 	496637 	5844 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13710694 	4911308 	2538964 	907436 	160228 	40107 	16614 	185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	57 	45 	1529 	17 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        60 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        56        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        60        56        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        60 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        60        56        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        56        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        60        62        56 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        62        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        60        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        61        64        64        56 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        60 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        60        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        60        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        64 
maximum service time to same row:
dram[0]:      5854      5855      5890      5889      6090      6077      6136      6179      6348      6362      6477      6556      6634      6635      6903      6836 
dram[1]:      5854      5855      5890      8162      8002      6077      6136      6179      6348      6362      6466      6506      6602      6632      6971      6844 
dram[2]:      5854      5855      5890      5889      6083      6070      6116      6154      6353      6310      6441      6443      6623      6694      6863      6934 
dram[3]:      5854      5855      5890      5889      6083      6070      6116      6154      6339      6310      6456      6422      6654      6689      6886      6911 
dram[4]:      5854      5855      5890      5889      6078      6080      6185      6186      6366      6387      6514      6492      6628      6579      6848      6920 
dram[5]:      5854      5855      5890      5889      6078      6080      6185      6186      6383      7949      6539      6521      6609      6594      6825      6860 
dram[6]:      5854      5855      5890      5889      6078      6080      6185      6206      6342      6369      6460      6497      6635      6617      6888      6874 
dram[7]:      5854      5855      5890      5889      6078      6080      6185      6206      6350      6351      6504      6480      6610      6651      6821      6822 
dram[8]:      5849      5852      5874      5876      6105      6106      6120      6137      6320      6340      6496      6590      6656      6648      6885      6882 
dram[9]:      5849      5852      5874      5876      6105      6106      6120      6137      6320      6340      6485      7964      6623      6663      6945      6824 
dram[10]:      5849      5852     10073      5876      6112      6105      6113      6123      6324      6304      6883      6467      6588      6658      6790      6947 
dram[11]:      5849      5852      5874      5876      6112      6105      6113      6123      6305      6300      6490      6506      6647      6711      6858      6952 
dram[12]:      5849      5852      5874      7512      6385      6077      6164      6134      6322      6369      6533      6518      6635      6606      6788      6887 
dram[13]:      5849      5852      5874      5876      6076      6077      6164      6134      6323      6340      6512      6545      6624      6603      6713      6845 
dram[14]:      5849      5852      5874      5876      6076      6077      6146      6147      6443      6346      6482      6515      6659      6678      6772      6821 
dram[15]:      5849      5852      5874      5876      6076      6077      6146      6147      6316      6345      6522      6524      6636      6692      6736      6788 
dram[16]:      5864      5865      5889      5884      6033      6024      6137      6178      6322      6339      6454      6530      6606      6608      6862      6832 
dram[17]:      5864      5865      5889      5884      6033      6024      6137      6178      6304      6347      6464      8444      6585      6612      6896      6797 
dram[18]:      5864      5865      5889      5884      6033      6029      6140      6159      6338      6300      6431      6455      6563      6652      6806      6927 
dram[19]:      5864      5865      5889      5884      6388      6029      6140      6159      6300      6302      6437      6430      6654      6732      6839      6929 
dram[20]:      5864      5865      5889      5884      6029      6016      6170      6171      6314      6352      6497      6480      6592      6633      6814      6958 
dram[21]:      5864      5865      5889      5884      6029      6016      6170      6171      6327      6344      6512      6513      6580      6600      6753      6909 
dram[22]:      5864      5865      5889      5884      6029      6016      6143      6189      7501      6334      6458      6470      6602      6639      6827      6870 
dram[23]:      5864      5865      5889      5884      6029      6016      6143      6189      6327      6333      6488      6467      6602      6652      6747      6813 
dram[24]:      5859      5860      5880      5877      6060      6042      6104      6125      6308      6333      6504      6582      6663      6626      6930      6891 
dram[25]:      5859      5860      5880      5877      6060      6042      6104      6125      6306      6354      6464      6515      6676      6626      6981      6862 
dram[26]:      5859      5860      5880      5877      6060      6062      6102      6123      6341      6304      6440      6467      6650      6651      6836      6924 
dram[27]:      5859      5860      5880      5877      6060      6763      6102      6123      6304      6305      6494      6444      6640      6675      6882      6854 
dram[28]:      5859      5860      5880      5877      6008      6002      6117      6113      6386      6358      6498      6500      6629      6614      6858      6873 
dram[29]:      5859      5860      5880      5877      6008      7388      6117      6113      6381      7711      6500      6513      6622      6576      6802      6938 
dram[30]:      5859      5860      5880      5877      6008      6002      6131      6118      6318      6320      6483      6484      6725      6664      6850      6887 
dram[31]:      5859      5860      5880      5877      6008      6002      6131      6118      6338      6339      6491      6478      6615      6657      6833      6870 
average row accesses per activate:
dram[0]:  4.229383  4.309883  4.171923  4.190437  4.300147  4.329260  4.160805  4.289237  4.323324  4.464270  4.352642  4.309359  4.307189  4.314678  4.268551  4.144276 
dram[1]:  4.152910  4.165585  4.182301  4.145083  4.214124  4.286161  4.173006  4.212420  4.365052  4.474376  4.294266  4.313870  4.286856  4.238264  4.254493  4.179645 
dram[2]:  4.211024  4.266653  4.207590  4.190583  4.266390  4.351197  4.230483  4.229819  4.365614  4.484597  4.369477  4.349290  4.288321  4.275235  4.224251  4.142684 
dram[3]:  4.216711  4.255117  4.235160  4.208240  4.362649  4.319840  4.245585  4.241572  4.449761  4.500550  4.363482  4.333685  4.359659  4.302085  4.297602  4.220594 
dram[4]:  4.203141  4.269501  4.206748  4.178920  4.259950  4.315051  4.237701  4.235573  4.386855  4.526269  4.350825  4.362051  4.299475  4.353454  4.294228  4.197060 
dram[5]:  4.220189  4.231383  4.161238  4.145993  4.303957  4.342188  4.186862  4.231546  4.302477  4.402570  4.370662  4.254136  4.317702  4.325169  4.274595  4.166430 
dram[6]:  4.208385  4.256676  4.224700  4.212420  4.358161  4.366731  4.287004  4.287780  4.376659  4.598783  4.413086  4.380861  4.295914  4.305843  4.311139  4.271091 
dram[7]:  4.280943  4.258244  4.208273  4.161467  4.258285  4.334949  4.212670  4.265463  4.291012  4.476087  4.358691  4.347099  4.334041  4.256763  4.196002  4.127364 
dram[8]:  4.218937  4.266112  4.210170  4.210688  4.236521  4.327924  4.196191  4.282826  4.298971  4.511106  4.343949  4.347420  4.338073  4.247817  4.230023  4.135737 
dram[9]:  4.153815  4.214124  4.171045  4.169715  4.226653  4.338335  4.170130  4.229596  4.334815  4.446712  4.271208  4.226708  4.263828  4.337998  4.216560  4.152232 
dram[10]:  4.207734  4.205353  4.195954  4.228196  4.258292  4.334178  4.143261  4.177246  4.312789  4.397773  4.296475  4.225547  4.315390  4.260662  4.214844  4.119782 
dram[11]:  4.236039  4.240844  4.206769  4.215151  4.260996  4.315889  4.288349  4.293576  4.385356  4.545879  4.412158  4.359548  4.346743  4.341893  4.305352  4.196091 
dram[12]:  4.183511  4.193719  4.115939  4.157565  4.181077  4.214183  4.189173  4.213202  4.291710  4.397900  4.276582  4.277244  4.263432  4.366071  4.202777  4.087400 
dram[13]:  4.215711  4.255416  4.214562  4.183810  4.318688  4.349113  4.183170  4.287378  4.387214  4.518291  4.324995  4.322452  4.332064  4.344405  4.215047  4.174215 
dram[14]:  4.235587  4.270096  4.285058  4.261791  4.273392  4.427522  4.322055  4.280610  4.405197  4.502529  4.367499  4.436103  4.317326  4.315257  4.331291  4.219851 
dram[15]:  4.200041  4.223066  4.204726  4.150795  4.226403  4.274807  4.182337  4.242887  4.282736  4.446174  4.337344  4.273921  4.299097  4.241772  4.217222  4.127728 
dram[16]:  4.261214  4.251554  4.269831  4.204261  4.252902  4.335300  4.207214  4.316695  4.401033  4.493862  4.376337  4.358499  4.349883  4.305761  4.208162  4.139233 
dram[17]:  4.246404  4.232183  4.208778  4.162654  4.238085  4.338136  4.267682  4.366546  4.355839  4.457155  4.300063  4.333262  4.316335  4.312052  4.300462  4.175797 
dram[18]:  4.228943  4.279409  4.254651  4.201308  4.221971  4.321309  4.206515  4.224959  4.331783  4.464550  4.345281  4.318938  4.313846  4.293292  4.218391  4.110038 
dram[19]:  4.238254  4.234188  4.281960  4.215498  4.290444  4.315412  4.275999  4.286133  4.317617  4.549312  4.369927  4.346375  4.326557  4.333616  4.298408  4.208798 
dram[20]:  4.240158  4.230722  4.193260  4.161453  4.265518  4.290215  4.284136  4.249742  4.317753  4.496731  4.371009  4.373478  4.286791  4.310655  4.249225  4.173878 
dram[21]:  4.241522  4.237665  4.239153  4.153831  4.260174  4.364156  4.189476  4.253397  4.341520  4.446004  4.372950  4.374548  4.357933  4.290673  4.224025  4.141616 
dram[22]:  4.246089  4.245244  4.279375  4.193917  4.279858  4.355650  4.277209  4.322574  4.357386  4.544385  4.324587  4.390501  4.339506  4.282218  4.291405  4.218193 
dram[23]:  4.217767  4.290175  4.176769  4.170238  4.237446  4.371556  4.197336  4.214812  4.328617  4.431128  4.354852  4.360119  4.314780  4.286731  4.254297  4.107544 
dram[24]:  4.248187  4.349314  4.253109  4.215049  4.292250  4.382390  4.181392  4.280976  4.331428  4.464301  4.431627  4.410323  4.319289  4.322451  4.228935  4.205133 
dram[25]:  4.215480  4.263114  4.199754  4.181171  4.246842  4.352692  4.292386  4.318892  4.321549  4.485840  4.331221  4.337930  4.255736  4.343312  4.281367  4.181595 
dram[26]:  4.215501  4.279668  4.220370  4.245298  4.253361  4.390721  4.184157  4.260410  4.327208  4.483045  4.372946  4.319646  4.333404  4.264202  4.194467  4.189112 
dram[27]:  4.181744  4.305067  4.146213  4.162809  4.234905  4.284850  4.199712  4.258373  4.336940  4.495928  4.373852  4.308876  4.268257  4.237868  4.254343  4.226860 
dram[28]:  4.289265  4.236405  4.236131  4.170101  4.278818  4.294816  4.260408  4.312000  4.346292  4.548724  4.376463  4.330870  4.346817  4.342779  4.324874  4.272294 
dram[29]:  4.295540  4.292324  4.211743  4.195838  4.304858  4.341464  4.198283  4.244957  4.310816  4.514255  4.443820  4.375745  4.313659  4.361988  4.237295  4.197584 
dram[30]:  4.269729  4.268911  4.230626  4.215005  4.317053  4.348897  4.316290  4.321421  4.402837  4.628176  4.396304  4.437758  4.317787  4.328112  4.321188  4.295923 
dram[31]:  4.268409  4.253818  4.234542  4.167446  4.245712  4.299416  4.232150  4.254031  4.338703  4.556839  4.365245  4.332982  4.300484  4.330085  4.237654  4.181242 
average row locality = 10499929/2451561 = 4.282957
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     16612     16660     16572     16579     16584     16613     16541     16594     16509     16556     16588     16567     16507     16515     16633     16667 
dram[1]:     16672     16606     16531     16547     16536     16631     16477     16562     16527     16492     16521     16537     16459     16483     16679     16668 
dram[2]:     16665     16700     16581     16623     16630     16605     16551     16612     16530     16591     16539     16604     16530     16537     16680     16714 
dram[3]:     16686     16658     16544     16595     16560     16665     16504     16576     16520     16534     16577     16579     16499     16500     16691     16673 
dram[4]:     16806     16768     16643     16649     16625     16676     16581     16630     16563     16571     16642     16578     16564     16565     16760     16774 
dram[5]:     16725     16757     16635     16653     16630     16660     16588     16598     16560     16627     16600     16649     16522     16563     16690     16795 
dram[6]:     16670     16637     16521     16552     16550     16595     16490     16531     16503     16479     16511     16540     16474     16492     16676     16625 
dram[7]:     16703     16731     16616     16610     16628     16640     16554     16623     16540     16561     16588     16602     16505     16535     16664     16730 
dram[8]:     16591     16597     16602     16631     16577     16595     16562     16618     16539     16575     16533     16545     16520     16516     16585     16632 
dram[9]:     16593     16545     16550     16581     16527     16593     16539     16598     16551     16549     16518     16487     16504     16540     16609     16593 
dram[10]:     16635     16656     16604     16669     16609     16597     16575     16669     16567     16608     16546     16549     16525     16562     16593     16645 
dram[11]:     16584     16574     16576     16598     16514     16601     16535     16587     16546     16524     16543     16529     16497     16538     16602     16619 
dram[12]:     16631     16643     16628     16624     16579     16627     16579     16632     16621     16591     16552     16564     16554     16617     16663     16654 
dram[13]:     16682     16700     16729     16684     16615     16644     16596     16692     16581     16691     16645     16600     16556     16617     16653     16678 
dram[14]:     16599     16580     16569     16579     16529     16563     16511     16560     16582     16535     16528     16523     16485     16527     16581     16590 
dram[15]:     16650     16650     16710     16686     16623     16613     16579     16652     16604     16635     16621     16581     16551     16569     16614     16643 
dram[16]:     16627     16594     16575     16589     16587     16634     16599     16652     16520     16564     16529     16512     16496     16490     16617     16589 
dram[17]:     16569     16565     16590     16643     16525     16540     16529     16545     16585     16557     16541     16496     16479     16545     16582     16628 
dram[18]:     16678     16627     16652     16619     16590     16670     16602     16657     16550     16595     16556     16578     16521     16561     16646     16629 
dram[19]:     16584     16562     16600     16684     16549     16535     16506     16559     16573     16544     16535     16513     16506     16551     16598     16582 
dram[20]:     16663     16705     16728     16690     16625     16625     16625     16638     16667     16698     16613     16555     16561     16671     16644     16648 
dram[21]:     16710     16689     16680     16666     16587     16693     16607     16737     16569     16648     16602     16634     16576     16598     16663     16697 
dram[22]:     16554     16605     16603     16614     16530     16496     16546     16562     16598     16539     16515     16505     16464     16544     16551     16563 
dram[23]:     16705     16683     16669     16694     16577     16688     16554     16679     16560     16622     16582     16586     16548     16559     16636     16666 
dram[24]:     16705     16669     16585     16564     16614     16665     16565     16593     16514     16574     16588     16582     16480     16473     16676     16694 
dram[25]:     16618     16640     16544     16628     16576     16600     16477     16510     16603     16494     16578     16519     16475     16536     16625     16666 
dram[26]:     16751     16702     16581     16608     16631     16697     16566     16636     16550     16557     16564     16585     16503     16497     16711     16682 
dram[27]:     16631     16639     16543     16572     16554     16603     16470     16540     16504     16491     16547     16509     16472     16511     16658     16681 
dram[28]:     16735     16722     16614     16711     16639     16693     16540     16563     16640     16563     16641     16582     16500     16617     16701     16817 
dram[29]:     16807     16766     16654     16632     16632     16712     16605     16697     16549     16648     16641     16642     16549     16532     16769     16716 
dram[30]:     16646     16619     16540     16576     16581     16561     16506     16512     16551     16462     16533     16503     16445     16526     16598     16664 
dram[31]:     16770     16688     16616     16575     16616     16682     16582     16657     16534     16590     16552     16611     16508     16516     16688     16681 
total dram reads = 8497424
bank skew: 16817/16445 = 1.02
chip skew: 266551/264789 = 1.01
number of total write accesses:
dram[0]:     15196     15696     15732     15716     15728     15752     15704     15720     15744     15740     15704     15696     15688     15660     15612     15140 
dram[1]:     15224     15688     15732     15752     15728     15736     15716     15692     15728     15752     15696     15712     15700     15680     15668     15132 
dram[2]:     15236     15700     15724     15744     15736     15748     15732     15712     15744     15740     15728     15716     15684     15680     15636     15136 
dram[3]:     15212     15696     15732     15748     15708     15728     15720     15728     15760     15756     15708     15712     15704     15688     15664     15120 
dram[4]:     15208     15688     15712     15712     15700     15748     15684     15684     15712     15732     15680     15712     15692     15672     15684     15116 
dram[5]:     15208     15704     15736     15744     15720     15740     15744     15700     15748     15732     15716     15696     15672     15684     15620     15132 
dram[6]:     15232     15708     15740     15732     15716     15732     15716     15704     15744     15740     15704     15692     15692     15688     15656     15112 
dram[7]:     15228     15720     15732     15724     15724     15752     15712     15712     15764     15740     15696     15700     15668     15692     15636     15132 
dram[8]:     15264     15692     15724     15736     15728     15764     15712     15724     15748     15748     15708     15708     15684     15664     15604     15128 
dram[9]:     15292     15692     15736     15736     15720     15744     15712     15696     15724     15748     15696     15712     15696     15672     15652     15128 
dram[10]:     15292     15700     15724     15740     15732     15736     15720     15716     15744     15736     15724     15712     15668     15676     15632     15140 
dram[11]:     15284     15688     15728     15736     15704     15736     15716     15728     15752     15748     15700     15704     15696     15684     15652     15096 
dram[12]:     15272     15692     15708     15724     15700     15736     15708     15680     15728     15736     15680     15696     15676     15684     15672     15132 
dram[13]:     15276     15704     15740     15752     15716     15744     15740     15704     15752     15740     15716     15692     15652     15676     15632     15136 
dram[14]:     15300     15700     15740     15732     15728     15728     15712     15708     15732     15752     15700     15692     15692     15692     15676     15100 
dram[15]:     15284     15716     15724     15724     15720     15744     15708     15704     15744     15732     15700     15684     15668     15692     15628     15124 
dram[16]:     15188     15696     15732     15728     15716     15748     15712     15720     15744     15748     15704     15700     15672     15660     15608     15220 
dram[17]:     15204     15692     15728     15732     15712     15744     15704     15684     15724     15748     15692     15724     15680     15680     15656     15200 
dram[18]:     15228     15708     15728     15752     15732     15736     15720     15708     15740     15732     15728     15696     15672     15672     15624     15208 
dram[19]:     15208     15692     15728     15736     15700     15732     15716     15732     15760     15748     15700     15712     15696     15684     15656     15188 
dram[20]:     15200     15696     15712     15720     15688     15752     15704     15672     15732     15732     15688     15704     15668     15684     15672     15216 
dram[21]:     15208     15692     15740     15748     15720     15728     15736     15704     15744     15748     15716     15688     15660     15680     15632     15216 
dram[22]:     15224     15700     15752     15728     15728     15728     15716     15708     15736     15752     15692     15696     15692     15700     15676     15176 
dram[23]:     15224     15708     15740     15728     15712     15748     15716     15692     15744     15736     15700     15696     15668     15692     15632     15224 
dram[24]:     15204     15700     15728     15752     15732     15764     15712     15720     15756     15740     15704     15704     15680     15664     15608     15140 
dram[25]:     15224     15684     15736     15740     15728     15744     15716     15708     15732     15756     15704     15720     15708     15684     15668     15128 
dram[26]:     15232     15704     15720     15740     15736     15740     15712     15716     15740     15740     15728     15716     15664     15680     15636     15144 
dram[27]:     15204     15688     15724     15736     15704     15720     15712     15720     15744     15736     15708     15712     15704     15696     15664     15108 
dram[28]:     15208     15688     15708     15724     15700     15740     15708     15676     15724     15716     15696     15716     15668     15680     15680     15136 
dram[29]:     15212     15692     15732     15744     15712     15744     15732     15700     15744     15748     15700     15696     15660     15668     15636     15140 
dram[30]:     15224     15692     15728     15720     15700     15724     15692     15696     15724     15756     15692     15696     15688     15680     15676     15104 
dram[31]:     15232     15704     15720     15732     15716     15752     15708     15696     15744     15736     15684     15692     15660     15688     15628     15128 
total dram writes = 8010020
bank skew: 15764/15096 = 1.04
chip skew: 250404/250136 = 1.00
average mf latency per bank:
dram[0]:        798       799       804       801       803       797       805       801       804       795       803       806       800       801       809       816
dram[1]:       1027      1039      1036      1022      1041      1031      1032      1028      1029      1030      1046      1049      1041      1036      1045      1045
dram[2]:        775       786       783       785       783       776       791       786       790       781       790       789       791       793       794       793
dram[3]:        895       901       903       894       905       894       900       892       900       899       900       897       905       907       905       900
dram[4]:        948       953       944       940       956       949       938       943       939       935       962       959       954       947       967       962
dram[5]:       1086      1097      1067      1067      1098      1090      1076      1074      1073      1069      1100      1098      1071      1072      1102      1099
dram[6]:        781       790       777       766       798       783       768       767       768       771       797       790       783       774       803       801
dram[7]:        999      1000       985       989      1003       993       998       991       992       986      1007      1009       999       997      1014      1013
dram[8]:        776       778       785       787       787       779       788       785       788       781       783       790       787       784       790       791
dram[9]:        855       864       871       865       864       855       869       864       872       867       863       868       879       875       876       870
dram[10]:        955       964       962       965       966       958       969       964       973       960       968       973       972       970       975       973
dram[11]:        789       793       805       798       798       787       804       794       800       795       801       799       804       801       799       798
dram[12]:       1388      1391      1410      1406      1402      1389      1418      1414      1411      1414      1400      1393      1435      1424      1397      1387
dram[13]:        993       993      1014      1017       999       986      1024      1018      1018      1015       994       991      1022      1024       996       994
dram[14]:        829       835       844       830       835       825       833       830       836       829       826       828       848       840       836       835
dram[15]:       1094      1096      1108      1107      1106      1091      1115      1110      1110      1110      1099      1101      1115      1115      1099      1095
dram[16]:        770       765       784       779       779       766       783       776       780       773       776       780       780       780       785       783
dram[17]:        801       807       815       806       813       799       814       809       813       808       812       815       814       820       822       816
dram[18]:        843       847       863       858       850       840       864       857       859       850       852       853       864       860       861       862
dram[19]:        888       892       907       894       900       885       902       894       904       900       903       900       901       900       901       897
dram[20]:       1042      1049      1061      1048      1050      1048      1061      1058      1058      1052      1049      1046      1073      1068      1047      1046
dram[21]:       1011      1017      1037      1032      1022      1012      1045      1035      1039      1035      1018      1009      1045      1040      1020      1021
dram[22]:        768       777       790       777       779       764       782       781       781       781       772       776       794       789       778       778
dram[23]:        978       981       990       993       988       973      1007       998      1001       995       990       989      1013      1009       984       987
dram[24]:        741       735       751       741       742       733       747       746       745       741       742       747       746       746       752       750
dram[25]:        946       951       940       931       952       943       945       939       942       942       951       957       948       949       956       957
dram[26]:        857       867       869       862       866       859       872       863       866       862       867       872       873       868       874       873
dram[27]:       1050      1055      1048      1043      1060      1047      1049      1039      1047      1044      1060      1058      1053      1052      1059      1054
dram[28]:        971       973       972       964       980       970       966       968       963       965       986       979       980       968       985       987
dram[29]:       1010      1022       998       995      1024      1010      1004       996       995       992      1025      1020       999       993      1026      1024
dram[30]:        767       773       769       763       783       764       768       757       763       758       772       776       772       772       784       783
dram[31]:        960       964       951       955       971       959       962       954       952       951       975       973       961       961       979       982
maximum mf latency per bank:
dram[0]:       2612      2509      2467      2668      2793      2579      2679      2582      2444      2317      2569      2409      2476      2427      2629      2572
dram[1]:       3517      3787      3268      3377      3450      3657      3761      3486      3573      3516      3500      3439      3694      3507      3679      3887
dram[2]:       2550      2498      2351      2404      2916      2306      2994      2380      2411      2205      2814      2340      2565      2537      2544      2609
dram[3]:       2659      2903      2587      2794      2996      2719      2870      2883      2631      2663      2732      2731      2614      2869      2969      2723
dram[4]:       2767      2817      2809      2918      2619      2832      2612      2731      2737      2805      2883      2739      3028      2820      3137      2773
dram[5]:       3546      3676      3750      3584      3516      3600      3608      3269      3519      3535      3332      3731      3718      3801      3487      3722
dram[6]:       2563      2687      2618      2854      2824      2560      3342      2494      2458      2963      2769      2604      2562      2659      2675      2828
dram[7]:       2681      2901      2793      2870      2713      2666      2632      2683      3091      2744      2675      2684      2620      2843      2754      2586
dram[8]:       2389      2656      2647      2757      2604      2481      2516      2330      2605      2440      2407      2373      2741      2418      2548      2440
dram[9]:       2886      2850      2452      2630      2734      2696      2722      2412      2849      2712      2550      2525      2614      2923      2628      2749
dram[10]:       2553      2622      2510      2388      2845      2620      2441      2469      2646      2746      2451      2642      2734      2706      2900      2668
dram[11]:       2450      2653      2547      2602      2578      2446      2487      2592      2376      2643      2649      2451      2354      2600      2535      2821
dram[12]:       3811      3856      3635      3685      4051      3577      3815      3690      3889      3958      3912      4467      3843      3972      3924      3630
dram[13]:       3091      2920      3437      3460      3140      3048      3625      3293      3342      3496      3358      3488      3048      3586      3094      3310
dram[14]:       2525      2352      2343      2774      2458      2358      2623      2641      2550      2556      2544      2577      2514      2440      2828      2594
dram[15]:       2645      2736      2857      2835      2635      2728      2631      2927      2924      2832      2514      2658      2665      2722      3089      2878
dram[16]:       2441      2593      2377      2458      2487      2390      2794      2934      2586      2391      2270      2470      2694      2533      2477      2400
dram[17]:       2514      2525      2644      2442      2711      2571      2421      2534      2289      2546      2289      2607      2407      2666      2629      2650
dram[18]:       2472      2387      2687      2421      2832      2830      2353      2415      2423      2643      2604      2631      2573      2774      2922      2516
dram[19]:       2867      3150      2682      2813      2626      2770      2760      2857      2716      2747      2760      2854      2559      2643      2641      2755
dram[20]:       2806      2857      3019      2603      2859      2859      2944      3181      2767      2853      2684      2790      3142      2765      2915      2768
dram[21]:       2818      3044      3193      3302      2942      2592      2807      2934      3037      2924      2841      3549      2733      3043      2843      3451
dram[22]:       2579      2357      2645      2567      2493      2483      2404      2418      2364      2659      2908      2430      2489      2580      2472      2704
dram[23]:       2821      3008      2838      3039      3197      2964      2873      3013      3172      2888      2960      2890      3047      2853      3052      2932
dram[24]:       2766      2425      3092      2454      2541      2339      3007      2343      2296      2466      2756      2206      2573      2347      2362      2510
dram[25]:       2924      3272      3071      3336      3282      3204      3283      3120      2869      3020      2974      3163      2865      2964      3377      3624
dram[26]:       2757      3031      2913      2721      2549      2679      2400      2477      2318      2634      2459      2629      2548      2773      3068      2679
dram[27]:       3595      4003      3545      3748      4080      3706      3800      3971      3885      4347      3635      3758      3929      3488      3706      3775
dram[28]:       2584      2692      2464      2726      2630      2683      2535      2689      2965      2454      2522      2699      2845      2411      2686      2668
dram[29]:       2695      2647      2807      2913      3113      2600      2863      2863      2873      3013      3069      3145      2846      2998      2883      2928
dram[30]:       2596      2648      2452      2558      2615      2510      2695      2565      2516      2528      2492      2510      2518      2511      2797      2592
dram[31]:       2806      2755      2623      2926      2766      2874      2815      2699      2964      3049      2716      2963      2927      2772      3114      2764
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=706734 n_nop=149705 n_act=76644 n_pre=76628 n_ref_event=0 n_req=327854 n_rd=265297 n_rd_L2_A=0 n_write=0 n_wr_bk=250228 bw_util=0.7294
n_activity=673003 dram_eff=0.766
bk0: 16612a 237406i bk1: 16660a 230379i bk2: 16572a 228230i bk3: 16579a 228613i bk4: 16584a 235044i bk5: 16613a 242186i bk6: 16541a 225667i bk7: 16594a 231241i bk8: 16509a 236045i bk9: 16556a 247662i bk10: 16588a 238794i bk11: 16567a 233762i bk12: 16507a 238646i bk13: 16515a 235006i bk14: 16633a 226913i bk15: 16667a 227368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766225
Row_Buffer_Locality_read = 0.848966
Row_Buffer_Locality_write = 0.415333
Bank_Level_Parallism = 11.776890
Bank_Level_Parallism_Col = 8.704092
Bank_Level_Parallism_Ready = 3.503778
write_to_read_ratio_blp_rw_average = 0.587308
GrpLevelPara = 3.735847 

BW Util details:
bwutil = 0.729447 
total_CMD = 706734 
util_bw = 515525 
Wasted_Col = 152036 
Wasted_Row = 2619 
Idle = 36554 

BW Util Bottlenecks: 
RCDc_limit = 140529 
RCDWRc_limit = 110291 
WTRc_limit = 204473 
RTWc_limit = 866098 
CCDLc_limit = 179054 
rwq = 0 
CCDLc_limit_alone = 89520 
WTRc_limit_alone = 182791 
RTWc_limit_alone = 798246 

Commands details: 
total_CMD = 706734 
n_nop = 149705 
Read = 265297 
Write = 0 
L2_Alloc = 0 
L2_WB = 250228 
n_act = 76644 
n_pre = 76628 
n_ref = 0 
n_req = 327854 
total_req = 515525 

Dual Bus Interface Util: 
issued_total_row = 153272 
issued_total_col = 515525 
Row_Bus_Util =  0.216874 
CoL_Bus_Util = 0.729447 
Either_Row_CoL_Bus_Util = 0.788173 
Issued_on_Two_Bus_Simul_Util = 0.158147 
issued_two_Eff = 0.200650 
queue_avg = 55.719563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.7196
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=706734 n_nop=149712 n_act=77163 n_pre=77147 n_ref_event=0 n_req=327512 n_rd=264928 n_rd_L2_A=0 n_write=0 n_wr_bk=250336 bw_util=0.7291
n_activity=672283 dram_eff=0.7664
bk0: 16672a 232027i bk1: 16606a 223939i bk2: 16531a 225113i bk3: 16547a 224056i bk4: 16536a 228795i bk5: 16631a 238423i bk6: 16477a 229199i bk7: 16562a 230466i bk8: 16527a 237107i bk9: 16492a 239372i bk10: 16521a 235104i bk11: 16537a 235332i bk12: 16459a 230695i bk13: 16483a 237993i bk14: 16679a 230466i bk15: 16668a 230976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764396
Row_Buffer_Locality_read = 0.847192
Row_Buffer_Locality_write = 0.413908
Bank_Level_Parallism = 11.833459
Bank_Level_Parallism_Col = 8.725499
Bank_Level_Parallism_Ready = 3.508002
write_to_read_ratio_blp_rw_average = 0.585611
GrpLevelPara = 3.737436 

BW Util details:
bwutil = 0.729078 
total_CMD = 706734 
util_bw = 515264 
Wasted_Col = 152199 
Wasted_Row = 2349 
Idle = 36922 

BW Util Bottlenecks: 
RCDc_limit = 140325 
RCDWRc_limit = 112069 
WTRc_limit = 206173 
RTWc_limit = 867141 
CCDLc_limit = 178117 
rwq = 0 
CCDLc_limit_alone = 88603 
WTRc_limit_alone = 184191 
RTWc_limit_alone = 799609 

Commands details: 
total_CMD = 706734 
n_nop = 149712 
Read = 264928 
Write = 0 
L2_Alloc = 0 
L2_WB = 250336 
n_act = 77163 
n_pre = 77147 
n_ref = 0 
n_req = 327512 
total_req = 515264 

Dual Bus Interface Util: 
issued_total_row = 154310 
issued_total_col = 515264 
Row_Bus_Util =  0.218342 
CoL_Bus_Util = 0.729078 
Either_Row_CoL_Bus_Util = 0.788164 
Issued_on_Two_Bus_Simul_Util = 0.159257 
issued_two_Eff = 0.202060 
queue_avg = 55.523724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.5237
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=706734 n_nop=149144 n_act=76763 n_pre=76747 n_ref_event=0 n_req=328291 n_rd=265692 n_rd_L2_A=0 n_write=0 n_wr_bk=250396 bw_util=0.7302
n_activity=672969 dram_eff=0.7669
bk0: 16665a 236966i bk1: 16700a 229778i bk2: 16581a 227864i bk3: 16623a 225466i bk4: 16630a 232353i bk5: 16605a 238273i bk6: 16551a 232232i bk7: 16612a 227022i bk8: 16530a 237758i bk9: 16591a 245529i bk10: 16539a 238233i bk11: 16604a 234433i bk12: 16530a 231431i bk13: 16537a 232401i bk14: 16680a 223159i bk15: 16714a 224061i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766174
Row_Buffer_Locality_read = 0.848671
Row_Buffer_Locality_write = 0.416029
Bank_Level_Parallism = 11.816553
Bank_Level_Parallism_Col = 8.731818
Bank_Level_Parallism_Ready = 3.503786
write_to_read_ratio_blp_rw_average = 0.587060
GrpLevelPara = 3.741819 

BW Util details:
bwutil = 0.730244 
total_CMD = 706734 
util_bw = 516088 
Wasted_Col = 151582 
Wasted_Row = 2498 
Idle = 36566 

BW Util Bottlenecks: 
RCDc_limit = 140309 
RCDWRc_limit = 111079 
WTRc_limit = 203043 
RTWc_limit = 864945 
CCDLc_limit = 178090 
rwq = 0 
CCDLc_limit_alone = 88987 
WTRc_limit_alone = 181767 
RTWc_limit_alone = 797118 

Commands details: 
total_CMD = 706734 
n_nop = 149144 
Read = 265692 
Write = 0 
L2_Alloc = 0 
L2_WB = 250396 
n_act = 76763 
n_pre = 76747 
n_ref = 0 
n_req = 328291 
total_req = 516088 

Dual Bus Interface Util: 
issued_total_row = 153510 
issued_total_col = 516088 
Row_Bus_Util =  0.217210 
CoL_Bus_Util = 0.730244 
Either_Row_CoL_Bus_Util = 0.788967 
Issued_on_Two_Bus_Simul_Util = 0.158487 
issued_two_Eff = 0.200879 
queue_avg = 55.838123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.8381
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=706734 n_nop=149823 n_act=76173 n_pre=76157 n_ref_event=0 n_req=327957 n_rd=265361 n_rd_L2_A=0 n_write=0 n_wr_bk=250384 bw_util=0.7298
n_activity=670835 dram_eff=0.7688
bk0: 16686a 231215i bk1: 16658a 226988i bk2: 16544a 231948i bk3: 16595a 229046i bk4: 16560a 236546i bk5: 16665a 235186i bk6: 16504a 230323i bk7: 16576a 230386i bk8: 16520a 243318i bk9: 16534a 242307i bk10: 16577a 241172i bk11: 16579a 238383i bk12: 16499a 243873i bk13: 16500a 227739i bk14: 16691a 230442i bk15: 16673a 235281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767735
Row_Buffer_Locality_read = 0.849827
Row_Buffer_Locality_write = 0.419723
Bank_Level_Parallism = 11.792705
Bank_Level_Parallism_Col = 8.722332
Bank_Level_Parallism_Ready = 3.503660
write_to_read_ratio_blp_rw_average = 0.586036
GrpLevelPara = 3.739675 

BW Util details:
bwutil = 0.729758 
total_CMD = 706734 
util_bw = 515745 
Wasted_Col = 150482 
Wasted_Row = 2114 
Idle = 38393 

BW Util Bottlenecks: 
RCDc_limit = 137903 
RCDWRc_limit = 109945 
WTRc_limit = 201835 
RTWc_limit = 859890 
CCDLc_limit = 178669 
rwq = 0 
CCDLc_limit_alone = 89670 
WTRc_limit_alone = 180776 
RTWc_limit_alone = 791950 

Commands details: 
total_CMD = 706734 
n_nop = 149823 
Read = 265361 
Write = 0 
L2_Alloc = 0 
L2_WB = 250384 
n_act = 76173 
n_pre = 76157 
n_ref = 0 
n_req = 327957 
total_req = 515745 

Dual Bus Interface Util: 
issued_total_row = 152330 
issued_total_col = 515745 
Row_Bus_Util =  0.215541 
CoL_Bus_Util = 0.729758 
Either_Row_CoL_Bus_Util = 0.788007 
Issued_on_Two_Bus_Simul_Util = 0.157293 
issued_two_Eff = 0.199608 
queue_avg = 55.356274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.3563
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=706734 n_nop=149290 n_act=76665 n_pre=76649 n_ref_event=0 n_req=328929 n_rd=266395 n_rd_L2_A=0 n_write=0 n_wr_bk=250136 bw_util=0.7309
n_activity=673125 dram_eff=0.7674
bk0: 16806a 232886i bk1: 16768a 225298i bk2: 16643a 225591i bk3: 16649a 228010i bk4: 16625a 231157i bk5: 16676a 235293i bk6: 16581a 230844i bk7: 16630a 229806i bk8: 16563a 241053i bk9: 16571a 248154i bk10: 16642a 239130i bk11: 16578a 234233i bk12: 16564a 234779i bk13: 16565a 237255i bk14: 16760a 227779i bk15: 16774a 236112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766925
Row_Buffer_Locality_read = 0.850211
Row_Buffer_Locality_write = 0.412128
Bank_Level_Parallism = 11.792876
Bank_Level_Parallism_Col = 8.713474
Bank_Level_Parallism_Ready = 3.498599
write_to_read_ratio_blp_rw_average = 0.588061
GrpLevelPara = 3.739580 

BW Util details:
bwutil = 0.730870 
total_CMD = 706734 
util_bw = 516531 
Wasted_Col = 150490 
Wasted_Row = 2815 
Idle = 36898 

BW Util Bottlenecks: 
RCDc_limit = 138819 
RCDWRc_limit = 110689 
WTRc_limit = 202915 
RTWc_limit = 861243 
CCDLc_limit = 178451 
rwq = 0 
CCDLc_limit_alone = 88777 
WTRc_limit_alone = 181278 
RTWc_limit_alone = 793206 

Commands details: 
total_CMD = 706734 
n_nop = 149290 
Read = 266395 
Write = 0 
L2_Alloc = 0 
L2_WB = 250136 
n_act = 76665 
n_pre = 76649 
n_ref = 0 
n_req = 328929 
total_req = 516531 

Dual Bus Interface Util: 
issued_total_row = 153314 
issued_total_col = 516531 
Row_Bus_Util =  0.216933 
CoL_Bus_Util = 0.730870 
Either_Row_CoL_Bus_Util = 0.788761 
Issued_on_Two_Bus_Simul_Util = 0.159043 
issued_two_Eff = 0.201636 
queue_avg = 56.344357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.3444
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=706734 n_nop=148801 n_act=77127 n_pre=77111 n_ref_event=0 n_req=328826 n_rd=266252 n_rd_L2_A=0 n_write=0 n_wr_bk=250296 bw_util=0.7309
n_activity=672848 dram_eff=0.7677
bk0: 16725a 229507i bk1: 16757a 220476i bk2: 16635a 226810i bk3: 16653a 221660i bk4: 16630a 230301i bk5: 16660a 229939i bk6: 16588a 223533i bk7: 16598a 225352i bk8: 16560a 234467i bk9: 16627a 232139i bk10: 16600a 240046i bk11: 16649a 226833i bk12: 16522a 227996i bk13: 16563a 229795i bk14: 16690a 221662i bk15: 16795a 218727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765447
Row_Buffer_Locality_read = 0.848692
Row_Buffer_Locality_write = 0.411241
Bank_Level_Parallism = 11.937431
Bank_Level_Parallism_Col = 8.817794
Bank_Level_Parallism_Ready = 3.525970
write_to_read_ratio_blp_rw_average = 0.590455
GrpLevelPara = 3.754520 

BW Util details:
bwutil = 0.730895 
total_CMD = 706734 
util_bw = 516548 
Wasted_Col = 150815 
Wasted_Row = 2574 
Idle = 36797 

BW Util Bottlenecks: 
RCDc_limit = 140417 
RCDWRc_limit = 111493 
WTRc_limit = 205054 
RTWc_limit = 886925 
CCDLc_limit = 180928 
rwq = 0 
CCDLc_limit_alone = 90016 
WTRc_limit_alone = 183689 
RTWc_limit_alone = 817378 

Commands details: 
total_CMD = 706734 
n_nop = 148801 
Read = 266252 
Write = 0 
L2_Alloc = 0 
L2_WB = 250296 
n_act = 77127 
n_pre = 77111 
n_ref = 0 
n_req = 328826 
total_req = 516548 

Dual Bus Interface Util: 
issued_total_row = 154238 
issued_total_col = 516548 
Row_Bus_Util =  0.218241 
CoL_Bus_Util = 0.730895 
Either_Row_CoL_Bus_Util = 0.789453 
Issued_on_Two_Bus_Simul_Util = 0.159682 
issued_two_Eff = 0.202270 
queue_avg = 57.128590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.1286
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=706734 n_nop=150657 n_act=75789 n_pre=75773 n_ref_event=0 n_req=327423 n_rd=264846 n_rd_L2_A=0 n_write=0 n_wr_bk=250308 bw_util=0.7289
n_activity=672497 dram_eff=0.766
bk0: 16670a 232731i bk1: 16637a 235889i bk2: 16521a 232203i bk3: 16552a 232825i bk4: 16550a 237943i bk5: 16595a 236417i bk6: 16490a 242323i bk7: 16531a 239335i bk8: 16503a 245568i bk9: 16479a 247438i bk10: 16511a 242806i bk11: 16540a 239489i bk12: 16474a 233148i bk13: 16492a 236214i bk14: 16676a 237942i bk15: 16625a 236463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768529
Row_Buffer_Locality_read = 0.851797
Row_Buffer_Locality_write = 0.416111
Bank_Level_Parallism = 11.691050
Bank_Level_Parallism_Col = 8.669571
Bank_Level_Parallism_Ready = 3.504773
write_to_read_ratio_blp_rw_average = 0.589687
GrpLevelPara = 3.735632 

BW Util details:
bwutil = 0.728922 
total_CMD = 706734 
util_bw = 515154 
Wasted_Col = 151487 
Wasted_Row = 2797 
Idle = 37296 

BW Util Bottlenecks: 
RCDc_limit = 137296 
RCDWRc_limit = 109376 
WTRc_limit = 203996 
RTWc_limit = 851666 
CCDLc_limit = 177328 
rwq = 0 
CCDLc_limit_alone = 88539 
WTRc_limit_alone = 182428 
RTWc_limit_alone = 784445 

Commands details: 
total_CMD = 706734 
n_nop = 150657 
Read = 264846 
Write = 0 
L2_Alloc = 0 
L2_WB = 250308 
n_act = 75789 
n_pre = 75773 
n_ref = 0 
n_req = 327423 
total_req = 515154 

Dual Bus Interface Util: 
issued_total_row = 151562 
issued_total_col = 515154 
Row_Bus_Util =  0.214454 
CoL_Bus_Util = 0.728922 
Either_Row_CoL_Bus_Util = 0.786826 
Issued_on_Two_Bus_Simul_Util = 0.156550 
issued_two_Eff = 0.198963 
queue_avg = 54.938984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.939
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=706734 n_nop=149068 n_act=76888 n_pre=76872 n_ref_event=0 n_req=328413 n_rd=265830 n_rd_L2_A=0 n_write=0 n_wr_bk=250332 bw_util=0.7303
n_activity=673127 dram_eff=0.7668
bk0: 16703a 229009i bk1: 16731a 226370i bk2: 16616a 229289i bk3: 16610a 224114i bk4: 16628a 228795i bk5: 16640a 240963i bk6: 16554a 229118i bk7: 16623a 232402i bk8: 16540a 234509i bk9: 16561a 244273i bk10: 16588a 241633i bk11: 16602a 226677i bk12: 16505a 232417i bk13: 16535a 227968i bk14: 16664a 223867i bk15: 16730a 220892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765880
Row_Buffer_Locality_read = 0.848982
Row_Buffer_Locality_write = 0.412892
Bank_Level_Parallism = 11.854970
Bank_Level_Parallism_Col = 8.763675
Bank_Level_Parallism_Ready = 3.518461
write_to_read_ratio_blp_rw_average = 0.586837
GrpLevelPara = 3.743400 

BW Util details:
bwutil = 0.730348 
total_CMD = 706734 
util_bw = 516162 
Wasted_Col = 151206 
Wasted_Row = 2719 
Idle = 36647 

BW Util Bottlenecks: 
RCDc_limit = 139826 
RCDWRc_limit = 111265 
WTRc_limit = 204709 
RTWc_limit = 868956 
CCDLc_limit = 178766 
rwq = 0 
CCDLc_limit_alone = 88416 
WTRc_limit_alone = 183149 
RTWc_limit_alone = 800166 

Commands details: 
total_CMD = 706734 
n_nop = 149068 
Read = 265830 
Write = 0 
L2_Alloc = 0 
L2_WB = 250332 
n_act = 76888 
n_pre = 76872 
n_ref = 0 
n_req = 328413 
total_req = 516162 

Dual Bus Interface Util: 
issued_total_row = 153760 
issued_total_col = 516162 
Row_Bus_Util =  0.217564 
CoL_Bus_Util = 0.730348 
Either_Row_CoL_Bus_Util = 0.789075 
Issued_on_Two_Bus_Simul_Util = 0.158838 
issued_two_Eff = 0.201296 
queue_avg = 56.120956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.121
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=706734 n_nop=149451 n_act=76705 n_pre=76689 n_ref_event=0 n_req=327802 n_rd=265218 n_rd_L2_A=0 n_write=0 n_wr_bk=250336 bw_util=0.7295
n_activity=672144 dram_eff=0.767
bk0: 16591a 231415i bk1: 16597a 230984i bk2: 16602a 232662i bk3: 16631a 223282i bk4: 16577a 231503i bk5: 16595a 236033i bk6: 16562a 231602i bk7: 16618a 237498i bk8: 16539a 236176i bk9: 16575a 246938i bk10: 16533a 244477i bk11: 16545a 238656i bk12: 16520a 236428i bk13: 16516a 230062i bk14: 16585a 226856i bk15: 16632a 225342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766002
Row_Buffer_Locality_read = 0.849241
Row_Buffer_Locality_write = 0.413253
Bank_Level_Parallism = 11.796798
Bank_Level_Parallism_Col = 8.712789
Bank_Level_Parallism_Ready = 3.503986
write_to_read_ratio_blp_rw_average = 0.587923
GrpLevelPara = 3.742029 

BW Util details:
bwutil = 0.729488 
total_CMD = 706734 
util_bw = 515554 
Wasted_Col = 151457 
Wasted_Row = 2292 
Idle = 37431 

BW Util Bottlenecks: 
RCDc_limit = 139515 
RCDWRc_limit = 110170 
WTRc_limit = 202707 
RTWc_limit = 863027 
CCDLc_limit = 177447 
rwq = 0 
CCDLc_limit_alone = 89344 
WTRc_limit_alone = 182007 
RTWc_limit_alone = 795624 

Commands details: 
total_CMD = 706734 
n_nop = 149451 
Read = 265218 
Write = 0 
L2_Alloc = 0 
L2_WB = 250336 
n_act = 76705 
n_pre = 76689 
n_ref = 0 
n_req = 327802 
total_req = 515554 

Dual Bus Interface Util: 
issued_total_row = 153394 
issued_total_col = 515554 
Row_Bus_Util =  0.217046 
CoL_Bus_Util = 0.729488 
Either_Row_CoL_Bus_Util = 0.788533 
Issued_on_Two_Bus_Simul_Util = 0.158001 
issued_two_Eff = 0.200374 
queue_avg = 55.364082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.3641
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=706734 n_nop=149690 n_act=77164 n_pre=77148 n_ref_event=0 n_req=327466 n_rd=264877 n_rd_L2_A=0 n_write=0 n_wr_bk=250356 bw_util=0.729
n_activity=671922 dram_eff=0.7668
bk0: 16593a 231866i bk1: 16545a 226919i bk2: 16550a 224780i bk3: 16581a 221764i bk4: 16527a 233965i bk5: 16593a 235187i bk6: 16539a 229685i bk7: 16598a 232795i bk8: 16551a 242883i bk9: 16549a 243924i bk10: 16518a 239808i bk11: 16487a 237096i bk12: 16504a 234782i bk13: 16540a 239282i bk14: 16609a 227160i bk15: 16593a 232162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764360
Row_Buffer_Locality_read = 0.848575
Row_Buffer_Locality_write = 0.407963
Bank_Level_Parallism = 11.802999
Bank_Level_Parallism_Col = 8.707451
Bank_Level_Parallism_Ready = 3.502347
write_to_read_ratio_blp_rw_average = 0.587898
GrpLevelPara = 3.739699 

BW Util details:
bwutil = 0.729034 
total_CMD = 706734 
util_bw = 515233 
Wasted_Col = 151778 
Wasted_Row = 2408 
Idle = 37315 

BW Util Bottlenecks: 
RCDc_limit = 138824 
RCDWRc_limit = 111903 
WTRc_limit = 205302 
RTWc_limit = 861142 
CCDLc_limit = 176476 
rwq = 0 
CCDLc_limit_alone = 87825 
WTRc_limit_alone = 183482 
RTWc_limit_alone = 794311 

Commands details: 
total_CMD = 706734 
n_nop = 149690 
Read = 264877 
Write = 0 
L2_Alloc = 0 
L2_WB = 250356 
n_act = 77164 
n_pre = 77148 
n_ref = 0 
n_req = 327466 
total_req = 515233 

Dual Bus Interface Util: 
issued_total_row = 154312 
issued_total_col = 515233 
Row_Bus_Util =  0.218345 
CoL_Bus_Util = 0.729034 
Either_Row_CoL_Bus_Util = 0.788195 
Issued_on_Two_Bus_Simul_Util = 0.159184 
issued_two_Eff = 0.201961 
queue_avg = 55.246857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.2469
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=706734 n_nop=148912 n_act=77368 n_pre=77352 n_ref_event=0 n_req=328207 n_rd=265609 n_rd_L2_A=0 n_write=0 n_wr_bk=250392 bw_util=0.7301
n_activity=672120 dram_eff=0.7677
bk0: 16635a 230926i bk1: 16656a 223269i bk2: 16604a 224908i bk3: 16669a 225350i bk4: 16609a 231750i bk5: 16597a 239418i bk6: 16575a 221221i bk7: 16669a 223579i bk8: 16567a 226686i bk9: 16608a 239917i bk10: 16546a 232159i bk11: 16549a 225145i bk12: 16525a 233695i bk13: 16562a 224557i bk14: 16593a 223482i bk15: 16645a 224355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764271
Row_Buffer_Locality_read = 0.847682
Row_Buffer_Locality_write = 0.410349
Bank_Level_Parallism = 11.934418
Bank_Level_Parallism_Col = 8.805968
Bank_Level_Parallism_Ready = 3.539251
write_to_read_ratio_blp_rw_average = 0.590313
GrpLevelPara = 3.752565 

BW Util details:
bwutil = 0.730121 
total_CMD = 706734 
util_bw = 516001 
Wasted_Col = 150700 
Wasted_Row = 2417 
Idle = 37616 

BW Util Bottlenecks: 
RCDc_limit = 141816 
RCDWRc_limit = 111564 
WTRc_limit = 200466 
RTWc_limit = 886685 
CCDLc_limit = 179838 
rwq = 0 
CCDLc_limit_alone = 90589 
WTRc_limit_alone = 180026 
RTWc_limit_alone = 817876 

Commands details: 
total_CMD = 706734 
n_nop = 148912 
Read = 265609 
Write = 0 
L2_Alloc = 0 
L2_WB = 250392 
n_act = 77368 
n_pre = 77352 
n_ref = 0 
n_req = 328207 
total_req = 516001 

Dual Bus Interface Util: 
issued_total_row = 154720 
issued_total_col = 516001 
Row_Bus_Util =  0.218923 
CoL_Bus_Util = 0.730121 
Either_Row_CoL_Bus_Util = 0.789296 
Issued_on_Two_Bus_Simul_Util = 0.159748 
issued_two_Eff = 0.202393 
queue_avg = 56.587231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.5872
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=706734 n_nop=150465 n_act=76040 n_pre=76024 n_ref_event=0 n_req=327555 n_rd=264967 n_rd_L2_A=0 n_write=0 n_wr_bk=250352 bw_util=0.7292
n_activity=670880 dram_eff=0.7681
bk0: 16584a 232640i bk1: 16574a 233393i bk2: 16576a 229038i bk3: 16598a 229444i bk4: 16514a 236843i bk5: 16601a 233207i bk6: 16535a 237206i bk7: 16587a 237375i bk8: 16546a 238131i bk9: 16524a 247352i bk10: 16543a 240336i bk11: 16529a 238006i bk12: 16497a 241523i bk13: 16538a 239216i bk14: 16602a 233809i bk15: 16619a 232982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767856
Row_Buffer_Locality_read = 0.851280
Row_Buffer_Locality_write = 0.414680
Bank_Level_Parallism = 11.755160
Bank_Level_Parallism_Col = 8.693016
Bank_Level_Parallism_Ready = 3.486306
write_to_read_ratio_blp_rw_average = 0.588180
GrpLevelPara = 3.738004 

BW Util details:
bwutil = 0.729156 
total_CMD = 706734 
util_bw = 515319 
Wasted_Col = 150412 
Wasted_Row = 2469 
Idle = 38534 

BW Util Bottlenecks: 
RCDc_limit = 136128 
RCDWRc_limit = 110338 
WTRc_limit = 204655 
RTWc_limit = 854347 
CCDLc_limit = 174637 
rwq = 0 
CCDLc_limit_alone = 87582 
WTRc_limit_alone = 183160 
RTWc_limit_alone = 788787 

Commands details: 
total_CMD = 706734 
n_nop = 150465 
Read = 264967 
Write = 0 
L2_Alloc = 0 
L2_WB = 250352 
n_act = 76040 
n_pre = 76024 
n_ref = 0 
n_req = 327555 
total_req = 515319 

Dual Bus Interface Util: 
issued_total_row = 152064 
issued_total_col = 515319 
Row_Bus_Util =  0.215164 
CoL_Bus_Util = 0.729156 
Either_Row_CoL_Bus_Util = 0.787098 
Issued_on_Two_Bus_Simul_Util = 0.157222 
issued_two_Eff = 0.199749 
queue_avg = 55.518410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.5184
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=706734 n_nop=148760 n_act=77722 n_pre=77706 n_ref_event=0 n_req=328315 n_rd=265759 n_rd_L2_A=0 n_write=0 n_wr_bk=250224 bw_util=0.7301
n_activity=673432 dram_eff=0.7662
bk0: 16631a 224865i bk1: 16643a 224186i bk2: 16628a 218720i bk3: 16624a 222908i bk4: 16579a 222641i bk5: 16627a 227794i bk6: 16579a 224044i bk7: 16632a 225319i bk8: 16621a 231734i bk9: 16591a 234453i bk10: 16552a 231230i bk11: 16564a 230329i bk12: 16554a 225143i bk13: 16617a 229515i bk14: 16663a 223553i bk15: 16654a 222370i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763270
Row_Buffer_Locality_read = 0.845439
Row_Buffer_Locality_write = 0.414189
Bank_Level_Parallism = 11.965106
Bank_Level_Parallism_Col = 8.817147
Bank_Level_Parallism_Ready = 3.516651
write_to_read_ratio_blp_rw_average = 0.587244
GrpLevelPara = 3.754050 

BW Util details:
bwutil = 0.730095 
total_CMD = 706734 
util_bw = 515983 
Wasted_Col = 151381 
Wasted_Row = 2689 
Idle = 36681 

BW Util Bottlenecks: 
RCDc_limit = 143585 
RCDWRc_limit = 111184 
WTRc_limit = 206295 
RTWc_limit = 881570 
CCDLc_limit = 182236 
rwq = 0 
CCDLc_limit_alone = 90783 
WTRc_limit_alone = 184231 
RTWc_limit_alone = 812181 

Commands details: 
total_CMD = 706734 
n_nop = 148760 
Read = 265759 
Write = 0 
L2_Alloc = 0 
L2_WB = 250224 
n_act = 77722 
n_pre = 77706 
n_ref = 0 
n_req = 328315 
total_req = 515983 

Dual Bus Interface Util: 
issued_total_row = 155428 
issued_total_col = 515983 
Row_Bus_Util =  0.219924 
CoL_Bus_Util = 0.730095 
Either_Row_CoL_Bus_Util = 0.789511 
Issued_on_Two_Bus_Simul_Util = 0.160509 
issued_two_Eff = 0.203302 
queue_avg = 57.021725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.0217
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=706734 n_nop=148749 n_act=76727 n_pre=76711 n_ref_event=0 n_req=328956 n_rd=266363 n_rd_L2_A=0 n_write=0 n_wr_bk=250372 bw_util=0.7312
n_activity=673204 dram_eff=0.7676
bk0: 16682a 223875i bk1: 16700a 228574i bk2: 16729a 224576i bk3: 16684a 225591i bk4: 16615a 232183i bk5: 16644a 233337i bk6: 16596a 223974i bk7: 16692a 227616i bk8: 16581a 236450i bk9: 16691a 244599i bk10: 16645a 232889i bk11: 16600a 232122i bk12: 16556a 235336i bk13: 16617a 227446i bk14: 16653a 226589i bk15: 16678a 225045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766756
Row_Buffer_Locality_read = 0.849285
Row_Buffer_Locality_write = 0.415558
Bank_Level_Parallism = 11.875654
Bank_Level_Parallism_Col = 8.781111
Bank_Level_Parallism_Ready = 3.520313
write_to_read_ratio_blp_rw_average = 0.591370
GrpLevelPara = 3.745514 

BW Util details:
bwutil = 0.731159 
total_CMD = 706734 
util_bw = 516735 
Wasted_Col = 150579 
Wasted_Row = 2670 
Idle = 36750 

BW Util Bottlenecks: 
RCDc_limit = 140382 
RCDWRc_limit = 109469 
WTRc_limit = 198204 
RTWc_limit = 880127 
CCDLc_limit = 179797 
rwq = 0 
CCDLc_limit_alone = 89459 
WTRc_limit_alone = 177322 
RTWc_limit_alone = 810671 

Commands details: 
total_CMD = 706734 
n_nop = 148749 
Read = 266363 
Write = 0 
L2_Alloc = 0 
L2_WB = 250372 
n_act = 76727 
n_pre = 76711 
n_ref = 0 
n_req = 328956 
total_req = 516735 

Dual Bus Interface Util: 
issued_total_row = 153438 
issued_total_col = 516735 
Row_Bus_Util =  0.217109 
CoL_Bus_Util = 0.731159 
Either_Row_CoL_Bus_Util = 0.789526 
Issued_on_Two_Bus_Simul_Util = 0.158741 
issued_two_Eff = 0.201059 
queue_avg = 56.903271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.9033
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=706734 n_nop=150746 n_act=75675 n_pre=75659 n_ref_event=0 n_req=327437 n_rd=264841 n_rd_L2_A=0 n_write=0 n_wr_bk=250384 bw_util=0.729
n_activity=671797 dram_eff=0.7669
bk0: 16599a 231744i bk1: 16580a 231597i bk2: 16569a 235772i bk3: 16579a 229592i bk4: 16529a 237724i bk5: 16563a 239413i bk6: 16511a 238400i bk7: 16560a 233829i bk8: 16582a 241067i bk9: 16535a 249082i bk10: 16528a 245001i bk11: 16523a 248252i bk12: 16485a 231717i bk13: 16527a 235915i bk14: 16581a 234932i bk15: 16590a 239647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768887
Row_Buffer_Locality_read = 0.851534
Row_Buffer_Locality_write = 0.419212
Bank_Level_Parallism = 11.707761
Bank_Level_Parallism_Col = 8.679224
Bank_Level_Parallism_Ready = 3.486784
write_to_read_ratio_blp_rw_average = 0.586253
GrpLevelPara = 3.731933 

BW Util details:
bwutil = 0.729023 
total_CMD = 706734 
util_bw = 515225 
Wasted_Col = 151270 
Wasted_Row = 2420 
Idle = 37819 

BW Util Bottlenecks: 
RCDc_limit = 136394 
RCDWRc_limit = 107756 
WTRc_limit = 201702 
RTWc_limit = 853637 
CCDLc_limit = 177753 
rwq = 0 
CCDLc_limit_alone = 89959 
WTRc_limit_alone = 180494 
RTWc_limit_alone = 787051 

Commands details: 
total_CMD = 706734 
n_nop = 150746 
Read = 264841 
Write = 0 
L2_Alloc = 0 
L2_WB = 250384 
n_act = 75675 
n_pre = 75659 
n_ref = 0 
n_req = 327437 
total_req = 515225 

Dual Bus Interface Util: 
issued_total_row = 151334 
issued_total_col = 515225 
Row_Bus_Util =  0.214131 
CoL_Bus_Util = 0.729023 
Either_Row_CoL_Bus_Util = 0.786700 
Issued_on_Two_Bus_Simul_Util = 0.156453 
issued_two_Eff = 0.198873 
queue_avg = 55.089764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.0898
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=706734 n_nop=148863 n_act=77408 n_pre=77392 n_ref_event=0 n_req=328555 n_rd=265981 n_rd_L2_A=0 n_write=0 n_wr_bk=250296 bw_util=0.7305
n_activity=672931 dram_eff=0.7672
bk0: 16650a 228878i bk1: 16650a 228052i bk2: 16710a 223602i bk3: 16686a 219032i bk4: 16623a 222179i bk5: 16613a 227072i bk6: 16579a 227839i bk7: 16652a 227521i bk8: 16604a 230511i bk9: 16635a 236544i bk10: 16621a 232845i bk11: 16581a 228441i bk12: 16551a 234046i bk13: 16569a 230508i bk14: 16614a 225115i bk15: 16643a 226343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764399
Row_Buffer_Locality_read = 0.847617
Row_Buffer_Locality_write = 0.410666
Bank_Level_Parallism = 11.922580
Bank_Level_Parallism_Col = 8.796481
Bank_Level_Parallism_Ready = 3.522547
write_to_read_ratio_blp_rw_average = 0.588951
GrpLevelPara = 3.748964 

BW Util details:
bwutil = 0.730511 
total_CMD = 706734 
util_bw = 516277 
Wasted_Col = 151096 
Wasted_Row = 2597 
Idle = 36764 

BW Util Bottlenecks: 
RCDc_limit = 141595 
RCDWRc_limit = 111268 
WTRc_limit = 203945 
RTWc_limit = 880113 
CCDLc_limit = 180630 
rwq = 0 
CCDLc_limit_alone = 89891 
WTRc_limit_alone = 182276 
RTWc_limit_alone = 811043 

Commands details: 
total_CMD = 706734 
n_nop = 148863 
Read = 265981 
Write = 0 
L2_Alloc = 0 
L2_WB = 250296 
n_act = 77408 
n_pre = 77392 
n_ref = 0 
n_req = 328555 
total_req = 516277 

Dual Bus Interface Util: 
issued_total_row = 154800 
issued_total_col = 516277 
Row_Bus_Util =  0.219036 
CoL_Bus_Util = 0.730511 
Either_Row_CoL_Bus_Util = 0.789365 
Issued_on_Two_Bus_Simul_Util = 0.160182 
issued_two_Eff = 0.202925 
queue_avg = 57.010921 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.0109
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=706734 n_nop=149774 n_act=76327 n_pre=76311 n_ref_event=0 n_req=327748 n_rd=265174 n_rd_L2_A=0 n_write=0 n_wr_bk=250296 bw_util=0.7294
n_activity=672234 dram_eff=0.7668
bk0: 16627a 233033i bk1: 16594a 239110i bk2: 16575a 228948i bk3: 16589a 227208i bk4: 16587a 233169i bk5: 16634a 235706i bk6: 16599a 224763i bk7: 16652a 236439i bk8: 16520a 241376i bk9: 16564a 248163i bk10: 16529a 236336i bk11: 16512a 233835i bk12: 16496a 241374i bk13: 16490a 234978i bk14: 16617a 223992i bk15: 16589a 224560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767117
Row_Buffer_Locality_read = 0.849819
Row_Buffer_Locality_write = 0.416643
Bank_Level_Parallism = 11.787208
Bank_Level_Parallism_Col = 8.728794
Bank_Level_Parallism_Ready = 3.511139
write_to_read_ratio_blp_rw_average = 0.587605
GrpLevelPara = 3.739313 

BW Util details:
bwutil = 0.729369 
total_CMD = 706734 
util_bw = 515470 
Wasted_Col = 151560 
Wasted_Row = 2552 
Idle = 37152 

BW Util Bottlenecks: 
RCDc_limit = 138498 
RCDWRc_limit = 110480 
WTRc_limit = 202959 
RTWc_limit = 868458 
CCDLc_limit = 178035 
rwq = 0 
CCDLc_limit_alone = 88894 
WTRc_limit_alone = 181537 
RTWc_limit_alone = 800739 

Commands details: 
total_CMD = 706734 
n_nop = 149774 
Read = 265174 
Write = 0 
L2_Alloc = 0 
L2_WB = 250296 
n_act = 76327 
n_pre = 76311 
n_ref = 0 
n_req = 327748 
total_req = 515470 

Dual Bus Interface Util: 
issued_total_row = 152638 
issued_total_col = 515470 
Row_Bus_Util =  0.215977 
CoL_Bus_Util = 0.729369 
Either_Row_CoL_Bus_Util = 0.788076 
Issued_on_Two_Bus_Simul_Util = 0.157270 
issued_two_Eff = 0.199562 
queue_avg = 55.248363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.2484
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=706734 n_nop=150238 n_act=76394 n_pre=76378 n_ref_event=0 n_req=327495 n_rd=264919 n_rd_L2_A=0 n_write=0 n_wr_bk=250304 bw_util=0.729
n_activity=672226 dram_eff=0.7664
bk0: 16569a 231112i bk1: 16565a 225980i bk2: 16590a 225247i bk3: 16643a 224238i bk4: 16525a 228080i bk5: 16540a 236945i bk6: 16529a 237193i bk7: 16545a 238637i bk8: 16585a 239461i bk9: 16557a 241583i bk10: 16541a 235100i bk11: 16496a 232365i bk12: 16479a 240307i bk13: 16545a 233942i bk14: 16582a 232177i bk15: 16628a 232573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766732
Row_Buffer_Locality_read = 0.849898
Row_Buffer_Locality_write = 0.414648
Bank_Level_Parallism = 11.796350
Bank_Level_Parallism_Col = 8.731402
Bank_Level_Parallism_Ready = 3.517267
write_to_read_ratio_blp_rw_average = 0.587859
GrpLevelPara = 3.740946 

BW Util details:
bwutil = 0.729020 
total_CMD = 706734 
util_bw = 515223 
Wasted_Col = 151848 
Wasted_Row = 2653 
Idle = 37010 

BW Util Bottlenecks: 
RCDc_limit = 139521 
RCDWRc_limit = 110964 
WTRc_limit = 206377 
RTWc_limit = 865860 
CCDLc_limit = 179740 
rwq = 0 
CCDLc_limit_alone = 89771 
WTRc_limit_alone = 184646 
RTWc_limit_alone = 797622 

Commands details: 
total_CMD = 706734 
n_nop = 150238 
Read = 264919 
Write = 0 
L2_Alloc = 0 
L2_WB = 250304 
n_act = 76394 
n_pre = 76378 
n_ref = 0 
n_req = 327495 
total_req = 515223 

Dual Bus Interface Util: 
issued_total_row = 152772 
issued_total_col = 515223 
Row_Bus_Util =  0.216166 
CoL_Bus_Util = 0.729020 
Either_Row_CoL_Bus_Util = 0.787419 
Issued_on_Two_Bus_Simul_Util = 0.157767 
issued_two_Eff = 0.200359 
queue_avg = 55.448986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.449
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=706734 n_nop=149007 n_act=76900 n_pre=76884 n_ref_event=0 n_req=328327 n_rd=265731 n_rd_L2_A=0 n_write=0 n_wr_bk=250384 bw_util=0.7303
n_activity=672150 dram_eff=0.7679
bk0: 16678a 233985i bk1: 16627a 234312i bk2: 16652a 224854i bk3: 16619a 222941i bk4: 16590a 233896i bk5: 16670a 238597i bk6: 16602a 224781i bk7: 16657a 228646i bk8: 16550a 237156i bk9: 16595a 244433i bk10: 16556a 236573i bk11: 16578a 231439i bk12: 16521a 233533i bk13: 16561a 235123i bk14: 16646a 228506i bk15: 16629a 217357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765782
Row_Buffer_Locality_read = 0.848219
Row_Buffer_Locality_write = 0.415825
Bank_Level_Parallism = 11.843525
Bank_Level_Parallism_Col = 8.752322
Bank_Level_Parallism_Ready = 3.502126
write_to_read_ratio_blp_rw_average = 0.587816
GrpLevelPara = 3.748612 

BW Util details:
bwutil = 0.730282 
total_CMD = 706734 
util_bw = 516115 
Wasted_Col = 150893 
Wasted_Row = 2551 
Idle = 37175 

BW Util Bottlenecks: 
RCDc_limit = 140515 
RCDWRc_limit = 110231 
WTRc_limit = 203054 
RTWc_limit = 870231 
CCDLc_limit = 179748 
rwq = 0 
CCDLc_limit_alone = 90038 
WTRc_limit_alone = 182001 
RTWc_limit_alone = 801574 

Commands details: 
total_CMD = 706734 
n_nop = 149007 
Read = 265731 
Write = 0 
L2_Alloc = 0 
L2_WB = 250384 
n_act = 76900 
n_pre = 76884 
n_ref = 0 
n_req = 328327 
total_req = 516115 

Dual Bus Interface Util: 
issued_total_row = 153784 
issued_total_col = 516115 
Row_Bus_Util =  0.217598 
CoL_Bus_Util = 0.730282 
Either_Row_CoL_Bus_Util = 0.789161 
Issued_on_Two_Bus_Simul_Util = 0.158719 
issued_two_Eff = 0.201123 
queue_avg = 56.092186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.0922
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=706734 n_nop=150340 n_act=76107 n_pre=76091 n_ref_event=0 n_req=327578 n_rd=264981 n_rd_L2_A=0 n_write=0 n_wr_bk=250388 bw_util=0.7292
n_activity=671003 dram_eff=0.7681
bk0: 16584a 237626i bk1: 16562a 231974i bk2: 16600a 232979i bk3: 16684a 227336i bk4: 16549a 230654i bk5: 16535a 239208i bk6: 16506a 229575i bk7: 16559a 233946i bk8: 16573a 232954i bk9: 16544a 246407i bk10: 16535a 239453i bk11: 16513a 231264i bk12: 16506a 233633i bk13: 16551a 232886i bk14: 16598a 230297i bk15: 16582a 228043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767668
Row_Buffer_Locality_read = 0.850533
Row_Buffer_Locality_write = 0.416889
Bank_Level_Parallism = 11.817387
Bank_Level_Parallism_Col = 8.749386
Bank_Level_Parallism_Ready = 3.502454
write_to_read_ratio_blp_rw_average = 0.588759
GrpLevelPara = 3.745311 

BW Util details:
bwutil = 0.729226 
total_CMD = 706734 
util_bw = 515369 
Wasted_Col = 150861 
Wasted_Row = 2030 
Idle = 38474 

BW Util Bottlenecks: 
RCDc_limit = 136908 
RCDWRc_limit = 109825 
WTRc_limit = 204124 
RTWc_limit = 865861 
CCDLc_limit = 178228 
rwq = 0 
CCDLc_limit_alone = 90012 
WTRc_limit_alone = 182885 
RTWc_limit_alone = 798884 

Commands details: 
total_CMD = 706734 
n_nop = 150340 
Read = 264981 
Write = 0 
L2_Alloc = 0 
L2_WB = 250388 
n_act = 76107 
n_pre = 76091 
n_ref = 0 
n_req = 327578 
total_req = 515369 

Dual Bus Interface Util: 
issued_total_row = 152198 
issued_total_col = 515369 
Row_Bus_Util =  0.215354 
CoL_Bus_Util = 0.729226 
Either_Row_CoL_Bus_Util = 0.787275 
Issued_on_Two_Bus_Simul_Util = 0.157305 
issued_two_Eff = 0.199810 
queue_avg = 55.452274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.4523
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=706734 n_nop=148875 n_act=76860 n_pre=76844 n_ref_event=0 n_req=328916 n_rd=266356 n_rd_L2_A=0 n_write=0 n_wr_bk=250240 bw_util=0.731
n_activity=672577 dram_eff=0.7681
bk0: 16663a 229531i bk1: 16705a 222085i bk2: 16728a 220221i bk3: 16690a 223364i bk4: 16625a 228927i bk5: 16625a 228683i bk6: 16625a 228527i bk7: 16638a 228012i bk8: 16667a 231028i bk9: 16698a 239410i bk10: 16613a 237876i bk11: 16555a 240826i bk12: 16561a 234497i bk13: 16671a 233785i bk14: 16644a 227571i bk15: 16648a 228217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766323
Row_Buffer_Locality_read = 0.849010
Row_Buffer_Locality_write = 0.414274
Bank_Level_Parallism = 11.883604
Bank_Level_Parallism_Col = 8.781397
Bank_Level_Parallism_Ready = 3.529894
write_to_read_ratio_blp_rw_average = 0.587763
GrpLevelPara = 3.743681 

BW Util details:
bwutil = 0.730962 
total_CMD = 706734 
util_bw = 516596 
Wasted_Col = 149923 
Wasted_Row = 2815 
Idle = 37400 

BW Util Bottlenecks: 
RCDc_limit = 139885 
RCDWRc_limit = 108981 
WTRc_limit = 204626 
RTWc_limit = 863523 
CCDLc_limit = 178892 
rwq = 0 
CCDLc_limit_alone = 89969 
WTRc_limit_alone = 183200 
RTWc_limit_alone = 796026 

Commands details: 
total_CMD = 706734 
n_nop = 148875 
Read = 266356 
Write = 0 
L2_Alloc = 0 
L2_WB = 250240 
n_act = 76860 
n_pre = 76844 
n_ref = 0 
n_req = 328916 
total_req = 516596 

Dual Bus Interface Util: 
issued_total_row = 153704 
issued_total_col = 516596 
Row_Bus_Util =  0.217485 
CoL_Bus_Util = 0.730962 
Either_Row_CoL_Bus_Util = 0.789348 
Issued_on_Two_Bus_Simul_Util = 0.159099 
issued_two_Eff = 0.201558 
queue_avg = 56.503334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.5033
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=706734 n_nop=148799 n_act=76877 n_pre=76861 n_ref_event=0 n_req=328946 n_rd=266356 n_rd_L2_A=0 n_write=0 n_wr_bk=250360 bw_util=0.7311
n_activity=672718 dram_eff=0.7681
bk0: 16710a 222832i bk1: 16689a 228243i bk2: 16680a 222917i bk3: 16666a 221724i bk4: 16587a 230079i bk5: 16693a 232691i bk6: 16607a 219535i bk7: 16737a 230830i bk8: 16569a 234769i bk9: 16648a 240345i bk10: 16602a 237665i bk11: 16634a 231957i bk12: 16576a 236539i bk13: 16598a 233704i bk14: 16663a 220299i bk15: 16697a 219780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766293
Row_Buffer_Locality_read = 0.848939
Row_Buffer_Locality_write = 0.414587
Bank_Level_Parallism = 11.907048
Bank_Level_Parallism_Col = 8.809828
Bank_Level_Parallism_Ready = 3.537225
write_to_read_ratio_blp_rw_average = 0.588878
GrpLevelPara = 3.750815 

BW Util details:
bwutil = 0.731132 
total_CMD = 706734 
util_bw = 516716 
Wasted_Col = 150160 
Wasted_Row = 2709 
Idle = 37149 

BW Util Bottlenecks: 
RCDc_limit = 140801 
RCDWRc_limit = 109691 
WTRc_limit = 204805 
RTWc_limit = 874268 
CCDLc_limit = 179201 
rwq = 0 
CCDLc_limit_alone = 89441 
WTRc_limit_alone = 183369 
RTWc_limit_alone = 805944 

Commands details: 
total_CMD = 706734 
n_nop = 148799 
Read = 266356 
Write = 0 
L2_Alloc = 0 
L2_WB = 250360 
n_act = 76877 
n_pre = 76861 
n_ref = 0 
n_req = 328946 
total_req = 516716 

Dual Bus Interface Util: 
issued_total_row = 153738 
issued_total_col = 516716 
Row_Bus_Util =  0.217533 
CoL_Bus_Util = 0.731132 
Either_Row_CoL_Bus_Util = 0.789455 
Issued_on_Two_Bus_Simul_Util = 0.159210 
issued_two_Eff = 0.201670 
queue_avg = 56.977699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.9777
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=706734 n_nop=150012 n_act=75999 n_pre=75983 n_ref_event=0 n_req=327390 n_rd=264789 n_rd_L2_A=0 n_write=0 n_wr_bk=250404 bw_util=0.729
n_activity=672867 dram_eff=0.7657
bk0: 16554a 237046i bk1: 16605a 233346i bk2: 16603a 230794i bk3: 16614a 229286i bk4: 16530a 234863i bk5: 16496a 237918i bk6: 16546a 236104i bk7: 16562a 239956i bk8: 16598a 236662i bk9: 16539a 250734i bk10: 16515a 241674i bk11: 16505a 242782i bk12: 16464a 239095i bk13: 16544a 237587i bk14: 16551a 231947i bk15: 16563a 239288i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767864
Row_Buffer_Locality_read = 0.850711
Row_Buffer_Locality_write = 0.417437
Bank_Level_Parallism = 11.699058
Bank_Level_Parallism_Col = 8.667109
Bank_Level_Parallism_Ready = 3.490937
write_to_read_ratio_blp_rw_average = 0.589916
GrpLevelPara = 3.738248 

BW Util details:
bwutil = 0.728977 
total_CMD = 706734 
util_bw = 515193 
Wasted_Col = 152007 
Wasted_Row = 2602 
Idle = 36932 

BW Util Bottlenecks: 
RCDc_limit = 137253 
RCDWRc_limit = 110664 
WTRc_limit = 200788 
RTWc_limit = 860336 
CCDLc_limit = 175789 
rwq = 0 
CCDLc_limit_alone = 87890 
WTRc_limit_alone = 179627 
RTWc_limit_alone = 793598 

Commands details: 
total_CMD = 706734 
n_nop = 150012 
Read = 264789 
Write = 0 
L2_Alloc = 0 
L2_WB = 250404 
n_act = 75999 
n_pre = 75983 
n_ref = 0 
n_req = 327390 
total_req = 515193 

Dual Bus Interface Util: 
issued_total_row = 151982 
issued_total_col = 515193 
Row_Bus_Util =  0.215048 
CoL_Bus_Util = 0.728977 
Either_Row_CoL_Bus_Util = 0.787739 
Issued_on_Two_Bus_Simul_Util = 0.156287 
issued_two_Eff = 0.198399 
queue_avg = 54.966133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.9661
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=706734 n_nop=148706 n_act=76992 n_pre=76976 n_ref_event=0 n_req=328598 n_rd=266008 n_rd_L2_A=0 n_write=0 n_wr_bk=250360 bw_util=0.7306
n_activity=673147 dram_eff=0.7671
bk0: 16705a 229197i bk1: 16683a 233738i bk2: 16669a 225395i bk3: 16694a 219573i bk4: 16577a 233622i bk5: 16688a 234896i bk6: 16554a 229603i bk7: 16679a 225478i bk8: 16560a 234918i bk9: 16622a 243501i bk10: 16582a 239286i bk11: 16586a 237605i bk12: 16548a 233189i bk13: 16559a 236400i bk14: 16636a 229183i bk15: 16666a 222599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765695
Row_Buffer_Locality_read = 0.848989
Row_Buffer_Locality_write = 0.411695
Bank_Level_Parallism = 11.832191
Bank_Level_Parallism_Col = 8.733526
Bank_Level_Parallism_Ready = 3.495180
write_to_read_ratio_blp_rw_average = 0.586553
GrpLevelPara = 3.746586 

BW Util details:
bwutil = 0.730640 
total_CMD = 706734 
util_bw = 516368 
Wasted_Col = 150988 
Wasted_Row = 2694 
Idle = 36684 

BW Util Bottlenecks: 
RCDc_limit = 140243 
RCDWRc_limit = 110534 
WTRc_limit = 204780 
RTWc_limit = 860001 
CCDLc_limit = 179004 
rwq = 0 
CCDLc_limit_alone = 90316 
WTRc_limit_alone = 183464 
RTWc_limit_alone = 792629 

Commands details: 
total_CMD = 706734 
n_nop = 148706 
Read = 266008 
Write = 0 
L2_Alloc = 0 
L2_WB = 250360 
n_act = 76992 
n_pre = 76976 
n_ref = 0 
n_req = 328598 
total_req = 516368 

Dual Bus Interface Util: 
issued_total_row = 153968 
issued_total_col = 516368 
Row_Bus_Util =  0.217858 
CoL_Bus_Util = 0.730640 
Either_Row_CoL_Bus_Util = 0.789587 
Issued_on_Two_Bus_Simul_Util = 0.158911 
issued_two_Eff = 0.201259 
queue_avg = 56.147327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.1473
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 848121 -   mf: uid=92616434, sid4294967295:w4294967295, part=24, addr=0xc3ac1480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (848021), 
DRAM[24]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=706734 n_nop=149538 n_act=76205 n_pre=76189 n_ref_event=0 n_req=328118 n_rd=265541 n_rd_L2_A=0 n_write=0 n_wr_bk=250308 bw_util=0.7299
n_activity=673025 dram_eff=0.7665
bk0: 16705a 236994i bk1: 16669a 233871i bk2: 16585a 228858i bk3: 16564a 228218i bk4: 16614a 232626i bk5: 16665a 241184i bk6: 16565a 230310i bk7: 16593a 230711i bk8: 16514a 235774i bk9: 16574a 242163i bk10: 16588a 248406i bk11: 16582a 239109i bk12: 16480a 242843i bk13: 16473a 232898i bk14: 16676a 229162i bk15: 16694a 233168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767751
Row_Buffer_Locality_read = 0.850034
Row_Buffer_Locality_write = 0.418588
Bank_Level_Parallism = 11.744466
Bank_Level_Parallism_Col = 8.692875
Bank_Level_Parallism_Ready = 3.506611
write_to_read_ratio_blp_rw_average = 0.584722
GrpLevelPara = 3.738721 

BW Util details:
bwutil = 0.729905 
total_CMD = 706734 
util_bw = 515849 
Wasted_Col = 151474 
Wasted_Row = 2743 
Idle = 36668 

BW Util Bottlenecks: 
RCDc_limit = 138185 
RCDWRc_limit = 110200 
WTRc_limit = 204614 
RTWc_limit = 857580 
CCDLc_limit = 176733 
rwq = 0 
CCDLc_limit_alone = 88381 
WTRc_limit_alone = 183038 
RTWc_limit_alone = 790804 

Commands details: 
total_CMD = 706734 
n_nop = 149538 
Read = 265541 
Write = 0 
L2_Alloc = 0 
L2_WB = 250308 
n_act = 76205 
n_pre = 76189 
n_ref = 0 
n_req = 328118 
total_req = 515849 

Dual Bus Interface Util: 
issued_total_row = 152394 
issued_total_col = 515849 
Row_Bus_Util =  0.215631 
CoL_Bus_Util = 0.729905 
Either_Row_CoL_Bus_Util = 0.788410 
Issued_on_Two_Bus_Simul_Util = 0.157127 
issued_two_Eff = 0.199296 
queue_avg = 55.750130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.7501
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=706734 n_nop=150112 n_act=76442 n_pre=76426 n_ref_event=0 n_req=327684 n_rd=265089 n_rd_L2_A=0 n_write=0 n_wr_bk=250380 bw_util=0.7294
n_activity=672319 dram_eff=0.7667
bk0: 16618a 230362i bk1: 16640a 231855i bk2: 16544a 233407i bk3: 16628a 227800i bk4: 16576a 230552i bk5: 16600a 236551i bk6: 16477a 231670i bk7: 16510a 235467i bk8: 16603a 236515i bk9: 16494a 245061i bk10: 16578a 238795i bk11: 16519a 237162i bk12: 16475a 231933i bk13: 16536a 238907i bk14: 16625a 228203i bk15: 16666a 228905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766720
Row_Buffer_Locality_read = 0.849409
Row_Buffer_Locality_write = 0.416535
Bank_Level_Parallism = 11.785561
Bank_Level_Parallism_Col = 8.716038
Bank_Level_Parallism_Ready = 3.490734
write_to_read_ratio_blp_rw_average = 0.586711
GrpLevelPara = 3.741787 

BW Util details:
bwutil = 0.729368 
total_CMD = 706734 
util_bw = 515469 
Wasted_Col = 151610 
Wasted_Row = 2578 
Idle = 37077 

BW Util Bottlenecks: 
RCDc_limit = 138578 
RCDWRc_limit = 109150 
WTRc_limit = 205002 
RTWc_limit = 863456 
CCDLc_limit = 180269 
rwq = 0 
CCDLc_limit_alone = 90079 
WTRc_limit_alone = 182904 
RTWc_limit_alone = 795364 

Commands details: 
total_CMD = 706734 
n_nop = 150112 
Read = 265089 
Write = 0 
L2_Alloc = 0 
L2_WB = 250380 
n_act = 76442 
n_pre = 76426 
n_ref = 0 
n_req = 327684 
total_req = 515469 

Dual Bus Interface Util: 
issued_total_row = 152868 
issued_total_col = 515469 
Row_Bus_Util =  0.216302 
CoL_Bus_Util = 0.729368 
Either_Row_CoL_Bus_Util = 0.787598 
Issued_on_Two_Bus_Simul_Util = 0.158072 
issued_two_Eff = 0.200702 
queue_avg = 55.747532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.7475
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=706734 n_nop=149148 n_act=76698 n_pre=76682 n_ref_event=0 n_req=328408 n_rd=265821 n_rd_L2_A=0 n_write=0 n_wr_bk=250348 bw_util=0.7304
n_activity=672396 dram_eff=0.7677
bk0: 16751a 238451i bk1: 16702a 228178i bk2: 16581a 225531i bk3: 16608a 227813i bk4: 16631a 229097i bk5: 16697a 235692i bk6: 16566a 227882i bk7: 16636a 230702i bk8: 16550a 231833i bk9: 16557a 243073i bk10: 16564a 236482i bk11: 16585a 228489i bk12: 16503a 233229i bk13: 16497a 229596i bk14: 16711a 225688i bk15: 16682a 224927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766455
Row_Buffer_Locality_read = 0.848556
Row_Buffer_Locality_write = 0.417754
Bank_Level_Parallism = 11.856213
Bank_Level_Parallism_Col = 8.765446
Bank_Level_Parallism_Ready = 3.521062
write_to_read_ratio_blp_rw_average = 0.588406
GrpLevelPara = 3.746522 

BW Util details:
bwutil = 0.730358 
total_CMD = 706734 
util_bw = 516169 
Wasted_Col = 150988 
Wasted_Row = 2491 
Idle = 37086 

BW Util Bottlenecks: 
RCDc_limit = 140577 
RCDWRc_limit = 110577 
WTRc_limit = 203188 
RTWc_limit = 873804 
CCDLc_limit = 179759 
rwq = 0 
CCDLc_limit_alone = 89884 
WTRc_limit_alone = 182312 
RTWc_limit_alone = 804805 

Commands details: 
total_CMD = 706734 
n_nop = 149148 
Read = 265821 
Write = 0 
L2_Alloc = 0 
L2_WB = 250348 
n_act = 76698 
n_pre = 76682 
n_ref = 0 
n_req = 328408 
total_req = 516169 

Dual Bus Interface Util: 
issued_total_row = 153380 
issued_total_col = 516169 
Row_Bus_Util =  0.217026 
CoL_Bus_Util = 0.730358 
Either_Row_CoL_Bus_Util = 0.788962 
Issued_on_Two_Bus_Simul_Util = 0.158423 
issued_two_Eff = 0.200800 
queue_avg = 56.181053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.1811
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=706734 n_nop=149600 n_act=76775 n_pre=76759 n_ref_event=0 n_req=327495 n_rd=264925 n_rd_L2_A=0 n_write=0 n_wr_bk=250280 bw_util=0.729
n_activity=671903 dram_eff=0.7668
bk0: 16631a 224771i bk1: 16639a 229826i bk2: 16543a 225831i bk3: 16572a 220423i bk4: 16554a 225061i bk5: 16603a 228209i bk6: 16470a 229045i bk7: 16540a 226866i bk8: 16504a 232488i bk9: 16491a 242498i bk10: 16547a 232335i bk11: 16509a 232987i bk12: 16472a 229670i bk13: 16511a 229213i bk14: 16658a 231766i bk15: 16681a 228044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765569
Row_Buffer_Locality_read = 0.847885
Row_Buffer_Locality_write = 0.417037
Bank_Level_Parallism = 11.898508
Bank_Level_Parallism_Col = 8.794446
Bank_Level_Parallism_Ready = 3.507990
write_to_read_ratio_blp_rw_average = 0.588803
GrpLevelPara = 3.751945 

BW Util details:
bwutil = 0.728994 
total_CMD = 706734 
util_bw = 515205 
Wasted_Col = 152408 
Wasted_Row = 1900 
Idle = 37221 

BW Util Bottlenecks: 
RCDc_limit = 142313 
RCDWRc_limit = 111160 
WTRc_limit = 209713 
RTWc_limit = 883329 
CCDLc_limit = 183826 
rwq = 0 
CCDLc_limit_alone = 92316 
WTRc_limit_alone = 187439 
RTWc_limit_alone = 814093 

Commands details: 
total_CMD = 706734 
n_nop = 149600 
Read = 264925 
Write = 0 
L2_Alloc = 0 
L2_WB = 250280 
n_act = 76775 
n_pre = 76759 
n_ref = 0 
n_req = 327495 
total_req = 515205 

Dual Bus Interface Util: 
issued_total_row = 153534 
issued_total_col = 515205 
Row_Bus_Util =  0.217244 
CoL_Bus_Util = 0.728994 
Either_Row_CoL_Bus_Util = 0.788322 
Issued_on_Two_Bus_Simul_Util = 0.157917 
issued_two_Eff = 0.200320 
queue_avg = 56.179546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.1795
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=706734 n_nop=149256 n_act=76312 n_pre=76296 n_ref_event=0 n_req=328820 n_rd=266278 n_rd_L2_A=0 n_write=0 n_wr_bk=250168 bw_util=0.7308
n_activity=673432 dram_eff=0.7669
bk0: 16735a 231301i bk1: 16722a 226252i bk2: 16614a 224552i bk3: 16711a 227750i bk4: 16639a 226532i bk5: 16693a 228027i bk6: 16540a 229664i bk7: 16563a 235294i bk8: 16640a 236499i bk9: 16563a 245807i bk10: 16641a 235320i bk11: 16582a 234545i bk12: 16500a 233800i bk13: 16617a 233501i bk14: 16701a 228865i bk15: 16817a 228232i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767922
Row_Buffer_Locality_read = 0.850378
Row_Buffer_Locality_write = 0.416856
Bank_Level_Parallism = 11.832001
Bank_Level_Parallism_Col = 8.770710
Bank_Level_Parallism_Ready = 3.524372
write_to_read_ratio_blp_rw_average = 0.589459
GrpLevelPara = 3.747312 

BW Util details:
bwutil = 0.730750 
total_CMD = 706734 
util_bw = 516446 
Wasted_Col = 150956 
Wasted_Row = 2867 
Idle = 36465 

BW Util Bottlenecks: 
RCDc_limit = 138934 
RCDWRc_limit = 109305 
WTRc_limit = 202092 
RTWc_limit = 874483 
CCDLc_limit = 179801 
rwq = 0 
CCDLc_limit_alone = 89354 
WTRc_limit_alone = 180733 
RTWc_limit_alone = 805395 

Commands details: 
total_CMD = 706734 
n_nop = 149256 
Read = 266278 
Write = 0 
L2_Alloc = 0 
L2_WB = 250168 
n_act = 76312 
n_pre = 76296 
n_ref = 0 
n_req = 328820 
total_req = 516446 

Dual Bus Interface Util: 
issued_total_row = 152608 
issued_total_col = 516446 
Row_Bus_Util =  0.215934 
CoL_Bus_Util = 0.730750 
Either_Row_CoL_Bus_Util = 0.788809 
Issued_on_Two_Bus_Simul_Util = 0.157876 
issued_two_Eff = 0.200144 
queue_avg = 56.271767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.2718
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=706734 n_nop=148697 n_act=76526 n_pre=76510 n_ref_event=0 n_req=329116 n_rd=266551 n_rd_L2_A=0 n_write=0 n_wr_bk=250260 bw_util=0.7313
n_activity=672747 dram_eff=0.7682
bk0: 16807a 231542i bk1: 16766a 224654i bk2: 16654a 222054i bk3: 16632a 222718i bk4: 16632a 228487i bk5: 16712a 233542i bk6: 16605a 222704i bk7: 16697a 223731i bk8: 16549a 235477i bk9: 16648a 244239i bk10: 16641a 241208i bk11: 16642a 240063i bk12: 16549a 231376i bk13: 16532a 230459i bk14: 16769a 225079i bk15: 16716a 220043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767480
Row_Buffer_Locality_read = 0.850006
Row_Buffer_Locality_write = 0.415887
Bank_Level_Parallism = 11.880377
Bank_Level_Parallism_Col = 8.785486
Bank_Level_Parallism_Ready = 3.507205
write_to_read_ratio_blp_rw_average = 0.591402
GrpLevelPara = 3.749231 

BW Util details:
bwutil = 0.731267 
total_CMD = 706734 
util_bw = 516811 
Wasted_Col = 150575 
Wasted_Row = 2583 
Idle = 36765 

BW Util Bottlenecks: 
RCDc_limit = 138517 
RCDWRc_limit = 109856 
WTRc_limit = 199289 
RTWc_limit = 885760 
CCDLc_limit = 181362 
rwq = 0 
CCDLc_limit_alone = 90199 
WTRc_limit_alone = 178096 
RTWc_limit_alone = 815790 

Commands details: 
total_CMD = 706734 
n_nop = 148697 
Read = 266551 
Write = 0 
L2_Alloc = 0 
L2_WB = 250260 
n_act = 76526 
n_pre = 76510 
n_ref = 0 
n_req = 329116 
total_req = 516811 

Dual Bus Interface Util: 
issued_total_row = 153036 
issued_total_col = 516811 
Row_Bus_Util =  0.216540 
CoL_Bus_Util = 0.731267 
Either_Row_CoL_Bus_Util = 0.789600 
Issued_on_Two_Bus_Simul_Util = 0.158207 
issued_two_Eff = 0.200363 
queue_avg = 57.057270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.0573
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=706734 n_nop=150387 n_act=75493 n_pre=75477 n_ref_event=0 n_req=327371 n_rd=264823 n_rd_L2_A=0 n_write=0 n_wr_bk=250192 bw_util=0.7287
n_activity=672761 dram_eff=0.7655
bk0: 16646a 235504i bk1: 16619a 231996i bk2: 16540a 235817i bk3: 16576a 232803i bk4: 16581a 230369i bk5: 16561a 237772i bk6: 16506a 236944i bk7: 16512a 241760i bk8: 16551a 244001i bk9: 16462a 254560i bk10: 16533a 239915i bk11: 16503a 246195i bk12: 16445a 236499i bk13: 16526a 231009i bk14: 16598a 244373i bk15: 16664a 234545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769396
Row_Buffer_Locality_read = 0.852388
Row_Buffer_Locality_write = 0.418015
Bank_Level_Parallism = 11.676193
Bank_Level_Parallism_Col = 8.653472
Bank_Level_Parallism_Ready = 3.484629
write_to_read_ratio_blp_rw_average = 0.589526
GrpLevelPara = 3.729217 

BW Util details:
bwutil = 0.728725 
total_CMD = 706734 
util_bw = 515015 
Wasted_Col = 152152 
Wasted_Row = 2662 
Idle = 36905 

BW Util Bottlenecks: 
RCDc_limit = 137266 
RCDWRc_limit = 110718 
WTRc_limit = 203391 
RTWc_limit = 853013 
CCDLc_limit = 178127 
rwq = 0 
CCDLc_limit_alone = 89793 
WTRc_limit_alone = 181959 
RTWc_limit_alone = 786111 

Commands details: 
total_CMD = 706734 
n_nop = 150387 
Read = 264823 
Write = 0 
L2_Alloc = 0 
L2_WB = 250192 
n_act = 75493 
n_pre = 75477 
n_ref = 0 
n_req = 327371 
total_req = 515015 

Dual Bus Interface Util: 
issued_total_row = 150970 
issued_total_col = 515015 
Row_Bus_Util =  0.213616 
CoL_Bus_Util = 0.728725 
Either_Row_CoL_Bus_Util = 0.787208 
Issued_on_Two_Bus_Simul_Util = 0.155133 
issued_two_Eff = 0.197068 
queue_avg = 54.970844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.9708
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=706734 n_nop=148950 n_act=76633 n_pre=76617 n_ref_event=0 n_req=328421 n_rd=265866 n_rd_L2_A=0 n_write=0 n_wr_bk=250220 bw_util=0.7302
n_activity=673211 dram_eff=0.7666
bk0: 16770a 226663i bk1: 16688a 230025i bk2: 16616a 224703i bk3: 16575a 222025i bk4: 16616a 231220i bk5: 16682a 231113i bk6: 16582a 229411i bk7: 16657a 229840i bk8: 16534a 237913i bk9: 16590a 247974i bk10: 16552a 236754i bk11: 16611a 231819i bk12: 16508a 235023i bk13: 16516a 228790i bk14: 16688a 221557i bk15: 16681a 225986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766662
Row_Buffer_Locality_read = 0.849642
Row_Buffer_Locality_write = 0.413988
Bank_Level_Parallism = 11.854572
Bank_Level_Parallism_Col = 8.768397
Bank_Level_Parallism_Ready = 3.528846
write_to_read_ratio_blp_rw_average = 0.591561
GrpLevelPara = 3.742160 

BW Util details:
bwutil = 0.730241 
total_CMD = 706734 
util_bw = 516086 
Wasted_Col = 151395 
Wasted_Row = 2754 
Idle = 36499 

BW Util Bottlenecks: 
RCDc_limit = 139742 
RCDWRc_limit = 111888 
WTRc_limit = 200267 
RTWc_limit = 876300 
CCDLc_limit = 177479 
rwq = 0 
CCDLc_limit_alone = 89032 
WTRc_limit_alone = 180129 
RTWc_limit_alone = 807991 

Commands details: 
total_CMD = 706734 
n_nop = 148950 
Read = 265866 
Write = 0 
L2_Alloc = 0 
L2_WB = 250220 
n_act = 76633 
n_pre = 76617 
n_ref = 0 
n_req = 328421 
total_req = 516086 

Dual Bus Interface Util: 
issued_total_row = 153250 
issued_total_col = 516086 
Row_Bus_Util =  0.216843 
CoL_Bus_Util = 0.730241 
Either_Row_CoL_Bus_Util = 0.789242 
Issued_on_Two_Bus_Simul_Util = 0.157842 
issued_two_Eff = 0.199991 
queue_avg = 56.305603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.3056

========= L2 cache stats =========
L2_cache_bank[0]: Access = 348176, Miss = 259088, Miss_rate = 0.744, Pending_hits = 5797, Reservation_fails = 0
L2_cache_bank[1]: Access = 348176, Miss = 259137, Miss_rate = 0.744, Pending_hits = 5580, Reservation_fails = 0
L2_cache_bank[2]: Access = 348176, Miss = 258854, Miss_rate = 0.743, Pending_hits = 6285, Reservation_fails = 0
L2_cache_bank[3]: Access = 348176, Miss = 259002, Miss_rate = 0.744, Pending_hits = 6209, Reservation_fails = 0
L2_cache_bank[4]: Access = 348176, Miss = 259199, Miss_rate = 0.744, Pending_hits = 5204, Reservation_fails = 0
L2_cache_bank[5]: Access = 348176, Miss = 259421, Miss_rate = 0.745, Pending_hits = 5542, Reservation_fails = 0
L2_cache_bank[6]: Access = 348176, Miss = 259168, Miss_rate = 0.744, Pending_hits = 5331, Reservation_fails = 0
L2_cache_bank[7]: Access = 348176, Miss = 259121, Miss_rate = 0.744, Pending_hits = 5577, Reservation_fails = 0
L2_cache_bank[8]: Access = 348176, Miss = 259562, Miss_rate = 0.745, Pending_hits = 4745, Reservation_fails = 0
L2_cache_bank[9]: Access = 348176, Miss = 259761, Miss_rate = 0.746, Pending_hits = 4466, Reservation_fails = 0
L2_cache_bank[10]: Access = 348176, Miss = 259656, Miss_rate = 0.746, Pending_hits = 5356, Reservation_fails = 0
L2_cache_bank[11]: Access = 348176, Miss = 259524, Miss_rate = 0.745, Pending_hits = 5705, Reservation_fails = 0
L2_cache_bank[12]: Access = 348176, Miss = 258985, Miss_rate = 0.744, Pending_hits = 5288, Reservation_fails = 0
L2_cache_bank[13]: Access = 348176, Miss = 258789, Miss_rate = 0.743, Pending_hits = 5747, Reservation_fails = 0
L2_cache_bank[14]: Access = 348176, Miss = 259364, Miss_rate = 0.745, Pending_hits = 5059, Reservation_fails = 0
L2_cache_bank[15]: Access = 348176, Miss = 259394, Miss_rate = 0.745, Pending_hits = 4941, Reservation_fails = 0
L2_cache_bank[16]: Access = 348248, Miss = 259097, Miss_rate = 0.744, Pending_hits = 5493, Reservation_fails = 0
L2_cache_bank[17]: Access = 348248, Miss = 259113, Miss_rate = 0.744, Pending_hits = 5720, Reservation_fails = 0
L2_cache_bank[18]: Access = 348246, Miss = 259010, Miss_rate = 0.744, Pending_hits = 6133, Reservation_fails = 0
L2_cache_bank[19]: Access = 348246, Miss = 258859, Miss_rate = 0.743, Pending_hits = 5816, Reservation_fails = 0
L2_cache_bank[20]: Access = 348246, Miss = 259191, Miss_rate = 0.744, Pending_hits = 6447, Reservation_fails = 0
L2_cache_bank[21]: Access = 348246, Miss = 259410, Miss_rate = 0.745, Pending_hits = 6330, Reservation_fails = 0
L2_cache_bank[22]: Access = 348248, Miss = 258936, Miss_rate = 0.744, Pending_hits = 5455, Reservation_fails = 0
L2_cache_bank[23]: Access = 348248, Miss = 259023, Miss_rate = 0.744, Pending_hits = 5582, Reservation_fails = 0
L2_cache_bank[24]: Access = 348248, Miss = 259427, Miss_rate = 0.745, Pending_hits = 5815, Reservation_fails = 0
L2_cache_bank[25]: Access = 348248, Miss = 259324, Miss_rate = 0.745, Pending_hits = 5618, Reservation_fails = 0
L2_cache_bank[26]: Access = 348246, Miss = 259721, Miss_rate = 0.746, Pending_hits = 5175, Reservation_fails = 0
L2_cache_bank[27]: Access = 348246, Miss = 259634, Miss_rate = 0.746, Pending_hits = 5651, Reservation_fails = 0
L2_cache_bank[28]: Access = 348246, Miss = 258936, Miss_rate = 0.744, Pending_hits = 5357, Reservation_fails = 0
L2_cache_bank[29]: Access = 348246, Miss = 258897, Miss_rate = 0.743, Pending_hits = 5713, Reservation_fails = 0
L2_cache_bank[30]: Access = 348248, Miss = 259438, Miss_rate = 0.745, Pending_hits = 5731, Reservation_fails = 0
L2_cache_bank[31]: Access = 348248, Miss = 259535, Miss_rate = 0.745, Pending_hits = 5479, Reservation_fails = 0
L2_cache_bank[32]: Access = 348246, Miss = 259049, Miss_rate = 0.744, Pending_hits = 5511, Reservation_fails = 0
L2_cache_bank[33]: Access = 348246, Miss = 259117, Miss_rate = 0.744, Pending_hits = 5691, Reservation_fails = 0
L2_cache_bank[34]: Access = 348248, Miss = 258968, Miss_rate = 0.744, Pending_hits = 5979, Reservation_fails = 0
L2_cache_bank[35]: Access = 348248, Miss = 258943, Miss_rate = 0.744, Pending_hits = 5479, Reservation_fails = 0
L2_cache_bank[36]: Access = 348248, Miss = 259270, Miss_rate = 0.744, Pending_hits = 5675, Reservation_fails = 0
L2_cache_bank[37]: Access = 348248, Miss = 259453, Miss_rate = 0.745, Pending_hits = 5668, Reservation_fails = 0
L2_cache_bank[38]: Access = 348246, Miss = 259031, Miss_rate = 0.744, Pending_hits = 5335, Reservation_fails = 0
L2_cache_bank[39]: Access = 348246, Miss = 258942, Miss_rate = 0.744, Pending_hits = 5604, Reservation_fails = 0
L2_cache_bank[40]: Access = 348246, Miss = 259706, Miss_rate = 0.746, Pending_hits = 4842, Reservation_fails = 0
L2_cache_bank[41]: Access = 348246, Miss = 259642, Miss_rate = 0.746, Pending_hits = 4681, Reservation_fails = 0
L2_cache_bank[42]: Access = 348248, Miss = 259682, Miss_rate = 0.746, Pending_hits = 5170, Reservation_fails = 0
L2_cache_bank[43]: Access = 348248, Miss = 259666, Miss_rate = 0.746, Pending_hits = 5475, Reservation_fails = 0
L2_cache_bank[44]: Access = 348248, Miss = 258907, Miss_rate = 0.743, Pending_hits = 5096, Reservation_fails = 0
L2_cache_bank[45]: Access = 348248, Miss = 258874, Miss_rate = 0.743, Pending_hits = 5477, Reservation_fails = 0
L2_cache_bank[46]: Access = 348246, Miss = 259476, Miss_rate = 0.745, Pending_hits = 4812, Reservation_fails = 0
L2_cache_bank[47]: Access = 348246, Miss = 259524, Miss_rate = 0.745, Pending_hits = 4829, Reservation_fails = 0
L2_cache_bank[48]: Access = 348176, Miss = 259245, Miss_rate = 0.745, Pending_hits = 5568, Reservation_fails = 0
L2_cache_bank[49]: Access = 348176, Miss = 259224, Miss_rate = 0.745, Pending_hits = 5475, Reservation_fails = 0
L2_cache_bank[50]: Access = 348176, Miss = 258987, Miss_rate = 0.744, Pending_hits = 5938, Reservation_fails = 0
L2_cache_bank[51]: Access = 348176, Miss = 259030, Miss_rate = 0.744, Pending_hits = 6155, Reservation_fails = 0
L2_cache_bank[52]: Access = 348176, Miss = 259252, Miss_rate = 0.745, Pending_hits = 5839, Reservation_fails = 0
L2_cache_bank[53]: Access = 348176, Miss = 259497, Miss_rate = 0.745, Pending_hits = 5788, Reservation_fails = 0
L2_cache_bank[54]: Access = 348176, Miss = 258925, Miss_rate = 0.744, Pending_hits = 5858, Reservation_fails = 0
L2_cache_bank[55]: Access = 348176, Miss = 258928, Miss_rate = 0.744, Pending_hits = 5665, Reservation_fails = 0
L2_cache_bank[56]: Access = 348176, Miss = 259516, Miss_rate = 0.745, Pending_hits = 4905, Reservation_fails = 0
L2_cache_bank[57]: Access = 348176, Miss = 259690, Miss_rate = 0.746, Pending_hits = 4771, Reservation_fails = 0
L2_cache_bank[58]: Access = 348176, Miss = 259943, Miss_rate = 0.747, Pending_hits = 5519, Reservation_fails = 0
L2_cache_bank[59]: Access = 348176, Miss = 259536, Miss_rate = 0.745, Pending_hits = 5631, Reservation_fails = 0
L2_cache_bank[60]: Access = 348176, Miss = 258899, Miss_rate = 0.744, Pending_hits = 5390, Reservation_fails = 0
L2_cache_bank[61]: Access = 348176, Miss = 258852, Miss_rate = 0.743, Pending_hits = 5288, Reservation_fails = 0
L2_cache_bank[62]: Access = 348176, Miss = 259419, Miss_rate = 0.745, Pending_hits = 4840, Reservation_fails = 0
L2_cache_bank[63]: Access = 348176, Miss = 259375, Miss_rate = 0.745, Pending_hits = 4710, Reservation_fails = 0
L2_total_cache_accesses = 22285536
L2_total_cache_misses = 16592144
L2_total_cache_miss_rate = 0.7445
L2_total_cache_pending_hits = 351011
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5342381
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 351011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2161028
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6336396
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2023680
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6071040
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14190816
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8094720
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.170
L2_cache_fill_port_util = 0.157

icnt_total_pkts_mem_to_simt=22285536
icnt_total_pkts_simt_to_mem=22285536
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22285536
Req_Network_cycles = 848082
Req_Network_injected_packets_per_cycle =      26.2776 
Req_Network_conflicts_per_cycle =      25.9949
Req_Network_conflicts_per_cycle_util =      27.0737
Req_Bank_Level_Parallism =      27.3681
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      19.5991
Req_Network_out_buffer_full_per_cycle =       0.2152
Req_Network_out_buffer_avg_util =      57.6288

Reply_Network_injected_packets_num = 22285536
Reply_Network_cycles = 848082
Reply_Network_injected_packets_per_cycle =       26.2776
Reply_Network_conflicts_per_cycle =        8.7313
Reply_Network_conflicts_per_cycle_util =       9.1011
Reply_Bank_Level_Parallism =      27.3905
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.2895
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3285
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 11 min, 27 sec (4287 sec)
gpgpu_simulation_rate = 540272 (inst/sec)
gpgpu_simulation_rate = 197 (cycle/sec)
gpgpu_silicon_slowdown = 6091370x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ec4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ec8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6df91ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6df91ef0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ecc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ed0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ed4..

GPGPU-Sim PTX: cudaLaunch for 0x0x555d14187cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z24block2D_hybrid_coarsen_xffPfS_iii 
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (8,128,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 46 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 47 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 48 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 49 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 50 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 51 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 52 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 53 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 54 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 55 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 56 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 57 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 58 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 59 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 60 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 61 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 62 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 63 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 64 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 65 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 66 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 67 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 68 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 69 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 70 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 71 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 72 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 73 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 74 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 75 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 76 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 77 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 78 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 79 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 5: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 5 
gpu_sim_cycle = 210976
gpu_sim_insn = 579037448
gpu_ipc =    2744.5654
gpu_tot_sim_cycle = 1059058
gpu_tot_sim_insn = 2895187240
gpu_tot_ipc =    2733.7380
gpu_tot_issued_cta = 5120
gpu_occupancy = 78.4740% 
gpu_tot_occupancy = 78.4146% 
max_total_param_size = 0
gpu_stall_dramfull = 15181910
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      26.4077
partiton_level_parallism_total  =      26.3035
partiton_level_parallism_util =      27.5074
partiton_level_parallism_util_total  =      27.4548
L2_BW  =    1014.0544 GB/Sec
L2_BW_total  =    1010.0540 GB/Sec
gpu_total_sim_rate=539442

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 336354, Miss = 336354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 336354, Miss = 336354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 336354, Miss = 336354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 336354, Miss = 336354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 336354, Miss = 336354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 336354, Miss = 336354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 336354, Miss = 336354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 336354, Miss = 336354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 336354, Miss = 336354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 336354, Miss = 336354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 336354, Miss = 336354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 336354, Miss = 336354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 336354, Miss = 336354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 336354, Miss = 336354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 336354, Miss = 336354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 336354, Miss = 336354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 336354, Miss = 336354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 336354, Miss = 336354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 336354, Miss = 336354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 352164, Miss = 352164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 336354, Miss = 336354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 27856920
	L1D_total_cache_misses = 27856920
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.220
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17738520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10118400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17738520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10118400

Total_core_cache_fail_stats:
ctas_completed 5120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 
distro:
23121, 26035, 26035, 27275, 26655, 26035, 26035, 27275, 26655, 26035, 26035, 27275, 26655, 26035, 26035, 27275, 26655, 26035, 26035, 27275, 26655, 26035, 26035, 27275, 26655, 26035, 26035, 27275, 26655, 26035, 26035, 27275, 26655, 26035, 26035, 27275, 26655, 26035, 26035, 27275, 26655, 26035, 26035, 27275, 26655, 26035, 26035, 27275, 21324, 20828, 20828, 21820, 
gpgpu_n_tot_thrd_icount = 3580563840
gpgpu_n_tot_w_icount = 111892620
gpgpu_n_stall_shd_mem = 19232640
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17738520
gpgpu_n_mem_write_global = 10118400
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 126256880
gpgpu_n_store_insn = 80631000
gpgpu_n_shmem_insn = 525934920
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4587520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 19232640
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18958818	W0_Idle:697492	W0_Scoreboard:190853530	W1:9960300	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:12568020	W32:89364300
single_issue_nums: WS0:28058870	WS1:27572480	WS2:27572480	WS3:28688790	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 141908160 {8:17738520,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 404736000 {40:10118400,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 709540800 {40:17738520,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 80947200 {8:10118400,}
maxmflatency = 4467 
max_icnt2mem_latency = 3361 
maxmrqlatency = 1697 
max_icnt2sh_latency = 290 
averagemflatency = 686 
avg_icnt2mem_latency = 220 
avg_mrq_latency = 146 
avg_icnt2sh_latency = 5 
mrq_lat_table:607153 	446116 	369530 	522432 	869513 	2028030 	2297238 	3341730 	2419618 	224125 	962 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6255798 	6098690 	9458464 	5680345 	363615 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	7145372 	4911819 	3227954 	3994186 	4929507 	3032332 	609586 	6164 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	17141510 	6147117 	3165588 	1129267 	200482 	50292 	22479 	185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	55 	1910 	22 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        60 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        60        56        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        60 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        60        56        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        56        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        60        62        56 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        62        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        60        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        61        64        64        56 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        60 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        60        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        64 
maximum service time to same row:
dram[0]:      5854      5855      5890      5889      6090      6077      6136      6179      6348      6362      6477      6556      6634      6635      6903      6836 
dram[1]:      5854      5855      5890      8162      8002      6077      6136      6179      6348      6362      6466      6506      6602      6632      6971      6844 
dram[2]:      5854      5855      5890      5889      6083      6070      6116      6154      6353      6310      6441      6443      6623      6694      6863      6934 
dram[3]:      5854      5855      5890      5889      6083      6070      6116      6154      6339      6310      6456      6422      6654      6689      6886      6911 
dram[4]:      5854      5855      5890      5889      6078      6080      6185      6186      6366      6387      6514      6492      6628      6579      6848      6920 
dram[5]:      5854      5855      5890      5889      6078      6080      6185      6186      6383      7949      6539      6521      6609      6594      6825      6860 
dram[6]:      5854      5855      5890      5889      6078      6080      6185      6206      6342      6369      6460      6497      6635      6617      6888      6874 
dram[7]:      5854      5855      5890      5889      6078      6080      6185      6206      6350      6351      6504      6480      6610      6651      6821      6822 
dram[8]:      5849      5852      5874      5876      6105      6106      6120      6137      6320      6340      6496      6590      6656      6648      6885      6882 
dram[9]:      5849      5852      5874      5876      6105      6106      6120      6137      6320      6340      6485      7964      6623      6663      6945      6824 
dram[10]:      5849      5852     10073      5876      6112      6105      6113      6123      6324      6304      6883      6467      6588      6658      6790      6947 
dram[11]:      5849      5852      5874      5876      6112      6105      6113      6123      6305      6300      6490      6506      6647      6711      6858      6952 
dram[12]:      5849      5852      5874      7512      6385      6077      6164      6134      6322      6369      6533      6518      6635      6606      6788      6887 
dram[13]:      5849      5852      5874      5876      6076      6077      6164      6134      6323      6340      6512      6545      6624      6603      6713      6845 
dram[14]:      5849      5852      5874      5876      6076      6077      6146      6147      6443      6346      6482      6515      6659      6678      6772      6821 
dram[15]:      5849      5852      5874      5876      6076      6077      6146      6147      6461      6345      6522      6524      6636      6692      6736      6788 
dram[16]:      5864      5865      5889      5884      6033      6024      6137      6178      6322      6339      6454      6530      6606      6608      6862      6832 
dram[17]:      5864      5865      5889      5884      6033      6024      6137      6178      6304      6347      6464      8444      6585      6612      6896      6797 
dram[18]:      5864      5865      5889      5884      6033      6029      6140      6159      6338      6300      6431      6455      6563      6652      6806      6927 
dram[19]:      5864      5865      5889      5884      6388      6029      6140      6159      6300      6302      6437      6430      6654      6732      6839      6929 
dram[20]:      5864      5865      5889      5884      6029      6016      6170      6171      6314      6352      6497      6480      6592      6633      6814      6958 
dram[21]:      5864      5865      5889      5884      6029      6016      6170      6171      6327      6344      6512      6513      6580      6600      6753      6909 
dram[22]:      5864      5865      5889      5884      6029      6016      6143      6189      7501      6334      6458      6470      6602      6639      6827      6870 
dram[23]:      5864      5865      5889      5884      6029      6016      6143      6189      6327      6333      6488      6467      6602      6652      6747      6813 
dram[24]:      5859      5860      5880      5877      6060      6042      6104      6125      6308      6333      6504      6582      6663      6626      6930      6891 
dram[25]:      5859      5860      5880      5877      6060      6042      6104      6125      6306      6354      6464      6515      6676      6626      6981      6862 
dram[26]:      5859      5860      5880      5877      6060      6062      6102      6123      6341      6304      6440      6467      6650      6651      6836      6924 
dram[27]:      5859      5860      5880      5877      6060      6763      6102      6123      6304      6305      6494      6444      6640      6675      6882      6854 
dram[28]:      5859      5860      5880      5877      6008      6002      6117      6113      6386      6358      6498      6500      6629      6614      6858      6873 
dram[29]:      5859      5860      5880      5877      6008      7388      6117      6113      6381      7711      6500      6513      6622      6576      6802      6938 
dram[30]:      6458      5860      5880      5877      6008      6002      6131      6118      6318      6320      6483      6484      6725      6664      6850      6887 
dram[31]:      5859      5860      5880      5877      6008      6002      6131      6118      6338      6339      6491      6478      6615      6657      6833      6870 
average row accesses per activate:
dram[0]:  4.213390  4.288161  4.159389  4.167886  4.271607  4.326868  4.172870  4.322766  4.314474  4.464840  4.371458  4.321404  4.341721  4.400172  4.327211  4.193336 
dram[1]:  4.162097  4.191081  4.166016  4.139073  4.233856  4.274996  4.185829  4.277908  4.350230  4.492963  4.297329  4.335763  4.353604  4.302294  4.280772  4.205989 
dram[2]:  4.205998  4.261148  4.168074  4.184818  4.255077  4.330076  4.221856  4.261475  4.351691  4.499386  4.382811  4.363235  4.311931  4.361637  4.266887  4.165069 
dram[3]:  4.208224  4.251192  4.203279  4.195688  4.337388  4.326222  4.204531  4.261332  4.435422  4.500702  4.361843  4.362585  4.379883  4.362643  4.329694  4.216782 
dram[4]:  4.216637  4.231398  4.209699  4.148710  4.250703  4.290145  4.225594  4.264076  4.346631  4.533192  4.348275  4.378568  4.343172  4.381678  4.323283  4.224765 
dram[5]:  4.204784  4.237666  4.150937  4.117487  4.278527  4.343417  4.203874  4.274621  4.274670  4.402813  4.388832  4.296135  4.326447  4.393133  4.339740  4.180280 
dram[6]:  4.228802  4.258390  4.202794  4.188972  4.349737  4.314824  4.311603  4.293170  4.377077  4.564121  4.397077  4.376926  4.313991  4.352319  4.325155  4.263316 
dram[7]:  4.256887  4.266369  4.167479  4.138270  4.232696  4.318985  4.214662  4.294895  4.315674  4.476915  4.357034  4.352292  4.351678  4.324087  4.253185  4.135218 
dram[8]:  4.199310  4.272425  4.163368  4.201080  4.231506  4.332545  4.193871  4.334798  4.325664  4.506157  4.379712  4.375257  4.377957  4.317329  4.298004  4.214545 
dram[9]:  4.158777  4.194404  4.157228  4.150574  4.226680  4.325181  4.167725  4.250248  4.336947  4.458203  4.280114  4.268697  4.325089  4.374123  4.268143  4.186360 
dram[10]:  4.205902  4.217078  4.158679  4.202707  4.215808  4.338628  4.150809  4.232122  4.328378  4.400034  4.326796  4.269558  4.343920  4.333220  4.265204  4.147288 
dram[11]:  4.237212  4.244301  4.176270  4.193160  4.248507  4.296253  4.278519  4.302934  4.380342  4.526791  4.376282  4.383653  4.373952  4.384602  4.327374  4.191525 
dram[12]:  4.172402  4.200816  4.119545  4.133870  4.177285  4.191837  4.185040  4.226741  4.281234  4.411775  4.261738  4.295233  4.275401  4.404328  4.246322  4.115931 
dram[13]:  4.205380  4.241107  4.195380  4.184583  4.295329  4.319206  4.187878  4.309057  4.347531  4.509024  4.359205  4.347022  4.340855  4.408802  4.280360  4.193564 
dram[14]:  4.209746  4.251657  4.224055  4.226838  4.244319  4.379446  4.310013  4.322085  4.391841  4.476899  4.365670  4.434473  4.324691  4.357204  4.334405  4.214924 
dram[15]:  4.190414  4.209725  4.151071  4.127063  4.216927  4.260631  4.169136  4.268892  4.274850  4.433086  4.320141  4.269423  4.318650  4.315914  4.253439  4.156377 
dram[16]:  4.233637  4.238370  4.213252  4.185052  4.227483  4.317639  4.225775  4.330637  4.404446  4.502110  4.402378  4.390340  4.391260  4.367466  4.282569  4.166612 
dram[17]:  4.247503  4.238150  4.211614  4.154977  4.235265  4.347486  4.262623  4.389328  4.331644  4.471092  4.299210  4.359474  4.363388  4.356218  4.328545  4.203326 
dram[18]:  4.228308  4.267163  4.226527  4.212032  4.222295  4.310564  4.217856  4.276829  4.359864  4.484299  4.365169  4.352801  4.355404  4.390671  4.292931  4.139573 
dram[19]:  4.254449  4.249628  4.264379  4.184675  4.288985  4.297687  4.261643  4.301811  4.325021  4.534135  4.361158  4.390177  4.373995  4.407089  4.325863  4.212516 
dram[20]:  4.236511  4.242304  4.184945  4.136641  4.242559  4.270670  4.266833  4.258946  4.312144  4.508492  4.352801  4.399415  4.309869  4.392137  4.282094  4.204609 
dram[21]:  4.222991  4.248311  4.211689  4.142076  4.255605  4.355341  4.213371  4.281494  4.323087  4.436345  4.367416  4.404463  4.378314  4.355711  4.271519  4.155271 
dram[22]:  4.244089  4.235333  4.237867  4.191642  4.282558  4.329210  4.281961  4.331754  4.361796  4.525823  4.345127  4.376993  4.375558  4.342901  4.306411  4.228586 
dram[23]:  4.214169  4.331261  4.163348  4.157173  4.231480  4.370754  4.201806  4.259645  4.310258  4.443213  4.359550  4.382720  4.327076  4.371092  4.315524  4.145847 
dram[24]:  4.218442  4.319324  4.202163  4.189247  4.264267  4.367697  4.194754  4.315666  4.339331  4.484520  4.452951  4.431759  4.375129  4.403730  4.293264  4.233863 
dram[25]:  4.215144  4.244433  4.171117  4.165263  4.241077  4.346766  4.276810  4.331696  4.330182  4.497534  4.332375  4.373267  4.322602  4.381083  4.295181  4.200066 
dram[26]:  4.200098  4.242121  4.165287  4.201505  4.212345  4.320704  4.164933  4.266468  4.295805  4.463428  4.368421  4.313656  4.300572  4.299596  4.235034  4.183707 
dram[27]:  4.184400  4.269989  4.128440  4.138804  4.224215  4.252234  4.171429  4.291073  4.326679  4.501233  4.370370  4.310781  4.288306  4.279136  4.276493  4.235187 
dram[28]:  4.278055  4.231601  4.215786  4.156638  4.262059  4.281032  4.241585  4.323545  4.343988  4.537657  4.365708  4.352481  4.357911  4.381855  4.327111  4.276298 
dram[29]:  4.265607  4.265568  4.174379  4.192785  4.273135  4.328627  4.214568  4.288475  4.267345  4.514768  4.427119  4.374979  4.310751  4.412049  4.310425  4.219914 
dram[30]:  4.253030  4.243480  4.204202  4.198492  4.281302  4.319615  4.317675  4.325097  4.389880  4.594341  4.389796  4.411196  4.331520  4.343362  4.325068  4.259420 
dram[31]:  4.258940  4.240789  4.188377  4.127355  4.210596  4.267629  4.211972  4.269224  4.313259  4.528902  4.357106  4.322097  4.286674  4.371277  4.257771  4.168950 
average row locality = 13126447/3061339 = 4.287812
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     20784     20871     20708     20722     20735     20736     20646     20715     20621     20664     20690     20679     20619     20623     20773     20809 
dram[1]:     20890     20828     20675     20699     20712     20783     20601     20678     20647     20607     20661     20669     20567     20587     20834     20818 
dram[2]:     20908     20982     20749     20826     20857     20777     20695     20795     20676     20739     20684     20761     20664     20660     20863     20895 
dram[3]:     20932     20947     20720     20765     20755     20835     20690     20749     20691     20698     20731     20741     20640     20632     20867     20824 
dram[4]:     20996     20961     20774     20801     20791     20818     20701     20750     20678     20675     20786     20698     20681     20666     20910     20914 
dram[5]:     20908     20936     20767     20763     20768     20786     20690     20724     20677     20735     20706     20763     20634     20669     20835     20953 
dram[6]:     20878     20843     20654     20687     20715     20728     20604     20659     20620     20584     20649     20653     20577     20594     20833     20779 
dram[7]:     20887     20892     20736     20729     20766     20767     20658     20735     20658     20670     20695     20710     20614     20638     20795     20854 
dram[8]:     20773     20759     20743     20757     20714     20724     20674     20732     20643     20687     20643     20651     20626     20616     20721     20761 
dram[9]:     20785     20715     20701     20739     20682     20735     20674     20726     20671     20667     20626     20599     20613     20640     20740     20728 
dram[10]:     20877     20865     20768     20853     20792     20754     20731     20823     20698     20754     20677     20677     20658     20687     20761     20797 
dram[11]:     20818     20782     20738     20825     20692     20769     20731     20749     20697     20671     20689     20672     20638     20653     20751     20764 
dram[12]:     20803     20819     20752     20771     20723     20764     20704     20745     20738     20695     20677     20671     20661     20718     20788     20787 
dram[13]:     20856     20839     20870     20807     20740     20766     20713     20813     20695     20803     20753     20703     20665     20724     20791     20805 
dram[14]:     20788     20747     20682     20723     20669     20698     20644     20695     20693     20648     20643     20633     20596     20631     20707     20723 
dram[15]:     20832     20801     20856     20837     20741     20731     20686     20778     20710     20743     20732     20684     20666     20680     20753     20775 
dram[16]:     20788     20776     20705     20725     20714     20763     20724     20778     20635     20673     20633     20628     20605     20587     20768     20721 
dram[17]:     20763     20742     20755     20787     20661     20690     20659     20663     20711     20666     20654     20603     20585     20654     20710     20762 
dram[18]:     20877     20883     20831     20847     20803     20827     20730     20864     20708     20775     20723     20718     20667     20681     20842     20799 
dram[19]:     20826     20808     20807     20911     20740     20721     20700     20741     20738     20706     20678     20651     20644     20694     20764     20732 
dram[20]:     20843     20860     20876     20840     20747     20760     20743     20784     20782     20812     20720     20667     20669     20773     20786     20778 
dram[21]:     20885     20868     20806     20818     20708     20813     20728     20870     20668     20751     20713     20742     20683     20705     20803     20821 
dram[22]:     20732     20784     20754     20763     20664     20635     20666     20684     20715     20653     20625     20616     20569     20646     20687     20698 
dram[23]:     20875     20858     20797     20842     20728     20817     20663     20800     20670     20733     20687     20692     20661     20659     20777     20790 
dram[24]:     20898     20877     20728     20711     20789     20801     20670     20728     20636     20712     20732     20700     20589     20580     20842     20840 
dram[25]:     20848     20816     20699     20783     20745     20759     20604     20652     20724     20605     20691     20640     20593     20649     20764     20822 
dram[26]:     20998     20932     20736     20770     20813     20852     20709     20794     20676     20702     20731     20729     20633     20611     20910     20830 
dram[27]:     20887     20882     20729     20753     20760     20771     20629     20704     20649     20628     20688     20638     20603     20634     20798     20835 
dram[28]:     20938     20903     20769     20845     20799     20820     20656     20692     20761     20672     20746     20690     20610     20723     20830     20951 
dram[29]:     21004     20977     20788     20761     20805     20839     20711     20821     20658     20752     20780     20752     20662     20637     20936     20858 
dram[30]:     20859     20794     20694     20700     20727     20698     20630     20635     20667     20563     20635     20616     20556     20627     20736     20794 
dram[31]:     20963     20873     20738     20711     20757     20807     20689     20781     20647     20693     20680     20722     20617     20615     20844     20825 
total dram reads = 10618100
bank skew: 21004/20556 = 1.02
chip skew: 332741/330891 = 1.01
number of total write accesses:
dram[0]:     19064     19672     19672     19692     19664     19672     19668     19676     19700     19696     19672     19684     19676     19680     19636     18964 
dram[1]:     19044     19688     19684     19704     19696     19656     19680     19684     19712     19724     19684     19648     19676     19668     19608     18984 
dram[2]:     19028     19652     19672     19676     19664     19688     19676     19692     19700     19720     19664     19684     19692     19684     19636     18964 
dram[3]:     19020     19652     19680     19684     19672     19676     19696     19668     19712     19716     19684     19644     19684     19680     19648     19020 
dram[4]:     19020     19656     19688     19684     19652     19640     19692     19696     19712     19732     19684     19684     19688     19692     19600     18972 
dram[5]:     19032     19672     19676     19704     19664     19656     19680     19712     19696     19716     19664     19660     19672     19684     19616     18956 
dram[6]:     19028     19664     19680     19664     19672     19660     19700     19696     19716     19736     19680     19668     19692     19712     19624     19016 
dram[7]:     19060     19644     19676     19680     19672     19672     19700     19708     19684     19716     19680     19700     19704     19704     19628     18972 
dram[8]:     19136     19656     19680     19680     19648     19664     19668     19668     19704     19704     19668     19672     19660     19684     19632     18948 
dram[9]:     19116     19668     19680     19696     19676     19636     19680     19680     19720     19728     19688     19660     19672     19672     19612     18984 
dram[10]:     19116     19656     19664     19672     19664     19688     19684     19684     19704     19716     19664     19676     19676     19672     19628     18968 
dram[11]:     19116     19652     19684     19684     19672     19656     19692     19672     19712     19712     19684     19644     19676     19672     19624     19016 
dram[12]:     19112     19644     19684     19684     19652     19644     19684     19696     19712     19732     19676     19680     19692     19696     19592     18960 
dram[13]:     19120     19652     19676     19696     19664     19664     19684     19700     19700     19720     19656     19656     19680     19688     19616     18952 
dram[14]:     19128     19664     19680     19668     19680     19652     19692     19688     19716     19732     19672     19656     19696     19696     19620     19008 
dram[15]:     19136     19648     19672     19680     19676     19672     19700     19700     19688     19716     19684     19696     19688     19688     19632     18964 
dram[16]:     19048     19668     19680     19684     19652     19656     19672     19680     19696     19704     19656     19660     19668     19676     19624     19048 
dram[17]:     19024     19680     19676     19696     19680     19632     19684     19672     19712     19724     19688     19652     19676     19668     19608     19076 
dram[18]:     19020     19648     19668     19672     19660     19680     19692     19684     19712     19716     19672     19680     19684     19684     19628     19068 
dram[19]:     19024     19660     19680     19684     19684     19676     19684     19660     19724     19720     19688     19652     19688     19680     19640     19116 
dram[20]:     19016     19648     19680     19692     19648     19644     19688     19692     19708     19744     19672     19680     19692     19684     19592     19060 
dram[21]:     19028     19660     19676     19700     19660     19656     19692     19704     19716     19724     19660     19656     19668     19696     19612     19052 
dram[22]:     19032     19664     19676     19660     19680     19664     19692     19684     19712     19744     19680     19660     19692     19700     19624     19100 
dram[23]:     19056     19652     19680     19680     19676     19672     19704     19696     19680     19724     19684     19700     19700     19700     19636     19060 
dram[24]:     19068     19672     19688     19692     19664     19664     19672     19680     19708     19704     19668     19680     19672     19688     19636     18964 
dram[25]:     19036     19672     19680     19700     19688     19652     19680     19672     19712     19728     19688     19652     19676     19676     19616     18992 
dram[26]:     19028     19644     19672     19672     19664     19684     19688     19680     19708     19708     19664     19680     19684     19680     19644     18980 
dram[27]:     19020     19652     19684     19680     19676     19684     19684     19672     19704     19720     19672     19648     19684     19684     19632     19016 
dram[28]:     19024     19656     19688     19688     19656     19636     19700     19700     19700     19736     19680     19680     19692     19696     19596     18964 
dram[29]:     19024     19660     19688     19696     19660     19648     19688     19708     19716     19712     19660     19664     19672     19688     19620     18960 
dram[30]:     19028     19652     19672     19660     19672     19652     19688     19688     19704     19724     19672     19664     19688     19700     19612     19016 
dram[31]:     19044     19644     19680     19696     19660     19656     19696     19696     19688     19708     19672     19684     19692     19688     19628     18956 
total dram writes = 10033388
bank skew: 19744/18948 = 1.04
chip skew: 313700/313460 = 1.00
average mf latency per bank:
dram[0]:        783       783       791       789       792       788       794       788       790       783       791       794       790       787       796       803
dram[1]:        965       974       977       965       977       971       975       970       970       971       982       987       981       976       984       983
dram[2]:        872       878       876       877       879       873       882       876       881       871       884       884       880       881       888       887
dram[3]:        987       992       995       986       998       988       993       986       993       992       993       991       998       999       999       995
dram[4]:        902       902       896       892       908       902       890       894       891       886       910       910       902       895       915       913
dram[5]:       1007      1017       995       992      1023      1015      1002       997       998       995      1021      1019       998       998      1022      1022
dram[6]:        795       806       792       783       813       800       786       783       782       785       811       806       797       788       817       816
dram[7]:        957       960       948       950       965       956       957       952       955       947       968       968       959       957       974       975
dram[8]:        787       788       796       797       800       792       799       794       797       791       794       800       797       793       800       801
dram[9]:        875       882       885       881       882       877       884       880       884       880       883       888       892       886       894       888
dram[10]:       1051      1057      1060      1061      1061      1054      1064      1058      1071      1055      1061      1064      1068      1065      1067      1063
dram[11]:        885       887       897       891       892       884       898       889       895       891       895       894       899       898       893       893
dram[12]:       1260      1261      1284      1280      1272      1263      1289      1285      1284      1286      1268      1266      1301      1291      1269      1262
dram[13]:        952       949       969       973       960       949       979       970       972       969       954       953       976       977       953       954
dram[14]:        845       848       864       851       850       841       853       851       853       852       845       846       866       858       853       848
dram[15]:       1039      1039      1055      1055      1053      1040      1060      1056      1055      1053      1046      1050      1061      1058      1048      1043
dram[16]:        786       781       799       793       797       786       798       790       794       788       794       796       798       795       799       799
dram[17]:        811       814       817       808       819       809       817       813       813       810       821       822       814       820       828       823
dram[18]:        861       858       880       874       863       856       879       872       876       864       864       864       877       874       870       871
dram[19]:        875       878       892       881       885       874       887       880       889       886       885       885       887       886       885       882
dram[20]:        973       976       992       981       979       979       991       986       987       984       977       975       999       995       978       977
dram[21]:        947       949       975       967       960       952       981       967       974       970       956       948       977       971       955       958
dram[22]:        770       776       794       781       781       769       786       784       783       783       777       777       794       789       780       778
dram[23]:        924       925       939       939       934       923       952       943       947       938       936       935       955       950       933       936
dram[24]:        750       743       760       752       753       745       758       753       753       750       752       758       756       753       760       759
dram[25]:        900       901       898       889       903       898       903       895       898       898       904       909       903       904       911       909
dram[26]:       1075      1080      1080      1075      1086      1081      1085      1075      1082      1076      1087      1093      1086      1081      1092      1089
dram[27]:       1156      1162      1154      1147      1168      1157      1157      1149      1154      1153      1171      1169      1161      1160      1171      1165
dram[28]:        924       926       924       919       933       927       917       920       916       917       938       935       930       920       939       940
dram[29]:        960       966       951       947       973       963       955       945       946       942       973       971       950       945       974       973
dram[30]:        789       795       790       785       806       788       790       778       784       778       795       800       793       790       806       803
dram[31]:        922       923       918       917       933       924       925       918       916       913       936       933       925       924       941       943
maximum mf latency per bank:
dram[0]:       2612      2666      2467      2668      2793      2579      2679      2582      2626      2317      2569      2409      2476      2602      2929      2572
dram[1]:       3517      3787      3268      3377      3450      3657      3761      3486      3573      3516      3500      3439      3694      3507      3679      3887
dram[2]:       2550      2498      2516      2444      2916      2457      2994      2380      2411      2292      2814      2340      2565      2537      2549      2609
dram[3]:       2659      2903      2634      2794      2996      2939      2870      2883      2631      2663      2732      2731      2614      2869      2969      2723
dram[4]:       2767      2817      2809      2918      2619      2832      2612      2731      2737      2805      2883      2739      3028      2820      3137      2773
dram[5]:       3546      3676      3750      3584      3516      3600      3608      3269      3519      3535      3332      3731      3718      3801      3487      3722
dram[6]:       2563      2782      2618      2854      2824      2560      3342      2494      2458      2963      2839      2604      2562      2659      2675      2828
dram[7]:       2681      2901      2793      2870      2713      2666      2632      2683      3091      2744      2675      2684      2620      2843      2754      2595
dram[8]:       2677      2656      2647      2757      2604      2481      2516      2362      2605      2501      2407      2522      2741      2510      2548      3174
dram[9]:       2886      2850      2452      2630      2734      2696      2722      2498      2849      2712      2550      2525      2614      2923      2628      2749
dram[10]:       2704      2963      2700      2975      2845      2669      2700      2969      2670      2794      2572      2642      2734      2706      2900      2668
dram[11]:       2846      2795      2586      2602      2578      2540      2487      2592      2424      2643      2784      2783      2709      2635      2754      2821
dram[12]:       3811      3856      3635      3685      4051      3577      3815      3690      3889      3958      3912      4467      3843      3972      3924      3630
dram[13]:       3091      2920      3437      3460      3140      3048      3625      3293      3342      3496      3358      3488      3048      3586      3094      3310
dram[14]:       2804      2453      2401      2774      2473      2358      2623      2641      2550      2556      2544      2577      2523      2508      2828      2594
dram[15]:       2645      2736      2857      2835      2635      2728      2631      2927      2924      2832      2514      2658      2665      2722      3089      2878
dram[16]:       2441      2613      2384      2861      2609      2390      2794      2934      2630      2553      2659      2470      2694      2599      2477      2400
dram[17]:       2639      2606      2644      2594      2711      2627      2421      2860      2679      2546      2388      2607      2407      2666      2629      2650
dram[18]:       2472      2480      2687      2421      2832      2830      2353      2446      2423      2643      2604      2631      2573      2774      2922      2516
dram[19]:       2867      3150      2682      2813      2626      2770      2760      2857      2716      2747      2760      2854      2610      2643      2671      2755
dram[20]:       2806      2857      3019      2603      2859      2859      2944      3181      2767      2853      2684      2790      3142      2765      2915      2768
dram[21]:       2818      3044      3193      3302      2942      2592      2807      2934      3037      2924      2841      3549      2733      3043      2843      3451
dram[22]:       2579      2357      2645      2567      2493      2483      2513      2418      2364      2659      2908      2700      2489      2580      2474      2704
dram[23]:       2821      3008      2838      3039      3197      2964      2873      3013      3172      2888      2960      2890      3047      2853      3052      2932
dram[24]:       2766      2425      3092      2454      2541      2339      3007      2343      2296      2466      2756      2344      2573      2347      2362      2510
dram[25]:       2924      3272      3071      3336      3282      3204      3283      3120      2869      3020      2974      3163      2865      2964      3377      3624
dram[26]:       3386      3489      3139      3688      3201      3176      3438      3451      3431      3388      3269      3329      3336      3457      3368      3121
dram[27]:       3595      4003      3545      3748      4080      3706      3800      3971      3885      4347      3635      3758      3929      3488      3706      3775
dram[28]:       2584      2692      2464      2726      2630      2683      2535      2689      2965      2454      2522      2699      2845      2411      2686      2668
dram[29]:       2695      2647      2807      2913      3113      2600      2863      2863      2873      3013      3069      3145      2846      2998      2883      2928
dram[30]:       2596      2648      2452      2558      2615      2510      2695      2565      2516      2528      2492      2510      2520      2511      2797      2592
dram[31]:       2806      2755      2623      2926      2766      2874      2815      2699      2964      3049      2716      2963      2927      2772      3114      2764
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=882547 n_nop=186110 n_act=95531 n_pre=95515 n_ref_event=0 n_req=409767 n_rd=331395 n_rd_L2_A=0 n_write=0 n_wr_bk=313488 bw_util=0.7307
n_activity=840792 dram_eff=0.767
bk0: 20784a 293232i bk1: 20871a 284870i bk2: 20708a 284057i bk3: 20722a 280645i bk4: 20735a 291326i bk5: 20736a 297461i bk6: 20646a 282300i bk7: 20715a 288516i bk8: 20621a 294017i bk9: 20664a 307961i bk10: 20690a 298134i bk11: 20679a 292181i bk12: 20619a 298691i bk13: 20623a 297749i bk14: 20773a 287346i bk15: 20809a 286306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766865
Row_Buffer_Locality_read = 0.849977
Row_Buffer_Locality_write = 0.415429
Bank_Level_Parallism = 11.780057
Bank_Level_Parallism_Col = 8.717370
Bank_Level_Parallism_Ready = 3.505470
write_to_read_ratio_blp_rw_average = 0.589428
GrpLevelPara = 3.739102 

BW Util details:
bwutil = 0.730707 
total_CMD = 882547 
util_bw = 644883 
Wasted_Col = 189502 
Wasted_Row = 3109 
Idle = 45053 

BW Util Bottlenecks: 
RCDc_limit = 173674 
RCDWRc_limit = 137598 
WTRc_limit = 253708 
RTWc_limit = 1085445 
CCDLc_limit = 223950 
rwq = 0 
CCDLc_limit_alone = 111671 
WTRc_limit_alone = 226850 
RTWc_limit_alone = 1000024 

Commands details: 
total_CMD = 882547 
n_nop = 186110 
Read = 331395 
Write = 0 
L2_Alloc = 0 
L2_WB = 313488 
n_act = 95531 
n_pre = 95515 
n_ref = 0 
n_req = 409767 
total_req = 644883 

Dual Bus Interface Util: 
issued_total_row = 191046 
issued_total_col = 644883 
Row_Bus_Util =  0.216471 
CoL_Bus_Util = 0.730707 
Either_Row_CoL_Bus_Util = 0.789122 
Issued_on_Two_Bus_Simul_Util = 0.158056 
issued_two_Eff = 0.200294 
queue_avg = 55.790260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.7903
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=882547 n_nop=185905 n_act=96077 n_pre=96061 n_ref_event=0 n_req=409641 n_rd=331256 n_rd_L2_A=0 n_write=0 n_wr_bk=313540 bw_util=0.7306
n_activity=840192 dram_eff=0.7674
bk0: 20890a 289145i bk1: 20828a 278475i bk2: 20675a 279060i bk3: 20699a 279324i bk4: 20712a 287386i bk5: 20783a 295497i bk6: 20601a 285520i bk7: 20678a 288771i bk8: 20647a 294622i bk9: 20607a 303089i bk10: 20661a 293642i bk11: 20669a 296232i bk12: 20567a 295072i bk13: 20587a 297856i bk14: 20834a 291125i bk15: 20818a 287829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765460
Row_Buffer_Locality_read = 0.848416
Row_Buffer_Locality_write = 0.414888
Bank_Level_Parallism = 11.809933
Bank_Level_Parallism_Col = 8.719104
Bank_Level_Parallism_Ready = 3.502694
write_to_read_ratio_blp_rw_average = 0.585894
GrpLevelPara = 3.738221 

BW Util details:
bwutil = 0.730608 
total_CMD = 882547 
util_bw = 644796 
Wasted_Col = 189531 
Wasted_Row = 2913 
Idle = 45307 

BW Util Bottlenecks: 
RCDc_limit = 173515 
RCDWRc_limit = 139581 
WTRc_limit = 260148 
RTWc_limit = 1074182 
CCDLc_limit = 222283 
rwq = 0 
CCDLc_limit_alone = 111151 
WTRc_limit_alone = 232544 
RTWc_limit_alone = 990654 

Commands details: 
total_CMD = 882547 
n_nop = 185905 
Read = 331256 
Write = 0 
L2_Alloc = 0 
L2_WB = 313540 
n_act = 96077 
n_pre = 96061 
n_ref = 0 
n_req = 409641 
total_req = 644796 

Dual Bus Interface Util: 
issued_total_row = 192138 
issued_total_col = 644796 
Row_Bus_Util =  0.217709 
CoL_Bus_Util = 0.730608 
Either_Row_CoL_Bus_Util = 0.789354 
Issued_on_Two_Bus_Simul_Util = 0.158963 
issued_two_Eff = 0.201383 
queue_avg = 55.565132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.5651
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=882547 n_nop=185222 n_act=95892 n_pre=95876 n_ref_event=0 n_req=410904 n_rd=332531 n_rd_L2_A=0 n_write=0 n_wr_bk=313492 bw_util=0.732
n_activity=840298 dram_eff=0.7688
bk0: 20908a 289524i bk1: 20982a 282892i bk2: 20749a 277940i bk3: 20826a 277790i bk4: 20857a 285278i bk5: 20777a 293124i bk6: 20695a 286777i bk7: 20795a 283349i bk8: 20676a 293955i bk9: 20739a 304724i bk10: 20684a 296458i bk11: 20761a 291486i bk12: 20664a 287243i bk13: 20660a 291840i bk14: 20863a 279243i bk15: 20895a 280243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766632
Row_Buffer_Locality_read = 0.849022
Row_Buffer_Locality_write = 0.417057
Bank_Level_Parallism = 11.866596
Bank_Level_Parallism_Col = 8.777919
Bank_Level_Parallism_Ready = 3.515568
write_to_read_ratio_blp_rw_average = 0.588501
GrpLevelPara = 3.749446 

BW Util details:
bwutil = 0.731998 
total_CMD = 882547 
util_bw = 646023 
Wasted_Col = 187585 
Wasted_Row = 3177 
Idle = 45762 

BW Util Bottlenecks: 
RCDc_limit = 173100 
RCDWRc_limit = 137685 
WTRc_limit = 252910 
RTWc_limit = 1084372 
CCDLc_limit = 222974 
rwq = 0 
CCDLc_limit_alone = 111178 
WTRc_limit_alone = 226398 
RTWc_limit_alone = 999088 

Commands details: 
total_CMD = 882547 
n_nop = 185222 
Read = 332531 
Write = 0 
L2_Alloc = 0 
L2_WB = 313492 
n_act = 95892 
n_pre = 95876 
n_ref = 0 
n_req = 410904 
total_req = 646023 

Dual Bus Interface Util: 
issued_total_row = 191768 
issued_total_col = 646023 
Row_Bus_Util =  0.217289 
CoL_Bus_Util = 0.731998 
Either_Row_CoL_Bus_Util = 0.790128 
Issued_on_Two_Bus_Simul_Util = 0.159160 
issued_two_Eff = 0.201435 
queue_avg = 56.362633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.3626
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 1059150 -   mf: uid=115775760, sid4294967295:w4294967295, part=3, addr=0xc7c2a180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1059050), 
DRAM[3]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=882547 n_nop=185682 n_act=95340 n_pre=95324 n_ref_event=0 n_req=410601 n_rd=332217 n_rd_L2_A=0 n_write=0 n_wr_bk=313536 bw_util=0.7317
n_activity=838499 dram_eff=0.7701
bk0: 20932a 287191i bk1: 20947a 280015i bk2: 20720a 282159i bk3: 20765a 284148i bk4: 20755a 288198i bk5: 20835a 291035i bk6: 20690a 284109i bk7: 20749a 288259i bk8: 20691a 300310i bk9: 20698a 303600i bk10: 20731a 297158i bk11: 20741a 296121i bk12: 20640a 300091i bk13: 20632a 286678i bk14: 20867a 288559i bk15: 20824a 289431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767804
Row_Buffer_Locality_read = 0.849911
Row_Buffer_Locality_write = 0.419805
Bank_Level_Parallism = 11.831382
Bank_Level_Parallism_Col = 8.750854
Bank_Level_Parallism_Ready = 3.505329
write_to_read_ratio_blp_rw_average = 0.587038
GrpLevelPara = 3.745811 

BW Util details:
bwutil = 0.731692 
total_CMD = 882547 
util_bw = 645753 
Wasted_Col = 187050 
Wasted_Row = 2627 
Idle = 47117 

BW Util Bottlenecks: 
RCDc_limit = 171794 
RCDWRc_limit = 136691 
WTRc_limit = 253101 
RTWc_limit = 1077105 
CCDLc_limit = 224135 
rwq = 0 
CCDLc_limit_alone = 112171 
WTRc_limit_alone = 226631 
RTWc_limit_alone = 991611 

Commands details: 
total_CMD = 882547 
n_nop = 185682 
Read = 332217 
Write = 0 
L2_Alloc = 0 
L2_WB = 313536 
n_act = 95340 
n_pre = 95324 
n_ref = 0 
n_req = 410601 
total_req = 645753 

Dual Bus Interface Util: 
issued_total_row = 190664 
issued_total_col = 645753 
Row_Bus_Util =  0.216038 
CoL_Bus_Util = 0.731692 
Either_Row_CoL_Bus_Util = 0.789607 
Issued_on_Two_Bus_Simul_Util = 0.158124 
issued_two_Eff = 0.200257 
queue_avg = 56.040501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.0405
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=882547 n_nop=185344 n_act=95736 n_pre=95720 n_ref_event=0 n_req=410973 n_rd=332600 n_rd_L2_A=0 n_write=0 n_wr_bk=313492 bw_util=0.7321
n_activity=841081 dram_eff=0.7682
bk0: 20996a 287141i bk1: 20961a 276955i bk2: 20774a 280375i bk3: 20801a 277645i bk4: 20791a 285049i bk5: 20818a 291314i bk6: 20701a 283160i bk7: 20750a 285493i bk8: 20678a 295276i bk9: 20675a 308160i bk10: 20786a 297400i bk11: 20698a 293952i bk12: 20681a 295943i bk13: 20666a 296077i bk14: 20910a 285152i bk15: 20914a 292379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767050
Row_Buffer_Locality_read = 0.850385
Row_Buffer_Locality_write = 0.413395
Bank_Level_Parallism = 11.826749
Bank_Level_Parallism_Col = 8.750289
Bank_Level_Parallism_Ready = 3.511458
write_to_read_ratio_blp_rw_average = 0.589059
GrpLevelPara = 3.745203 

BW Util details:
bwutil = 0.732077 
total_CMD = 882547 
util_bw = 646092 
Wasted_Col = 187539 
Wasted_Row = 3476 
Idle = 45440 

BW Util Bottlenecks: 
RCDc_limit = 172482 
RCDWRc_limit = 138312 
WTRc_limit = 254727 
RTWc_limit = 1077458 
CCDLc_limit = 223973 
rwq = 0 
CCDLc_limit_alone = 111226 
WTRc_limit_alone = 227574 
RTWc_limit_alone = 991864 

Commands details: 
total_CMD = 882547 
n_nop = 185344 
Read = 332600 
Write = 0 
L2_Alloc = 0 
L2_WB = 313492 
n_act = 95736 
n_pre = 95720 
n_ref = 0 
n_req = 410973 
total_req = 646092 

Dual Bus Interface Util: 
issued_total_row = 191456 
issued_total_col = 646092 
Row_Bus_Util =  0.216936 
CoL_Bus_Util = 0.732077 
Either_Row_CoL_Bus_Util = 0.789990 
Issued_on_Two_Bus_Simul_Util = 0.159023 
issued_two_Eff = 0.201297 
queue_avg = 56.393986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.394
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=882547 n_nop=185183 n_act=96086 n_pre=96070 n_ref_event=0 n_req=410679 n_rd=332314 n_rd_L2_A=0 n_write=0 n_wr_bk=313460 bw_util=0.7317
n_activity=840699 dram_eff=0.7681
bk0: 20908a 285146i bk1: 20936a 271966i bk2: 20767a 280504i bk3: 20763a 274913i bk4: 20768a 283198i bk5: 20786a 287167i bk6: 20690a 281295i bk7: 20724a 284815i bk8: 20677a 291010i bk9: 20735a 291347i bk10: 20706a 301367i bk11: 20763a 287534i bk12: 20634a 286691i bk13: 20669a 290510i bk14: 20835a 282319i bk15: 20953a 274326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766031
Row_Buffer_Locality_read = 0.849347
Row_Buffer_Locality_write = 0.412723
Bank_Level_Parallism = 11.916053
Bank_Level_Parallism_Col = 8.811260
Bank_Level_Parallism_Ready = 3.524603
write_to_read_ratio_blp_rw_average = 0.591521
GrpLevelPara = 3.753503 

BW Util details:
bwutil = 0.731716 
total_CMD = 882547 
util_bw = 645774 
Wasted_Col = 188352 
Wasted_Row = 3175 
Idle = 45246 

BW Util Bottlenecks: 
RCDc_limit = 174170 
RCDWRc_limit = 139030 
WTRc_limit = 256545 
RTWc_limit = 1104482 
CCDLc_limit = 225653 
rwq = 0 
CCDLc_limit_alone = 112438 
WTRc_limit_alone = 229664 
RTWc_limit_alone = 1018148 

Commands details: 
total_CMD = 882547 
n_nop = 185183 
Read = 332314 
Write = 0 
L2_Alloc = 0 
L2_WB = 313460 
n_act = 96086 
n_pre = 96070 
n_ref = 0 
n_req = 410679 
total_req = 645774 

Dual Bus Interface Util: 
issued_total_row = 192156 
issued_total_col = 645774 
Row_Bus_Util =  0.217729 
CoL_Bus_Util = 0.731716 
Either_Row_CoL_Bus_Util = 0.790172 
Issued_on_Two_Bus_Simul_Util = 0.159273 
issued_two_Eff = 0.201568 
queue_avg = 56.949490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.9495
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=882547 n_nop=186995 n_act=94824 n_pre=94808 n_ref_event=0 n_req=409459 n_rd=331057 n_rd_L2_A=0 n_write=0 n_wr_bk=313608 bw_util=0.7305
n_activity=840399 dram_eff=0.7671
bk0: 20878a 288043i bk1: 20843a 286014i bk2: 20654a 283150i bk3: 20687a 286199i bk4: 20715a 290817i bk5: 20728a 291586i bk6: 20604a 300737i bk7: 20659a 297314i bk8: 20620a 301670i bk9: 20584a 307304i bk10: 20649a 299956i bk11: 20653a 297780i bk12: 20577a 290805i bk13: 20594a 297595i bk14: 20833a 296196i bk15: 20779a 290847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768416
Row_Buffer_Locality_read = 0.851681
Row_Buffer_Locality_write = 0.416826
Bank_Level_Parallism = 11.743258
Bank_Level_Parallism_Col = 8.713206
Bank_Level_Parallism_Ready = 3.510412
write_to_read_ratio_blp_rw_average = 0.590181
GrpLevelPara = 3.743069 

BW Util details:
bwutil = 0.730460 
total_CMD = 882547 
util_bw = 644665 
Wasted_Col = 188375 
Wasted_Row = 3542 
Idle = 45965 

BW Util Bottlenecks: 
RCDc_limit = 170061 
RCDWRc_limit = 136440 
WTRc_limit = 256894 
RTWc_limit = 1068445 
CCDLc_limit = 222422 
rwq = 0 
CCDLc_limit_alone = 110766 
WTRc_limit_alone = 229746 
RTWc_limit_alone = 983937 

Commands details: 
total_CMD = 882547 
n_nop = 186995 
Read = 331057 
Write = 0 
L2_Alloc = 0 
L2_WB = 313608 
n_act = 94824 
n_pre = 94808 
n_ref = 0 
n_req = 409459 
total_req = 644665 

Dual Bus Interface Util: 
issued_total_row = 189632 
issued_total_col = 644665 
Row_Bus_Util =  0.214869 
CoL_Bus_Util = 0.730460 
Either_Row_CoL_Bus_Util = 0.788119 
Issued_on_Two_Bus_Simul_Util = 0.157210 
issued_two_Eff = 0.199475 
queue_avg = 55.427166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.4272
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=882547 n_nop=185569 n_act=95916 n_pre=95900 n_ref_event=0 n_req=410204 n_rd=331804 n_rd_L2_A=0 n_write=0 n_wr_bk=313600 bw_util=0.7313
n_activity=840718 dram_eff=0.7677
bk0: 20887a 284107i bk1: 20892a 280472i bk2: 20736a 282332i bk3: 20729a 275380i bk4: 20766a 284545i bk5: 20767a 297193i bk6: 20658a 288520i bk7: 20735a 290482i bk8: 20658a 291993i bk9: 20670a 305690i bk10: 20695a 300159i bk11: 20710a 285126i bk12: 20614a 290276i bk13: 20638a 287499i bk14: 20795a 280455i bk15: 20854a 276388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766175
Row_Buffer_Locality_read = 0.849670
Row_Buffer_Locality_write = 0.412806
Bank_Level_Parallism = 11.863170
Bank_Level_Parallism_Col = 8.776350
Bank_Level_Parallism_Ready = 3.525525
write_to_read_ratio_blp_rw_average = 0.589004
GrpLevelPara = 3.746303 

BW Util details:
bwutil = 0.731297 
total_CMD = 882547 
util_bw = 645404 
Wasted_Col = 188335 
Wasted_Row = 3334 
Idle = 45474 

BW Util Bottlenecks: 
RCDc_limit = 173155 
RCDWRc_limit = 138564 
WTRc_limit = 256050 
RTWc_limit = 1087065 
CCDLc_limit = 222677 
rwq = 0 
CCDLc_limit_alone = 110309 
WTRc_limit_alone = 229209 
RTWc_limit_alone = 1001538 

Commands details: 
total_CMD = 882547 
n_nop = 185569 
Read = 331804 
Write = 0 
L2_Alloc = 0 
L2_WB = 313600 
n_act = 95916 
n_pre = 95900 
n_ref = 0 
n_req = 410204 
total_req = 645404 

Dual Bus Interface Util: 
issued_total_row = 191816 
issued_total_col = 645404 
Row_Bus_Util =  0.217344 
CoL_Bus_Util = 0.731297 
Either_Row_CoL_Bus_Util = 0.789735 
Issued_on_Two_Bus_Simul_Util = 0.158906 
issued_two_Eff = 0.201214 
queue_avg = 56.162052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.1621
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=882547 n_nop=186335 n_act=95401 n_pre=95385 n_ref_event=0 n_req=409592 n_rd=331224 n_rd_L2_A=0 n_write=0 n_wr_bk=313472 bw_util=0.7305
n_activity=839734 dram_eff=0.7677
bk0: 20773a 284062i bk1: 20759a 286226i bk2: 20743a 284245i bk3: 20757a 276686i bk4: 20714a 287145i bk5: 20724a 294369i bk6: 20674a 286728i bk7: 20732a 298918i bk8: 20643a 294381i bk9: 20687a 309469i bk10: 20643a 304665i bk11: 20651a 295618i bk12: 20626a 296885i bk13: 20616a 290696i bk14: 20721a 286257i bk15: 20761a 283542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767083
Row_Buffer_Locality_read = 0.850421
Row_Buffer_Locality_write = 0.414850
Bank_Level_Parallism = 11.801284
Bank_Level_Parallism_Col = 8.738178
Bank_Level_Parallism_Ready = 3.508343
write_to_read_ratio_blp_rw_average = 0.590404
GrpLevelPara = 3.745554 

BW Util details:
bwutil = 0.730495 
total_CMD = 882547 
util_bw = 644696 
Wasted_Col = 188999 
Wasted_Row = 2693 
Idle = 46159 

BW Util Bottlenecks: 
RCDc_limit = 172271 
RCDWRc_limit = 137140 
WTRc_limit = 251996 
RTWc_limit = 1085822 
CCDLc_limit = 223079 
rwq = 0 
CCDLc_limit_alone = 111680 
WTRc_limit_alone = 226181 
RTWc_limit_alone = 1000238 

Commands details: 
total_CMD = 882547 
n_nop = 186335 
Read = 331224 
Write = 0 
L2_Alloc = 0 
L2_WB = 313472 
n_act = 95401 
n_pre = 95385 
n_ref = 0 
n_req = 409592 
total_req = 644696 

Dual Bus Interface Util: 
issued_total_row = 190786 
issued_total_col = 644696 
Row_Bus_Util =  0.216177 
CoL_Bus_Util = 0.730495 
Either_Row_CoL_Bus_Util = 0.788867 
Issued_on_Two_Bus_Simul_Util = 0.157805 
issued_two_Eff = 0.200040 
queue_avg = 55.534222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.5342
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=882547 n_nop=186046 n_act=96195 n_pre=96179 n_ref_event=0 n_req=409433 n_rd=331041 n_rd_L2_A=0 n_write=0 n_wr_bk=313568 bw_util=0.7304
n_activity=839741 dram_eff=0.7676
bk0: 20785a 287829i bk1: 20715a 281137i bk2: 20701a 277434i bk3: 20739a 274328i bk4: 20682a 289670i bk5: 20735a 291869i bk6: 20674a 286568i bk7: 20726a 287148i bk8: 20671a 299699i bk9: 20667a 301576i bk10: 20626a 296029i bk11: 20599a 297004i bk12: 20613a 293320i bk13: 20640a 297825i bk14: 20740a 285470i bk15: 20728a 291056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765053
Row_Buffer_Locality_read = 0.849254
Row_Buffer_Locality_write = 0.409481
Bank_Level_Parallism = 11.825673
Bank_Level_Parallism_Col = 8.735596
Bank_Level_Parallism_Ready = 3.506091
write_to_read_ratio_blp_rw_average = 0.588677
GrpLevelPara = 3.745705 

BW Util details:
bwutil = 0.730396 
total_CMD = 882547 
util_bw = 644609 
Wasted_Col = 188929 
Wasted_Row = 2966 
Idle = 46043 

BW Util Bottlenecks: 
RCDc_limit = 172763 
RCDWRc_limit = 139038 
WTRc_limit = 259018 
RTWc_limit = 1077988 
CCDLc_limit = 221767 
rwq = 0 
CCDLc_limit_alone = 110679 
WTRc_limit_alone = 231485 
RTWc_limit_alone = 994433 

Commands details: 
total_CMD = 882547 
n_nop = 186046 
Read = 331041 
Write = 0 
L2_Alloc = 0 
L2_WB = 313568 
n_act = 96195 
n_pre = 96179 
n_ref = 0 
n_req = 409433 
total_req = 644609 

Dual Bus Interface Util: 
issued_total_row = 192374 
issued_total_col = 644609 
Row_Bus_Util =  0.217976 
CoL_Bus_Util = 0.730396 
Either_Row_CoL_Bus_Util = 0.789194 
Issued_on_Two_Bus_Simul_Util = 0.159178 
issued_two_Eff = 0.201697 
queue_avg = 55.604584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.6046
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=882547 n_nop=185221 n_act=96440 n_pre=96424 n_ref_event=0 n_req=410555 n_rd=332172 n_rd_L2_A=0 n_write=0 n_wr_bk=313532 bw_util=0.7316
n_activity=839180 dram_eff=0.7694
bk0: 20877a 283849i bk1: 20865a 276773i bk2: 20768a 274665i bk3: 20853a 275005i bk4: 20792a 280290i bk5: 20754a 295028i bk6: 20731a 274458i bk7: 20823a 281962i bk8: 20698a 285749i bk9: 20754a 295487i bk10: 20677a 289350i bk11: 20677a 282407i bk12: 20658a 291141i bk13: 20687a 284971i bk14: 20761a 281180i bk15: 20797a 279301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765098
Row_Buffer_Locality_read = 0.848359
Row_Buffer_Locality_write = 0.412258
Bank_Level_Parallism = 11.968425
Bank_Level_Parallism_Col = 8.842438
Bank_Level_Parallism_Ready = 3.546712
write_to_read_ratio_blp_rw_average = 0.591967
GrpLevelPara = 3.759821 

BW Util details:
bwutil = 0.731637 
total_CMD = 882547 
util_bw = 645704 
Wasted_Col = 186805 
Wasted_Row = 2997 
Idle = 47041 

BW Util Bottlenecks: 
RCDc_limit = 174766 
RCDWRc_limit = 138321 
WTRc_limit = 250209 
RTWc_limit = 1109394 
CCDLc_limit = 225160 
rwq = 0 
CCDLc_limit_alone = 112851 
WTRc_limit_alone = 224571 
RTWc_limit_alone = 1022723 

Commands details: 
total_CMD = 882547 
n_nop = 185221 
Read = 332172 
Write = 0 
L2_Alloc = 0 
L2_WB = 313532 
n_act = 96440 
n_pre = 96424 
n_ref = 0 
n_req = 410555 
total_req = 645704 

Dual Bus Interface Util: 
issued_total_row = 192864 
issued_total_col = 645704 
Row_Bus_Util =  0.218531 
CoL_Bus_Util = 0.731637 
Either_Row_CoL_Bus_Util = 0.790129 
Issued_on_Two_Bus_Simul_Util = 0.160039 
issued_two_Eff = 0.202548 
queue_avg = 57.006264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.0063
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 1059060 -   mf: uid=115775758, sid4294967295:w4294967295, part=11, addr=0xc7b2e500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1058960), 
DRAM[11]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=882547 n_nop=186422 n_act=95231 n_pre=95215 n_ref_event=0 n_req=410031 n_rd=331639 n_rd_L2_A=0 n_write=0 n_wr_bk=313568 bw_util=0.7311
n_activity=838549 dram_eff=0.7694
bk0: 20818a 284081i bk1: 20782a 286279i bk2: 20738a 281170i bk3: 20825a 280843i bk4: 20692a 289924i bk5: 20769a 288446i bk6: 20731a 294000i bk7: 20749a 293080i bk8: 20697a 294500i bk9: 20671a 306665i bk10: 20689a 297014i bk11: 20672a 296526i bk12: 20638a 299494i bk13: 20653a 298807i bk14: 20751a 292159i bk15: 20764a 284089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767747
Row_Buffer_Locality_read = 0.851106
Row_Buffer_Locality_write = 0.415093
Bank_Level_Parallism = 11.808296
Bank_Level_Parallism_Col = 8.733395
Bank_Level_Parallism_Ready = 3.497586
write_to_read_ratio_blp_rw_average = 0.588353
GrpLevelPara = 3.742941 

BW Util details:
bwutil = 0.731074 
total_CMD = 882547 
util_bw = 645207 
Wasted_Col = 187083 
Wasted_Row = 3030 
Idle = 47227 

BW Util Bottlenecks: 
RCDc_limit = 169764 
RCDWRc_limit = 137587 
WTRc_limit = 257442 
RTWc_limit = 1072399 
CCDLc_limit = 220017 
rwq = 0 
CCDLc_limit_alone = 110002 
WTRc_limit_alone = 230223 
RTWc_limit_alone = 989603 

Commands details: 
total_CMD = 882547 
n_nop = 186422 
Read = 331639 
Write = 0 
L2_Alloc = 0 
L2_WB = 313568 
n_act = 95231 
n_pre = 95215 
n_ref = 0 
n_req = 410031 
total_req = 645207 

Dual Bus Interface Util: 
issued_total_row = 190446 
issued_total_col = 645207 
Row_Bus_Util =  0.215791 
CoL_Bus_Util = 0.731074 
Either_Row_CoL_Bus_Util = 0.788768 
Issued_on_Two_Bus_Simul_Util = 0.158097 
issued_two_Eff = 0.200435 
queue_avg = 56.094555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.0946
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=882547 n_nop=185058 n_act=96986 n_pre=96970 n_ref_event=0 n_req=410201 n_rd=331816 n_rd_L2_A=0 n_write=0 n_wr_bk=313540 bw_util=0.7312
n_activity=841085 dram_eff=0.7673
bk0: 20803a 280233i bk1: 20819a 278943i bk2: 20752a 272836i bk3: 20771a 275048i bk4: 20723a 277527i bk5: 20764a 284323i bk6: 20704a 280203i bk7: 20745a 280987i bk8: 20738a 288892i bk9: 20695a 297984i bk10: 20677a 287613i bk11: 20671a 286654i bk12: 20661a 284072i bk13: 20718a 291758i bk14: 20788a 284602i bk15: 20787a 280541i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763565
Row_Buffer_Locality_read = 0.846273
Row_Buffer_Locality_write = 0.413446
Bank_Level_Parallism = 11.944524
Bank_Level_Parallism_Col = 8.807839
Bank_Level_Parallism_Ready = 3.519155
write_to_read_ratio_blp_rw_average = 0.586967
GrpLevelPara = 3.752882 

BW Util details:
bwutil = 0.731243 
total_CMD = 882547 
util_bw = 645356 
Wasted_Col = 188428 
Wasted_Row = 3314 
Idle = 45449 

BW Util Bottlenecks: 
RCDc_limit = 176576 
RCDWRc_limit = 138987 
WTRc_limit = 259446 
RTWc_limit = 1091237 
CCDLc_limit = 225407 
rwq = 0 
CCDLc_limit_alone = 112238 
WTRc_limit_alone = 231894 
RTWc_limit_alone = 1005620 

Commands details: 
total_CMD = 882547 
n_nop = 185058 
Read = 331816 
Write = 0 
L2_Alloc = 0 
L2_WB = 313540 
n_act = 96986 
n_pre = 96970 
n_ref = 0 
n_req = 410201 
total_req = 645356 

Dual Bus Interface Util: 
issued_total_row = 193956 
issued_total_col = 645356 
Row_Bus_Util =  0.219768 
CoL_Bus_Util = 0.731243 
Either_Row_CoL_Bus_Util = 0.790314 
Issued_on_Two_Bus_Simul_Util = 0.160697 
issued_two_Eff = 0.203334 
queue_avg = 56.855652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.8557
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=882547 n_nop=185323 n_act=95663 n_pre=95647 n_ref_event=0 n_req=410724 n_rd=332343 n_rd_L2_A=0 n_write=0 n_wr_bk=313524 bw_util=0.7318
n_activity=840745 dram_eff=0.7682
bk0: 20856a 276532i bk1: 20839a 280071i bk2: 20870a 280618i bk3: 20807a 280529i bk4: 20740a 287660i bk5: 20766a 287542i bk6: 20713a 281427i bk7: 20813a 285426i bk8: 20695a 293924i bk9: 20803a 303177i bk10: 20753a 292840i bk11: 20703a 291906i bk12: 20665a 293223i bk13: 20724a 289362i bk14: 20791a 290374i bk15: 20805a 282300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767087
Row_Buffer_Locality_read = 0.849688
Row_Buffer_Locality_write = 0.416848
Bank_Level_Parallism = 11.869424
Bank_Level_Parallism_Col = 8.784687
Bank_Level_Parallism_Ready = 3.521750
write_to_read_ratio_blp_rw_average = 0.592185
GrpLevelPara = 3.747175 

BW Util details:
bwutil = 0.731822 
total_CMD = 882547 
util_bw = 645867 
Wasted_Col = 187892 
Wasted_Row = 3229 
Idle = 45559 

BW Util Bottlenecks: 
RCDc_limit = 173887 
RCDWRc_limit = 136494 
WTRc_limit = 249119 
RTWc_limit = 1098071 
CCDLc_limit = 224118 
rwq = 0 
CCDLc_limit_alone = 111352 
WTRc_limit_alone = 222685 
RTWc_limit_alone = 1011739 

Commands details: 
total_CMD = 882547 
n_nop = 185323 
Read = 332343 
Write = 0 
L2_Alloc = 0 
L2_WB = 313524 
n_act = 95663 
n_pre = 95647 
n_ref = 0 
n_req = 410724 
total_req = 645867 

Dual Bus Interface Util: 
issued_total_row = 191310 
issued_total_col = 645867 
Row_Bus_Util =  0.216770 
CoL_Bus_Util = 0.731822 
Either_Row_CoL_Bus_Util = 0.790013 
Issued_on_Two_Bus_Simul_Util = 0.158579 
issued_two_Eff = 0.200729 
queue_avg = 56.695805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.6958
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=882547 n_nop=187348 n_act=94856 n_pre=94840 n_ref_event=0 n_req=409332 n_rd=330920 n_rd_L2_A=0 n_write=0 n_wr_bk=313648 bw_util=0.7303
n_activity=839304 dram_eff=0.768
bk0: 20788a 285607i bk1: 20747a 286019i bk2: 20682a 286341i bk3: 20723a 282117i bk4: 20669a 292514i bk5: 20698a 294996i bk6: 20644a 295184i bk7: 20695a 291556i bk8: 20693a 300376i bk9: 20648a 305754i bk10: 20643a 303271i bk11: 20633a 307676i bk12: 20596a 290925i bk13: 20631a 297889i bk14: 20707a 291584i bk15: 20723a 295281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768266
Row_Buffer_Locality_read = 0.851251
Row_Buffer_Locality_write = 0.418048
Bank_Level_Parallism = 11.752931
Bank_Level_Parallism_Col = 8.713281
Bank_Level_Parallism_Ready = 3.500906
write_to_read_ratio_blp_rw_average = 0.588271
GrpLevelPara = 3.740832 

BW Util details:
bwutil = 0.730350 
total_CMD = 882547 
util_bw = 644568 
Wasted_Col = 188223 
Wasted_Row = 3000 
Idle = 46756 

BW Util Bottlenecks: 
RCDc_limit = 169433 
RCDWRc_limit = 135799 
WTRc_limit = 251926 
RTWc_limit = 1077056 
CCDLc_limit = 222563 
rwq = 0 
CCDLc_limit_alone = 111802 
WTRc_limit_alone = 225505 
RTWc_limit_alone = 992716 

Commands details: 
total_CMD = 882547 
n_nop = 187348 
Read = 330920 
Write = 0 
L2_Alloc = 0 
L2_WB = 313648 
n_act = 94856 
n_pre = 94840 
n_ref = 0 
n_req = 409332 
total_req = 644568 

Dual Bus Interface Util: 
issued_total_row = 189696 
issued_total_col = 644568 
Row_Bus_Util =  0.214942 
CoL_Bus_Util = 0.730350 
Either_Row_CoL_Bus_Util = 0.787719 
Issued_on_Two_Bus_Simul_Util = 0.157572 
issued_two_Eff = 0.200036 
queue_avg = 55.513283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.5133
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=882547 n_nop=185162 n_act=96692 n_pre=96676 n_ref_event=0 n_req=410415 n_rd=332005 n_rd_L2_A=0 n_write=0 n_wr_bk=313640 bw_util=0.7316
n_activity=840135 dram_eff=0.7685
bk0: 20832a 283781i bk1: 20801a 283433i bk2: 20856a 276912i bk3: 20837a 269022i bk4: 20741a 276526i bk5: 20731a 284784i bk6: 20686a 282989i bk7: 20778a 286388i bk8: 20710a 289796i bk9: 20743a 296794i bk10: 20732a 290595i bk11: 20684a 283038i bk12: 20666a 290799i bk13: 20680a 293252i bk14: 20753a 282762i bk15: 20775a 285084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764404
Row_Buffer_Locality_read = 0.848005
Row_Buffer_Locality_write = 0.410420
Bank_Level_Parallism = 11.924298
Bank_Level_Parallism_Col = 8.800454
Bank_Level_Parallism_Ready = 3.524316
write_to_read_ratio_blp_rw_average = 0.590385
GrpLevelPara = 3.752575 

BW Util details:
bwutil = 0.731570 
total_CMD = 882547 
util_bw = 645645 
Wasted_Col = 187724 
Wasted_Row = 3176 
Idle = 46002 

BW Util Bottlenecks: 
RCDc_limit = 174607 
RCDWRc_limit = 138551 
WTRc_limit = 252470 
RTWc_limit = 1096616 
CCDLc_limit = 224193 
rwq = 0 
CCDLc_limit_alone = 111604 
WTRc_limit_alone = 225865 
RTWc_limit_alone = 1010632 

Commands details: 
total_CMD = 882547 
n_nop = 185162 
Read = 332005 
Write = 0 
L2_Alloc = 0 
L2_WB = 313640 
n_act = 96692 
n_pre = 96676 
n_ref = 0 
n_req = 410415 
total_req = 645645 

Dual Bus Interface Util: 
issued_total_row = 193368 
issued_total_col = 645645 
Row_Bus_Util =  0.219102 
CoL_Bus_Util = 0.731570 
Either_Row_CoL_Bus_Util = 0.790196 
Issued_on_Two_Bus_Simul_Util = 0.160476 
issued_two_Eff = 0.203084 
queue_avg = 56.904087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.9041
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=882547 n_nop=186393 n_act=95191 n_pre=95175 n_ref_event=0 n_req=409591 n_rd=331223 n_rd_L2_A=0 n_write=0 n_wr_bk=313472 bw_util=0.7305
n_activity=839990 dram_eff=0.7675
bk0: 20788a 289134i bk1: 20776a 295091i bk2: 20705a 280117i bk3: 20725a 283338i bk4: 20714a 287552i bk5: 20763a 291155i bk6: 20724a 282661i bk7: 20778a 296772i bk8: 20635a 303097i bk9: 20673a 311746i bk10: 20633a 296258i bk11: 20628a 296257i bk12: 20605a 299654i bk13: 20587a 295989i bk14: 20768a 289279i bk15: 20721a 285003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767595
Row_Buffer_Locality_read = 0.850687
Row_Buffer_Locality_write = 0.416407
Bank_Level_Parallism = 11.766398
Bank_Level_Parallism_Col = 8.719583
Bank_Level_Parallism_Ready = 3.502729
write_to_read_ratio_blp_rw_average = 0.589164
GrpLevelPara = 3.740851 

BW Util details:
bwutil = 0.730494 
total_CMD = 882547 
util_bw = 644695 
Wasted_Col = 189178 
Wasted_Row = 3022 
Idle = 45652 

BW Util Bottlenecks: 
RCDc_limit = 171196 
RCDWRc_limit = 138182 
WTRc_limit = 253193 
RTWc_limit = 1082670 
CCDLc_limit = 222651 
rwq = 0 
CCDLc_limit_alone = 110950 
WTRc_limit_alone = 226497 
RTWc_limit_alone = 997665 

Commands details: 
total_CMD = 882547 
n_nop = 186393 
Read = 331223 
Write = 0 
L2_Alloc = 0 
L2_WB = 313472 
n_act = 95191 
n_pre = 95175 
n_ref = 0 
n_req = 409591 
total_req = 644695 

Dual Bus Interface Util: 
issued_total_row = 190366 
issued_total_col = 644695 
Row_Bus_Util =  0.215701 
CoL_Bus_Util = 0.730494 
Either_Row_CoL_Bus_Util = 0.788801 
Issued_on_Two_Bus_Simul_Util = 0.157393 
issued_two_Eff = 0.199535 
queue_avg = 55.314148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.3141
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=882547 n_nop=186623 n_act=95256 n_pre=95240 n_ref_event=0 n_req=409452 n_rd=331065 n_rd_L2_A=0 n_write=0 n_wr_bk=313548 bw_util=0.7304
n_activity=840173 dram_eff=0.7672
bk0: 20763a 287279i bk1: 20742a 282323i bk2: 20755a 281184i bk3: 20787a 279460i bk4: 20661a 284348i bk5: 20690a 292771i bk6: 20659a 294424i bk7: 20663a 296209i bk8: 20711a 296580i bk9: 20666a 303117i bk10: 20654a 293921i bk11: 20603a 293030i bk12: 20585a 303158i bk13: 20654a 294493i bk14: 20710a 292597i bk15: 20762a 291818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767357
Row_Buffer_Locality_read = 0.850788
Row_Buffer_Locality_write = 0.414992
Bank_Level_Parallism = 11.783185
Bank_Level_Parallism_Col = 8.728637
Bank_Level_Parallism_Ready = 3.512414
write_to_read_ratio_blp_rw_average = 0.588191
GrpLevelPara = 3.741751 

BW Util details:
bwutil = 0.730401 
total_CMD = 882547 
util_bw = 644613 
Wasted_Col = 189129 
Wasted_Row = 3340 
Idle = 45465 

BW Util Bottlenecks: 
RCDc_limit = 172229 
RCDWRc_limit = 138106 
WTRc_limit = 260868 
RTWc_limit = 1074454 
CCDLc_limit = 224310 
rwq = 0 
CCDLc_limit_alone = 112529 
WTRc_limit_alone = 233314 
RTWc_limit_alone = 990227 

Commands details: 
total_CMD = 882547 
n_nop = 186623 
Read = 331065 
Write = 0 
L2_Alloc = 0 
L2_WB = 313548 
n_act = 95256 
n_pre = 95240 
n_ref = 0 
n_req = 409452 
total_req = 644613 

Dual Bus Interface Util: 
issued_total_row = 190496 
issued_total_col = 644613 
Row_Bus_Util =  0.215848 
CoL_Bus_Util = 0.730401 
Either_Row_CoL_Bus_Util = 0.788540 
Issued_on_Two_Bus_Simul_Util = 0.157708 
issued_two_Eff = 0.200000 
queue_avg = 55.533573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.5336
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=882547 n_nop=184973 n_act=95747 n_pre=95731 n_ref_event=0 n_req=410967 n_rd=332575 n_rd_L2_A=0 n_write=0 n_wr_bk=313568 bw_util=0.7321
n_activity=839620 dram_eff=0.7696
bk0: 20877a 287033i bk1: 20883a 288406i bk2: 20831a 274977i bk3: 20847a 276588i bk4: 20803a 289057i bk5: 20827a 293328i bk6: 20730a 282452i bk7: 20864a 286502i bk8: 20708a 294641i bk9: 20775a 303584i bk10: 20723a 295283i bk11: 20718a 290132i bk12: 20667a 292713i bk13: 20681a 298005i bk14: 20842a 288386i bk15: 20799a 273177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767020
Row_Buffer_Locality_read = 0.849246
Row_Buffer_Locality_write = 0.418180
Bank_Level_Parallism = 11.858303
Bank_Level_Parallism_Col = 8.774722
Bank_Level_Parallism_Ready = 3.507971
write_to_read_ratio_blp_rw_average = 0.589474
GrpLevelPara = 3.750952 

BW Util details:
bwutil = 0.732134 
total_CMD = 882547 
util_bw = 646143 
Wasted_Col = 187009 
Wasted_Row = 3178 
Idle = 46217 

BW Util Bottlenecks: 
RCDc_limit = 172994 
RCDWRc_limit = 136806 
WTRc_limit = 251882 
RTWc_limit = 1085661 
CCDLc_limit = 223802 
rwq = 0 
CCDLc_limit_alone = 111597 
WTRc_limit_alone = 225718 
RTWc_limit_alone = 999620 

Commands details: 
total_CMD = 882547 
n_nop = 184973 
Read = 332575 
Write = 0 
L2_Alloc = 0 
L2_WB = 313568 
n_act = 95747 
n_pre = 95731 
n_ref = 0 
n_req = 410967 
total_req = 646143 

Dual Bus Interface Util: 
issued_total_row = 191478 
issued_total_col = 646143 
Row_Bus_Util =  0.216961 
CoL_Bus_Util = 0.732134 
Either_Row_CoL_Bus_Util = 0.790410 
Issued_on_Two_Bus_Simul_Util = 0.158685 
issued_two_Eff = 0.200763 
queue_avg = 56.523296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.5233
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=882547 n_nop=186131 n_act=95127 n_pre=95111 n_ref_event=0 n_req=410276 n_rd=331861 n_rd_L2_A=0 n_write=0 n_wr_bk=313660 bw_util=0.7314
n_activity=838833 dram_eff=0.7695
bk0: 20826a 293845i bk1: 20808a 286443i bk2: 20807a 283595i bk3: 20911a 279891i bk4: 20740a 284185i bk5: 20721a 294450i bk6: 20700a 285254i bk7: 20741a 291627i bk8: 20738a 290689i bk9: 20706a 306603i bk10: 20678a 295432i bk11: 20651a 292730i bk12: 20644a 294657i bk13: 20694a 294032i bk14: 20764a 288379i bk15: 20732a 284430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768139
Row_Buffer_Locality_read = 0.850901
Row_Buffer_Locality_write = 0.417879
Bank_Level_Parallism = 11.831308
Bank_Level_Parallism_Col = 8.763535
Bank_Level_Parallism_Ready = 3.504495
write_to_read_ratio_blp_rw_average = 0.589391
GrpLevelPara = 3.748494 

BW Util details:
bwutil = 0.731430 
total_CMD = 882547 
util_bw = 645521 
Wasted_Col = 187242 
Wasted_Row = 2714 
Idle = 47070 

BW Util Bottlenecks: 
RCDc_limit = 170243 
RCDWRc_limit = 135882 
WTRc_limit = 254819 
RTWc_limit = 1074885 
CCDLc_limit = 221844 
rwq = 0 
CCDLc_limit_alone = 111861 
WTRc_limit_alone = 228161 
RTWc_limit_alone = 991560 

Commands details: 
total_CMD = 882547 
n_nop = 186131 
Read = 331861 
Write = 0 
L2_Alloc = 0 
L2_WB = 313660 
n_act = 95127 
n_pre = 95111 
n_ref = 0 
n_req = 410276 
total_req = 645521 

Dual Bus Interface Util: 
issued_total_row = 190238 
issued_total_col = 645521 
Row_Bus_Util =  0.215556 
CoL_Bus_Util = 0.731430 
Either_Row_CoL_Bus_Util = 0.789098 
Issued_on_Two_Bus_Simul_Util = 0.157887 
issued_two_Eff = 0.200086 
queue_avg = 55.954941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.9549
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=882547 n_nop=185403 n_act=95859 n_pre=95843 n_ref_event=0 n_req=410825 n_rd=332440 n_rd_L2_A=0 n_write=0 n_wr_bk=313540 bw_util=0.7319
n_activity=839923 dram_eff=0.7691
bk0: 20843a 284844i bk1: 20860a 278616i bk2: 20876a 273377i bk3: 20840a 273910i bk4: 20747a 280777i bk5: 20760a 286601i bk6: 20743a 283861i bk7: 20784a 284460i bk8: 20782a 288460i bk9: 20812a 299098i bk10: 20720a 295476i bk11: 20667a 299568i bk12: 20669a 291680i bk13: 20773a 297348i bk14: 20786a 283698i bk15: 20778a 287410i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766667
Row_Buffer_Locality_read = 0.849486
Row_Buffer_Locality_write = 0.415424
Bank_Level_Parallism = 11.892033
Bank_Level_Parallism_Col = 8.798015
Bank_Level_Parallism_Ready = 3.538314
write_to_read_ratio_blp_rw_average = 0.588463
GrpLevelPara = 3.747302 

BW Util details:
bwutil = 0.731950 
total_CMD = 882547 
util_bw = 645980 
Wasted_Col = 186651 
Wasted_Row = 3424 
Idle = 46492 

BW Util Bottlenecks: 
RCDc_limit = 172905 
RCDWRc_limit = 135649 
WTRc_limit = 255700 
RTWc_limit = 1077925 
CCDLc_limit = 222138 
rwq = 0 
CCDLc_limit_alone = 111313 
WTRc_limit_alone = 228933 
RTWc_limit_alone = 993867 

Commands details: 
total_CMD = 882547 
n_nop = 185403 
Read = 332440 
Write = 0 
L2_Alloc = 0 
L2_WB = 313540 
n_act = 95859 
n_pre = 95843 
n_ref = 0 
n_req = 410825 
total_req = 645980 

Dual Bus Interface Util: 
issued_total_row = 191702 
issued_total_col = 645980 
Row_Bus_Util =  0.217214 
CoL_Bus_Util = 0.731950 
Either_Row_CoL_Bus_Util = 0.789923 
Issued_on_Two_Bus_Simul_Util = 0.159241 
issued_two_Eff = 0.201591 
queue_avg = 56.465454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.4655
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=882547 n_nop=185363 n_act=95814 n_pre=95798 n_ref_event=0 n_req=410772 n_rd=332382 n_rd_L2_A=0 n_write=0 n_wr_bk=313560 bw_util=0.7319
n_activity=840355 dram_eff=0.7687
bk0: 20885a 279271i bk1: 20868a 285639i bk2: 20806a 275305i bk3: 20818a 273837i bk4: 20708a 286470i bk5: 20813a 288834i bk6: 20728a 276635i bk7: 20870a 291092i bk8: 20668a 291801i bk9: 20751a 300233i bk10: 20713a 297789i bk11: 20742a 290237i bk12: 20683a 295659i bk13: 20705a 296587i bk14: 20803a 280466i bk15: 20821a 277087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766747
Row_Buffer_Locality_read = 0.849435
Row_Buffer_Locality_write = 0.416137
Bank_Level_Parallism = 11.884444
Bank_Level_Parallism_Col = 8.800000
Bank_Level_Parallism_Ready = 3.535820
write_to_read_ratio_blp_rw_average = 0.589076
GrpLevelPara = 3.751111 

BW Util details:
bwutil = 0.731907 
total_CMD = 882547 
util_bw = 645942 
Wasted_Col = 187583 
Wasted_Row = 3248 
Idle = 45774 

BW Util Bottlenecks: 
RCDc_limit = 173744 
RCDWRc_limit = 136578 
WTRc_limit = 256663 
RTWc_limit = 1088811 
CCDLc_limit = 223463 
rwq = 0 
CCDLc_limit_alone = 111577 
WTRc_limit_alone = 229706 
RTWc_limit_alone = 1003882 

Commands details: 
total_CMD = 882547 
n_nop = 185363 
Read = 332382 
Write = 0 
L2_Alloc = 0 
L2_WB = 313560 
n_act = 95814 
n_pre = 95798 
n_ref = 0 
n_req = 410772 
total_req = 645942 

Dual Bus Interface Util: 
issued_total_row = 191612 
issued_total_col = 645942 
Row_Bus_Util =  0.217113 
CoL_Bus_Util = 0.731907 
Either_Row_CoL_Bus_Util = 0.789968 
Issued_on_Two_Bus_Simul_Util = 0.159051 
issued_two_Eff = 0.201339 
queue_avg = 56.734230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.7342
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=882547 n_nop=186488 n_act=94947 n_pre=94931 n_ref_event=0 n_req=409307 n_rd=330891 n_rd_L2_A=0 n_write=0 n_wr_bk=313664 bw_util=0.7303
n_activity=840176 dram_eff=0.7672
bk0: 20732a 294524i bk1: 20784a 291148i bk2: 20754a 281555i bk3: 20763a 283692i bk4: 20664a 290222i bk5: 20635a 292526i bk6: 20666a 295735i bk7: 20684a 298391i bk8: 20715a 295249i bk9: 20653a 310778i bk10: 20625a 299876i bk11: 20616a 302568i bk12: 20569a 299539i bk13: 20646a 298114i bk14: 20687a 289857i bk15: 20698a 296373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768030
Row_Buffer_Locality_read = 0.850703
Row_Buffer_Locality_write = 0.419175
Bank_Level_Parallism = 11.728537
Bank_Level_Parallism_Col = 8.693193
Bank_Level_Parallism_Ready = 3.497394
write_to_read_ratio_blp_rw_average = 0.589585
GrpLevelPara = 3.742412 

BW Util details:
bwutil = 0.730335 
total_CMD = 882547 
util_bw = 644555 
Wasted_Col = 188602 
Wasted_Row = 3257 
Idle = 46133 

BW Util Bottlenecks: 
RCDc_limit = 170321 
RCDWRc_limit = 137396 
WTRc_limit = 252563 
RTWc_limit = 1070879 
CCDLc_limit = 219505 
rwq = 0 
CCDLc_limit_alone = 109951 
WTRc_limit_alone = 226121 
RTWc_limit_alone = 987767 

Commands details: 
total_CMD = 882547 
n_nop = 186488 
Read = 330891 
Write = 0 
L2_Alloc = 0 
L2_WB = 313664 
n_act = 94947 
n_pre = 94931 
n_ref = 0 
n_req = 409307 
total_req = 644555 

Dual Bus Interface Util: 
issued_total_row = 189878 
issued_total_col = 644555 
Row_Bus_Util =  0.215148 
CoL_Bus_Util = 0.730335 
Either_Row_CoL_Bus_Util = 0.788693 
Issued_on_Two_Bus_Simul_Util = 0.156789 
issued_two_Eff = 0.198796 
queue_avg = 55.324448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.3244
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=882547 n_nop=185240 n_act=95800 n_pre=95784 n_ref_event=0 n_req=410474 n_rd=332049 n_rd_L2_A=0 n_write=0 n_wr_bk=313700 bw_util=0.7317
n_activity=840480 dram_eff=0.7683
bk0: 20875a 283857i bk1: 20858a 290985i bk2: 20797a 280177i bk3: 20842a 275051i bk4: 20728a 291505i bk5: 20817a 292574i bk6: 20663a 284429i bk7: 20800a 282980i bk8: 20670a 292512i bk9: 20733a 302547i bk10: 20687a 301092i bk11: 20692a 294496i bk12: 20661a 291783i bk13: 20659a 299479i bk14: 20777a 287758i bk15: 20790a 280197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766611
Row_Buffer_Locality_read = 0.849661
Row_Buffer_Locality_write = 0.414982
Bank_Level_Parallism = 11.830861
Bank_Level_Parallism_Col = 8.744219
Bank_Level_Parallism_Ready = 3.497570
write_to_read_ratio_blp_rw_average = 0.587453
GrpLevelPara = 3.748857 

BW Util details:
bwutil = 0.731688 
total_CMD = 882547 
util_bw = 645749 
Wasted_Col = 187767 
Wasted_Row = 3262 
Idle = 45769 

BW Util Bottlenecks: 
RCDc_limit = 173182 
RCDWRc_limit = 136515 
WTRc_limit = 256596 
RTWc_limit = 1071730 
CCDLc_limit = 223293 
rwq = 0 
CCDLc_limit_alone = 112432 
WTRc_limit_alone = 229822 
RTWc_limit_alone = 987643 

Commands details: 
total_CMD = 882547 
n_nop = 185240 
Read = 332049 
Write = 0 
L2_Alloc = 0 
L2_WB = 313700 
n_act = 95800 
n_pre = 95784 
n_ref = 0 
n_req = 410474 
total_req = 645749 

Dual Bus Interface Util: 
issued_total_row = 191584 
issued_total_col = 645749 
Row_Bus_Util =  0.217081 
CoL_Bus_Util = 0.731688 
Either_Row_CoL_Bus_Util = 0.790107 
Issued_on_Two_Bus_Simul_Util = 0.158661 
issued_two_Eff = 0.200810 
queue_avg = 56.174614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.1746
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=882547 n_nop=185701 n_act=95048 n_pre=95032 n_ref_event=0 n_req=410213 n_rd=331833 n_rd_L2_A=0 n_write=0 n_wr_bk=313520 bw_util=0.7312
n_activity=840795 dram_eff=0.7676
bk0: 20898a 287889i bk1: 20877a 288886i bk2: 20728a 277526i bk3: 20711a 282574i bk4: 20789a 286945i bk5: 20801a 299684i bk6: 20670a 286188i bk7: 20728a 291451i bk8: 20636a 295535i bk9: 20712a 302367i bk10: 20732a 307866i bk11: 20700a 297849i bk12: 20589a 304604i bk13: 20580a 294920i bk14: 20842a 290059i bk15: 20840a 292257i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768296
Row_Buffer_Locality_read = 0.850575
Row_Buffer_Locality_write = 0.419954
Bank_Level_Parallism = 11.756347
Bank_Level_Parallism_Col = 8.708768
Bank_Level_Parallism_Ready = 3.499812
write_to_read_ratio_blp_rw_average = 0.586814
GrpLevelPara = 3.742312 

BW Util details:
bwutil = 0.731239 
total_CMD = 882547 
util_bw = 645353 
Wasted_Col = 188832 
Wasted_Row = 3181 
Idle = 45181 

BW Util Bottlenecks: 
RCDc_limit = 171786 
RCDWRc_limit = 137523 
WTRc_limit = 255472 
RTWc_limit = 1073905 
CCDLc_limit = 221508 
rwq = 0 
CCDLc_limit_alone = 110825 
WTRc_limit_alone = 228829 
RTWc_limit_alone = 989865 

Commands details: 
total_CMD = 882547 
n_nop = 185701 
Read = 331833 
Write = 0 
L2_Alloc = 0 
L2_WB = 313520 
n_act = 95048 
n_pre = 95032 
n_ref = 0 
n_req = 410213 
total_req = 645353 

Dual Bus Interface Util: 
issued_total_row = 190080 
issued_total_col = 645353 
Row_Bus_Util =  0.215377 
CoL_Bus_Util = 0.731239 
Either_Row_CoL_Bus_Util = 0.789585 
Issued_on_Two_Bus_Simul_Util = 0.157031 
issued_two_Eff = 0.198878 
queue_avg = 55.880054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.8801
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=882547 n_nop=186345 n_act=95440 n_pre=95424 n_ref_event=0 n_req=409774 n_rd=331394 n_rd_L2_A=0 n_write=0 n_wr_bk=313520 bw_util=0.7307
n_activity=840671 dram_eff=0.7671
bk0: 20848a 286347i bk1: 20816a 284364i bk2: 20699a 285108i bk3: 20783a 283397i bk4: 20745a 288265i bk5: 20759a 294319i bk6: 20604a 287102i bk7: 20652a 293450i bk8: 20724a 293020i bk9: 20605a 306128i bk10: 20691a 296986i bk11: 20640a 297266i bk12: 20593a 292089i bk13: 20649a 298780i bk14: 20764a 286602i bk15: 20822a 285903i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767091
Row_Buffer_Locality_read = 0.849961
Row_Buffer_Locality_write = 0.416713
Bank_Level_Parallism = 11.789013
Bank_Level_Parallism_Col = 8.727114
Bank_Level_Parallism_Ready = 3.490377
write_to_read_ratio_blp_rw_average = 0.587659
GrpLevelPara = 3.744170 

BW Util details:
bwutil = 0.730742 
total_CMD = 882547 
util_bw = 644914 
Wasted_Col = 189102 
Wasted_Row = 3323 
Idle = 45208 

BW Util Bottlenecks: 
RCDc_limit = 171457 
RCDWRc_limit = 136678 
WTRc_limit = 256062 
RTWc_limit = 1077574 
CCDLc_limit = 224760 
rwq = 0 
CCDLc_limit_alone = 112014 
WTRc_limit_alone = 228382 
RTWc_limit_alone = 992508 

Commands details: 
total_CMD = 882547 
n_nop = 186345 
Read = 331394 
Write = 0 
L2_Alloc = 0 
L2_WB = 313520 
n_act = 95440 
n_pre = 95424 
n_ref = 0 
n_req = 409774 
total_req = 644914 

Dual Bus Interface Util: 
issued_total_row = 190864 
issued_total_col = 644914 
Row_Bus_Util =  0.216265 
CoL_Bus_Util = 0.730742 
Either_Row_CoL_Bus_Util = 0.788855 
Issued_on_Two_Bus_Simul_Util = 0.158151 
issued_two_Eff = 0.200482 
queue_avg = 55.777393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.7774
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=882547 n_nop=185052 n_act=96360 n_pre=96344 n_ref_event=0 n_req=410796 n_rd=332426 n_rd_L2_A=0 n_write=0 n_wr_bk=313480 bw_util=0.7319
n_activity=839971 dram_eff=0.769
bk0: 20998a 291088i bk1: 20932a 279156i bk2: 20736a 273165i bk3: 20770a 277601i bk4: 20813a 281563i bk5: 20852a 286931i bk6: 20709a 281333i bk7: 20794a 286149i bk8: 20676a 286081i bk9: 20702a 296215i bk10: 20731a 292522i bk11: 20729a 281927i bk12: 20633a 284769i bk13: 20611a 287564i bk14: 20910a 283203i bk15: 20830a 276524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765431
Row_Buffer_Locality_read = 0.847719
Row_Buffer_Locality_write = 0.416384
Bank_Level_Parallism = 11.934549
Bank_Level_Parallism_Col = 8.813477
Bank_Level_Parallism_Ready = 3.522333
write_to_read_ratio_blp_rw_average = 0.589415
GrpLevelPara = 3.755547 

BW Util details:
bwutil = 0.731866 
total_CMD = 882547 
util_bw = 645906 
Wasted_Col = 187873 
Wasted_Row = 2931 
Idle = 45837 

BW Util Bottlenecks: 
RCDc_limit = 175847 
RCDWRc_limit = 137806 
WTRc_limit = 255848 
RTWc_limit = 1100431 
CCDLc_limit = 227065 
rwq = 0 
CCDLc_limit_alone = 113347 
WTRc_limit_alone = 229477 
RTWc_limit_alone = 1013084 

Commands details: 
total_CMD = 882547 
n_nop = 185052 
Read = 332426 
Write = 0 
L2_Alloc = 0 
L2_WB = 313480 
n_act = 96360 
n_pre = 96344 
n_ref = 0 
n_req = 410796 
total_req = 645906 

Dual Bus Interface Util: 
issued_total_row = 192704 
issued_total_col = 645906 
Row_Bus_Util =  0.218350 
CoL_Bus_Util = 0.731866 
Either_Row_CoL_Bus_Util = 0.790321 
Issued_on_Two_Bus_Simul_Util = 0.159895 
issued_two_Eff = 0.202317 
queue_avg = 56.830795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.8308
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 1059086 -   mf: uid=115775759, sid4294967295:w4294967295, part=27, addr=0xc7c2b980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1058986), 
DRAM[27]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=882547 n_nop=185377 n_act=96154 n_pre=96138 n_ref_event=0 n_req=409966 n_rd=331588 n_rd_L2_A=0 n_write=0 n_wr_bk=313512 bw_util=0.731
n_activity=839669 dram_eff=0.7683
bk0: 20887a 279819i bk1: 20882a 277471i bk2: 20729a 277670i bk3: 20753a 272361i bk4: 20760a 278026i bk5: 20771a 281872i bk6: 20629a 283388i bk7: 20704a 283071i bk8: 20649a 288618i bk9: 20628a 303295i bk10: 20688a 289466i bk11: 20638a 289530i bk12: 20603a 287767i bk13: 20634a 287292i bk14: 20798a 287673i bk15: 20835a 282701i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765459
Row_Buffer_Locality_read = 0.848037
Row_Buffer_Locality_write = 0.416099
Bank_Level_Parallism = 11.927606
Bank_Level_Parallism_Col = 8.812832
Bank_Level_Parallism_Ready = 3.500856
write_to_read_ratio_blp_rw_average = 0.589769
GrpLevelPara = 3.758051 

BW Util details:
bwutil = 0.730953 
total_CMD = 882547 
util_bw = 645100 
Wasted_Col = 189309 
Wasted_Row = 2364 
Idle = 45774 

BW Util Bottlenecks: 
RCDc_limit = 176947 
RCDWRc_limit = 138497 
WTRc_limit = 263278 
RTWc_limit = 1104115 
CCDLc_limit = 230163 
rwq = 0 
CCDLc_limit_alone = 114892 
WTRc_limit_alone = 234938 
RTWc_limit_alone = 1017184 

Commands details: 
total_CMD = 882547 
n_nop = 185377 
Read = 331588 
Write = 0 
L2_Alloc = 0 
L2_WB = 313512 
n_act = 96154 
n_pre = 96138 
n_ref = 0 
n_req = 409966 
total_req = 645100 

Dual Bus Interface Util: 
issued_total_row = 192292 
issued_total_col = 645100 
Row_Bus_Util =  0.217883 
CoL_Bus_Util = 0.730953 
Either_Row_CoL_Bus_Util = 0.789952 
Issued_on_Two_Bus_Simul_Util = 0.158883 
issued_two_Eff = 0.201130 
queue_avg = 56.758327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.7583
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=882547 n_nop=185434 n_act=95384 n_pre=95368 n_ref_event=0 n_req=410778 n_rd=332405 n_rd_L2_A=0 n_write=0 n_wr_bk=313492 bw_util=0.7319
n_activity=841335 dram_eff=0.7677
bk0: 20938a 287303i bk1: 20903a 279956i bk2: 20769a 277312i bk3: 20845a 280587i bk4: 20799a 281274i bk5: 20820a 284785i bk6: 20656a 285294i bk7: 20692a 289812i bk8: 20761a 292023i bk9: 20672a 307431i bk10: 20746a 294442i bk11: 20690a 294543i bk12: 20610a 291647i bk13: 20723a 292393i bk14: 20830a 285108i bk15: 20951a 286494i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767797
Row_Buffer_Locality_read = 0.850339
Row_Buffer_Locality_write = 0.417708
Bank_Level_Parallism = 11.845216
Bank_Level_Parallism_Col = 8.782115
Bank_Level_Parallism_Ready = 3.526480
write_to_read_ratio_blp_rw_average = 0.589964
GrpLevelPara = 3.750099 

BW Util details:
bwutil = 0.731856 
total_CMD = 882547 
util_bw = 645897 
Wasted_Col = 188212 
Wasted_Row = 3455 
Idle = 44983 

BW Util Bottlenecks: 
RCDc_limit = 172754 
RCDWRc_limit = 136684 
WTRc_limit = 252875 
RTWc_limit = 1092589 
CCDLc_limit = 224312 
rwq = 0 
CCDLc_limit_alone = 111261 
WTRc_limit_alone = 226073 
RTWc_limit_alone = 1006340 

Commands details: 
total_CMD = 882547 
n_nop = 185434 
Read = 332405 
Write = 0 
L2_Alloc = 0 
L2_WB = 313492 
n_act = 95384 
n_pre = 95368 
n_ref = 0 
n_req = 410778 
total_req = 645897 

Dual Bus Interface Util: 
issued_total_row = 190752 
issued_total_col = 645897 
Row_Bus_Util =  0.216138 
CoL_Bus_Util = 0.731856 
Either_Row_CoL_Bus_Util = 0.789888 
Issued_on_Two_Bus_Simul_Util = 0.158106 
issued_two_Eff = 0.200163 
queue_avg = 56.373329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.3733
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=882547 n_nop=185139 n_act=95591 n_pre=95575 n_ref_event=0 n_req=411107 n_rd=332741 n_rd_L2_A=0 n_write=0 n_wr_bk=313464 bw_util=0.7322
n_activity=840524 dram_eff=0.7688
bk0: 21004a 285651i bk1: 20977a 278058i bk2: 20788a 272497i bk3: 20761a 275995i bk4: 20805a 284138i bk5: 20839a 289899i bk6: 20711a 280946i bk7: 20821a 282246i bk8: 20658a 290457i bk9: 20752a 304238i bk10: 20780a 297197i bk11: 20752a 298207i bk12: 20662a 288207i bk13: 20637a 289980i bk14: 20936a 286582i bk15: 20858a 277818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767479
Row_Buffer_Locality_read = 0.850175
Row_Buffer_Locality_write = 0.416354
Bank_Level_Parallism = 11.884477
Bank_Level_Parallism_Col = 8.792575
Bank_Level_Parallism_Ready = 3.511347
write_to_read_ratio_blp_rw_average = 0.591245
GrpLevelPara = 3.750150 

BW Util details:
bwutil = 0.732205 
total_CMD = 882547 
util_bw = 646205 
Wasted_Col = 187885 
Wasted_Row = 3115 
Idle = 45342 

BW Util Bottlenecks: 
RCDc_limit = 171813 
RCDWRc_limit = 136864 
WTRc_limit = 252052 
RTWc_limit = 1102651 
CCDLc_limit = 226166 
rwq = 0 
CCDLc_limit_alone = 112316 
WTRc_limit_alone = 225062 
RTWc_limit_alone = 1015791 

Commands details: 
total_CMD = 882547 
n_nop = 185139 
Read = 332741 
Write = 0 
L2_Alloc = 0 
L2_WB = 313464 
n_act = 95591 
n_pre = 95575 
n_ref = 0 
n_req = 411107 
total_req = 646205 

Dual Bus Interface Util: 
issued_total_row = 191166 
issued_total_col = 646205 
Row_Bus_Util =  0.216607 
CoL_Bus_Util = 0.732205 
Either_Row_CoL_Bus_Util = 0.790222 
Issued_on_Two_Bus_Simul_Util = 0.158590 
issued_two_Eff = 0.200690 
queue_avg = 56.822102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.8221
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=882547 n_nop=186687 n_act=94699 n_pre=94683 n_ref_event=0 n_req=409304 n_rd=330931 n_rd_L2_A=0 n_write=0 n_wr_bk=313492 bw_util=0.7302
n_activity=840437 dram_eff=0.7668
bk0: 20859a 291584i bk1: 20794a 284084i bk2: 20694a 288719i bk3: 20700a 286468i bk4: 20727a 282055i bk5: 20698a 294678i bk6: 20630a 293663i bk7: 20635a 299955i bk8: 20667a 301162i bk9: 20563a 314261i bk10: 20635a 301132i bk11: 20616a 303234i bk12: 20556a 292695i bk13: 20627a 289128i bk14: 20736a 301728i bk15: 20794a 290452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768634
Row_Buffer_Locality_read = 0.851930
Row_Buffer_Locality_write = 0.416917
Bank_Level_Parallism = 11.727762
Bank_Level_Parallism_Col = 8.688278
Bank_Level_Parallism_Ready = 3.497119
write_to_read_ratio_blp_rw_average = 0.590497
GrpLevelPara = 3.735243 

BW Util details:
bwutil = 0.730185 
total_CMD = 882547 
util_bw = 644423 
Wasted_Col = 189267 
Wasted_Row = 3218 
Idle = 45639 

BW Util Bottlenecks: 
RCDc_limit = 171147 
RCDWRc_limit = 138237 
WTRc_limit = 254218 
RTWc_limit = 1068372 
CCDLc_limit = 222639 
rwq = 0 
CCDLc_limit_alone = 112092 
WTRc_limit_alone = 227390 
RTWc_limit_alone = 984653 

Commands details: 
total_CMD = 882547 
n_nop = 186687 
Read = 330931 
Write = 0 
L2_Alloc = 0 
L2_WB = 313492 
n_act = 94699 
n_pre = 94683 
n_ref = 0 
n_req = 409304 
total_req = 644423 

Dual Bus Interface Util: 
issued_total_row = 189382 
issued_total_col = 644423 
Row_Bus_Util =  0.214586 
CoL_Bus_Util = 0.730185 
Either_Row_CoL_Bus_Util = 0.788468 
Issued_on_Two_Bus_Simul_Util = 0.156303 
issued_two_Eff = 0.198237 
queue_avg = 55.289013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.289
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=882547 n_nop=185173 n_act=96056 n_pre=96040 n_ref_event=0 n_req=410334 n_rd=331962 n_rd_L2_A=0 n_write=0 n_wr_bk=313488 bw_util=0.7313
n_activity=840856 dram_eff=0.7676
bk0: 20963a 282485i bk1: 20873a 284094i bk2: 20738a 277031i bk3: 20711a 275132i bk4: 20757a 284212i bk5: 20807a 289639i bk6: 20689a 283386i bk7: 20781a 288481i bk8: 20647a 295339i bk9: 20693a 309346i bk10: 20680a 296086i bk11: 20722a 289039i bk12: 20617a 290103i bk13: 20615a 289741i bk14: 20844a 280077i bk15: 20825a 282365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765908
Row_Buffer_Locality_read = 0.849736
Row_Buffer_Locality_write = 0.410836
Bank_Level_Parallism = 11.866050
Bank_Level_Parallism_Col = 8.769442
Bank_Level_Parallism_Ready = 3.522254
write_to_read_ratio_blp_rw_average = 0.592245
GrpLevelPara = 3.747368 

BW Util details:
bwutil = 0.731349 
total_CMD = 882547 
util_bw = 645450 
Wasted_Col = 188476 
Wasted_Row = 3297 
Idle = 45324 

BW Util Bottlenecks: 
RCDc_limit = 172566 
RCDWRc_limit = 140363 
WTRc_limit = 251729 
RTWc_limit = 1093785 
CCDLc_limit = 221314 
rwq = 0 
CCDLc_limit_alone = 110805 
WTRc_limit_alone = 226080 
RTWc_limit_alone = 1008925 

Commands details: 
total_CMD = 882547 
n_nop = 185173 
Read = 331962 
Write = 0 
L2_Alloc = 0 
L2_WB = 313488 
n_act = 96056 
n_pre = 96040 
n_ref = 0 
n_req = 410334 
total_req = 645450 

Dual Bus Interface Util: 
issued_total_row = 192096 
issued_total_col = 645450 
Row_Bus_Util =  0.217661 
CoL_Bus_Util = 0.731349 
Either_Row_CoL_Bus_Util = 0.790183 
Issued_on_Two_Bus_Simul_Util = 0.158827 
issued_two_Eff = 0.201000 
queue_avg = 56.187363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.1874

========= L2 cache stats =========
L2_cache_bank[0]: Access = 435220, Miss = 323774, Miss_rate = 0.744, Pending_hits = 7009, Reservation_fails = 0
L2_cache_bank[1]: Access = 435220, Miss = 323781, Miss_rate = 0.744, Pending_hits = 6673, Reservation_fails = 0
L2_cache_bank[2]: Access = 435220, Miss = 323630, Miss_rate = 0.744, Pending_hits = 7386, Reservation_fails = 0
L2_cache_bank[3]: Access = 435220, Miss = 323786, Miss_rate = 0.744, Pending_hits = 7415, Reservation_fails = 0
L2_cache_bank[4]: Access = 435220, Miss = 324254, Miss_rate = 0.745, Pending_hits = 6093, Reservation_fails = 0
L2_cache_bank[5]: Access = 435220, Miss = 324437, Miss_rate = 0.745, Pending_hits = 6496, Reservation_fails = 0
L2_cache_bank[6]: Access = 435220, Miss = 324228, Miss_rate = 0.745, Pending_hits = 6381, Reservation_fails = 0
L2_cache_bank[7]: Access = 435220, Miss = 324149, Miss_rate = 0.745, Pending_hits = 6587, Reservation_fails = 0
L2_cache_bank[8]: Access = 435220, Miss = 324300, Miss_rate = 0.745, Pending_hits = 6292, Reservation_fails = 0
L2_cache_bank[9]: Access = 435220, Miss = 324460, Miss_rate = 0.746, Pending_hits = 6033, Reservation_fails = 0
L2_cache_bank[10]: Access = 435220, Miss = 324304, Miss_rate = 0.745, Pending_hits = 7042, Reservation_fails = 0
L2_cache_bank[11]: Access = 435220, Miss = 324170, Miss_rate = 0.745, Pending_hits = 7399, Reservation_fails = 0
L2_cache_bank[12]: Access = 435220, Miss = 323698, Miss_rate = 0.744, Pending_hits = 7137, Reservation_fails = 0
L2_cache_bank[13]: Access = 435220, Miss = 323519, Miss_rate = 0.743, Pending_hits = 7583, Reservation_fails = 0
L2_cache_bank[14]: Access = 435220, Miss = 323981, Miss_rate = 0.744, Pending_hits = 6815, Reservation_fails = 0
L2_cache_bank[15]: Access = 435220, Miss = 323983, Miss_rate = 0.744, Pending_hits = 6932, Reservation_fails = 0
L2_cache_bank[16]: Access = 435312, Miss = 323710, Miss_rate = 0.744, Pending_hits = 6928, Reservation_fails = 0
L2_cache_bank[17]: Access = 435308, Miss = 323754, Miss_rate = 0.744, Pending_hits = 7258, Reservation_fails = 0
L2_cache_bank[18]: Access = 435309, Miss = 323748, Miss_rate = 0.744, Pending_hits = 7661, Reservation_fails = 0
L2_cache_bank[19]: Access = 435306, Miss = 323533, Miss_rate = 0.743, Pending_hits = 7416, Reservation_fails = 0
L2_cache_bank[20]: Access = 435309, Miss = 324075, Miss_rate = 0.744, Pending_hits = 7593, Reservation_fails = 0
L2_cache_bank[21]: Access = 435306, Miss = 324337, Miss_rate = 0.745, Pending_hits = 7457, Reservation_fails = 0
L2_cache_bank[22]: Access = 435312, Miss = 323851, Miss_rate = 0.744, Pending_hits = 6426, Reservation_fails = 0
L2_cache_bank[23]: Access = 435308, Miss = 324028, Miss_rate = 0.744, Pending_hits = 6638, Reservation_fails = 0
L2_cache_bank[24]: Access = 435312, Miss = 324085, Miss_rate = 0.744, Pending_hits = 7534, Reservation_fails = 0
L2_cache_bank[25]: Access = 435308, Miss = 323971, Miss_rate = 0.744, Pending_hits = 7348, Reservation_fails = 0
L2_cache_bank[26]: Access = 435309, Miss = 324325, Miss_rate = 0.745, Pending_hits = 6915, Reservation_fails = 0
L2_cache_bank[27]: Access = 435306, Miss = 324258, Miss_rate = 0.745, Pending_hits = 7551, Reservation_fails = 0
L2_cache_bank[28]: Access = 435309, Miss = 323597, Miss_rate = 0.743, Pending_hits = 7129, Reservation_fails = 0
L2_cache_bank[29]: Access = 435306, Miss = 323563, Miss_rate = 0.743, Pending_hits = 7454, Reservation_fails = 0
L2_cache_bank[30]: Access = 435312, Miss = 324066, Miss_rate = 0.744, Pending_hits = 7651, Reservation_fails = 0
L2_cache_bank[31]: Access = 435308, Miss = 324179, Miss_rate = 0.745, Pending_hits = 7305, Reservation_fails = 0
L2_cache_bank[32]: Access = 435306, Miss = 323693, Miss_rate = 0.744, Pending_hits = 6910, Reservation_fails = 0
L2_cache_bank[33]: Access = 435309, Miss = 323770, Miss_rate = 0.744, Pending_hits = 7061, Reservation_fails = 0
L2_cache_bank[34]: Access = 435308, Miss = 323692, Miss_rate = 0.744, Pending_hits = 7142, Reservation_fails = 0
L2_cache_bank[35]: Access = 435312, Miss = 323613, Miss_rate = 0.743, Pending_hits = 6754, Reservation_fails = 0
L2_cache_bank[36]: Access = 435308, Miss = 324357, Miss_rate = 0.745, Pending_hits = 6449, Reservation_fails = 0
L2_cache_bank[37]: Access = 435312, Miss = 324458, Miss_rate = 0.745, Pending_hits = 6399, Reservation_fails = 0
L2_cache_bank[38]: Access = 435306, Miss = 324082, Miss_rate = 0.744, Pending_hits = 6176, Reservation_fails = 0
L2_cache_bank[39]: Access = 435309, Miss = 324019, Miss_rate = 0.744, Pending_hits = 6303, Reservation_fails = 0
L2_cache_bank[40]: Access = 435306, Miss = 324386, Miss_rate = 0.745, Pending_hits = 6425, Reservation_fails = 0
L2_cache_bank[41]: Access = 435309, Miss = 324294, Miss_rate = 0.745, Pending_hits = 6392, Reservation_fails = 0
L2_cache_bank[42]: Access = 435308, Miss = 324322, Miss_rate = 0.745, Pending_hits = 6881, Reservation_fails = 0
L2_cache_bank[43]: Access = 435312, Miss = 324300, Miss_rate = 0.745, Pending_hits = 7164, Reservation_fails = 0
L2_cache_bank[44]: Access = 435308, Miss = 323592, Miss_rate = 0.743, Pending_hits = 6936, Reservation_fails = 0
L2_cache_bank[45]: Access = 435312, Miss = 323539, Miss_rate = 0.743, Pending_hits = 7129, Reservation_fails = 0
L2_cache_bank[46]: Access = 435306, Miss = 324130, Miss_rate = 0.745, Pending_hits = 6619, Reservation_fails = 0
L2_cache_bank[47]: Access = 435309, Miss = 324159, Miss_rate = 0.745, Pending_hits = 6697, Reservation_fails = 0
L2_cache_bank[48]: Access = 435220, Miss = 324029, Miss_rate = 0.745, Pending_hits = 6968, Reservation_fails = 0
L2_cache_bank[49]: Access = 435220, Miss = 323964, Miss_rate = 0.744, Pending_hits = 6982, Reservation_fails = 0
L2_cache_bank[50]: Access = 435220, Miss = 323757, Miss_rate = 0.744, Pending_hits = 7225, Reservation_fails = 0
L2_cache_bank[51]: Access = 435220, Miss = 323797, Miss_rate = 0.744, Pending_hits = 7433, Reservation_fails = 0
L2_cache_bank[52]: Access = 435220, Miss = 324179, Miss_rate = 0.745, Pending_hits = 7203, Reservation_fails = 0
L2_cache_bank[53]: Access = 435220, Miss = 324407, Miss_rate = 0.745, Pending_hits = 7132, Reservation_fails = 0
L2_cache_bank[54]: Access = 435220, Miss = 323877, Miss_rate = 0.744, Pending_hits = 7007, Reservation_fails = 0
L2_cache_bank[55]: Access = 435220, Miss = 323871, Miss_rate = 0.744, Pending_hits = 6942, Reservation_fails = 0
L2_cache_bank[56]: Access = 435220, Miss = 324222, Miss_rate = 0.745, Pending_hits = 6776, Reservation_fails = 0
L2_cache_bank[57]: Access = 435220, Miss = 324343, Miss_rate = 0.745, Pending_hits = 6540, Reservation_fails = 0
L2_cache_bank[58]: Access = 435220, Miss = 324646, Miss_rate = 0.746, Pending_hits = 7199, Reservation_fails = 0
L2_cache_bank[59]: Access = 435220, Miss = 324255, Miss_rate = 0.745, Pending_hits = 7476, Reservation_fails = 0
L2_cache_bank[60]: Access = 435220, Miss = 323577, Miss_rate = 0.743, Pending_hits = 7054, Reservation_fails = 0
L2_cache_bank[61]: Access = 435220, Miss = 323514, Miss_rate = 0.743, Pending_hits = 7043, Reservation_fails = 0
L2_cache_bank[62]: Access = 435220, Miss = 324092, Miss_rate = 0.745, Pending_hits = 6649, Reservation_fails = 0
L2_cache_bank[63]: Access = 435220, Miss = 324030, Miss_rate = 0.745, Pending_hits = 6537, Reservation_fails = 0
L2_total_cache_accesses = 27856920
L2_total_cache_misses = 20736500
L2_total_cache_miss_rate = 0.7444
L2_total_cache_pending_hits = 445140
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6675280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 445140
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2698571
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7919529
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2529600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7588800
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17738520
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10118400
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.170
L2_cache_fill_port_util = 0.157

icnt_total_pkts_mem_to_simt=27856920
icnt_total_pkts_simt_to_mem=27856920
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 27856920
Req_Network_cycles = 1059058
Req_Network_injected_packets_per_cycle =      26.3035 
Req_Network_conflicts_per_cycle =      25.6153
Req_Network_conflicts_per_cycle_util =      26.6622
Req_Bank_Level_Parallism =      27.3786
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      18.2001
Req_Network_out_buffer_full_per_cycle =       0.2049
Req_Network_out_buffer_avg_util =      58.7213

Reply_Network_injected_packets_num = 27856920
Reply_Network_cycles = 1059058
Reply_Network_injected_packets_per_cycle =       26.3035
Reply_Network_conflicts_per_cycle =        8.7017
Reply_Network_conflicts_per_cycle_util =       9.0652
Reply_Bank_Level_Parallism =      27.4022
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.2937
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3288
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 29 min, 27 sec (5367 sec)
gpgpu_simulation_rate = 539442 (inst/sec)
gpgpu_simulation_rate = 197 (cycle/sec)
gpgpu_silicon_slowdown = 6091370x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ec4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ec8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6df91ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6df91ef0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ecc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ed0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ed4..

GPGPU-Sim PTX: cudaLaunch for 0x0x555d14187cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z24block2D_hybrid_coarsen_xffPfS_iii 
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (8,128,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 48 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 49 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 50 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 51 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 52 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 53 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 54 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 55 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 56 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 57 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 58 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 59 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 60 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 61 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 62 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 63 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 64 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 65 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 66 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 67 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 68 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 69 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 70 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 71 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 72 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 73 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 74 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 75 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 76 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 77 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 78 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 79 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 6: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 208588
gpu_sim_insn = 579037448
gpu_ipc =    2775.9863
gpu_tot_sim_cycle = 1267646
gpu_tot_sim_insn = 3474224688
gpu_tot_ipc =    2740.6899
gpu_tot_issued_cta = 6144
gpu_occupancy = 78.5577% 
gpu_tot_occupancy = 78.4383% 
max_total_param_size = 0
gpu_stall_dramfull = 18352268
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      26.7100
partiton_level_parallism_total  =      26.3704
partiton_level_parallism_util =      27.8239
partiton_level_parallism_util_total  =      27.5157
L2_BW  =    1025.6637 GB/Sec
L2_BW_total  =    1012.6225 GB/Sec
gpu_total_sim_rate=539475

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 403836, Miss = 403836, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 422808, Miss = 422808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 422808, Miss = 422808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 422808, Miss = 422808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 422808, Miss = 422808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 422808, Miss = 422808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 422808, Miss = 422808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 403836, Miss = 403836, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 404890, Miss = 404890, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 404890, Miss = 404890, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 404890, Miss = 404890, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 404890, Miss = 404890, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 404890, Miss = 404890, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 404890, Miss = 404890, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 404890, Miss = 404890, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 404890, Miss = 404890, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 404890, Miss = 404890, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 404890, Miss = 404890, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 404890, Miss = 404890, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 423924, Miss = 423924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 404890, Miss = 404890, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 403836, Miss = 403836, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 422808, Miss = 422808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 422808, Miss = 422808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 422808, Miss = 422808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 422808, Miss = 422808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 422808, Miss = 422808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 422808, Miss = 422808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 403836, Miss = 403836, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 399618, Miss = 399618, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 418404, Miss = 418404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 418404, Miss = 418404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 418404, Miss = 418404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 418404, Miss = 418404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 418404, Miss = 418404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 418404, Miss = 418404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 399618, Miss = 399618, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 399618, Miss = 399618, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 418404, Miss = 418404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 418404, Miss = 418404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 418404, Miss = 418404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 418404, Miss = 418404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 418404, Miss = 418404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 418404, Miss = 418404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 399618, Miss = 399618, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 33428304
	L1D_total_cache_misses = 33428304
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.220
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21286224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12142080
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21286224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12142080

Total_core_cache_fail_stats:
ctas_completed 6144, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 
distro:
24918, 31242, 31242, 32730, 31986, 31242, 31242, 32730, 31986, 31242, 31242, 32730, 31986, 31242, 31242, 32730, 31986, 31242, 31242, 32730, 31986, 31242, 31242, 32730, 31986, 31242, 31242, 32730, 31986, 31242, 31242, 32730, 31986, 31242, 31242, 32730, 31986, 31242, 31242, 32730, 31986, 31242, 31242, 32730, 31986, 31242, 31242, 32730, 26655, 26035, 26035, 27275, 
gpgpu_n_tot_thrd_icount = 4296676608
gpgpu_n_tot_w_icount = 134271144
gpgpu_n_stall_shd_mem = 23079168
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 21286224
gpgpu_n_mem_write_global = 12142080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 151508256
gpgpu_n_store_insn = 96757200
gpgpu_n_shmem_insn = 631121904
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 23079168
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:22696602	W0_Idle:807288	W0_Scoreboard:228370874	W1:11952360	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15081624	W32:107237160
single_issue_nums: WS0:33670644	WS1:33086976	WS2:33086976	WS3:34426548	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 170289792 {8:21286224,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 485683200 {40:12142080,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 851448960 {40:21286224,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 97136640 {8:12142080,}
maxmflatency = 4467 
max_icnt2mem_latency = 3361 
maxmrqlatency = 1697 
max_icnt2sh_latency = 293 
averagemflatency = 683 
avg_icnt2mem_latency = 215 
avg_mrq_latency = 146 
avg_icnt2sh_latency = 5 
mrq_lat_table:715024 	526765 	440679 	626895 	1044213 	2433210 	2752366 	4021213 	2917120 	268355 	1085 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7681431 	7199814 	11336092 	6795725 	415234 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	8779662 	6024631 	3815680 	4694497 	5822868 	3609348 	675454 	6164 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	20584655 	7372601 	3790753 	1353753 	240827 	60368 	24989 	358 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	82 	65 	2288 	27 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        60 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        60 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        56        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        60 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        60        56        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        62        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        60 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        60        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      5854      5855      5890      5889      6090      6077      6136      6179      6348      6362      6477      6556      6634      6635      6903      6836 
dram[1]:      5854      5855      5890      8162      8002      6077      6136      6179      6348      6362      6466      6506      6602      6632      6971      6844 
dram[2]:      5854      5855      5890      5889      6083      6070      6116      6154      6353      6310      6441      6443      6623      6694      6863      6934 
dram[3]:      5854      5855      5890      5889      6083      6070      6116      6154      6339      6310      6456      6422      6654      6689      6886      6911 
dram[4]:      5854      5855      5890      5889      6078      6080      6185      6186      6366      6387      6514      6492      6628      6579      6848      6920 
dram[5]:      5854      5855      5890      5889      6078      6080      6185      6186      6383      7949      6539      6521      6609      6594      6825      6860 
dram[6]:      5854      5855      5890      5889      6078      6080      6185      6206      6342      6369      6460      6497      6635      6617      6888      6874 
dram[7]:      5854      5855      5890      5889      6078      6080      6185      6206      6350      6351      6504      6480      6610      6651      6821      6822 
dram[8]:      5849      5852      5874      5876      6105      6106      6120      6137      6320      6340      6496      6590      6656      6648      6885      6882 
dram[9]:      5849      5852      5874      5876      6105      6106      6120      6137      6320      6340      6485      7964      6623      6663      6945      6824 
dram[10]:      5849      5852     10073      5876      6112      6105      6113      6123      6324      6304      6883      6467      6588      6658      6790      6947 
dram[11]:      5849      5852      5874      5876      6112      6105      6113      6123      6305      6300      6490      6506      6647      6711      6858      6952 
dram[12]:      5849      5852      5874      7512      6385      6077      6164      6134      6322      6369      6533      6518      6635      6606      6788      6887 
dram[13]:      5849      5852      5874      5876      6076      6077      6164      6134      6323      6340      6512      6545      6624      6603      6713      6845 
dram[14]:      5849      5852      5874      5876      6076      6077      6146      6147      6443      6346      6482      6515      6659      6678      6772      6821 
dram[15]:      5849      5852      5874      5876      6076      6077      6146      6147      6461      6345      6522      6524      6636      6692      6736      6788 
dram[16]:      5864      5865      5889      5884      6033      6024      6137      6178      6322      6339      6454      6530      6606      6608      6862      6832 
dram[17]:      5864      5865      5889      5884      6033      6024      6137      6178      6304      6347      6464      8444      6585      6612      6896      6797 
dram[18]:      5864      5865      5889      5884      6033      6029      6140      6159      6338      6300      6431      6455      6563      6652      6806      6927 
dram[19]:      5864      5865      5889      5884      6388      6029      6140      6159      6300      6302      6437      6430      6654      6732      6839      6929 
dram[20]:      5864      5865      5889      5884      6029      6016      6170      6171      6314      6352      6497      6480      6592      6633      6814      6958 
dram[21]:      5864      5865      5889      5884      6029      6016      6170      6171      6327      6344      6512      6513      6580      6600      6753      6909 
dram[22]:      5864      5865      5889      5884      6029      6016      6143      6189      7501      6334      6458      6470      6602      6639      6827      6870 
dram[23]:      5864      5865      5889      5884      6029      6016      6143      6189      6327      6333      6488      6467      6602      6652      6747      6813 
dram[24]:      5859      5860      5880      5877      6060      6042      6104      6125      6308      6333      6504      6582      6663      6626      6930      6891 
dram[25]:      5859      5860      5880      5877      6060      6042      6104      6125      6306      6354      6464      6515      6676      6626      6981      6862 
dram[26]:      5859      5860      5880      5877      6060      6062      6102      6123      6341      6304      6440      6467      6650      6651      6836      6924 
dram[27]:      5859      5860      5880      5877      6060      6763      6102      6123      6304      6305      6494      6444      6640      6675      6882      6854 
dram[28]:      5859      5860      5880      5877      6008      6002      6117      6113      6386      6358      6498      6500      6629      6614      6858      6873 
dram[29]:      5859      5860      5880      5877      6008      7388      6117      6113      6381      7711      6500      6513      6622      6576      6802      6938 
dram[30]:      6458      5860      5880      5877      6008      6002      6131      6118      6318      6320      6483      6484      6725      6664      6850      6887 
dram[31]:      5859      5860      5880      5877      6008      6002      6131      6118      6338      6339      6491      6478      6615      6657      6833      6870 
average row accesses per activate:
dram[0]:  4.211322  4.308164  4.180780  4.190716  4.288641  4.336433  4.175606  4.332817  4.318304  4.431930  4.354500  4.325028  4.374215  4.382723  4.349392  4.221931 
dram[1]:  4.181423  4.255680  4.192218  4.170983  4.247722  4.298466  4.203978  4.313114  4.335547  4.478661  4.297271  4.347352  4.383976  4.343732  4.333848  4.263143 
dram[2]:  4.205741  4.272377  4.171700  4.189398  4.255539  4.315605  4.208105  4.286290  4.322167  4.456742  4.358633  4.317101  4.340215  4.358006  4.284723  4.185185 
dram[3]:  4.231203  4.295086  4.258823  4.223774  4.364061  4.354575  4.192559  4.299051  4.391572  4.482934  4.344156  4.372691  4.400832  4.393328  4.352916  4.263480 
dram[4]:  4.214344  4.253185  4.215928  4.196358  4.266879  4.292113  4.212105  4.281463  4.322449  4.497291  4.344177  4.374075  4.367530  4.401979  4.349501  4.262611 
dram[5]:  4.220804  4.303804  4.174726  4.183793  4.304962  4.364396  4.222512  4.308587  4.283622  4.381135  4.366529  4.291005  4.375821  4.401033  4.358626  4.220242 
dram[6]:  4.237931  4.290211  4.229508  4.215665  4.345480  4.318080  4.289452  4.302971  4.337907  4.542056  4.379458  4.364037  4.366776  4.379059  4.364871  4.301012 
dram[7]:  4.259387  4.323554  4.183660  4.171026  4.230421  4.325797  4.209133  4.327380  4.301191  4.466550  4.332159  4.344540  4.405724  4.341218  4.305854  4.176631 
dram[8]:  4.196412  4.287225  4.169827  4.207696  4.242583  4.329066  4.190801  4.343494  4.315086  4.443016  4.330086  4.355035  4.393461  4.307920  4.305322  4.214857 
dram[9]:  4.166078  4.224722  4.177014  4.192491  4.244269  4.327754  4.188386  4.275924  4.319882  4.451566  4.280168  4.274288  4.360285  4.398452  4.307326  4.224326 
dram[10]:  4.202077  4.248764  4.158505  4.214519  4.208544  4.336195  4.165066  4.271885  4.330421  4.367512  4.304738  4.277229  4.349015  4.342291  4.285575  4.153648 
dram[11]:  4.245124  4.288095  4.200164  4.226552  4.254736  4.292003  4.268682  4.322105  4.345008  4.494000  4.348577  4.384461  4.383219  4.392387  4.333803  4.236500 
dram[12]:  4.163928  4.226725  4.127329  4.149953  4.176103  4.192512  4.202897  4.239571  4.257400  4.399313  4.287750  4.279498  4.303171  4.408029  4.267840  4.140674 
dram[13]:  4.219308  4.284862  4.188838  4.234560  4.302238  4.319030  4.206100  4.342757  4.328169  4.447615  4.326961  4.319012  4.361285  4.421462  4.301270  4.225304 
dram[14]:  4.201508  4.259300  4.242751  4.246829  4.242160  4.370607  4.290368  4.303459  4.347144  4.434393  4.329146  4.401349  4.358587  4.376445  4.338133  4.246699 
dram[15]:  4.192680  4.262402  4.158638  4.172880  4.227397  4.289041  4.175775  4.310490  4.289661  4.424199  4.310485  4.270102  4.354001  4.330323  4.282216  4.204646 
dram[16]:  4.245152  4.262517  4.208043  4.207160  4.232760  4.311957  4.204648  4.355618  4.381231  4.435561  4.360068  4.368144  4.395780  4.364765  4.303691  4.177781 
dram[17]:  4.253820  4.267249  4.230906  4.204880  4.250554  4.342284  4.278095  4.405510  4.302840  4.447357  4.297339  4.358810  4.394231  4.404707  4.348762  4.252707 
dram[18]:  4.202106  4.293702  4.222967  4.214091  4.219442  4.312561  4.203388  4.306097  4.330800  4.405942  4.345719  4.325506  4.364089  4.378459  4.306834  4.166939 
dram[19]:  4.241847  4.297425  4.295363  4.243973  4.303018  4.316728  4.258440  4.325520  4.326313  4.512181  4.353842  4.372577  4.405891  4.432444  4.353182  4.246843 
dram[20]:  4.218892  4.267044  4.217813  4.175899  4.253798  4.274632  4.270458  4.287344  4.295930  4.489739  4.356859  4.383802  4.321273  4.409761  4.310190  4.229261 
dram[21]:  4.221948  4.295246  4.212258  4.188195  4.272449  4.347899  4.205167  4.328805  4.319409  4.426354  4.336955  4.379055  4.407466  4.354743  4.288716  4.194365 
dram[22]:  4.239185  4.256520  4.249483  4.230822  4.279148  4.312940  4.276510  4.337805  4.328549  4.499121  4.338618  4.365242  4.398734  4.360210  4.334981  4.260700 
dram[23]:  4.214286  4.376081  4.172348  4.186933  4.251209  4.369457  4.182289  4.304342  4.314976  4.423685  4.349427  4.363404  4.350397  4.379586  4.328556  4.182960 
dram[24]:  4.220088  4.335107  4.202048  4.205356  4.262161  4.375567  4.201149  4.336340  4.337765  4.437536  4.413798  4.404612  4.390706  4.405615  4.314194  4.256663 
dram[25]:  4.224759  4.284110  4.204241  4.212510  4.269172  4.356536  4.278833  4.363430  4.323637  4.480550  4.345218  4.378606  4.377466  4.405169  4.336903  4.250901 
dram[26]:  4.198639  4.268162  4.169827  4.181128  4.210095  4.303857  4.141298  4.273282  4.260858  4.392322  4.321308  4.271744  4.301389  4.285654  4.243658  4.186646 
dram[27]:  4.218656  4.308120  4.170325  4.179182  4.245660  4.266824  4.185761  4.293912  4.310166  4.472072  4.338842  4.331968  4.318483  4.303115  4.327763  4.275362 
dram[28]:  4.268191  4.265913  4.233677  4.179838  4.269657  4.272262  4.251592  4.352266  4.324719  4.525207  4.361060  4.357589  4.365983  4.391745  4.343239  4.280373 
dram[29]:  4.278248  4.327108  4.192302  4.228752  4.301784  4.336094  4.216294  4.322274  4.286093  4.477395  4.412766  4.362000  4.362395  4.443607  4.328254  4.236878 
dram[30]:  4.242990  4.277770  4.219720  4.216264  4.274066  4.296436  4.313880  4.285455  4.357133  4.544334  4.376427  4.384835  4.377059  4.358311  4.351684  4.282958 
dram[31]:  4.249828  4.275342  4.187943  4.163395  4.217689  4.271494  4.213169  4.291841  4.318367  4.509390  4.305396  4.321208  4.326271  4.370148  4.277009  4.187073 
average row locality = 15746925/3665033 = 4.296530
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     24926     25007     24840     24865     24855     24863     24764     24851     24738     24817     24818     24821     24725     24731     24888     24940 
dram[1]:     25021     24990     24795     24848     24848     24905     24732     24807     24775     24733     24801     24797     24671     24716     24967     24939 
dram[2]:     25048     25158     24892     24979     25008     24916     24822     24943     24796     24889     24818     24943     24780     24769     24982     25029 
dram[3]:     25062     25108     24859     24922     24900     24973     24847     24890     24825     24826     24874     24873     24752     24773     24995     24969 
dram[4]:     25128     25129     24898     24968     24923     24939     24845     24872     24801     24804     24941     24838     24786     24781     25042     25050 
dram[5]:     25036     25084     24908     24912     24887     24907     24812     24842     24793     24884     24834     24915     24747     24776     24947     25068 
dram[6]:     25009     25021     24786     24867     24846     24851     24743     24792     24753     24708     24797     24795     24694     24705     24958     24891 
dram[7]:     25019     25038     24866     24866     24876     24889     24780     24858     24781     24800     24822     24845     24721     24743     24910     24963 
dram[8]:     24892     24895     24875     24917     24831     24855     24800     24865     24756     24843     24769     24798     24725     24715     24840     24877 
dram[9]:     24906     24874     24837     24903     24825     24849     24813     24851     24811     24790     24745     24722     24716     24772     24849     24853 
dram[10]:     25015     25018     24911     25023     24920     24898     24872     24975     24821     24925     24803     24843     24780     24793     24881     24922 
dram[11]:     24945     24948     24873     24993     24847     24895     24873     24880     24850     24805     24814     24800     24754     24781     24868     24888 
dram[12]:     24914     24960     24884     24919     24842     24879     24846     24875     24872     24831     24792     24783     24764     24832     24898     24902 
dram[13]:     24980     24972     25008     24942     24854     24888     24844     24960     24819     24953     24877     24858     24777     24831     24908     24918 
dram[14]:     24904     24881     24811     24880     24794     24812     24773     24817     24830     24777     24771     24768     24701     24748     24824     24844 
dram[15]:     24957     24937     24995     24984     24858     24847     24807     24907     24835     24877     24847     24842     24777     24782     24867     24889 
dram[16]:     24930     24905     24849     24872     24837     24880     24849     24904     24766     24820     24761     24754     24708     24687     24881     24837 
dram[17]:     24897     24884     24889     24932     24793     24808     24808     24790     24849     24800     24780     24725     24702     24775     24822     24891 
dram[18]:     25016     25038     24978     25007     24945     24952     24859     25022     24853     24931     24851     24860     24787     24787     24980     24917 
dram[19]:     24977     24954     24935     25060     24881     24846     24861     24897     24895     24839     24812     24776     24754     24825     24876     24868 
dram[20]:     24964     25006     25015     24997     24892     24890     24875     24911     24910     24944     24839     24792     24785     24897     24893     24905 
dram[21]:     25023     24990     24946     24958     24828     24936     24850     24997     24802     24895     24832     24874     24793     24807     24921     24931 
dram[22]:     24857     24929     24881     24914     24803     24756     24814     24803     24850     24792     24747     24738     24676     24752     24793     24823 
dram[23]:     25019     24973     24933     24975     24858     24933     24785     24918     24805     24869     24819     24808     24769     24773     24897     24903 
dram[24]:     25036     25043     24865     24861     24926     24926     24792     24850     24759     24845     24869     24846     24696     24685     24981     24959 
dram[25]:     24992     24980     24819     24928     24872     24877     24732     24777     24857     24728     24810     24757     24700     24766     24878     24955 
dram[26]:     25146     25110     24874     24921     24945     24991     24831     24923     24795     24865     24877     24891     24745     24714     25050     24957 
dram[27]:     25037     25062     24867     24914     24897     24899     24774     24835     24781     24755     24820     24776     24720     24751     24915     24967 
dram[28]:     25074     25048     24889     24975     24928     24938     24791     24813     24883     24793     24872     24817     24713     24838     24937     25083 
dram[29]:     25139     25134     24914     24886     24954     24975     24828     24958     24785     24888     24928     24883     24764     24744     25058     24969 
dram[30]:     24996     24930     24814     24830     24850     24831     24759     24756     24783     24685     24769     24744     24661     24741     24845     24923 
dram[31]:     25103     25005     24863     24843     24897     24941     24801     24910     24774     24825     24814     24858     24720     24720     24976     24939 
total dram reads = 12732776
bank skew: 25158/24661 = 1.02
chip skew: 398807/396917 = 1.00
number of total write accesses:
dram[0]:     22896     23668     23672     23680     23664     23668     23640     23648     23636     23656     23612     23616     23648     23652     23588     22828 
dram[1]:     22900     23676     23652     23652     23656     23660     23660     23644     23648     23640     23612     23616     23664     23664     23612     22852 
dram[2]:     22868     23660     23664     23688     23668     23676     23656     23656     23652     23664     23624     23628     23656     23628     23592     22828 
dram[3]:     22880     23696     23644     23680     23676     23656     23672     23668     23664     23636     23600     23608     23652     23640     23608     22844 
dram[4]:     22884     23660     23648     23652     23672     23668     23664     23664     23640     23632     23628     23612     23636     23656     23584     22836 
dram[5]:     22884     23648     23656     23640     23660     23640     23644     23668     23648     23644     23608     23612     23640     23632     23596     22824 
dram[6]:     22864     23680     23664     23680     23680     23644     23672     23656     23664     23640     23612     23624     23616     23636     23624     22860 
dram[7]:     22884     23640     23636     23648     23652     23660     23652     23656     23632     23648     23624     23640     23648     23624     23628     22824 
dram[8]:     22984     23652     23660     23668     23660     23664     23624     23652     23628     23664     23604     23620     23660     23640     23600     22824 
dram[9]:     22992     23680     23640     23664     23648     23668     23652     23640     23648     23632     23604     23596     23660     23664     23604     22840 
dram[10]:     22960     23652     23664     23680     23664     23660     23648     23660     23648     23656     23628     23624     23644     23628     23592     22828 
dram[11]:     22972     23688     23640     23680     23676     23652     23668     23660     23668     23628     23600     23600     23644     23652     23608     22832 
dram[12]:     22980     23648     23640     23644     23660     23660     23660     23668     23636     23628     23616     23604     23636     23656     23612     22840 
dram[13]:     22980     23636     23656     23644     23628     23644     23644     23668     23644     23636     23620     23608     23636     23628     23608     22828 
dram[14]:     22984     23672     23660     23672     23660     23636     23664     23656     23652     23636     23604     23620     23620     23636     23612     22844 
dram[15]:     22984     23640     23648     23648     23636     23656     23640     23652     23636     23644     23616     23628     23640     23628     23620     22816 
dram[16]:     22880     23652     23664     23664     23656     23664     23632     23648     23628     23656     23596     23624     23652     23640     23596     22944 
dram[17]:     22888     23668     23648     23660     23652     23672     23652     23648     23648     23636     23612     23600     23668     23668     23608     22948 
dram[18]:     22856     23644     23652     23664     23664     23652     23656     23652     23652     23660     23632     23612     23640     23624     23600     22940 
dram[19]:     22868     23692     23640     23684     23680     23660     23676     23672     23668     23628     23600     23608     23644     23656     23604     22956 
dram[20]:     22880     23652     23640     23652     23656     23652     23660     23660     23636     23620     23612     23596     23636     23656     23596     22944 
dram[21]:     22868     23640     23652     23636     23632     23632     23660     23660     23636     23632     23616     23608     23620     23628     23608     22936 
dram[22]:     22864     23672     23660     23664     23668     23636     23668     23652     23652     23640     23604     23624     23616     23636     23612     22956 
dram[23]:     22880     23636     23636     23648     23632     23644     23652     23656     23636     23644     23604     23624     23640     23624     23620     22932 
dram[24]:     22880     23656     23660     23672     23660     23652     23640     23648     23636     23664     23616     23628     23664     23648     23600     22824 
dram[25]:     22888     23668     23656     23664     23652     23660     23652     23644     23640     23640     23608     23608     23664     23664     23604     22844 
dram[26]:     22856     23644     23664     23676     23660     23660     23656     23652     23652     23652     23632     23616     23644     23628     23596     22824 
dram[27]:     22868     23688     23640     23680     23672     23664     23664     23672     23664     23640     23596     23612     23644     23652     23612     22852 
dram[28]:     22884     23656     23644     23656     23664     23648     23656     23656     23636     23624     23616     23616     23640     23652     23600     22840 
dram[29]:     22880     23652     23648     23648     23628     23644     23652     23664     23648     23648     23616     23616     23632     23632     23608     22824 
dram[30]:     22876     23668     23656     23660     23676     23640     23668     23660     23652     23648     23604     23624     23616     23644     23616     22852 
dram[31]:     22884     23640     23640     23648     23636     23648     23652     23656     23632     23644     23620     23636     23640     23624     23616     22808 
total dram writes = 12056600
bank skew: 23696/22808 = 1.04
chip skew: 376936/376624 = 1.00
average mf latency per bank:
dram[0]:        768       766       774       769       774       773       776       770       774       765       779       779       774       769       780       783
dram[1]:        918       923       927       914       926       924       923       919       921       920       931       935       929       924       934       933
dram[2]:        913       914       913       910       917       915       915       909       916       906       925       923       915       914       927       924
dram[3]:        948       947       950       940       954       948       948       941       949       947       954       951       952       952       957       953
dram[4]:        913       910       906       901       917       910       900       904       903       898       921       920       912       907       923       922
dram[5]:        947       952       934       929       958       952       941       935       939       934       960       956       937       937       958       956
dram[6]:        773       780       768       757       786       776       763       760       761       763       788       782       775       765       789       790
dram[7]:        912       911       903       902       917       911       909       905       909       902       922       922       912       910       927       927
dram[8]:        860       856       866       864       867       863       870       861       867       860       865       868       867       862       867       867
dram[9]:        838       841       846       841       843       837       844       842       847       842       845       848       854       847       853       849
dram[10]:       1064      1064      1075      1072      1070      1066      1078      1070      1086      1071      1074      1074      1082      1080      1076      1072
dram[11]:        861       858       870       862       864       857       871       863       869       865       869       866       873       870       866       867
dram[12]:       1291      1288      1311      1304      1301      1294      1315      1311      1311      1313      1300      1296      1326      1318      1297      1291
dram[13]:        908       902       925       925       914       905       933       922       928       925       910       908       932       931       908       907
dram[14]:        941       941       958       945       944       939       949       946       950       946       942       941       962       953       947       944
dram[15]:        973       970       988       986       984       974       993       988       989       987       980       981       993       991       980       977
dram[16]:        868       859       883       876       874       867       884       874       879       872       877       875       884       881       878       879
dram[17]:        785       787       793       782       791       785       792       787       789       785       793       794       790       793       798       795
dram[18]:        974       968       996       987       974       971       995       987       993       983       979       976       994       991       981       984
dram[19]:        849       846       863       851       853       846       857       850       861       857       857       854       859       858       855       852
dram[20]:        945       944       960       950       949       949       958       954       957       954       948       946       966       963       946       947
dram[21]:        897       896       920       911       906       901       924       912       920       918       904       898       922       918       902       904
dram[22]:        766       767       785       772       772       764       779       776       779       777       773       770       786       781       771       770
dram[23]:        883       883       898       895       891       882       907       901       904       897       896       894       911       908       891       895
dram[24]:        777       768       782       772       776       774       782       774       776       771       781       783       777       775       787       784
dram[25]:        856       857       854       845       858       855       858       852       855       855       861       864       859       858       867       864
dram[26]:       1183      1182      1184      1175      1191      1190      1186      1176      1186      1178      1195      1199      1190      1186      1198      1195
dram[27]:       1098      1098      1091      1083      1106      1098      1095      1086      1092      1090      1112      1109      1099      1097      1111      1105
dram[28]:        962       957       959       952       967       962       954       956       954       954       974       970       965       955       974       971
dram[29]:        905       908       896       890       913       906       901       888       894       888       917       913       894       890       917       914
dram[30]:        861       866       865       859       874       862       865       854       861       854       868       870       869       864       874       873
dram[31]:        874       872       871       869       882       876       875       868       868       865       887       884       875       875       889       893
maximum mf latency per bank:
dram[0]:       2612      2666      2467      2668      2793      2579      2679      2643      2626      2317      2569      2409      2476      2602      2929      2572
dram[1]:       3517      3787      3268      3377      3450      3657      3761      3486      3573      3516      3500      3439      3694      3507      3679      3887
dram[2]:       2550      2498      2516      2444      2916      2457      2994      2380      2411      2292      2814      2340      2565      2537      2549      2701
dram[3]:       2659      2903      2634      2794      2996      2939      2870      2883      2631      2663      2732      2731      2614      2869      2969      2723
dram[4]:       2767      2817      2809      2918      2619      2832      2612      2731      2830      2805      2883      2739      3028      2820      3137      2865
dram[5]:       3546      3676      3750      3584      3516      3600      3608      3269      3519      3535      3332      3731      3718      3801      3487      3722
dram[6]:       2563      2782      2618      2854      2824      2560      3342      2494      2458      2963      2839      2604      2562      2659      2675      2828
dram[7]:       2681      2901      2793      2870      2713      2666      2632      2683      3091      2744      2675      2684      2620      2843      2754      2595
dram[8]:       2677      2656      2647      2757      2604      2532      2516      2566      2605      2983      2446      2522      2741      2510      2548      3174
dram[9]:       2886      2850      2452      2630      2734      2696      2722      2498      2849      2712      2550      2525      2614      2923      2628      2749
dram[10]:       2704      2963      2700      2975      2845      2669      2700      2969      2670      2794      2670      2713      2734      2706      2900      2668
dram[11]:       2846      2795      2586      2602      2578      2540      2501      2592      2670      2643      2784      2783      2709      2635      2754      2821
dram[12]:       3811      3856      3635      3685      4051      3577      3815      3690      3889      3958      3912      4467      3843      3972      3924      3630
dram[13]:       3091      2920      3437      3460      3140      3048      3625      3293      3342      3496      3358      3488      3048      3586      3094      3310
dram[14]:       2804      2453      2644      2774      2473      2562      2623      2641      2550      2556      2558      2577      2523      2508      2828      2594
dram[15]:       2645      2736      2857      2835      2635      2728      2631      2927      2924      2832      2514      2658      2665      2722      3089      2878
dram[16]:       2573      2613      2758      2861      2609      2404      2794      2934      2630      2553      2659      2471      2694      2599      2477      2400
dram[17]:       2639      2606      2644      2594      2711      2627      2684      2860      2679      2546      2509      2607      2407      2666      2629      2650
dram[18]:       2968      2831      2864      3106      2832      2830      2844      2694      2918      2675      3130      2802      2609      2839      2922      2759
dram[19]:       2867      3150      2682      2813      2626      2770      2760      2857      2716      2747      2760      2854      2610      2643      2671      2755
dram[20]:       2806      2857      3019      2603      2859      2859      2944      3181      2767      2853      2684      2790      3142      2765      2915      2855
dram[21]:       2818      3044      3193      3302      2942      2592      2807      2934      3037      2924      2841      3549      2733      3043      2843      3451
dram[22]:       2628      2357      2645      2834      2547      2483      2513      2746      2364      2659      2908      2700      2489      2580      2474      2704
dram[23]:       2821      3008      2838      3039      3197      2964      2873      3013      3172      2888      2960      2890      3047      2853      3052      2932
dram[24]:       2766      2425      3092      2454      2541      2339      3007      2589      2296      2466      2756      2631      2573      2347      2362      2510
dram[25]:       2924      3272      3071      3336      3282      3204      3283      3120      2869      3020      2974      3163      2865      2964      3377      3624
dram[26]:       3446      3489      3139      3688      3201      3176      3438      3451      3431      3388      3269      3329      3336      3457      3368      3121
dram[27]:       3595      4003      3545      3748      4080      3706      3800      3971      3885      4347      3635      3758      3929      3488      3706      3775
dram[28]:       2584      2692      2464      2726      2630      2683      2535      2689      2965      2454      2522      2699      2845      2411      2686      2668
dram[29]:       2695      2647      2807      2913      3113      2600      2863      2863      2873      3013      3069      3145      2846      2998      2883      2928
dram[30]:       2596      2648      2452      2586      2615      2510      2695      2565      2516      2528      2492      2510      2520      2511      2797      2592
dram[31]:       2806      2755      2623      2926      2766      2874      2815      2699      2964      3049      2716      2963      2927      2772      3114      2764
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1056370 n_nop=220837 n_act=114401 n_pre=114385 n_ref_event=0 n_req=491642 n_rd=397449 n_rd_L2_A=0 n_write=0 n_wr_bk=376772 bw_util=0.7329
n_activity=1006578 dram_eff=0.7692
bk0: 24926a 347379i bk1: 25007a 340052i bk2: 24840a 337952i bk3: 24865a 336230i bk4: 24855a 345132i bk5: 24863a 352585i bk6: 24764a 336022i bk7: 24851a 343498i bk8: 24738a 348214i bk9: 24817a 362525i bk10: 24818a 352248i bk11: 24821a 345443i bk12: 24725a 355738i bk13: 24731a 355305i bk14: 24888a 342120i bk15: 24940a 342669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767308
Row_Buffer_Locality_read = 0.850429
Row_Buffer_Locality_write = 0.416581
Bank_Level_Parallism = 11.815677
Bank_Level_Parallism_Col = 8.750366
Bank_Level_Parallism_Ready = 3.521909
write_to_read_ratio_blp_rw_average = 0.589691
GrpLevelPara = 3.743252 

BW Util details:
bwutil = 0.732907 
total_CMD = 1056370 
util_bw = 774221 
Wasted_Col = 225107 
Wasted_Row = 3615 
Idle = 53427 

BW Util Bottlenecks: 
RCDc_limit = 205902 
RCDWRc_limit = 164154 
WTRc_limit = 305047 
RTWc_limit = 1293783 
CCDLc_limit = 268012 
rwq = 0 
CCDLc_limit_alone = 133260 
WTRc_limit_alone = 272537 
RTWc_limit_alone = 1191541 

Commands details: 
total_CMD = 1056370 
n_nop = 220837 
Read = 397449 
Write = 0 
L2_Alloc = 0 
L2_WB = 376772 
n_act = 114401 
n_pre = 114385 
n_ref = 0 
n_req = 491642 
total_req = 774221 

Dual Bus Interface Util: 
issued_total_row = 228786 
issued_total_col = 774221 
Row_Bus_Util =  0.216578 
CoL_Bus_Util = 0.732907 
Either_Row_CoL_Bus_Util = 0.790947 
Issued_on_Two_Bus_Simul_Util = 0.158537 
issued_two_Eff = 0.200440 
queue_avg = 56.092293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.0923
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1056370 n_nop=220818 n_act=114609 n_pre=114593 n_ref_event=0 n_req=491547 n_rd=397345 n_rd_L2_A=0 n_write=0 n_wr_bk=376808 bw_util=0.7328
n_activity=1007001 dram_eff=0.7688
bk0: 25021a 345166i bk1: 24990a 336125i bk2: 24795a 334389i bk3: 24848a 332183i bk4: 24848a 343457i bk5: 24905a 350804i bk6: 24732a 341534i bk7: 24807a 345289i bk8: 24775a 347600i bk9: 24733a 360916i bk10: 24801a 351290i bk11: 24797a 354287i bk12: 24671a 352151i bk13: 24716a 355522i bk14: 24967a 348848i bk15: 24939a 345390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766840
Row_Buffer_Locality_read = 0.849828
Row_Buffer_Locality_write = 0.416796
Bank_Level_Parallism = 11.807626
Bank_Level_Parallism_Col = 8.738634
Bank_Level_Parallism_Ready = 3.507577
write_to_read_ratio_blp_rw_average = 0.588027
GrpLevelPara = 3.742103 

BW Util details:
bwutil = 0.732843 
total_CMD = 1056370 
util_bw = 774153 
Wasted_Col = 225559 
Wasted_Row = 3751 
Idle = 52907 

BW Util Bottlenecks: 
RCDc_limit = 204679 
RCDWRc_limit = 165765 
WTRc_limit = 310341 
RTWc_limit = 1287225 
CCDLc_limit = 265829 
rwq = 0 
CCDLc_limit_alone = 132986 
WTRc_limit_alone = 277789 
RTWc_limit_alone = 1186934 

Commands details: 
total_CMD = 1056370 
n_nop = 220818 
Read = 397345 
Write = 0 
L2_Alloc = 0 
L2_WB = 376808 
n_act = 114609 
n_pre = 114593 
n_ref = 0 
n_req = 491547 
total_req = 774153 

Dual Bus Interface Util: 
issued_total_row = 229202 
issued_total_col = 774153 
Row_Bus_Util =  0.216971 
CoL_Bus_Util = 0.732843 
Either_Row_CoL_Bus_Util = 0.790965 
Issued_on_Two_Bus_Simul_Util = 0.158849 
issued_two_Eff = 0.200829 
queue_avg = 55.819485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.8195
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1056370 n_nop=219820 n_act=115138 n_pre=115122 n_ref_event=0 n_req=492974 n_rd=398772 n_rd_L2_A=0 n_write=0 n_wr_bk=376808 bw_util=0.7342
n_activity=1005928 dram_eff=0.771
bk0: 25048a 342202i bk1: 25158a 338000i bk2: 24892a 327267i bk3: 24979a 328812i bk4: 25008a 337531i bk5: 24916a 346014i bk6: 24822a 338536i bk7: 24943a 338968i bk8: 24796a 347823i bk9: 24889a 357204i bk10: 24818a 349928i bk11: 24943a 342614i bk12: 24780a 345391i bk13: 24769a 347485i bk14: 24982a 333913i bk15: 25029a 333847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766442
Row_Buffer_Locality_read = 0.849024
Row_Buffer_Locality_write = 0.416860
Bank_Level_Parallism = 11.916479
Bank_Level_Parallism_Col = 8.814229
Bank_Level_Parallism_Ready = 3.530155
write_to_read_ratio_blp_rw_average = 0.589026
GrpLevelPara = 3.755803 

BW Util details:
bwutil = 0.734194 
total_CMD = 1056370 
util_bw = 775580 
Wasted_Col = 222686 
Wasted_Row = 3654 
Idle = 54450 

BW Util Bottlenecks: 
RCDc_limit = 205655 
RCDWRc_limit = 164271 
WTRc_limit = 303985 
RTWc_limit = 1298653 
CCDLc_limit = 265855 
rwq = 0 
CCDLc_limit_alone = 131971 
WTRc_limit_alone = 272047 
RTWc_limit_alone = 1196707 

Commands details: 
total_CMD = 1056370 
n_nop = 219820 
Read = 398772 
Write = 0 
L2_Alloc = 0 
L2_WB = 376808 
n_act = 115138 
n_pre = 115122 
n_ref = 0 
n_req = 492974 
total_req = 775580 

Dual Bus Interface Util: 
issued_total_row = 230260 
issued_total_col = 775580 
Row_Bus_Util =  0.217973 
CoL_Bus_Util = 0.734194 
Either_Row_CoL_Bus_Util = 0.791910 
Issued_on_Two_Bus_Simul_Util = 0.160256 
issued_two_Eff = 0.202367 
queue_avg = 56.814388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.8144
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1056370 n_nop=220487 n_act=113910 n_pre=113894 n_ref_event=0 n_req=492654 n_rd=398448 n_rd_L2_A=0 n_write=0 n_wr_bk=376824 bw_util=0.7339
n_activity=1004664 dram_eff=0.7717
bk0: 25062a 342926i bk1: 25108a 335554i bk2: 24859a 339929i bk3: 24922a 339300i bk4: 24900a 343660i bk5: 24973a 349038i bk6: 24847a 336818i bk7: 24890a 345178i bk8: 24825a 353466i bk9: 24826a 359386i bk10: 24874a 352896i bk11: 24873a 351010i bk12: 24752a 357330i bk13: 24773a 345013i bk14: 24995a 343780i bk15: 24969a 347403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768783
Row_Buffer_Locality_read = 0.850967
Row_Buffer_Locality_write = 0.421183
Bank_Level_Parallism = 11.841549
Bank_Level_Parallism_Col = 8.771399
Bank_Level_Parallism_Ready = 3.512692
write_to_read_ratio_blp_rw_average = 0.588315
GrpLevelPara = 3.749023 

BW Util details:
bwutil = 0.733902 
total_CMD = 1056370 
util_bw = 775272 
Wasted_Col = 222461 
Wasted_Row = 3140 
Idle = 55497 

BW Util Bottlenecks: 
RCDc_limit = 202726 
RCDWRc_limit = 162613 
WTRc_limit = 303693 
RTWc_limit = 1286688 
CCDLc_limit = 267555 
rwq = 0 
CCDLc_limit_alone = 133411 
WTRc_limit_alone = 271774 
RTWc_limit_alone = 1184463 

Commands details: 
total_CMD = 1056370 
n_nop = 220487 
Read = 398448 
Write = 0 
L2_Alloc = 0 
L2_WB = 376824 
n_act = 113910 
n_pre = 113894 
n_ref = 0 
n_req = 492654 
total_req = 775272 

Dual Bus Interface Util: 
issued_total_row = 227804 
issued_total_col = 775272 
Row_Bus_Util =  0.215648 
CoL_Bus_Util = 0.733902 
Either_Row_CoL_Bus_Util = 0.791279 
Issued_on_Two_Bus_Simul_Util = 0.158271 
issued_two_Eff = 0.200020 
queue_avg = 56.246632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.2466
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1056370 n_nop=220004 n_act=114590 n_pre=114574 n_ref_event=0 n_req=492929 n_rd=398745 n_rd_L2_A=0 n_write=0 n_wr_bk=376736 bw_util=0.7341
n_activity=1007350 dram_eff=0.7698
bk0: 25128a 341700i bk1: 25129a 332724i bk2: 24898a 333961i bk3: 24968a 333053i bk4: 24923a 338552i bk5: 24939a 347796i bk6: 24845a 334784i bk7: 24872a 340983i bk8: 24801a 347167i bk9: 24804a 365208i bk10: 24941a 353613i bk11: 24838a 347942i bk12: 24786a 353552i bk13: 24781a 352918i bk14: 25042a 340773i bk15: 25050a 345532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767532
Row_Buffer_Locality_read = 0.850932
Row_Buffer_Locality_write = 0.414444
Bank_Level_Parallism = 11.850627
Bank_Level_Parallism_Col = 8.775594
Bank_Level_Parallism_Ready = 3.518148
write_to_read_ratio_blp_rw_average = 0.590345
GrpLevelPara = 3.748986 

BW Util details:
bwutil = 0.734100 
total_CMD = 1056370 
util_bw = 775481 
Wasted_Col = 223334 
Wasted_Row = 4051 
Idle = 53504 

BW Util Bottlenecks: 
RCDc_limit = 204502 
RCDWRc_limit = 164461 
WTRc_limit = 304062 
RTWc_limit = 1290139 
CCDLc_limit = 268090 
rwq = 0 
CCDLc_limit_alone = 132840 
WTRc_limit_alone = 271713 
RTWc_limit_alone = 1187238 

Commands details: 
total_CMD = 1056370 
n_nop = 220004 
Read = 398745 
Write = 0 
L2_Alloc = 0 
L2_WB = 376736 
n_act = 114590 
n_pre = 114574 
n_ref = 0 
n_req = 492929 
total_req = 775481 

Dual Bus Interface Util: 
issued_total_row = 229164 
issued_total_col = 775481 
Row_Bus_Util =  0.216935 
CoL_Bus_Util = 0.734100 
Either_Row_CoL_Bus_Util = 0.791736 
Issued_on_Two_Bus_Simul_Util = 0.159299 
issued_two_Eff = 0.201203 
queue_avg = 56.697414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.6974
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1056370 n_nop=220049 n_act=114635 n_pre=114619 n_ref_event=0 n_req=492513 n_rd=398352 n_rd_L2_A=0 n_write=0 n_wr_bk=376644 bw_util=0.7336
n_activity=1006795 dram_eff=0.7698
bk0: 25036a 338877i bk1: 25084a 329679i bk2: 24908a 334990i bk3: 24912a 333607i bk4: 24887a 338216i bk5: 24907a 344362i bk6: 24812a 334479i bk7: 24842a 342357i bk8: 24793a 346235i bk9: 24884a 347158i bk10: 24834a 355088i bk11: 24915a 343118i bk12: 24747a 347482i bk13: 24776a 349409i bk14: 24947a 339163i bk15: 25068a 331330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767245
Row_Buffer_Locality_read = 0.850615
Row_Buffer_Locality_write = 0.414545
Bank_Level_Parallism = 11.902925
Bank_Level_Parallism_Col = 8.814357
Bank_Level_Parallism_Ready = 3.528026
write_to_read_ratio_blp_rw_average = 0.592445
GrpLevelPara = 3.755730 

BW Util details:
bwutil = 0.733641 
total_CMD = 1056370 
util_bw = 774996 
Wasted_Col = 224376 
Wasted_Row = 3649 
Idle = 53349 

BW Util Bottlenecks: 
RCDc_limit = 205882 
RCDWRc_limit = 165518 
WTRc_limit = 306192 
RTWc_limit = 1318341 
CCDLc_limit = 270210 
rwq = 0 
CCDLc_limit_alone = 134132 
WTRc_limit_alone = 273892 
RTWc_limit_alone = 1214563 

Commands details: 
total_CMD = 1056370 
n_nop = 220049 
Read = 398352 
Write = 0 
L2_Alloc = 0 
L2_WB = 376644 
n_act = 114635 
n_pre = 114619 
n_ref = 0 
n_req = 492513 
total_req = 774996 

Dual Bus Interface Util: 
issued_total_row = 229254 
issued_total_col = 774996 
Row_Bus_Util =  0.217021 
CoL_Bus_Util = 0.733641 
Either_Row_CoL_Bus_Util = 0.791693 
Issued_on_Two_Bus_Simul_Util = 0.158968 
issued_two_Eff = 0.200795 
queue_avg = 57.007923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.0079
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1056370 n_nop=221982 n_act=113553 n_pre=113537 n_ref_event=0 n_req=491420 n_rd=397216 n_rd_L2_A=0 n_write=0 n_wr_bk=376816 bw_util=0.7327
n_activity=1006684 dram_eff=0.7689
bk0: 25009a 343075i bk1: 25021a 339398i bk2: 24786a 336541i bk3: 24867a 339324i bk4: 24846a 346471i bk5: 24851a 346346i bk6: 24743a 352071i bk7: 24792a 352654i bk8: 24753a 354301i bk9: 24708a 363250i bk10: 24797a 354205i bk11: 24795a 351893i bk12: 24694a 350623i bk13: 24705a 355748i bk14: 24958a 355963i bk15: 24891a 346446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768929
Row_Buffer_Locality_read = 0.852367
Row_Buffer_Locality_write = 0.417105
Bank_Level_Parallism = 11.777025
Bank_Level_Parallism_Col = 8.748111
Bank_Level_Parallism_Ready = 3.521362
write_to_read_ratio_blp_rw_average = 0.591614
GrpLevelPara = 3.747943 

BW Util details:
bwutil = 0.732728 
total_CMD = 1056370 
util_bw = 774032 
Wasted_Col = 224252 
Wasted_Row = 4094 
Idle = 53992 

BW Util Bottlenecks: 
RCDc_limit = 201565 
RCDWRc_limit = 162988 
WTRc_limit = 308702 
RTWc_limit = 1281411 
CCDLc_limit = 266521 
rwq = 0 
CCDLc_limit_alone = 132182 
WTRc_limit_alone = 276185 
RTWc_limit_alone = 1179589 

Commands details: 
total_CMD = 1056370 
n_nop = 221982 
Read = 397216 
Write = 0 
L2_Alloc = 0 
L2_WB = 376816 
n_act = 113553 
n_pre = 113537 
n_ref = 0 
n_req = 491420 
total_req = 774032 

Dual Bus Interface Util: 
issued_total_row = 227090 
issued_total_col = 774032 
Row_Bus_Util =  0.214972 
CoL_Bus_Util = 0.732728 
Either_Row_CoL_Bus_Util = 0.789863 
Issued_on_Two_Bus_Simul_Util = 0.157837 
issued_two_Eff = 0.199828 
queue_avg = 55.730980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.731
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1056370 n_nop=220685 n_act=114608 n_pre=114592 n_ref_event=0 n_req=491951 n_rd=397777 n_rd_L2_A=0 n_write=0 n_wr_bk=376696 bw_util=0.7331
n_activity=1006919 dram_eff=0.7692
bk0: 25019a 340734i bk1: 25038a 338389i bk2: 24866a 335863i bk3: 24866a 331569i bk4: 24876a 339630i bk5: 24889a 352236i bk6: 24780a 342439i bk7: 24858a 348746i bk8: 24781a 347663i bk9: 24800a 362396i bk10: 24822a 354072i bk11: 24845a 339100i bk12: 24721a 351520i bk13: 24743a 344230i bk14: 24910a 339266i bk15: 24963a 333813i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767034
Row_Buffer_Locality_read = 0.850685
Row_Buffer_Locality_write = 0.413702
Bank_Level_Parallism = 11.860218
Bank_Level_Parallism_Col = 8.784627
Bank_Level_Parallism_Ready = 3.528627
write_to_read_ratio_blp_rw_average = 0.589778
GrpLevelPara = 3.749895 

BW Util details:
bwutil = 0.733146 
total_CMD = 1056370 
util_bw = 774473 
Wasted_Col = 224360 
Wasted_Row = 3864 
Idle = 53673 

BW Util Bottlenecks: 
RCDc_limit = 204186 
RCDWRc_limit = 165132 
WTRc_limit = 307133 
RTWc_limit = 1297529 
CCDLc_limit = 266377 
rwq = 0 
CCDLc_limit_alone = 132340 
WTRc_limit_alone = 274893 
RTWc_limit_alone = 1195732 

Commands details: 
total_CMD = 1056370 
n_nop = 220685 
Read = 397777 
Write = 0 
L2_Alloc = 0 
L2_WB = 376696 
n_act = 114608 
n_pre = 114592 
n_ref = 0 
n_req = 491951 
total_req = 774473 

Dual Bus Interface Util: 
issued_total_row = 229200 
issued_total_col = 774473 
Row_Bus_Util =  0.216969 
CoL_Bus_Util = 0.733146 
Either_Row_CoL_Bus_Util = 0.791091 
Issued_on_Two_Bus_Simul_Util = 0.159024 
issued_two_Eff = 0.201018 
queue_avg = 56.229816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.2298
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1056370 n_nop=220926 n_act=114608 n_pre=114592 n_ref_event=0 n_req=491454 n_rd=397253 n_rd_L2_A=0 n_write=0 n_wr_bk=376804 bw_util=0.7328
n_activity=1005291 dram_eff=0.77
bk0: 24892a 337220i bk1: 24895a 340044i bk2: 24875a 335162i bk3: 24917a 331402i bk4: 24831a 339426i bk5: 24855a 348973i bk6: 24800a 338109i bk7: 24865a 356391i bk8: 24756a 349986i bk9: 24843a 362691i bk10: 24769a 355995i bk11: 24798a 348673i bk12: 24725a 353109i bk13: 24715a 345715i bk14: 24840a 340400i bk15: 24877a 337322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766798
Row_Buffer_Locality_read = 0.850199
Row_Buffer_Locality_write = 0.415091
Bank_Level_Parallism = 11.854394
Bank_Level_Parallism_Col = 8.772128
Bank_Level_Parallism_Ready = 3.513764
write_to_read_ratio_blp_rw_average = 0.591866
GrpLevelPara = 3.752776 

BW Util details:
bwutil = 0.732752 
total_CMD = 1056370 
util_bw = 774057 
Wasted_Col = 224457 
Wasted_Row = 3035 
Idle = 54821 

BW Util Bottlenecks: 
RCDc_limit = 205030 
RCDWRc_limit = 164543 
WTRc_limit = 300859 
RTWc_limit = 1304142 
CCDLc_limit = 267307 
rwq = 0 
CCDLc_limit_alone = 133565 
WTRc_limit_alone = 270269 
RTWc_limit_alone = 1200990 

Commands details: 
total_CMD = 1056370 
n_nop = 220926 
Read = 397253 
Write = 0 
L2_Alloc = 0 
L2_WB = 376804 
n_act = 114608 
n_pre = 114592 
n_ref = 0 
n_req = 491454 
total_req = 774057 

Dual Bus Interface Util: 
issued_total_row = 229200 
issued_total_col = 774057 
Row_Bus_Util =  0.216969 
CoL_Bus_Util = 0.732752 
Either_Row_CoL_Bus_Util = 0.790863 
Issued_on_Two_Bus_Simul_Util = 0.158858 
issued_two_Eff = 0.200867 
queue_avg = 56.134403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.1344
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1056370 n_nop=220740 n_act=114948 n_pre=114932 n_ref_event=0 n_req=491324 n_rd=397116 n_rd_L2_A=0 n_write=0 n_wr_bk=376832 bw_util=0.7326
n_activity=1006475 dram_eff=0.769
bk0: 24906a 343985i bk1: 24874a 336522i bk2: 24837a 334277i bk3: 24903a 330210i bk4: 24825a 347438i bk5: 24849a 349205i bk6: 24813a 343330i bk7: 24851a 343918i bk8: 24811a 354222i bk9: 24790a 360559i bk10: 24745a 351661i bk11: 24722a 351854i bk12: 24716a 350513i bk13: 24772a 356677i bk14: 24849a 344387i bk15: 24853a 345850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766044
Row_Buffer_Locality_read = 0.850328
Row_Buffer_Locality_write = 0.410761
Bank_Level_Parallism = 11.819041
Bank_Level_Parallism_Col = 8.741055
Bank_Level_Parallism_Ready = 3.509778
write_to_read_ratio_blp_rw_average = 0.589643
GrpLevelPara = 3.748123 

BW Util details:
bwutil = 0.732649 
total_CMD = 1056370 
util_bw = 773948 
Wasted_Col = 224887 
Wasted_Row = 3669 
Idle = 53866 

BW Util Bottlenecks: 
RCDc_limit = 204766 
RCDWRc_limit = 165559 
WTRc_limit = 309229 
RTWc_limit = 1286488 
CCDLc_limit = 264679 
rwq = 0 
CCDLc_limit_alone = 132013 
WTRc_limit_alone = 276471 
RTWc_limit_alone = 1186580 

Commands details: 
total_CMD = 1056370 
n_nop = 220740 
Read = 397116 
Write = 0 
L2_Alloc = 0 
L2_WB = 376832 
n_act = 114948 
n_pre = 114932 
n_ref = 0 
n_req = 491324 
total_req = 773948 

Dual Bus Interface Util: 
issued_total_row = 229880 
issued_total_col = 773948 
Row_Bus_Util =  0.217613 
CoL_Bus_Util = 0.732649 
Either_Row_CoL_Bus_Util = 0.791039 
Issued_on_Two_Bus_Simul_Util = 0.159223 
issued_two_Eff = 0.201283 
queue_avg = 55.778942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.7789
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1056370 n_nop=219724 n_act=115572 n_pre=115557 n_ref_event=0 n_req=492609 n_rd=398400 n_rd_L2_A=0 n_write=0 n_wr_bk=376832 bw_util=0.7339
n_activity=1004808 dram_eff=0.7715
bk0: 25015a 336189i bk1: 25018a 331615i bk2: 24911a 327832i bk3: 25023a 331514i bk4: 24920a 331434i bk5: 24898a 349695i bk6: 24872a 325189i bk7: 24975a 338278i bk8: 24821a 338887i bk9: 24925a 347298i bk10: 24803a 336717i bk11: 24843a 336582i bk12: 24780a 348109i bk13: 24793a 340637i bk14: 24881a 336807i bk15: 24922a 331811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765386
Row_Buffer_Locality_read = 0.848740
Row_Buffer_Locality_write = 0.412890
Bank_Level_Parallism = 11.998075
Bank_Level_Parallism_Col = 8.866802
Bank_Level_Parallism_Ready = 3.553303
write_to_read_ratio_blp_rw_average = 0.592362
GrpLevelPara = 3.765381 

BW Util details:
bwutil = 0.733864 
total_CMD = 1056370 
util_bw = 775232 
Wasted_Col = 221997 
Wasted_Row = 3426 
Idle = 55715 

BW Util Bottlenecks: 
RCDc_limit = 207686 
RCDWRc_limit = 165172 
WTRc_limit = 301166 
RTWc_limit = 1325333 
CCDLc_limit = 268909 
rwq = 0 
CCDLc_limit_alone = 134554 
WTRc_limit_alone = 270322 
RTWc_limit_alone = 1221822 

Commands details: 
total_CMD = 1056370 
n_nop = 219724 
Read = 398400 
Write = 0 
L2_Alloc = 0 
L2_WB = 376832 
n_act = 115572 
n_pre = 115557 
n_ref = 0 
n_req = 492609 
total_req = 775232 

Dual Bus Interface Util: 
issued_total_row = 231129 
issued_total_col = 775232 
Row_Bus_Util =  0.218795 
CoL_Bus_Util = 0.733864 
Either_Row_CoL_Bus_Util = 0.792001 
Issued_on_Two_Bus_Simul_Util = 0.160659 
issued_two_Eff = 0.202852 
queue_avg = 57.403282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.4033
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1056370 n_nop=221031 n_act=114104 n_pre=114088 n_ref_event=0 n_req=492031 n_rd=397814 n_rd_L2_A=0 n_write=0 n_wr_bk=376868 bw_util=0.7333
n_activity=1004890 dram_eff=0.7709
bk0: 24945a 339699i bk1: 24948a 341704i bk2: 24873a 337401i bk3: 24993a 334739i bk4: 24847a 344959i bk5: 24895a 343807i bk6: 24873a 346686i bk7: 24880a 348806i bk8: 24850a 347010i bk9: 24805a 363670i bk10: 24814a 354479i bk11: 24800a 350837i bk12: 24754a 357825i bk13: 24781a 359387i bk14: 24868a 349688i bk15: 24888a 340503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768096
Row_Buffer_Locality_read = 0.851730
Row_Buffer_Locality_write = 0.414968
Bank_Level_Parallism = 11.820422
Bank_Level_Parallism_Col = 8.748234
Bank_Level_Parallism_Ready = 3.498494
write_to_read_ratio_blp_rw_average = 0.589161
GrpLevelPara = 3.745678 

BW Util details:
bwutil = 0.733343 
total_CMD = 1056370 
util_bw = 774682 
Wasted_Col = 222778 
Wasted_Row = 3583 
Idle = 55327 

BW Util Bottlenecks: 
RCDc_limit = 200827 
RCDWRc_limit = 163766 
WTRc_limit = 308814 
RTWc_limit = 1279633 
CCDLc_limit = 263492 
rwq = 0 
CCDLc_limit_alone = 132084 
WTRc_limit_alone = 276202 
RTWc_limit_alone = 1180837 

Commands details: 
total_CMD = 1056370 
n_nop = 221031 
Read = 397814 
Write = 0 
L2_Alloc = 0 
L2_WB = 376868 
n_act = 114104 
n_pre = 114088 
n_ref = 0 
n_req = 492031 
total_req = 774682 

Dual Bus Interface Util: 
issued_total_row = 228192 
issued_total_col = 774682 
Row_Bus_Util =  0.216015 
CoL_Bus_Util = 0.733343 
Either_Row_CoL_Bus_Util = 0.790764 
Issued_on_Two_Bus_Simul_Util = 0.158595 
issued_two_Eff = 0.200559 
queue_avg = 56.281498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.2815
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1056370 n_nop=219857 n_act=116108 n_pre=116092 n_ref_event=0 n_req=491990 n_rd=397793 n_rd_L2_A=0 n_write=0 n_wr_bk=376788 bw_util=0.7332
n_activity=1007406 dram_eff=0.7689
bk0: 24914a 334202i bk1: 24960a 331671i bk2: 24884a 323676i bk3: 24919a 325628i bk4: 24842a 331371i bk5: 24879a 334806i bk6: 24846a 331343i bk7: 24875a 336974i bk8: 24872a 340544i bk9: 24831a 352123i bk10: 24792a 341403i bk11: 24783a 341704i bk12: 24764a 342071i bk13: 24832a 347458i bk14: 24898a 338813i bk15: 24902a 335811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764003
Row_Buffer_Locality_read = 0.846820
Row_Buffer_Locality_write = 0.414270
Bank_Level_Parallism = 11.968621
Bank_Level_Parallism_Col = 8.829846
Bank_Level_Parallism_Ready = 3.522976
write_to_read_ratio_blp_rw_average = 0.588785
GrpLevelPara = 3.756744 

BW Util details:
bwutil = 0.733248 
total_CMD = 1056370 
util_bw = 774581 
Wasted_Col = 224662 
Wasted_Row = 3739 
Idle = 53388 

BW Util Bottlenecks: 
RCDc_limit = 209484 
RCDWRc_limit = 166148 
WTRc_limit = 309992 
RTWc_limit = 1311934 
CCDLc_limit = 270713 
rwq = 0 
CCDLc_limit_alone = 134998 
WTRc_limit_alone = 277225 
RTWc_limit_alone = 1208986 

Commands details: 
total_CMD = 1056370 
n_nop = 219857 
Read = 397793 
Write = 0 
L2_Alloc = 0 
L2_WB = 376788 
n_act = 116108 
n_pre = 116092 
n_ref = 0 
n_req = 491990 
total_req = 774581 

Dual Bus Interface Util: 
issued_total_row = 232200 
issued_total_col = 774581 
Row_Bus_Util =  0.219809 
CoL_Bus_Util = 0.733248 
Either_Row_CoL_Bus_Util = 0.791875 
Issued_on_Two_Bus_Simul_Util = 0.161182 
issued_two_Eff = 0.203545 
queue_avg = 57.245132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.2451
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1056370 n_nop=219901 n_act=114534 n_pre=114518 n_ref_event=0 n_req=492566 n_rd=398389 n_rd_L2_A=0 n_write=0 n_wr_bk=376708 bw_util=0.7337
n_activity=1006850 dram_eff=0.7698
bk0: 24980a 329566i bk1: 24972a 338353i bk2: 25008a 331799i bk3: 24942a 338510i bk4: 24854a 343120i bk5: 24888a 342648i bk6: 24844a 333972i bk7: 24960a 345766i bk8: 24819a 348109i bk9: 24953a 357584i bk10: 24877a 345543i bk11: 24858a 344619i bk12: 24777a 350926i bk13: 24831a 347666i bk14: 24908a 346694i bk15: 24918a 341289i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767475
Row_Buffer_Locality_read = 0.850397
Row_Buffer_Locality_write = 0.416694
Bank_Level_Parallism = 11.875735
Bank_Level_Parallism_Col = 8.794753
Bank_Level_Parallism_Ready = 3.525019
write_to_read_ratio_blp_rw_average = 0.592816
GrpLevelPara = 3.750510 

BW Util details:
bwutil = 0.733736 
total_CMD = 1056370 
util_bw = 775097 
Wasted_Col = 223984 
Wasted_Row = 3663 
Idle = 53626 

BW Util Bottlenecks: 
RCDc_limit = 205950 
RCDWRc_limit = 163597 
WTRc_limit = 298615 
RTWc_limit = 1312519 
CCDLc_limit = 267752 
rwq = 0 
CCDLc_limit_alone = 132715 
WTRc_limit_alone = 266984 
RTWc_limit_alone = 1209113 

Commands details: 
total_CMD = 1056370 
n_nop = 219901 
Read = 398389 
Write = 0 
L2_Alloc = 0 
L2_WB = 376708 
n_act = 114534 
n_pre = 114518 
n_ref = 0 
n_req = 492566 
total_req = 775097 

Dual Bus Interface Util: 
issued_total_row = 229052 
issued_total_col = 775097 
Row_Bus_Util =  0.216829 
CoL_Bus_Util = 0.733736 
Either_Row_CoL_Bus_Util = 0.791833 
Issued_on_Two_Bus_Simul_Util = 0.158732 
issued_two_Eff = 0.200462 
queue_avg = 56.835415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.8354
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 1267738 -   mf: uid=138935044, sid4294967295:w4294967295, part=14, addr=0xc3ccef80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1267638), 
DRAM[14]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1056370 n_nop=222077 n_act=113933 n_pre=113917 n_ref_event=0 n_req=491142 n_rd=396935 n_rd_L2_A=0 n_write=0 n_wr_bk=376828 bw_util=0.7325
n_activity=1005731 dram_eff=0.7694
bk0: 24904a 337181i bk1: 24881a 339958i bk2: 24811a 340750i bk3: 24880a 334754i bk4: 24794a 344823i bk5: 24812a 345247i bk6: 24773a 347214i bk7: 24817a 346411i bk8: 24830a 350515i bk9: 24777a 360546i bk10: 24771a 359265i bk11: 24768a 360204i bk12: 24701a 349293i bk13: 24748a 354968i bk14: 24824a 349411i bk15: 24844a 353069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768024
Row_Buffer_Locality_read = 0.851139
Row_Buffer_Locality_write = 0.417825
Bank_Level_Parallism = 11.800148
Bank_Level_Parallism_Col = 8.743653
Bank_Level_Parallism_Ready = 3.504286
write_to_read_ratio_blp_rw_average = 0.590442
GrpLevelPara = 3.745809 

BW Util details:
bwutil = 0.732473 
total_CMD = 1056370 
util_bw = 773763 
Wasted_Col = 224290 
Wasted_Row = 3583 
Idle = 54734 

BW Util Bottlenecks: 
RCDc_limit = 202474 
RCDWRc_limit = 162584 
WTRc_limit = 299186 
RTWc_limit = 1295364 
CCDLc_limit = 266824 
rwq = 0 
CCDLc_limit_alone = 134042 
WTRc_limit_alone = 268059 
RTWc_limit_alone = 1193709 

Commands details: 
total_CMD = 1056370 
n_nop = 222077 
Read = 396935 
Write = 0 
L2_Alloc = 0 
L2_WB = 376828 
n_act = 113933 
n_pre = 113917 
n_ref = 0 
n_req = 491142 
total_req = 773763 

Dual Bus Interface Util: 
issued_total_row = 227850 
issued_total_col = 773763 
Row_Bus_Util =  0.215691 
CoL_Bus_Util = 0.732473 
Either_Row_CoL_Bus_Util = 0.789773 
Issued_on_Two_Bus_Simul_Util = 0.158391 
issued_two_Eff = 0.200553 
queue_avg = 56.124138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.1241
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1056370 n_nop=220086 n_act=115410 n_pre=115394 n_ref_event=0 n_req=492191 n_rd=398008 n_rd_L2_A=0 n_write=0 n_wr_bk=376732 bw_util=0.7334
n_activity=1006169 dram_eff=0.77
bk0: 24957a 337863i bk1: 24937a 342117i bk2: 24995a 330131i bk3: 24984a 325882i bk4: 24858a 331799i bk5: 24847a 343657i bk6: 24807a 335462i bk7: 24907a 344888i bk8: 24835a 343963i bk9: 24877a 354816i bk10: 24847a 347099i bk11: 24842a 337740i bk12: 24777a 350817i bk13: 24782a 350483i bk14: 24867a 338602i bk15: 24889a 343444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765518
Row_Buffer_Locality_read = 0.849078
Row_Buffer_Locality_write = 0.412399
Bank_Level_Parallism = 11.909005
Bank_Level_Parallism_Col = 8.800806
Bank_Level_Parallism_Ready = 3.529110
write_to_read_ratio_blp_rw_average = 0.590811
GrpLevelPara = 3.754733 

BW Util details:
bwutil = 0.733398 
total_CMD = 1056370 
util_bw = 774740 
Wasted_Col = 223779 
Wasted_Row = 3693 
Idle = 54158 

BW Util Bottlenecks: 
RCDc_limit = 206740 
RCDWRc_limit = 165077 
WTRc_limit = 303205 
RTWc_limit = 1306205 
CCDLc_limit = 267735 
rwq = 0 
CCDLc_limit_alone = 133360 
WTRc_limit_alone = 271429 
RTWc_limit_alone = 1203606 

Commands details: 
total_CMD = 1056370 
n_nop = 220086 
Read = 398008 
Write = 0 
L2_Alloc = 0 
L2_WB = 376732 
n_act = 115410 
n_pre = 115394 
n_ref = 0 
n_req = 492191 
total_req = 774740 

Dual Bus Interface Util: 
issued_total_row = 230804 
issued_total_col = 774740 
Row_Bus_Util =  0.218488 
CoL_Bus_Util = 0.733398 
Either_Row_CoL_Bus_Util = 0.791658 
Issued_on_Two_Bus_Simul_Util = 0.160228 
issued_two_Eff = 0.202395 
queue_avg = 56.809753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.8098
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1056370 n_nop=220994 n_act=114303 n_pre=114287 n_ref_event=0 n_req=491439 n_rd=397240 n_rd_L2_A=0 n_write=0 n_wr_bk=376796 bw_util=0.7327
n_activity=1005875 dram_eff=0.7695
bk0: 24930a 341745i bk1: 24905a 350573i bk2: 24849a 330769i bk3: 24872a 336563i bk4: 24837a 340282i bk5: 24880a 346852i bk6: 24849a 333224i bk7: 24904a 353525i bk8: 24766a 356489i bk9: 24820a 363368i bk10: 24761a 347002i bk11: 24754a 348329i bk12: 24708a 352800i bk13: 24687a 350397i bk14: 24881a 345297i bk15: 24837a 336920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767412
Row_Buffer_Locality_read = 0.850607
Row_Buffer_Locality_write = 0.416576
Bank_Level_Parallism = 11.830476
Bank_Level_Parallism_Col = 8.765081
Bank_Level_Parallism_Ready = 3.513751
write_to_read_ratio_blp_rw_average = 0.590892
GrpLevelPara = 3.749268 

BW Util details:
bwutil = 0.732732 
total_CMD = 1056370 
util_bw = 774036 
Wasted_Col = 225011 
Wasted_Row = 3383 
Idle = 53940 

BW Util Bottlenecks: 
RCDc_limit = 204117 
RCDWRc_limit = 165429 
WTRc_limit = 303132 
RTWc_limit = 1306920 
CCDLc_limit = 267688 
rwq = 0 
CCDLc_limit_alone = 133074 
WTRc_limit_alone = 271256 
RTWc_limit_alone = 1204182 

Commands details: 
total_CMD = 1056370 
n_nop = 220994 
Read = 397240 
Write = 0 
L2_Alloc = 0 
L2_WB = 376796 
n_act = 114303 
n_pre = 114287 
n_ref = 0 
n_req = 491439 
total_req = 774036 

Dual Bus Interface Util: 
issued_total_row = 228590 
issued_total_col = 774036 
Row_Bus_Util =  0.216392 
CoL_Bus_Util = 0.732732 
Either_Row_CoL_Bus_Util = 0.790799 
Issued_on_Two_Bus_Simul_Util = 0.158325 
issued_two_Eff = 0.200209 
queue_avg = 56.047901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.0479
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1056370 n_nop=221465 n_act=113905 n_pre=113889 n_ref_event=0 n_req=491364 n_rd=397145 n_rd_L2_A=0 n_write=0 n_wr_bk=376876 bw_util=0.7327
n_activity=1006758 dram_eff=0.7688
bk0: 24897a 341889i bk1: 24884a 339378i bk2: 24889a 337547i bk3: 24932a 336739i bk4: 24793a 338797i bk5: 24808a 347564i bk6: 24808a 347898i bk7: 24790a 354465i bk8: 24849a 348563i bk9: 24800a 359122i bk10: 24780a 348504i bk11: 24725a 349236i bk12: 24702a 359022i bk13: 24775a 352469i bk14: 24822a 349072i bk15: 24891a 349542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768186
Row_Buffer_Locality_read = 0.851709
Row_Buffer_Locality_write = 0.416126
Bank_Level_Parallism = 11.798177
Bank_Level_Parallism_Col = 8.752728
Bank_Level_Parallism_Ready = 3.521430
write_to_read_ratio_blp_rw_average = 0.589305
GrpLevelPara = 3.746521 

BW Util details:
bwutil = 0.732718 
total_CMD = 1056370 
util_bw = 774021 
Wasted_Col = 224874 
Wasted_Row = 4097 
Idle = 53378 

BW Util Bottlenecks: 
RCDc_limit = 203896 
RCDWRc_limit = 164590 
WTRc_limit = 311091 
RTWc_limit = 1285974 
CCDLc_limit = 267787 
rwq = 0 
CCDLc_limit_alone = 134152 
WTRc_limit_alone = 278497 
RTWc_limit_alone = 1184933 

Commands details: 
total_CMD = 1056370 
n_nop = 221465 
Read = 397145 
Write = 0 
L2_Alloc = 0 
L2_WB = 376876 
n_act = 113905 
n_pre = 113889 
n_ref = 0 
n_req = 491364 
total_req = 774021 

Dual Bus Interface Util: 
issued_total_row = 227794 
issued_total_col = 774021 
Row_Bus_Util =  0.215638 
CoL_Bus_Util = 0.732718 
Either_Row_CoL_Bus_Util = 0.790353 
Issued_on_Two_Bus_Simul_Util = 0.158003 
issued_two_Eff = 0.199915 
queue_avg = 55.854797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.8548
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1056370 n_nop=219400 n_act=115015 n_pre=114999 n_ref_event=0 n_req=492983 n_rd=398783 n_rd_L2_A=0 n_write=0 n_wr_bk=376800 bw_util=0.7342
n_activity=1005496 dram_eff=0.7713
bk0: 25016a 338084i bk1: 25038a 341759i bk2: 24978a 325222i bk3: 25007a 329575i bk4: 24945a 340506i bk5: 24952a 345657i bk6: 24859a 329694i bk7: 25022a 342338i bk8: 24853a 347589i bk9: 24931a 353066i bk10: 24851a 347790i bk11: 24860a 345702i bk12: 24787a 348278i bk13: 24787a 354059i bk14: 24980a 341609i bk15: 24917a 326100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766696
Row_Buffer_Locality_read = 0.849021
Row_Buffer_Locality_write = 0.418185
Bank_Level_Parallism = 11.917234
Bank_Level_Parallism_Col = 8.814415
Bank_Level_Parallism_Ready = 3.515280
write_to_read_ratio_blp_rw_average = 0.590295
GrpLevelPara = 3.758352 

BW Util details:
bwutil = 0.734196 
total_CMD = 1056370 
util_bw = 775583 
Wasted_Col = 222551 
Wasted_Row = 3598 
Idle = 54638 

BW Util Bottlenecks: 
RCDc_limit = 206959 
RCDWRc_limit = 163770 
WTRc_limit = 303980 
RTWc_limit = 1304272 
CCDLc_limit = 268307 
rwq = 0 
CCDLc_limit_alone = 133440 
WTRc_limit_alone = 272272 
RTWc_limit_alone = 1201113 

Commands details: 
total_CMD = 1056370 
n_nop = 219400 
Read = 398783 
Write = 0 
L2_Alloc = 0 
L2_WB = 376800 
n_act = 115015 
n_pre = 114999 
n_ref = 0 
n_req = 492983 
total_req = 775583 

Dual Bus Interface Util: 
issued_total_row = 230014 
issued_total_col = 775583 
Row_Bus_Util =  0.217740 
CoL_Bus_Util = 0.734196 
Either_Row_CoL_Bus_Util = 0.792308 
Issued_on_Two_Bus_Simul_Util = 0.159629 
issued_two_Eff = 0.201473 
queue_avg = 57.039101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.0391
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1056370 n_nop=220852 n_act=113716 n_pre=113700 n_ref_event=0 n_req=492290 n_rd=398056 n_rd_L2_A=0 n_write=0 n_wr_bk=376936 bw_util=0.7336
n_activity=1005162 dram_eff=0.771
bk0: 24977a 346939i bk1: 24954a 342883i bk2: 24935a 339831i bk3: 25060a 338348i bk4: 24881a 341523i bk5: 24846a 348724i bk6: 24861a 337338i bk7: 24897a 346913i bk8: 24895a 341661i bk9: 24839a 361563i bk10: 24812a 350703i bk11: 24776a 346216i bk12: 24754a 351040i bk13: 24825a 352119i bk14: 24876a 343971i bk15: 24868a 341576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769006
Row_Buffer_Locality_read = 0.851624
Row_Buffer_Locality_write = 0.420018
Bank_Level_Parallism = 11.850123
Bank_Level_Parallism_Col = 8.789515
Bank_Level_Parallism_Ready = 3.515782
write_to_read_ratio_blp_rw_average = 0.590296
GrpLevelPara = 3.751716 

BW Util details:
bwutil = 0.733637 
total_CMD = 1056370 
util_bw = 774992 
Wasted_Col = 222905 
Wasted_Row = 3178 
Idle = 55295 

BW Util Bottlenecks: 
RCDc_limit = 201817 
RCDWRc_limit = 161807 
WTRc_limit = 305737 
RTWc_limit = 1287552 
CCDLc_limit = 266062 
rwq = 0 
CCDLc_limit_alone = 133850 
WTRc_limit_alone = 273503 
RTWc_limit_alone = 1187574 

Commands details: 
total_CMD = 1056370 
n_nop = 220852 
Read = 398056 
Write = 0 
L2_Alloc = 0 
L2_WB = 376936 
n_act = 113716 
n_pre = 113700 
n_ref = 0 
n_req = 492290 
total_req = 774992 

Dual Bus Interface Util: 
issued_total_row = 227416 
issued_total_col = 774992 
Row_Bus_Util =  0.215281 
CoL_Bus_Util = 0.733637 
Either_Row_CoL_Bus_Util = 0.790933 
Issued_on_Two_Bus_Simul_Util = 0.157984 
issued_two_Eff = 0.199744 
queue_avg = 56.259731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.2597
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1056370 n_nop=220359 n_act=114682 n_pre=114666 n_ref_event=0 n_req=492702 n_rd=398515 n_rd_L2_A=0 n_write=0 n_wr_bk=376748 bw_util=0.7339
n_activity=1006253 dram_eff=0.7704
bk0: 24964a 337417i bk1: 25006a 332823i bk2: 25015a 325986i bk3: 24997a 328721i bk4: 24892a 334738i bk5: 24890a 338561i bk6: 24875a 338978i bk7: 24911a 342223i bk8: 24910a 341926i bk9: 24944a 354411i bk10: 24839a 352490i bk11: 24792a 355002i bk12: 24785a 350163i bk13: 24897a 353249i bk14: 24893a 339505i bk15: 24905a 342419i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767239
Row_Buffer_Locality_read = 0.850254
Row_Buffer_Locality_write = 0.415992
Bank_Level_Parallism = 11.903666
Bank_Level_Parallism_Col = 8.817010
Bank_Level_Parallism_Ready = 3.544430
write_to_read_ratio_blp_rw_average = 0.589512
GrpLevelPara = 3.750999 

BW Util details:
bwutil = 0.733893 
total_CMD = 1056370 
util_bw = 775263 
Wasted_Col = 222523 
Wasted_Row = 4091 
Idle = 54493 

BW Util Bottlenecks: 
RCDc_limit = 204909 
RCDWRc_limit = 162753 
WTRc_limit = 305833 
RTWc_limit = 1291802 
CCDLc_limit = 266019 
rwq = 0 
CCDLc_limit_alone = 132975 
WTRc_limit_alone = 273829 
RTWc_limit_alone = 1190762 

Commands details: 
total_CMD = 1056370 
n_nop = 220359 
Read = 398515 
Write = 0 
L2_Alloc = 0 
L2_WB = 376748 
n_act = 114682 
n_pre = 114666 
n_ref = 0 
n_req = 492702 
total_req = 775263 

Dual Bus Interface Util: 
issued_total_row = 229348 
issued_total_col = 775263 
Row_Bus_Util =  0.217110 
CoL_Bus_Util = 0.733893 
Either_Row_CoL_Bus_Util = 0.791400 
Issued_on_Two_Bus_Simul_Util = 0.159603 
issued_two_Eff = 0.201672 
queue_avg = 56.692764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.6928
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1056370 n_nop=220329 n_act=114616 n_pre=114600 n_ref_event=0 n_req=492549 n_rd=398383 n_rd_L2_A=0 n_write=0 n_wr_bk=376664 bw_util=0.7337
n_activity=1006385 dram_eff=0.7701
bk0: 25023a 336060i bk1: 24990a 343827i bk2: 24946a 326380i bk3: 24958a 332314i bk4: 24828a 344092i bk5: 24936a 347006i bk6: 24850a 331195i bk7: 24997a 349709i bk8: 24802a 348406i bk9: 24895a 354720i bk10: 24832a 353275i bk11: 24874a 342204i bk12: 24793a 356117i bk13: 24807a 352996i bk14: 24921a 337833i bk15: 24931a 335673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767300
Row_Buffer_Locality_read = 0.850332
Row_Buffer_Locality_write = 0.416021
Bank_Level_Parallism = 11.873405
Bank_Level_Parallism_Col = 8.797660
Bank_Level_Parallism_Ready = 3.530992
write_to_read_ratio_blp_rw_average = 0.590511
GrpLevelPara = 3.753673 

BW Util details:
bwutil = 0.733689 
total_CMD = 1056370 
util_bw = 775047 
Wasted_Col = 223784 
Wasted_Row = 3633 
Idle = 53906 

BW Util Bottlenecks: 
RCDc_limit = 205809 
RCDWRc_limit = 163266 
WTRc_limit = 306137 
RTWc_limit = 1300420 
CCDLc_limit = 266511 
rwq = 0 
CCDLc_limit_alone = 132880 
WTRc_limit_alone = 273787 
RTWc_limit_alone = 1199139 

Commands details: 
total_CMD = 1056370 
n_nop = 220329 
Read = 398383 
Write = 0 
L2_Alloc = 0 
L2_WB = 376664 
n_act = 114616 
n_pre = 114600 
n_ref = 0 
n_req = 492549 
total_req = 775047 

Dual Bus Interface Util: 
issued_total_row = 229216 
issued_total_col = 775047 
Row_Bus_Util =  0.216985 
CoL_Bus_Util = 0.733689 
Either_Row_CoL_Bus_Util = 0.791428 
Issued_on_Two_Bus_Simul_Util = 0.159245 
issued_two_Eff = 0.201213 
queue_avg = 56.605724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.6057
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 1267726 -   mf: uid=138935043, sid4294967295:w4294967295, part=22, addr=0xc3a3db80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1267626), 
DRAM[22]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1056370 n_nop=221236 n_act=113802 n_pre=113786 n_ref_event=0 n_req=491134 n_rd=396928 n_rd_L2_A=0 n_write=0 n_wr_bk=376824 bw_util=0.7325
n_activity=1006642 dram_eff=0.7686
bk0: 24857a 347681i bk1: 24929a 346185i bk2: 24881a 335823i bk3: 24914a 341351i bk4: 24803a 343921i bk5: 24756a 344685i bk6: 24814a 347328i bk7: 24803a 355304i bk8: 24850a 348320i bk9: 24792a 366743i bk10: 24747a 353082i bk11: 24738a 355475i bk12: 24676a 358627i bk13: 24752a 357301i bk14: 24793a 346549i bk15: 24823a 354492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768287
Row_Buffer_Locality_read = 0.851195
Row_Buffer_Locality_write = 0.418965
Bank_Level_Parallism = 11.763847
Bank_Level_Parallism_Col = 8.725182
Bank_Level_Parallism_Ready = 3.510043
write_to_read_ratio_blp_rw_average = 0.590727
GrpLevelPara = 3.747198 

BW Util details:
bwutil = 0.732463 
total_CMD = 1056370 
util_bw = 773752 
Wasted_Col = 224623 
Wasted_Row = 3864 
Idle = 54131 

BW Util Bottlenecks: 
RCDc_limit = 202334 
RCDWRc_limit = 164132 
WTRc_limit = 303445 
RTWc_limit = 1282678 
CCDLc_limit = 263418 
rwq = 0 
CCDLc_limit_alone = 131805 
WTRc_limit_alone = 271760 
RTWc_limit_alone = 1182750 

Commands details: 
total_CMD = 1056370 
n_nop = 221236 
Read = 396928 
Write = 0 
L2_Alloc = 0 
L2_WB = 376824 
n_act = 113802 
n_pre = 113786 
n_ref = 0 
n_req = 491134 
total_req = 773752 

Dual Bus Interface Util: 
issued_total_row = 227588 
issued_total_col = 773752 
Row_Bus_Util =  0.215443 
CoL_Bus_Util = 0.732463 
Either_Row_CoL_Bus_Util = 0.790570 
Issued_on_Two_Bus_Simul_Util = 0.157337 
issued_two_Eff = 0.199017 
queue_avg = 55.766468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.7665
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1056370 n_nop=220317 n_act=114594 n_pre=114578 n_ref_event=0 n_req=492214 n_rd=398037 n_rd_L2_A=0 n_write=0 n_wr_bk=376708 bw_util=0.7334
n_activity=1006614 dram_eff=0.7697
bk0: 25019a 338752i bk1: 24973a 352259i bk2: 24933a 332284i bk3: 24975a 328856i bk4: 24858a 347642i bk5: 24933a 348573i bk6: 24785a 336830i bk7: 24918a 340027i bk8: 24805a 346775i bk9: 24869a 358364i bk10: 24819a 354368i bk11: 24808a 350588i bk12: 24769a 353483i bk13: 24773a 355171i bk14: 24897a 345961i bk15: 24903a 337577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767187
Row_Buffer_Locality_read = 0.850675
Row_Buffer_Locality_write = 0.414326
Bank_Level_Parallism = 11.836618
Bank_Level_Parallism_Col = 8.759163
Bank_Level_Parallism_Ready = 3.504025
write_to_read_ratio_blp_rw_average = 0.589496
GrpLevelPara = 3.751995 

BW Util details:
bwutil = 0.733403 
total_CMD = 1056370 
util_bw = 774745 
Wasted_Col = 224020 
Wasted_Row = 3770 
Idle = 53835 

BW Util Bottlenecks: 
RCDc_limit = 204650 
RCDWRc_limit = 163317 
WTRc_limit = 306777 
RTWc_limit = 1285170 
CCDLc_limit = 267246 
rwq = 0 
CCDLc_limit_alone = 134461 
WTRc_limit_alone = 274887 
RTWc_limit_alone = 1184275 

Commands details: 
total_CMD = 1056370 
n_nop = 220317 
Read = 398037 
Write = 0 
L2_Alloc = 0 
L2_WB = 376708 
n_act = 114594 
n_pre = 114578 
n_ref = 0 
n_req = 492214 
total_req = 774745 

Dual Bus Interface Util: 
issued_total_row = 229172 
issued_total_col = 774745 
Row_Bus_Util =  0.216943 
CoL_Bus_Util = 0.733403 
Either_Row_CoL_Bus_Util = 0.791440 
Issued_on_Two_Bus_Simul_Util = 0.158906 
issued_two_Eff = 0.200782 
queue_avg = 56.177212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.1772
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1056370 n_nop=220416 n_act=113994 n_pre=113978 n_ref_event=0 n_req=492126 n_rd=397939 n_rd_L2_A=0 n_write=0 n_wr_bk=376748 bw_util=0.7333
n_activity=1006718 dram_eff=0.7695
bk0: 25036a 342279i bk1: 25043a 338983i bk2: 24865a 330795i bk3: 24861a 335829i bk4: 24926a 341939i bk5: 24926a 354998i bk6: 24792a 336446i bk7: 24850a 345164i bk8: 24759a 351404i bk9: 24845a 357563i bk10: 24869a 361982i bk11: 24846a 353026i bk12: 24696a 362900i bk13: 24685a 351445i bk14: 24981a 341197i bk15: 24959a 346519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768364
Row_Buffer_Locality_read = 0.850909
Row_Buffer_Locality_write = 0.419612
Bank_Level_Parallism = 11.807054
Bank_Level_Parallism_Col = 8.751751
Bank_Level_Parallism_Ready = 3.509965
write_to_read_ratio_blp_rw_average = 0.588897
GrpLevelPara = 3.749309 

BW Util details:
bwutil = 0.733348 
total_CMD = 1056370 
util_bw = 774687 
Wasted_Col = 224623 
Wasted_Row = 3614 
Idle = 53446 

BW Util Bottlenecks: 
RCDc_limit = 204799 
RCDWRc_limit = 164238 
WTRc_limit = 305608 
RTWc_limit = 1293950 
CCDLc_limit = 265840 
rwq = 0 
CCDLc_limit_alone = 132497 
WTRc_limit_alone = 273511 
RTWc_limit_alone = 1192704 

Commands details: 
total_CMD = 1056370 
n_nop = 220416 
Read = 397939 
Write = 0 
L2_Alloc = 0 
L2_WB = 376748 
n_act = 113994 
n_pre = 113978 
n_ref = 0 
n_req = 492126 
total_req = 774687 

Dual Bus Interface Util: 
issued_total_row = 227972 
issued_total_col = 774687 
Row_Bus_Util =  0.215807 
CoL_Bus_Util = 0.733348 
Either_Row_CoL_Bus_Util = 0.791346 
Issued_on_Two_Bus_Simul_Util = 0.157809 
issued_two_Eff = 0.199419 
queue_avg = 56.371395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.3714
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1056370 n_nop=221273 n_act=113882 n_pre=113866 n_ref_event=0 n_req=491617 n_rd=397428 n_rd_L2_A=0 n_write=0 n_wr_bk=376756 bw_util=0.7329
n_activity=1007391 dram_eff=0.7685
bk0: 24992a 343529i bk1: 24980a 341179i bk2: 24819a 341838i bk3: 24928a 338542i bk4: 24872a 345093i bk5: 24877a 353285i bk6: 24732a 342699i bk7: 24777a 349609i bk8: 24857a 348035i bk9: 24728a 363713i bk10: 24810a 352933i bk11: 24757a 352834i bk12: 24700a 353209i bk13: 24766a 356472i bk14: 24878a 343639i bk15: 24955a 343225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768352
Row_Buffer_Locality_read = 0.851261
Row_Buffer_Locality_write = 0.418520
Bank_Level_Parallism = 11.783920
Bank_Level_Parallism_Col = 8.740366
Bank_Level_Parallism_Ready = 3.498772
write_to_read_ratio_blp_rw_average = 0.588523
GrpLevelPara = 3.747120 

BW Util details:
bwutil = 0.732872 
total_CMD = 1056370 
util_bw = 774184 
Wasted_Col = 225113 
Wasted_Row = 4079 
Idle = 52994 

BW Util Bottlenecks: 
RCDc_limit = 202616 
RCDWRc_limit = 163206 
WTRc_limit = 307845 
RTWc_limit = 1286307 
CCDLc_limit = 268020 
rwq = 0 
CCDLc_limit_alone = 133433 
WTRc_limit_alone = 274716 
RTWc_limit_alone = 1184849 

Commands details: 
total_CMD = 1056370 
n_nop = 221273 
Read = 397428 
Write = 0 
L2_Alloc = 0 
L2_WB = 376756 
n_act = 113882 
n_pre = 113866 
n_ref = 0 
n_req = 491617 
total_req = 774184 

Dual Bus Interface Util: 
issued_total_row = 227748 
issued_total_col = 774184 
Row_Bus_Util =  0.215595 
CoL_Bus_Util = 0.732872 
Either_Row_CoL_Bus_Util = 0.790535 
Issued_on_Two_Bus_Simul_Util = 0.157932 
issued_two_Eff = 0.199779 
queue_avg = 55.967674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.9677
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1056370 n_nop=219345 n_act=115965 n_pre=115949 n_ref_event=0 n_req=492813 n_rd=398635 n_rd_L2_A=0 n_write=0 n_wr_bk=376708 bw_util=0.734
n_activity=1005946 dram_eff=0.7708
bk0: 25146a 342450i bk1: 25110a 332640i bk2: 24874a 322277i bk3: 24921a 329366i bk4: 24945a 333217i bk5: 24991a 336547i bk6: 24831a 331353i bk7: 24923a 339649i bk8: 24795a 337198i bk9: 24865a 346557i bk10: 24877a 342616i bk11: 24891a 331101i bk12: 24745a 338243i bk13: 24714a 340221i bk14: 25050a 335690i bk15: 24957a 330552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764687
Row_Buffer_Locality_read = 0.847209
Row_Buffer_Locality_write = 0.415388
Bank_Level_Parallism = 11.997975
Bank_Level_Parallism_Col = 8.855480
Bank_Level_Parallism_Ready = 3.530396
write_to_read_ratio_blp_rw_average = 0.590888
GrpLevelPara = 3.763098 

BW Util details:
bwutil = 0.733969 
total_CMD = 1056370 
util_bw = 775343 
Wasted_Col = 223676 
Wasted_Row = 3238 
Idle = 54113 

BW Util Bottlenecks: 
RCDc_limit = 209794 
RCDWRc_limit = 165246 
WTRc_limit = 306837 
RTWc_limit = 1323371 
CCDLc_limit = 272450 
rwq = 0 
CCDLc_limit_alone = 135851 
WTRc_limit_alone = 275389 
RTWc_limit_alone = 1218220 

Commands details: 
total_CMD = 1056370 
n_nop = 219345 
Read = 398635 
Write = 0 
L2_Alloc = 0 
L2_WB = 376708 
n_act = 115965 
n_pre = 115949 
n_ref = 0 
n_req = 492813 
total_req = 775343 

Dual Bus Interface Util: 
issued_total_row = 231914 
issued_total_col = 775343 
Row_Bus_Util =  0.219539 
CoL_Bus_Util = 0.733969 
Either_Row_CoL_Bus_Util = 0.792360 
Issued_on_Two_Bus_Simul_Util = 0.161148 
issued_two_Eff = 0.203377 
queue_avg = 57.312466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.3125
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1056370 n_nop=220066 n_act=114871 n_pre=114855 n_ref_event=0 n_req=491975 n_rd=397770 n_rd_L2_A=0 n_write=0 n_wr_bk=376820 bw_util=0.7333
n_activity=1006008 dram_eff=0.77
bk0: 25037a 335364i bk1: 25062a 330847i bk2: 24867a 333950i bk3: 24914a 327645i bk4: 24897a 332470i bk5: 24899a 336107i bk6: 24774a 333170i bk7: 24835a 338025i bk8: 24781a 340455i bk9: 24755a 359110i bk10: 24820a 342691i bk11: 24776a 344193i bk12: 24720a 344478i bk13: 24751a 343926i bk14: 24915a 345449i bk15: 24967a 340469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766510
Row_Buffer_Locality_read = 0.849345
Row_Buffer_Locality_write = 0.416751
Bank_Level_Parallism = 11.936552
Bank_Level_Parallism_Col = 8.834505
Bank_Level_Parallism_Ready = 3.510289
write_to_read_ratio_blp_rw_average = 0.591087
GrpLevelPara = 3.761785 

BW Util details:
bwutil = 0.733256 
total_CMD = 1056370 
util_bw = 774590 
Wasted_Col = 224881 
Wasted_Row = 2958 
Idle = 53941 

BW Util Bottlenecks: 
RCDc_limit = 208638 
RCDWRc_limit = 164667 
WTRc_limit = 313134 
RTWc_limit = 1320651 
CCDLc_limit = 273754 
rwq = 0 
CCDLc_limit_alone = 136157 
WTRc_limit_alone = 279573 
RTWc_limit_alone = 1216615 

Commands details: 
total_CMD = 1056370 
n_nop = 220066 
Read = 397770 
Write = 0 
L2_Alloc = 0 
L2_WB = 376820 
n_act = 114871 
n_pre = 114855 
n_ref = 0 
n_req = 491975 
total_req = 774590 

Dual Bus Interface Util: 
issued_total_row = 229726 
issued_total_col = 774590 
Row_Bus_Util =  0.217467 
CoL_Bus_Util = 0.733256 
Either_Row_CoL_Bus_Util = 0.791677 
Issued_on_Two_Bus_Simul_Util = 0.159047 
issued_two_Eff = 0.200898 
queue_avg = 56.989914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.9899
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1056370 n_nop=220303 n_act=114186 n_pre=114170 n_ref_event=0 n_req=492564 n_rd=398392 n_rd_L2_A=0 n_write=0 n_wr_bk=376688 bw_util=0.7337
n_activity=1007713 dram_eff=0.7691
bk0: 25074a 338079i bk1: 25048a 334823i bk2: 24889a 330279i bk3: 24975a 333314i bk4: 24928a 333467i bk5: 24938a 334409i bk6: 24791a 337105i bk7: 24813a 344249i bk8: 24883a 342107i bk9: 24793a 359767i bk10: 24872a 349629i bk11: 24817a 345449i bk12: 24713a 346060i bk13: 24838a 345669i bk14: 24937a 340026i bk15: 25083a 341294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768180
Row_Buffer_Locality_read = 0.850803
Row_Buffer_Locality_write = 0.418649
Bank_Level_Parallism = 11.897948
Bank_Level_Parallism_Col = 8.831259
Bank_Level_Parallism_Ready = 3.544535
write_to_read_ratio_blp_rw_average = 0.592160
GrpLevelPara = 3.757121 

BW Util details:
bwutil = 0.733720 
total_CMD = 1056370 
util_bw = 775080 
Wasted_Col = 224447 
Wasted_Row = 3903 
Idle = 52940 

BW Util Bottlenecks: 
RCDc_limit = 205710 
RCDWRc_limit = 164177 
WTRc_limit = 302637 
RTWc_limit = 1319653 
CCDLc_limit = 270114 
rwq = 0 
CCDLc_limit_alone = 133393 
WTRc_limit_alone = 270520 
RTWc_limit_alone = 1215049 

Commands details: 
total_CMD = 1056370 
n_nop = 220303 
Read = 398392 
Write = 0 
L2_Alloc = 0 
L2_WB = 376688 
n_act = 114186 
n_pre = 114170 
n_ref = 0 
n_req = 492564 
total_req = 775080 

Dual Bus Interface Util: 
issued_total_row = 228356 
issued_total_col = 775080 
Row_Bus_Util =  0.216170 
CoL_Bus_Util = 0.733720 
Either_Row_CoL_Bus_Util = 0.791453 
Issued_on_Two_Bus_Simul_Util = 0.158438 
issued_two_Eff = 0.200186 
queue_avg = 56.862576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.8626
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1056370 n_nop=220061 n_act=114163 n_pre=114147 n_ref_event=0 n_req=492967 n_rd=398807 n_rd_L2_A=0 n_write=0 n_wr_bk=376640 bw_util=0.7341
n_activity=1006658 dram_eff=0.7703
bk0: 25139a 340889i bk1: 25134a 338368i bk2: 24914a 327884i bk3: 24886a 333626i bk4: 24954a 341036i bk5: 24975a 346980i bk6: 24828a 333205i bk7: 24958a 341841i bk8: 24785a 346372i bk9: 24888a 359554i bk10: 24928a 350975i bk11: 24883a 353137i bk12: 24764a 348349i bk13: 24744a 349772i bk14: 25058a 343673i bk15: 24969a 337355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768417
Row_Buffer_Locality_read = 0.851209
Row_Buffer_Locality_write = 0.417757
Bank_Level_Parallism = 11.866828
Bank_Level_Parallism_Col = 8.791613
Bank_Level_Parallism_Ready = 3.508805
write_to_read_ratio_blp_rw_average = 0.592100
GrpLevelPara = 3.753335 

BW Util details:
bwutil = 0.734068 
total_CMD = 1056370 
util_bw = 775447 
Wasted_Col = 223925 
Wasted_Row = 3581 
Idle = 53417 

BW Util Bottlenecks: 
RCDc_limit = 203362 
RCDWRc_limit = 162853 
WTRc_limit = 303044 
RTWc_limit = 1311331 
CCDLc_limit = 270308 
rwq = 0 
CCDLc_limit_alone = 134354 
WTRc_limit_alone = 270658 
RTWc_limit_alone = 1207763 

Commands details: 
total_CMD = 1056370 
n_nop = 220061 
Read = 398807 
Write = 0 
L2_Alloc = 0 
L2_WB = 376640 
n_act = 114163 
n_pre = 114147 
n_ref = 0 
n_req = 492967 
total_req = 775447 

Dual Bus Interface Util: 
issued_total_row = 228310 
issued_total_col = 775447 
Row_Bus_Util =  0.216127 
CoL_Bus_Util = 0.734068 
Either_Row_CoL_Bus_Util = 0.791682 
Issued_on_Two_Bus_Simul_Util = 0.158513 
issued_two_Eff = 0.200223 
queue_avg = 56.809872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.8099
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1056370 n_nop=221430 n_act=113657 n_pre=113641 n_ref_event=0 n_req=491107 n_rd=396917 n_rd_L2_A=0 n_write=0 n_wr_bk=376760 bw_util=0.7324
n_activity=1006826 dram_eff=0.7684
bk0: 24996a 345167i bk1: 24930a 337662i bk2: 24814a 341552i bk3: 24830a 337996i bk4: 24850a 331296i bk5: 24831a 347862i bk6: 24759a 346507i bk7: 24756a 353487i bk8: 24783a 354479i bk9: 24685a 369256i bk10: 24769a 355653i bk11: 24744a 355709i bk12: 24661a 351503i bk13: 24741a 345405i bk14: 24845a 360808i bk15: 24923a 348578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768570
Row_Buffer_Locality_read = 0.852085
Row_Buffer_Locality_write = 0.416637
Bank_Level_Parallism = 11.777894
Bank_Level_Parallism_Col = 8.731864
Bank_Level_Parallism_Ready = 3.510069
write_to_read_ratio_blp_rw_average = 0.591587
GrpLevelPara = 3.743002 

BW Util details:
bwutil = 0.732392 
total_CMD = 1056370 
util_bw = 773677 
Wasted_Col = 225316 
Wasted_Row = 3742 
Idle = 53635 

BW Util Bottlenecks: 
RCDc_limit = 203579 
RCDWRc_limit = 165355 
WTRc_limit = 305737 
RTWc_limit = 1286809 
CCDLc_limit = 267607 
rwq = 0 
CCDLc_limit_alone = 133756 
WTRc_limit_alone = 273331 
RTWc_limit_alone = 1185364 

Commands details: 
total_CMD = 1056370 
n_nop = 221430 
Read = 396917 
Write = 0 
L2_Alloc = 0 
L2_WB = 376760 
n_act = 113657 
n_pre = 113641 
n_ref = 0 
n_req = 491107 
total_req = 773677 

Dual Bus Interface Util: 
issued_total_row = 227298 
issued_total_col = 773677 
Row_Bus_Util =  0.215169 
CoL_Bus_Util = 0.732392 
Either_Row_CoL_Bus_Util = 0.790386 
Issued_on_Two_Bus_Simul_Util = 0.157175 
issued_two_Eff = 0.198859 
queue_avg = 55.912052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.9121
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1056370 n_nop=219848 n_act=115020 n_pre=115004 n_ref_event=0 n_req=492145 n_rd=397989 n_rd_L2_A=0 n_write=0 n_wr_bk=376624 bw_util=0.7333
n_activity=1006911 dram_eff=0.7693
bk0: 25103a 335213i bk1: 25005a 342771i bk2: 24863a 332438i bk3: 24843a 331334i bk4: 24897a 338118i bk5: 24941a 343959i bk6: 24801a 339083i bk7: 24910a 344670i bk8: 24774a 353402i bk9: 24825a 366591i bk10: 24814a 349309i bk11: 24858a 341877i bk12: 24720a 352697i bk13: 24720a 348753i bk14: 24976a 339800i bk15: 24939a 340524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766288
Row_Buffer_Locality_read = 0.850493
Row_Buffer_Locality_write = 0.410362
Bank_Level_Parallism = 11.858649
Bank_Level_Parallism_Col = 8.765676
Bank_Level_Parallism_Ready = 3.518982
write_to_read_ratio_blp_rw_average = 0.592725
GrpLevelPara = 3.748592 

BW Util details:
bwutil = 0.733278 
total_CMD = 1056370 
util_bw = 774613 
Wasted_Col = 224681 
Wasted_Row = 3647 
Idle = 53429 

BW Util Bottlenecks: 
RCDc_limit = 204352 
RCDWRc_limit = 167130 
WTRc_limit = 301044 
RTWc_limit = 1303661 
CCDLc_limit = 264052 
rwq = 0 
CCDLc_limit_alone = 132166 
WTRc_limit_alone = 270313 
RTWc_limit_alone = 1202506 

Commands details: 
total_CMD = 1056370 
n_nop = 219848 
Read = 397989 
Write = 0 
L2_Alloc = 0 
L2_WB = 376624 
n_act = 115020 
n_pre = 115004 
n_ref = 0 
n_req = 492145 
total_req = 774613 

Dual Bus Interface Util: 
issued_total_row = 230024 
issued_total_col = 774613 
Row_Bus_Util =  0.217749 
CoL_Bus_Util = 0.733278 
Either_Row_CoL_Bus_Util = 0.791884 
Issued_on_Two_Bus_Simul_Util = 0.159144 
issued_two_Eff = 0.200969 
queue_avg = 56.182774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.1828

========= L2 cache stats =========
L2_cache_bank[0]: Access = 522264, Miss = 388418, Miss_rate = 0.744, Pending_hits = 8474, Reservation_fails = 0
L2_cache_bank[1]: Access = 522264, Miss = 388423, Miss_rate = 0.744, Pending_hits = 7911, Reservation_fails = 0
L2_cache_bank[2]: Access = 522264, Miss = 388292, Miss_rate = 0.743, Pending_hits = 8837, Reservation_fails = 0
L2_cache_bank[3]: Access = 522264, Miss = 388445, Miss_rate = 0.744, Pending_hits = 8677, Reservation_fails = 0
L2_cache_bank[4]: Access = 522264, Miss = 388983, Miss_rate = 0.745, Pending_hits = 7621, Reservation_fails = 0
L2_cache_bank[5]: Access = 522264, Miss = 389181, Miss_rate = 0.745, Pending_hits = 8049, Reservation_fails = 0
L2_cache_bank[6]: Access = 522264, Miss = 388959, Miss_rate = 0.745, Pending_hits = 7724, Reservation_fails = 0
L2_cache_bank[7]: Access = 522264, Miss = 388881, Miss_rate = 0.745, Pending_hits = 8043, Reservation_fails = 0
L2_cache_bank[8]: Access = 522264, Miss = 388969, Miss_rate = 0.745, Pending_hits = 7747, Reservation_fails = 0
L2_cache_bank[9]: Access = 522264, Miss = 389168, Miss_rate = 0.745, Pending_hits = 7249, Reservation_fails = 0
L2_cache_bank[10]: Access = 522264, Miss = 388958, Miss_rate = 0.745, Pending_hits = 8518, Reservation_fails = 0
L2_cache_bank[11]: Access = 522264, Miss = 388786, Miss_rate = 0.744, Pending_hits = 8954, Reservation_fails = 0
L2_cache_bank[12]: Access = 522264, Miss = 388404, Miss_rate = 0.744, Pending_hits = 7962, Reservation_fails = 0
L2_cache_bank[13]: Access = 522264, Miss = 388204, Miss_rate = 0.743, Pending_hits = 8581, Reservation_fails = 0
L2_cache_bank[14]: Access = 522264, Miss = 388578, Miss_rate = 0.744, Pending_hits = 8368, Reservation_fails = 0
L2_cache_bank[15]: Access = 522264, Miss = 388591, Miss_rate = 0.744, Pending_hits = 8384, Reservation_fails = 0
L2_cache_bank[16]: Access = 522372, Miss = 388333, Miss_rate = 0.743, Pending_hits = 9043, Reservation_fails = 0
L2_cache_bank[17]: Access = 522372, Miss = 388408, Miss_rate = 0.744, Pending_hits = 9070, Reservation_fails = 0
L2_cache_bank[18]: Access = 522369, Miss = 388428, Miss_rate = 0.744, Pending_hits = 9034, Reservation_fails = 0
L2_cache_bank[19]: Access = 522369, Miss = 388176, Miss_rate = 0.743, Pending_hits = 8810, Reservation_fails = 0
L2_cache_bank[20]: Access = 522369, Miss = 388827, Miss_rate = 0.744, Pending_hits = 9024, Reservation_fails = 0
L2_cache_bank[21]: Access = 522369, Miss = 389061, Miss_rate = 0.745, Pending_hits = 9083, Reservation_fails = 0
L2_cache_bank[22]: Access = 522372, Miss = 388571, Miss_rate = 0.744, Pending_hits = 7890, Reservation_fails = 0
L2_cache_bank[23]: Access = 522372, Miss = 388731, Miss_rate = 0.744, Pending_hits = 7878, Reservation_fails = 0
L2_cache_bank[24]: Access = 522372, Miss = 388690, Miss_rate = 0.744, Pending_hits = 9373, Reservation_fails = 0
L2_cache_bank[25]: Access = 522372, Miss = 388591, Miss_rate = 0.744, Pending_hits = 9339, Reservation_fails = 0
L2_cache_bank[26]: Access = 522369, Miss = 388983, Miss_rate = 0.745, Pending_hits = 8422, Reservation_fails = 0
L2_cache_bank[27]: Access = 522369, Miss = 388894, Miss_rate = 0.744, Pending_hits = 9213, Reservation_fails = 0
L2_cache_bank[28]: Access = 522369, Miss = 388224, Miss_rate = 0.743, Pending_hits = 9106, Reservation_fails = 0
L2_cache_bank[29]: Access = 522369, Miss = 388199, Miss_rate = 0.743, Pending_hits = 9387, Reservation_fails = 0
L2_cache_bank[30]: Access = 522372, Miss = 388707, Miss_rate = 0.744, Pending_hits = 9163, Reservation_fails = 0
L2_cache_bank[31]: Access = 522372, Miss = 388789, Miss_rate = 0.744, Pending_hits = 8860, Reservation_fails = 0
L2_cache_bank[32]: Access = 522369, Miss = 388313, Miss_rate = 0.743, Pending_hits = 9094, Reservation_fails = 0
L2_cache_bank[33]: Access = 522369, Miss = 388415, Miss_rate = 0.744, Pending_hits = 8974, Reservation_fails = 0
L2_cache_bank[34]: Access = 522372, Miss = 388366, Miss_rate = 0.743, Pending_hits = 8564, Reservation_fails = 0
L2_cache_bank[35]: Access = 522372, Miss = 388267, Miss_rate = 0.743, Pending_hits = 8212, Reservation_fails = 0
L2_cache_bank[36]: Access = 522372, Miss = 389094, Miss_rate = 0.745, Pending_hits = 8058, Reservation_fails = 0
L2_cache_bank[37]: Access = 522372, Miss = 389177, Miss_rate = 0.745, Pending_hits = 8086, Reservation_fails = 0
L2_cache_bank[38]: Access = 522369, Miss = 388766, Miss_rate = 0.744, Pending_hits = 7585, Reservation_fails = 0
L2_cache_bank[39]: Access = 522369, Miss = 388778, Miss_rate = 0.744, Pending_hits = 7604, Reservation_fails = 0
L2_cache_bank[40]: Access = 522369, Miss = 389065, Miss_rate = 0.745, Pending_hits = 7715, Reservation_fails = 0
L2_cache_bank[41]: Access = 522369, Miss = 388938, Miss_rate = 0.745, Pending_hits = 7513, Reservation_fails = 0
L2_cache_bank[42]: Access = 522372, Miss = 388929, Miss_rate = 0.745, Pending_hits = 8343, Reservation_fails = 0
L2_cache_bank[43]: Access = 522372, Miss = 388942, Miss_rate = 0.745, Pending_hits = 8457, Reservation_fails = 0
L2_cache_bank[44]: Access = 522372, Miss = 388215, Miss_rate = 0.743, Pending_hits = 8120, Reservation_fails = 0
L2_cache_bank[45]: Access = 522372, Miss = 388201, Miss_rate = 0.743, Pending_hits = 8354, Reservation_fails = 0
L2_cache_bank[46]: Access = 522369, Miss = 388734, Miss_rate = 0.744, Pending_hits = 8061, Reservation_fails = 0
L2_cache_bank[47]: Access = 522369, Miss = 388791, Miss_rate = 0.744, Pending_hits = 8238, Reservation_fails = 0
L2_cache_bank[48]: Access = 522264, Miss = 388694, Miss_rate = 0.744, Pending_hits = 8764, Reservation_fails = 0
L2_cache_bank[49]: Access = 522264, Miss = 388637, Miss_rate = 0.744, Pending_hits = 8685, Reservation_fails = 0
L2_cache_bank[50]: Access = 522264, Miss = 388381, Miss_rate = 0.744, Pending_hits = 8598, Reservation_fails = 0
L2_cache_bank[51]: Access = 522264, Miss = 388439, Miss_rate = 0.744, Pending_hits = 8870, Reservation_fails = 0
L2_cache_bank[52]: Access = 522264, Miss = 388908, Miss_rate = 0.745, Pending_hits = 9036, Reservation_fails = 0
L2_cache_bank[53]: Access = 522264, Miss = 389119, Miss_rate = 0.745, Pending_hits = 8860, Reservation_fails = 0
L2_cache_bank[54]: Access = 522264, Miss = 388606, Miss_rate = 0.744, Pending_hits = 8617, Reservation_fails = 0
L2_cache_bank[55]: Access = 522264, Miss = 388556, Miss_rate = 0.744, Pending_hits = 8474, Reservation_fails = 0
L2_cache_bank[56]: Access = 522264, Miss = 388824, Miss_rate = 0.744, Pending_hits = 8736, Reservation_fails = 0
L2_cache_bank[57]: Access = 522264, Miss = 388960, Miss_rate = 0.745, Pending_hits = 8437, Reservation_fails = 0
L2_cache_bank[58]: Access = 522264, Miss = 389281, Miss_rate = 0.745, Pending_hits = 8665, Reservation_fails = 0
L2_cache_bank[59]: Access = 522264, Miss = 388918, Miss_rate = 0.745, Pending_hits = 9239, Reservation_fails = 0
L2_cache_bank[60]: Access = 522264, Miss = 388205, Miss_rate = 0.743, Pending_hits = 8870, Reservation_fails = 0
L2_cache_bank[61]: Access = 522264, Miss = 388104, Miss_rate = 0.743, Pending_hits = 8967, Reservation_fails = 0
L2_cache_bank[62]: Access = 522264, Miss = 388707, Miss_rate = 0.744, Pending_hits = 8114, Reservation_fails = 0
L2_cache_bank[63]: Access = 522264, Miss = 388674, Miss_rate = 0.744, Pending_hits = 7947, Reservation_fails = 0
L2_total_cache_accesses = 33428304
L2_total_cache_misses = 24874856
L2_total_cache_miss_rate = 0.7441
L2_total_cache_pending_hits = 543651
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8009797
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 543651
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3233510
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9499266
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3035520
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9106560
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21286224
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12142080
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.171
L2_cache_fill_port_util = 0.157

icnt_total_pkts_mem_to_simt=33428304
icnt_total_pkts_simt_to_mem=33428304
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 33428304
Req_Network_cycles = 1267646
Req_Network_injected_packets_per_cycle =      26.3704 
Req_Network_conflicts_per_cycle =      25.0130
Req_Network_conflicts_per_cycle_util =      26.0187
Req_Bank_Level_Parallism =      27.4307
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      16.5302
Req_Network_out_buffer_full_per_cycle =       0.1794
Req_Network_out_buffer_avg_util =      59.2084

Reply_Network_injected_packets_num = 33428304
Reply_Network_cycles = 1267646
Reply_Network_injected_packets_per_cycle =       26.3704
Reply_Network_conflicts_per_cycle =        8.6841
Reply_Network_conflicts_per_cycle_util =       9.0416
Reply_Bank_Level_Parallism =      27.4559
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.2922
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3296
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 47 min, 20 sec (6440 sec)
gpgpu_simulation_rate = 539475 (inst/sec)
gpgpu_simulation_rate = 196 (cycle/sec)
gpgpu_silicon_slowdown = 6122448x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ec4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ec8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6df91ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6df91ef0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ecc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ed0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ed4..

GPGPU-Sim PTX: cudaLaunch for 0x0x555d14187cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z24block2D_hybrid_coarsen_xffPfS_iii 
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (8,128,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 64 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 65 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 66 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 67 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 68 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 69 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 70 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 71 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 72 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 73 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 74 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 75 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 76 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 77 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 78 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 79 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 30 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 31 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 32 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 33 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 34 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 35 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 36 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 37 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 38 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 39 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 40 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 41 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 42 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 43 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 44 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 45 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 46 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 47 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 48 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 49 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 50 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 51 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 52 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 53 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 54 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 55 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 56 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 57 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 58 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 59 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 60 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 61 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 62 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 63 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 7: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 7 
gpu_sim_cycle = 212145
gpu_sim_insn = 579037448
gpu_ipc =    2729.4419
gpu_tot_sim_cycle = 1479791
gpu_tot_sim_insn = 4053262136
gpu_tot_ipc =    2739.0774
gpu_tot_issued_cta = 7168
gpu_occupancy = 78.4925% 
gpu_tot_occupancy = 78.4460% 
max_total_param_size = 0
gpu_stall_dramfull = 21318498
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      26.2622
partiton_level_parallism_total  =      26.3549
partiton_level_parallism_util =      27.4627
partiton_level_parallism_util_total  =      27.5081
L2_BW  =    1008.4666 GB/Sec
L2_BW_total  =    1012.0267 GB/Sec
gpu_total_sim_rate=539069

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 472372, Miss = 472372, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 494568, Miss = 494568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 494568, Miss = 494568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 494568, Miss = 494568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 494568, Miss = 494568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 494568, Miss = 494568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 494568, Miss = 494568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 472372, Miss = 472372, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 473426, Miss = 473426, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 495684, Miss = 495684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 495684, Miss = 495684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 495684, Miss = 495684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 495684, Miss = 495684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 495684, Miss = 495684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 495684, Miss = 495684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 473426, Miss = 473426, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 473426, Miss = 473426, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 495684, Miss = 495684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 495684, Miss = 495684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 495684, Miss = 495684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 495684, Miss = 495684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 495684, Miss = 495684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 495684, Miss = 495684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 473426, Miss = 473426, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 473426, Miss = 473426, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 495684, Miss = 495684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 495684, Miss = 495684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 495684, Miss = 495684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 495684, Miss = 495684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 495684, Miss = 495684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 495684, Miss = 495684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 473426, Miss = 473426, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 473426, Miss = 473426, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 495684, Miss = 495684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 495684, Miss = 495684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 495684, Miss = 495684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 495684, Miss = 495684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 495684, Miss = 495684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 495684, Miss = 495684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 473426, Miss = 473426, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 472372, Miss = 472372, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 494568, Miss = 494568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 494568, Miss = 494568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 494568, Miss = 494568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 494568, Miss = 494568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 494568, Miss = 494568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 494568, Miss = 494568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 472372, Miss = 472372, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 468154, Miss = 468154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 490164, Miss = 490164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 490164, Miss = 490164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 490164, Miss = 490164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 490164, Miss = 490164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 490164, Miss = 490164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 490164, Miss = 490164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 468154, Miss = 468154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 467100, Miss = 467100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 489048, Miss = 489048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 489048, Miss = 489048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 489048, Miss = 489048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 489048, Miss = 489048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 489048, Miss = 489048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 489048, Miss = 489048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 467100, Miss = 467100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 467100, Miss = 467100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 489048, Miss = 489048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 489048, Miss = 489048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 489048, Miss = 489048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 489048, Miss = 489048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 489048, Miss = 489048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 489048, Miss = 489048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 467100, Miss = 467100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 468154, Miss = 468154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 490164, Miss = 490164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 490164, Miss = 490164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 490164, Miss = 490164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 490164, Miss = 490164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 490164, Miss = 490164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 490164, Miss = 490164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 468154, Miss = 468154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 38999688
	L1D_total_cache_misses = 38999688
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.221
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 24833928
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14165760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24833928
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 14165760

Total_core_cache_fail_stats:
ctas_completed 7168, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 
distro:
30249, 36449, 36449, 38185, 37317, 36449, 36449, 38185, 37317, 36449, 36449, 38185, 37317, 36449, 36449, 38185, 37317, 36449, 36449, 38185, 37317, 36449, 36449, 38185, 37317, 36449, 36449, 38185, 37317, 36449, 36449, 38185, 37317, 36449, 36449, 38185, 37317, 36449, 36449, 38185, 37317, 36449, 36449, 38185, 37317, 36449, 36449, 38185, 31986, 31242, 31242, 32730, 
gpgpu_n_tot_thrd_icount = 5012789376
gpgpu_n_tot_w_icount = 156649668
gpgpu_n_stall_shd_mem = 26925696
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24833928
gpgpu_n_mem_write_global = 14165760
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 176759632
gpgpu_n_store_insn = 112883400
gpgpu_n_shmem_insn = 736308888
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6422528
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 26925696
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26440422	W0_Idle:954895	W0_Scoreboard:266366423	W1:13944420	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:17595228	W32:125110020
single_issue_nums: WS0:39282418	WS1:38601472	WS2:38601472	WS3:40164306	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 198671424 {8:24833928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 566630400 {40:14165760,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 993357120 {40:24833928,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 113326080 {8:14165760,}
maxmflatency = 4467 
max_icnt2mem_latency = 3361 
maxmrqlatency = 1697 
max_icnt2sh_latency = 293 
averagemflatency = 682 
avg_icnt2mem_latency = 215 
avg_mrq_latency = 146 
avg_icnt2sh_latency = 5 
mrq_lat_table:831537 	611923 	513560 	732282 	1221030 	2841221 	3211829 	4693617 	3402807 	313820 	1162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8993959 	8429305 	13168475 	7914373 	493568 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	10251909 	7080430 	4474612 	5474179 	6724614 	4174939 	812317 	6688 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	24007703 	8602562 	4427976 	1584053 	281436 	68714 	26886 	358 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	98 	77 	2667 	32 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        60 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        60        60        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        62        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        60        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      5854      5855      5890      5889      6090      6077      6136      6179      6348      6362      6477      6556      6634      6635      6903      6836 
dram[1]:      5854      5855      5890      8162      8002      6077      6136      6179      6348      6362      6466      6506      6602      6632      6971      6844 
dram[2]:      5854      5855      5890      5889      6083      6070      6116      6154      6353      6310      6441      6443      6623      6694      6863      6934 
dram[3]:      5854      5855      5890      5889      6083      6070      6116      6154      6339      6310      6456      6422      6654      6689      6886      6911 
dram[4]:      5854      5855      5890      5889      6078      6080      6185      6186      6366      6387      6514      6492      6628      6579      6848      6920 
dram[5]:      5854      5855      5890      5889      6078      6080      6185      6186      6383      7949      6539      6521      6609      6594      6825      6860 
dram[6]:      5854      5855      5890      5889      6078      6080      6185      6206      6342      6369      6460      6497      6635      6617      6888      6874 
dram[7]:      5854      5855      5890      5889      6078      6080      6185      6206      6350      6351      6504      6480      6610      6651      7063      6822 
dram[8]:      5849      5852      5874      5876      6105      6106      6120      6137      6320      6340      6496      6590      6656      6648      6885      6882 
dram[9]:      5849      5852      5874      5876      6105      6106      6120      6137      6320      6340      6485      7964      6623      6663      6945      6824 
dram[10]:      5849      5852     10073      5876      6112      6105      6113      6123      6324      6304      6883      6467      6588      6658      6790      6947 
dram[11]:      5849      5852      5874      5876      6112      6105      6113      6123      6305      6300      6490      6506      6647      6711      6858      6952 
dram[12]:      5849      5852      5874      7512      6385      6077      6164      6134      6322      6369      7026      6518      6635      6606      6788      6887 
dram[13]:      5849      5852      5874      5876      6076      6077      6164      6134      6323      6340      6512      6545      6624      6603      6713      6845 
dram[14]:      5849      5852      5874      5876      6076      6077      6146      6147      6443      6346      6482      6515      6659      6678      6772      6821 
dram[15]:      5849      5852      5874      5876      6076      6077      6146      6147      6461      6345      6522      6524      6636      6692      6736      6788 
dram[16]:      5864      5865      5889      5884      6033      6024      6137      6178      6322      6666      6454      6530      6606      6608      6862      6832 
dram[17]:      5864      5865      5889      5884      6033      6024      6137      6178      6304      6347      6464      8444      6585      6612      6896      6797 
dram[18]:      5864      5865      5889      5884      6033      6029      6140      6159      6338      6300      6431      6455      6563      6652      6806      6927 
dram[19]:      5864      5865      5889      5884      6388      6029      6140      6159      6300      6302      6437      6430      6654      6732      6839      6929 
dram[20]:      5864      5865      5889      5884      6029      6016      6170      6171      6314      6352      6497      6480      6592      6633      6814      6958 
dram[21]:      5864      5865      5889      5884      6029      6016      6170      6171      6327      6344      6550      6513      6580      6600      6753      6909 
dram[22]:      5864      5865      5889      5884      6029      6016      6143      6189      7501      6334      6458      6470      6602      6639      6827      6870 
dram[23]:      5864      5865      5889      5884      6029      6016      6143      6189      6327      6333      6488      6467      6602      6652      6747      6813 
dram[24]:      5859      5860      5880      5877      6060      6042      6104      6125      6308      7599      6504      6582      6663      6626      6930      6891 
dram[25]:      5859      5860      5880      5877      6060      6042      6104      6125      6306      6354      6464      6515      6676      6626      6981      6862 
dram[26]:      5859      5860      5880      5877      6060      6062      6102      6123      6341      6304      6440      6467      6650      6651      6836      6924 
dram[27]:      5859      5860      5880      5877      6060      6763      6102      6123      6304      6305      6494      6444      6640      6675      6882      6854 
dram[28]:      5859      5860      5880      5877      6008      6002      6117      6113      6386      6358      6498      6500      6629      6614      6858      6873 
dram[29]:      5859      5860      5880      5877      6008      7388      6117      6113      6381      7711      6500      6513      6622      6576      6802      6938 
dram[30]:      6458      5860      5880      5877      6008      6002      6131      6118      6318      6320      6483      6484      6725      6664      6850      6887 
dram[31]:      5859      5860      5880      5877      6008      6002      6131      6118      6338      6339      6491      6478      6615      6657      6833      6870 
average row accesses per activate:
dram[0]:  4.182339  4.306488  4.188704  4.161197  4.285220  4.364089  4.165175  4.281727  4.340010  4.419041  4.416266  4.386122  4.400690  4.375903  4.395887  4.268013 
dram[1]:  4.156761  4.246377  4.188829  4.141983  4.263346  4.297740  4.192154  4.275513  4.349575  4.453707  4.361866  4.397445  4.413554  4.365726  4.383668  4.308806 
dram[2]:  4.181214  4.258619  4.182178  4.161794  4.266091  4.339288  4.192079  4.251595  4.326688  4.415786  4.422878  4.378697  4.372908  4.364812  4.332812  4.246442 
dram[3]:  4.201779  4.279290  4.253464  4.194030  4.350206  4.353688  4.182951  4.277844  4.393137  4.480185  4.379819  4.422077  4.411816  4.395652  4.383005  4.307553 
dram[4]:  4.192151  4.249530  4.214889  4.146574  4.292025  4.296513  4.216743  4.254677  4.327778  4.463800  4.394576  4.415364  4.409881  4.399779  4.416289  4.306417 
dram[5]:  4.210150  4.283193  4.172605  4.152719  4.322077  4.384550  4.204894  4.277500  4.300877  4.380471  4.413060  4.366019  4.397447  4.406992  4.423602  4.289968 
dram[6]:  4.225867  4.277995  4.217422  4.181702  4.360350  4.328356  4.275283  4.282308  4.337327  4.522762  4.417877  4.437716  4.407791  4.377740  4.436175  4.344035 
dram[7]:  4.235447  4.304592  4.189510  4.144242  4.257464  4.362500  4.193005  4.284846  4.298440  4.439653  4.404569  4.420281  4.451263  4.340211  4.357264  4.249970 
dram[8]:  4.169270  4.249054  4.164834  4.166551  4.270659  4.340711  4.159170  4.289348  4.308285  4.402578  4.359484  4.394356  4.413486  4.306969  4.343065  4.262610 
dram[9]:  4.141253  4.223228  4.164811  4.169895  4.240151  4.330999  4.183386  4.236668  4.333374  4.423015  4.331436  4.331434  4.401158  4.406258  4.351942  4.281577 
dram[10]:  4.179233  4.228216  4.183361  4.170715  4.228272  4.370303  4.141523  4.231618  4.313718  4.330361  4.354772  4.333897  4.377889  4.350511  4.321695  4.220712 
dram[11]:  4.214698  4.266414  4.181427  4.191418  4.241514  4.293843  4.242950  4.262097  4.349539  4.446030  4.373535  4.416081  4.413151  4.391288  4.368850  4.272521 
dram[12]:  4.170570  4.224933  4.145903  4.121337  4.209248  4.186924  4.204657  4.205401  4.278380  4.404888  4.349599  4.331640  4.344702  4.413343  4.345312  4.205065 
dram[13]:  4.186391  4.256792  4.177932  4.194247  4.295574  4.340174  4.193398  4.307619  4.318685  4.404503  4.375837  4.369446  4.378649  4.416133  4.353597  4.275470 
dram[14]:  4.161302  4.237372  4.204963  4.190593  4.227396  4.338778  4.237376  4.254263  4.324982  4.380486  4.355745  4.422288  4.374067  4.345280  4.372408  4.266874 
dram[15]:  4.175114  4.233121  4.158798  4.134840  4.236460  4.331725  4.171933  4.267243  4.300995  4.390933  4.368927  4.323692  4.406669  4.328497  4.324539  4.240941 
dram[16]:  4.214404  4.244006  4.211507  4.175014  4.255279  4.345232  4.192577  4.298554  4.378074  4.423865  4.395160  4.420786  4.414134  4.358896  4.352200  4.225199 
dram[17]:  4.215390  4.251627  4.209221  4.182125  4.261066  4.334785  4.263577  4.356900  4.310308  4.424635  4.355848  4.414279  4.434389  4.392708  4.379264  4.311836 
dram[18]:  4.179221  4.263058  4.211424  4.176375  4.230272  4.344357  4.188644  4.286715  4.310908  4.390015  4.386789  4.395688  4.397079  4.383588  4.346330  4.223614 
dram[19]:  4.206511  4.272156  4.272404  4.206664  4.306585  4.307988  4.236293  4.281856  4.332007  4.488483  4.410316  4.416584  4.408010  4.425219  4.391799  4.294344 
dram[20]:  4.205354  4.243380  4.208465  4.147343  4.265020  4.282956  4.265986  4.247406  4.310237  4.463953  4.400270  4.428783  4.365610  4.401103  4.376158  4.296141 
dram[21]:  4.192407  4.267834  4.212612  4.171875  4.277354  4.376519  4.201331  4.279858  4.320848  4.417485  4.384192  4.443194  4.428924  4.358516  4.339969  4.262901 
dram[22]:  4.206287  4.247024  4.236193  4.199137  4.278573  4.307655  4.247252  4.299928  4.321622  4.467107  4.371021  4.424138  4.422877  4.363525  4.395560  4.305928 
dram[23]:  4.193801  4.339639  4.165838  4.147756  4.262465  4.402790  4.180960  4.274638  4.321678  4.400735  4.416852  4.403367  4.410569  4.374893  4.378260  4.253809 
dram[24]:  4.195533  4.284222  4.182443  4.162589  4.269596  4.391968  4.177135  4.287079  4.336930  4.396446  4.436874  4.438010  4.398350  4.395443  4.354094  4.288697 
dram[25]:  4.186864  4.270174  4.189442  4.162557  4.280892  4.355210  4.262832  4.319151  4.315214  4.451171  4.394578  4.427157  4.412928  4.395134  4.373232  4.296947 
dram[26]:  4.178787  4.239765  4.161514  4.164563  4.224689  4.340039  4.127775  4.244190  4.266715  4.363316  4.384728  4.341148  4.339195  4.298159  4.295238  4.229677 
dram[27]:  4.181882  4.273953  4.145792  4.152016  4.247753  4.267490  4.163974  4.247634  4.308590  4.432714  4.381249  4.365809  4.341677  4.298353  4.372124  4.322694 
dram[28]:  4.246867  4.254387  4.235356  4.149096  4.303135  4.289204  4.241722  4.305846  4.311645  4.494792  4.416831  4.403168  4.415421  4.398921  4.398385  4.346135 
dram[29]:  4.240584  4.303412  4.186955  4.191886  4.290991  4.368848  4.185526  4.276341  4.288623  4.438558  4.445599  4.405985  4.370989  4.418705  4.368510  4.267025 
dram[30]:  4.212381  4.255962  4.210156  4.171352  4.261096  4.300240  4.278984  4.268754  4.348496  4.508079  4.412982  4.415895  4.394704  4.347673  4.399093  4.325348 
dram[31]:  4.224298  4.248910  4.191747  4.129210  4.240123  4.308438  4.185306  4.238813  4.316253  4.489985  4.365352  4.395420  4.370049  4.376026  4.327483  4.252112 
average row locality = 18374788/4271997 = 4.301218
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     29080     29144     28996     28992     28981     28982     28939     29003     28851     28928     28925     28922     28830     28837     29003     29040 
dram[1]:     29197     29141     28951     28994     28950     29031     28904     28969     28891     28840     28916     28895     28786     28820     29066     29045 
dram[2]:     29207     29304     29056     29117     29149     29036     28988     29099     28914     29009     28932     29055     28892     28873     29091     29130 
dram[3]:     29229     29257     29021     29075     29013     29096     29022     29056     28937     28931     28986     28978     28869     28878     29099     29076 
dram[4]:     29320     29290     29064     29120     29039     29061     29016     29047     28920     28925     29061     28948     28896     28894     29153     29157 
dram[5]:     29248     29272     29168     29083     29059     29067     29024     29039     28919     29024     28974     29060     28913     28897     29082     29197 
dram[6]:     29265     29281     29037     29127     29027     29037     28998     29031     28921     28864     28966     28922     28854     28845     29107     29040 
dram[7]:     29198     29197     29048     29026     29023     29032     28949     29037     28901     28916     28951     28958     28848     28856     29024     29072 
dram[8]:     29057     29032     29081     29086     28956     28973     28986     29025     28875     28952     28876     28899     28829     28821     28946     28983 
dram[9]:     29060     29030     29010     29068     28936     28967     29009     29016     28929     28922     28864     28821     28831     28873     28958     28953 
dram[10]:     29162     29161     29105     29165     29045     29024     29046     29134     28944     29033     28909     28950     28891     28895     28991     29027 
dram[11]:     29088     29098     29039     29150     28953     29013     29064     29042     28966     28929     28921     28901     28871     28886     28977     28990 
dram[12]:     29083     29124     29082     29113     28958     29013     29036     29083     29005     28964     28918     28896     28890     28947     29008     29017 
dram[13]:     29163     29146     29258     29123     29005     29038     29061     29182     28967     29089     29014     28981     28937     28959     29048     29035 
dram[14]:     29098     29088     29032     29105     28953     28953     29022     29035     28995     28929     28913     28881     28856     28862     28946     28972 
dram[15]:     29132     29096     29216     29139     28994     28994     29013     29105     28963     29017     28968     28961     28906     28898     28991     29014 
dram[16]:     29077     29038     29043     29035     28961     28992     29029     29070     28880     28940     28871     28853     28819     28795     29002     28938 
dram[17]:     29042     29024     29074     29094     28902     28922     28982     28975     28970     28912     28883     28832     28817     28883     28920     28994 
dram[18]:     29171     29179     29155     29166     29062     29078     29033     29212     28982     29055     28954     28967     28915     28890     29100     29028 
dram[19]:     29122     29110     29104     29219     28995     28956     29031     29094     29011     28949     28916     28877     28865     28927     28980     28977 
dram[20]:     29136     29158     29206     29164     29010     29018     29058     29131     29044     29073     28957     28902     28896     29009     28997     29018 
dram[21]:     29213     29183     29237     29151     28982     29091     29085     29226     28968     29067     28976     29024     28982     28927     29070     29062 
dram[22]:     29050     29137     29162     29129     28952     28934     29044     29067     29005     28950     28921     28861     28824     28887     28936     28954 
dram[23]:     29185     29124     29149     29155     28996     29068     28983     29102     28942     28997     28941     28922     28897     28891     29022     29021 
dram[24]:     29200     29188     29025     29004     29042     29063     28952     29005     28870     28968     28972     28956     28809     28792     29101     29063 
dram[25]:     29148     29139     28973     29062     28985     28994     28900     28944     28974     28833     28922     28859     28804     28875     28977     29067 
dram[26]:     29302     29250     29046     29065     29061     29118     29000     29084     28898     28987     28979     29007     28872     28821     29175     29071 
dram[27]:     29199     29228     29026     29052     29009     29022     28939     29007     28905     28869     28932     28893     28828     28854     29016     29075 
dram[28]:     29241     29224     29046     29119     29048     29079     28970     28984     29003     28917     28987     28937     28830     28955     29041     29189 
dram[29]:     29355     29306     29112     29063     29104     29130     29023     29148     28905     29032     29047     29007     28919     28864     29193     29101 
dram[30]:     29183     29151     29013     29017     28995     29000     28983     28958     28937     28813     28915     28869     28784     28872     28978     29066 
dram[31]:     29282     29173     29062     29032     29042     29081     28994     29094     28895     28953     28945     28978     28840     28835     29091     29057 
total dram reads = 14854404
bank skew: 29355/28784 = 1.02
chip skew: 465309/463226 = 1.00
number of total write accesses:
dram[0]:     26716     27588     27588     27560     27648     27668     27576     27580     27608     27624     27652     27668     27632     27604     27628     26716 
dram[1]:     26720     27592     27588     27552     27636     27644     27588     27576     27624     27604     27632     27636     27608     27584     27608     26700 
dram[2]:     26688     27560     27576     27580     27632     27660     27568     27580     27592     27636     27644     27664     27636     27604     27624     26704 
dram[3]:     26684     27612     27564     27572     27644     27636     27588     27580     27644     27624     27644     27664     27608     27628     27612     26724 
dram[4]:     26712     27596     27556     27572     27644     27672     27592     27552     27656     27588     27652     27672     27596     27628     27624     26724 
dram[5]:     26692     27564     27600     27568     27620     27668     27560     27568     27612     27636     27652     27664     27652     27604     27616     26720 
dram[6]:     26704     27592     27548     27560     27644     27640     27572     27556     27656     27608     27664     27668     27608     27632     27588     26724 
dram[7]:     26688     27588     27592     27552     27640     27660     27588     27600     27620     27648     27644     27668     27636     27612     27624     26732 
dram[8]:     26828     27592     27596     27552     27636     27664     27564     27576     27604     27628     27644     27660     27628     27604     27624     26712 
dram[9]:     26832     27588     27596     27556     27624     27644     27588     27576     27632     27600     27620     27636     27608     27588     27608     26696 
dram[10]:     26800     27572     27588     27580     27632     27652     27560     27576     27612     27636     27636     27652     27628     27604     27620     26704 
dram[11]:     26796     27608     27568     27568     27636     27620     27580     27584     27636     27624     27628     27636     27608     27612     27600     26708 
dram[12]:     26852     27608     27568     27564     27636     27660     27588     27560     27648     27620     27656     27672     27624     27628     27624     26736 
dram[13]:     26824     27568     27608     27572     27624     27664     27556     27560     27616     27636     27664     27656     27644     27600     27616     26712 
dram[14]:     26840     27600     27564     27552     27632     27628     27576     27552     27644     27596     27652     27652     27608     27616     27596     26728 
dram[15]:     26812     27576     27596     27568     27640     27664     27596     27608     27612     27656     27656     27668     27628     27612     27628     26728 
dram[16]:     26712     27584     27592     27564     27644     27668     27572     27584     27608     27644     27640     27680     27636     27600     27632     26840 
dram[17]:     26700     27592     27592     27556     27632     27620     27584     27564     27636     27604     27636     27624     27608     27600     27592     26832 
dram[18]:     26680     27580     27596     27588     27632     27660     27572     27580     27608     27632     27632     27660     27632     27608     27620     26832 
dram[19]:     26668     27600     27564     27564     27636     27632     27588     27580     27640     27620     27636     27660     27624     27616     27604     26836 
dram[20]:     26724     27592     27560     27572     27640     27664     27600     27548     27648     27608     27656     27672     27608     27616     27620     26852 
dram[21]:     26696     27572     27612     27576     27620     27676     27564     27584     27632     27636     27652     27668     27640     27600     27616     26832 
dram[22]:     26696     27596     27552     27548     27644     27640     27568     27556     27648     27612     27668     27668     27616     27628     27604     26848 
dram[23]:     26688     27580     27592     27556     27644     27664     27592     27596     27608     27652     27660     27668     27632     27600     27624     26844 
dram[24]:     26704     27592     27592     27560     27632     27664     27568     27580     27604     27628     27636     27648     27640     27596     27612     26716 
dram[25]:     26716     27588     27588     27560     27624     27624     27580     27568     27628     27604     27628     27632     27604     27588     27604     26700 
dram[26]:     26676     27576     27588     27584     27632     27652     27564     27576     27616     27640     27640     27664     27636     27604     27620     26696 
dram[27]:     26676     27616     27556     27568     27640     27624     27568     27576     27632     27612     27644     27644     27616     27616     27604     26712 
dram[28]:     26716     27600     27564     27564     27636     27664     27592     27552     27652     27608     27652     27672     27616     27620     27628     26736 
dram[29]:     26692     27560     27600     27580     27624     27652     27572     27572     27620     27628     27636     27660     27640     27604     27616     26712 
dram[30]:     26708     27588     27548     27560     27636     27628     27568     27564     27648     27600     27656     27652     27604     27620     27604     26732 
dram[31]:     26684     27584     27596     27552     27640     27664     27580     27608     27616     27652     27648     27660     27628     27616     27620     26728 
total dram writes = 14081536
bank skew: 27680/26668 = 1.04
chip skew: 440248/439836 = 1.00
average mf latency per bank:
dram[0]:        764       762       767       767       765       765       769       764       767       760       769       770       766       763       771       776
dram[1]:        891       896       897       888       899       895       895       892       893       892       899       905       898       896       904       903
dram[2]:        887       886       885       886       889       885       890       884       889       880       895       892       887       888       898       896
dram[3]:        920       921       921       914       925       921       918       914       919       917       924       921       922       922       928       925
dram[4]:        882       881       875       871       886       879       872       876       873       870       889       888       881       880       892       892
dram[5]:        933       937       918       916       941       935       925       921       921       918       942       939       920       922       943       941
dram[6]:        777       783       771       761       788       777       766       763       763       764       787       783       775       766       791       793
dram[7]:        905       905       894       897       908       901       902       897       899       893       912       912       901       901       916       917
dram[8]:        845       841       850       851       849       845       853       847       850       845       846       849       851       847       850       851
dram[9]:        832       836       837       836       837       831       837       834       839       834       837       840       845       841       843       840
dram[10]:       1019      1019      1030      1030      1023      1019      1033      1027      1040      1025      1025      1026      1037      1036      1028      1027
dram[11]:        848       846       857       851       850       844       856       850       856       849       853       850       859       857       851       853
dram[12]:       1210      1206      1225      1221      1219      1209      1229      1228      1225      1227      1215      1212      1240      1236      1216      1211
dram[13]:        976       973       990       994       982       975      1000       991       997       992       978       976       999      1001       977       979
dram[14]:       1082      1088      1102      1092      1090      1083      1095      1094      1098      1095      1086      1085      1106      1101      1093      1088
dram[15]:        998       994      1010      1011      1006       995      1017      1012      1012      1008      1001      1002      1015      1016      1002       999
dram[16]:        844       836       854       853       848       841       857       848       853       846       848       846       855       855       852       852
dram[17]:        776       778       782       776       783       777       783       778       780       776       782       783       782       786       789       784
dram[18]:        937       931       955       949       936       931       956       949       954       944       939       936       954       952       943       946
dram[19]:        831       829       845       836       835       829       839       835       844       839       838       834       841       843       837       834
dram[20]:        916       915       931       921       919       918       930       926       928       925       917       915       935       935       918       920
dram[21]:        899       900       921       917       906       901       928       915       921       919       903       898       923       920       903       907
dram[22]:        841       843       862       851       847       837       856       856       856       855       844       841       862       858       846       845
dram[23]:        910       909       923       924       914       904       934       928       928       921       918       916       934       934       915       918
dram[24]:        765       757       765       762       764       761       768       762       763       759       766       769       764       765       772       771
dram[25]:        830       833       828       824       834       830       833       828       830       830       834       837       833       833       841       837
dram[26]:       1129      1128      1126      1125      1135      1133      1134      1123      1131      1124      1137      1140      1134      1132      1140      1140
dram[27]:       1052      1051      1046      1040      1059      1052      1050      1042      1046      1043      1063      1060      1050      1052      1063      1058
dram[28]:        928       923       922       917       931       925       919       921       917       918       935       931       928       923       937       936
dram[29]:       1010      1017       997       996      1019      1014      1003       993       999       992      1024      1020       997       998      1025      1024
dram[30]:        977       986       980       975       994       981       979       971       977       971       986       988       982       980       994       992
dram[31]:        887       884       880       881       892       884       885       879       877       873       896       894       882       883       899       902
maximum mf latency per bank:
dram[0]:       2612      2666      2467      2668      2793      2579      2679      2643      2626      2337      2569      2409      2476      2699      2929      2573
dram[1]:       3517      3787      3268      3377      3450      3657      3761      3486      3573      3516      3500      3439      3694      3507      3679      3887
dram[2]:       2550      2654      2516      2460      2916      2457      2994      2380      2411      2292      2814      2340      2565      2537      2549      2701
dram[3]:       2659      2903      2634      2794      2996      2939      2870      2883      2631      2663      2732      2731      2614      2869      2969      2723
dram[4]:       2767      2817      2809      2918      2619      2832      2612      2731      2830      2805      2883      2739      3028      2820      3137      2865
dram[5]:       3546      3676      3750      3584      3516      3600      3608      3269      3519      3535      3332      3731      3718      3801      3487      3722
dram[6]:       2563      2782      2618      2854      2824      2560      3342      2494      2458      2963      2839      2604      2562      2659      2675      2828
dram[7]:       2681      2901      2793      2870      2713      2666      2632      2683      3091      2744      2675      2684      2620      2843      2754      2595
dram[8]:       2677      2656      2647      2757      2604      2532      2516      2566      2605      2983      2446      2522      2741      2510      2548      3174
dram[9]:       2886      2891      2644      2630      2734      2696      2722      2498      2849      2712      2658      2525      2614      2923      2628      2749
dram[10]:       2704      2963      2700      2975      2845      2669      2700      2969      2670      2794      2670      2713      2734      2706      2900      2668
dram[11]:       2846      2795      2586      2602      2578      2540      2501      2592      2670      2643      2784      2783      2709      2635      2754      2821
dram[12]:       3811      3856      3635      3685      4051      3577      3815      3690      3889      3958      3912      4467      3843      3972      3924      3630
dram[13]:       3091      2920      3437      3460      3140      3048      3625      3293      3342      3496      3358      3488      3048      3586      3094      3310
dram[14]:       3454      3294      3959      3386      3908      3571      3471      3599      3333      3294      3519      3575      3380      3633      3609      3437
dram[15]:       2645      2736      2857      2835      2635      2728      2631      2927      2924      2832      2514      2658      2665      2722      3089      2878
dram[16]:       2573      2613      2758      2861      2609      2404      2794      2934      2630      2553      2659      2491      2694      2599      2477      2400
dram[17]:       2639      2606      2644      2594      2711      2627      2684      2860      2679      2546      2509      2607      2407      2666      2629      2650
dram[18]:       2968      2831      2864      3106      2832      2830      2844      2694      2918      2675      3130      2802      2609      2839      2922      2759
dram[19]:       2867      3150      2682      2813      2626      2770      2760      2857      2716      2747      2760      2854      2610      2643      2671      2755
dram[20]:       2806      2857      3019      2603      2859      2859      2944      3181      2767      2853      2684      2790      3142      2765      2915      2855
dram[21]:       2818      3044      3193      3302      2942      2592      2807      2934      3037      2924      2841      3549      2733      3043      2843      3451
dram[22]:       2681      2649      2645      2834      2631      2507      2514      2746      2548      2659      2908      2700      2582      2595      2702      2710
dram[23]:       2821      3008      2838      3039      3197      2964      2873      3013      3172      2888      2960      2890      3047      2853      3052      2932
dram[24]:       2766      2425      3092      2454      2541      2339      3007      2589      2296      2466      2756      2631      2573      2347      2362      2510
dram[25]:       2924      3272      3071      3336      3282      3204      3283      3120      2869      3020      2974      3163      2865      2964      3377      3624
dram[26]:       3446      3489      3139      3688      3201      3176      3438      3451      3431      3388      3269      3329      3336      3457      3368      3121
dram[27]:       3595      4003      3545      3748      4080      3706      3800      3971      3885      4347      3635      3758      3929      3488      3706      3775
dram[28]:       2584      2692      2464      2726      2630      2683      2535      2689      2965      2454      2522      2699      2845      2580      2686      2668
dram[29]:       3118      3177      3256      3146      3296      3125      3296      3499      3142      3154      3069      3308      3203      3216      3299      3125
dram[30]:       3250      2884      3222      2885      3216      2906      2987      2925      2917      2965      2998      2901      2855      3085      3056      2863
dram[31]:       2806      2893      2707      2926      2766      2874      2815      2699      2964      3049      2716      2963      2927      2772      3114      2764
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1233157 n_nop=258632 n_act=133159 n_pre=133143 n_ref_event=0 n_req=573467 n_rd=463453 n_rd_L2_A=0 n_write=0 n_wr_bk=440056 bw_util=0.7327
n_activity=1174212 dram_eff=0.7695
bk0: 29080a 400205i bk1: 29144a 396443i bk2: 28996a 393620i bk3: 28992a 388663i bk4: 28981a 401908i bk5: 28982a 414569i bk6: 28939a 388961i bk7: 29003a 398260i bk8: 28851a 407796i bk9: 28928a 422532i bk10: 28925a 417064i bk11: 28922a 409981i bk12: 28830a 419585i bk13: 28837a 413004i bk14: 29003a 405391i bk15: 29040a 402735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767800
Row_Buffer_Locality_read = 0.850742
Row_Buffer_Locality_write = 0.418392
Bank_Level_Parallism = 11.816491
Bank_Level_Parallism_Col = 8.759820
Bank_Level_Parallism_Ready = 3.521591
write_to_read_ratio_blp_rw_average = 0.589838
GrpLevelPara = 3.745765 

BW Util details:
bwutil = 0.732680 
total_CMD = 1233157 
util_bw = 903509 
Wasted_Col = 262000 
Wasted_Row = 4319 
Idle = 63329 

BW Util Bottlenecks: 
RCDc_limit = 238168 
RCDWRc_limit = 190895 
WTRc_limit = 356543 
RTWc_limit = 1507936 
CCDLc_limit = 311868 
rwq = 0 
CCDLc_limit_alone = 154834 
WTRc_limit_alone = 318580 
RTWc_limit_alone = 1388865 

Commands details: 
total_CMD = 1233157 
n_nop = 258632 
Read = 463453 
Write = 0 
L2_Alloc = 0 
L2_WB = 440056 
n_act = 133159 
n_pre = 133143 
n_ref = 0 
n_req = 573467 
total_req = 903509 

Dual Bus Interface Util: 
issued_total_row = 266302 
issued_total_col = 903509 
Row_Bus_Util =  0.215951 
CoL_Bus_Util = 0.732680 
Either_Row_CoL_Bus_Util = 0.790268 
Issued_on_Two_Bus_Simul_Util = 0.158363 
issued_two_Eff = 0.200391 
queue_avg = 56.041111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.0411
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1233157 n_nop=258439 n_act=133413 n_pre=133397 n_ref_event=0 n_req=573369 n_rd=463396 n_rd_L2_A=0 n_write=0 n_wr_bk=439892 bw_util=0.7325
n_activity=1175077 dram_eff=0.7687
bk0: 29197a 397470i bk1: 29141a 393352i bk2: 28951a 388564i bk3: 28994a 384826i bk4: 28950a 403517i bk5: 29031a 410011i bk6: 28904a 396759i bk7: 28969a 399995i bk8: 28891a 405235i bk9: 28840a 419378i bk10: 28916a 414161i bk11: 28895a 416736i bk12: 28786a 415290i bk13: 28820a 417415i bk14: 29066a 416219i bk15: 29045a 409458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767317
Row_Buffer_Locality_read = 0.850232
Row_Buffer_Locality_write = 0.417939
Bank_Level_Parallism = 11.799191
Bank_Level_Parallism_Col = 8.739167
Bank_Level_Parallism_Ready = 3.506091
write_to_read_ratio_blp_rw_average = 0.588374
GrpLevelPara = 3.741304 

BW Util details:
bwutil = 0.732500 
total_CMD = 1233157 
util_bw = 903288 
Wasted_Col = 263063 
Wasted_Row = 4534 
Idle = 62272 

BW Util Bottlenecks: 
RCDc_limit = 237810 
RCDWRc_limit = 192845 
WTRc_limit = 362564 
RTWc_limit = 1497326 
CCDLc_limit = 309903 
rwq = 0 
CCDLc_limit_alone = 155359 
WTRc_limit_alone = 324504 
RTWc_limit_alone = 1380842 

Commands details: 
total_CMD = 1233157 
n_nop = 258439 
Read = 463396 
Write = 0 
L2_Alloc = 0 
L2_WB = 439892 
n_act = 133413 
n_pre = 133397 
n_ref = 0 
n_req = 573369 
total_req = 903288 

Dual Bus Interface Util: 
issued_total_row = 266810 
issued_total_col = 903288 
Row_Bus_Util =  0.216363 
CoL_Bus_Util = 0.732500 
Either_Row_CoL_Bus_Util = 0.790425 
Issued_on_Two_Bus_Simul_Util = 0.158439 
issued_two_Eff = 0.200448 
queue_avg = 55.657898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.6579
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1233157 n_nop=257420 n_act=133944 n_pre=133928 n_ref_event=0 n_req=574839 n_rd=464852 n_rd_L2_A=0 n_write=0 n_wr_bk=439948 bw_util=0.7337
n_activity=1173783 dram_eff=0.7708
bk0: 29207a 395669i bk1: 29304a 394563i bk2: 29056a 383687i bk3: 29117a 382948i bk4: 29149a 393647i bk5: 29036a 407347i bk6: 28988a 394625i bk7: 29099a 392667i bk8: 28914a 406920i bk9: 29009a 415270i bk10: 28932a 416415i bk11: 29055a 410715i bk12: 28892a 407522i bk13: 28873a 407859i bk14: 29091a 396371i bk15: 29130a 397431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766989
Row_Buffer_Locality_read = 0.849376
Row_Buffer_Locality_write = 0.418786
Bank_Level_Parallism = 11.891446
Bank_Level_Parallism_Col = 8.804159
Bank_Level_Parallism_Ready = 3.531382
write_to_read_ratio_blp_rw_average = 0.588641
GrpLevelPara = 3.754031 

BW Util details:
bwutil = 0.733727 
total_CMD = 1233157 
util_bw = 904800 
Wasted_Col = 259769 
Wasted_Row = 4481 
Idle = 64107 

BW Util Bottlenecks: 
RCDc_limit = 238418 
RCDWRc_limit = 191017 
WTRc_limit = 356075 
RTWc_limit = 1506757 
CCDLc_limit = 308501 
rwq = 0 
CCDLc_limit_alone = 153268 
WTRc_limit_alone = 318593 
RTWc_limit_alone = 1389006 

Commands details: 
total_CMD = 1233157 
n_nop = 257420 
Read = 464852 
Write = 0 
L2_Alloc = 0 
L2_WB = 439948 
n_act = 133944 
n_pre = 133928 
n_ref = 0 
n_req = 574839 
total_req = 904800 

Dual Bus Interface Util: 
issued_total_row = 267872 
issued_total_col = 904800 
Row_Bus_Util =  0.217225 
CoL_Bus_Util = 0.733727 
Either_Row_CoL_Bus_Util = 0.791251 
Issued_on_Two_Bus_Simul_Util = 0.159700 
issued_two_Eff = 0.201832 
queue_avg = 56.557140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.5571
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1233157 n_nop=257888 n_act=132768 n_pre=132752 n_ref_event=0 n_req=574530 n_rd=464523 n_rd_L2_A=0 n_write=0 n_wr_bk=440028 bw_util=0.7335
n_activity=1172508 dram_eff=0.7715
bk0: 29229a 399370i bk1: 29257a 388248i bk2: 29021a 396532i bk3: 29075a 390381i bk4: 29013a 402840i bk5: 29096a 408814i bk6: 29022a 391913i bk7: 29056a 400426i bk8: 28937a 411976i bk9: 28931a 417655i bk10: 28986a 415575i bk11: 28978a 415652i bk12: 28869a 420335i bk13: 28878a 405764i bk14: 29099a 409110i bk15: 29076a 411765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768910
Row_Buffer_Locality_read = 0.851110
Row_Buffer_Locality_write = 0.421810
Bank_Level_Parallism = 11.829638
Bank_Level_Parallism_Col = 8.769143
Bank_Level_Parallism_Ready = 3.515893
write_to_read_ratio_blp_rw_average = 0.588847
GrpLevelPara = 3.749533 

BW Util details:
bwutil = 0.733525 
total_CMD = 1233157 
util_bw = 904551 
Wasted_Col = 259799 
Wasted_Row = 3791 
Idle = 65016 

BW Util Bottlenecks: 
RCDc_limit = 235862 
RCDWRc_limit = 190208 
WTRc_limit = 353093 
RTWc_limit = 1500536 
CCDLc_limit = 311422 
rwq = 0 
CCDLc_limit_alone = 154973 
WTRc_limit_alone = 315778 
RTWc_limit_alone = 1381402 

Commands details: 
total_CMD = 1233157 
n_nop = 257888 
Read = 464523 
Write = 0 
L2_Alloc = 0 
L2_WB = 440028 
n_act = 132768 
n_pre = 132752 
n_ref = 0 
n_req = 574530 
total_req = 904551 

Dual Bus Interface Util: 
issued_total_row = 265520 
issued_total_col = 904551 
Row_Bus_Util =  0.215317 
CoL_Bus_Util = 0.733525 
Either_Row_CoL_Bus_Util = 0.790872 
Issued_on_Two_Bus_Simul_Util = 0.157970 
issued_two_Eff = 0.199742 
queue_avg = 56.096020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.096
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1233157 n_nop=257379 n_act=133386 n_pre=133370 n_ref_event=0 n_req=574920 n_rd=464911 n_rd_L2_A=0 n_write=0 n_wr_bk=440036 bw_util=0.7338
n_activity=1175032 dram_eff=0.7701
bk0: 29320a 397581i bk1: 29290a 389048i bk2: 29064a 391229i bk3: 29120a 384247i bk4: 29039a 397554i bk5: 29061a 404331i bk6: 29016a 392689i bk7: 29047a 397840i bk8: 28920a 406672i bk9: 28925a 425303i bk10: 29061a 419147i bk11: 28948a 412710i bk12: 28896a 419390i bk13: 28894a 413525i bk14: 29153a 404123i bk15: 29157a 409673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767992
Row_Buffer_Locality_read = 0.851546
Row_Buffer_Locality_write = 0.414884
Bank_Level_Parallism = 11.829993
Bank_Level_Parallism_Col = 8.764601
Bank_Level_Parallism_Ready = 3.512272
write_to_read_ratio_blp_rw_average = 0.591779
GrpLevelPara = 3.750708 

BW Util details:
bwutil = 0.733846 
total_CMD = 1233157 
util_bw = 904947 
Wasted_Col = 260460 
Wasted_Row = 4532 
Idle = 63218 

BW Util Bottlenecks: 
RCDc_limit = 236855 
RCDWRc_limit = 191248 
WTRc_limit = 351772 
RTWc_limit = 1505096 
CCDLc_limit = 311825 
rwq = 0 
CCDLc_limit_alone = 154625 
WTRc_limit_alone = 314506 
RTWc_limit_alone = 1385162 

Commands details: 
total_CMD = 1233157 
n_nop = 257379 
Read = 464911 
Write = 0 
L2_Alloc = 0 
L2_WB = 440036 
n_act = 133386 
n_pre = 133370 
n_ref = 0 
n_req = 574920 
total_req = 904947 

Dual Bus Interface Util: 
issued_total_row = 266756 
issued_total_col = 904947 
Row_Bus_Util =  0.216320 
CoL_Bus_Util = 0.733846 
Either_Row_CoL_Bus_Util = 0.791285 
Issued_on_Two_Bus_Simul_Util = 0.158881 
issued_two_Eff = 0.200788 
queue_avg = 56.491650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.4916
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1233157 n_nop=257096 n_act=133423 n_pre=133407 n_ref_event=0 n_req=575025 n_rd=465026 n_rd_L2_A=0 n_write=0 n_wr_bk=439996 bw_util=0.7339
n_activity=1174391 dram_eff=0.7706
bk0: 29248a 390460i bk1: 29272a 382129i bk2: 29168a 387115i bk3: 29083a 383928i bk4: 29059a 394826i bk5: 29067a 403855i bk6: 29024a 388099i bk7: 29039a 398787i bk8: 28919a 406720i bk9: 29024a 404926i bk10: 28974a 417694i bk11: 29060a 405576i bk12: 28913a 406462i bk13: 28897a 410099i bk14: 29082a 402247i bk15: 29197a 397188i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767970
Row_Buffer_Locality_read = 0.851180
Row_Buffer_Locality_write = 0.416195
Bank_Level_Parallism = 11.905055
Bank_Level_Parallism_Col = 8.822282
Bank_Level_Parallism_Ready = 3.532151
write_to_read_ratio_blp_rw_average = 0.592803
GrpLevelPara = 3.757220 

BW Util details:
bwutil = 0.733907 
total_CMD = 1233157 
util_bw = 905022 
Wasted_Col = 260266 
Wasted_Row = 4419 
Idle = 63450 

BW Util Bottlenecks: 
RCDc_limit = 237985 
RCDWRc_limit = 191644 
WTRc_limit = 356672 
RTWc_limit = 1528600 
CCDLc_limit = 314357 
rwq = 0 
CCDLc_limit_alone = 155980 
WTRc_limit_alone = 318888 
RTWc_limit_alone = 1408007 

Commands details: 
total_CMD = 1233157 
n_nop = 257096 
Read = 465026 
Write = 0 
L2_Alloc = 0 
L2_WB = 439996 
n_act = 133423 
n_pre = 133407 
n_ref = 0 
n_req = 575025 
total_req = 905022 

Dual Bus Interface Util: 
issued_total_row = 266830 
issued_total_col = 905022 
Row_Bus_Util =  0.216380 
CoL_Bus_Util = 0.733907 
Either_Row_CoL_Bus_Util = 0.791514 
Issued_on_Two_Bus_Simul_Util = 0.158772 
issued_two_Eff = 0.200593 
queue_avg = 57.052135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.0521
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1233157 n_nop=258943 n_act=132409 n_pre=132393 n_ref_event=0 n_req=574313 n_rd=464322 n_rd_L2_A=0 n_write=0 n_wr_bk=439964 bw_util=0.7333
n_activity=1174511 dram_eff=0.7699
bk0: 29265a 396817i bk1: 29281a 394186i bk2: 29037a 391139i bk3: 29127a 392512i bk4: 29027a 405988i bk5: 29037a 407280i bk6: 28998a 407603i bk7: 29031a 409574i bk8: 28921a 413092i bk9: 28864a 421406i bk10: 28966a 416908i bk11: 28922a 415669i bk12: 28854a 415312i bk13: 28845a 414285i bk14: 29107a 422956i bk15: 29040a 406978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769448
Row_Buffer_Locality_read = 0.852645
Row_Buffer_Locality_write = 0.418234
Bank_Level_Parallism = 11.780113
Bank_Level_Parallism_Col = 8.751514
Bank_Level_Parallism_Ready = 3.519493
write_to_read_ratio_blp_rw_average = 0.591705
GrpLevelPara = 3.749821 

BW Util details:
bwutil = 0.733310 
total_CMD = 1233157 
util_bw = 904286 
Wasted_Col = 259981 
Wasted_Row = 4917 
Idle = 63973 

BW Util Bottlenecks: 
RCDc_limit = 233200 
RCDWRc_limit = 189010 
WTRc_limit = 357693 
RTWc_limit = 1486842 
CCDLc_limit = 308699 
rwq = 0 
CCDLc_limit_alone = 152992 
WTRc_limit_alone = 320059 
RTWc_limit_alone = 1368769 

Commands details: 
total_CMD = 1233157 
n_nop = 258943 
Read = 464322 
Write = 0 
L2_Alloc = 0 
L2_WB = 439964 
n_act = 132409 
n_pre = 132393 
n_ref = 0 
n_req = 574313 
total_req = 904286 

Dual Bus Interface Util: 
issued_total_row = 264802 
issued_total_col = 904286 
Row_Bus_Util =  0.214735 
CoL_Bus_Util = 0.733310 
Either_Row_CoL_Bus_Util = 0.790016 
Issued_on_Two_Bus_Simul_Util = 0.158029 
issued_two_Eff = 0.200032 
queue_avg = 55.928295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.9283
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1233157 n_nop=257886 n_act=133305 n_pre=133289 n_ref_event=0 n_req=574059 n_rd=464036 n_rd_L2_A=0 n_write=0 n_wr_bk=440092 bw_util=0.7332
n_activity=1174650 dram_eff=0.7697
bk0: 29198a 396503i bk1: 29197a 392560i bk2: 29048a 393401i bk3: 29026a 383423i bk4: 29023a 399591i bk5: 29032a 414471i bk6: 28949a 396974i bk7: 29037a 402210i bk8: 28901a 407555i bk9: 28916a 419055i bk10: 28951a 420476i bk11: 28958a 405588i bk12: 28848a 415285i bk13: 28856a 403511i bk14: 29024a 403246i bk15: 29072a 398533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767785
Row_Buffer_Locality_read = 0.851484
Row_Buffer_Locality_write = 0.414777
Bank_Level_Parallism = 11.842939
Bank_Level_Parallism_Col = 8.781085
Bank_Level_Parallism_Ready = 3.528239
write_to_read_ratio_blp_rw_average = 0.591276
GrpLevelPara = 3.749848 

BW Util details:
bwutil = 0.733182 
total_CMD = 1233157 
util_bw = 904128 
Wasted_Col = 260989 
Wasted_Row = 4541 
Idle = 63499 

BW Util Bottlenecks: 
RCDc_limit = 235828 
RCDWRc_limit = 192134 
WTRc_limit = 356298 
RTWc_limit = 1506621 
CCDLc_limit = 309803 
rwq = 0 
CCDLc_limit_alone = 154124 
WTRc_limit_alone = 318937 
RTWc_limit_alone = 1388303 

Commands details: 
total_CMD = 1233157 
n_nop = 257886 
Read = 464036 
Write = 0 
L2_Alloc = 0 
L2_WB = 440092 
n_act = 133305 
n_pre = 133289 
n_ref = 0 
n_req = 574059 
total_req = 904128 

Dual Bus Interface Util: 
issued_total_row = 266594 
issued_total_col = 904128 
Row_Bus_Util =  0.216188 
CoL_Bus_Util = 0.733182 
Either_Row_CoL_Bus_Util = 0.790873 
Issued_on_Two_Bus_Simul_Util = 0.158496 
issued_two_Eff = 0.200407 
queue_avg = 56.172279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.1723
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1233157 n_nop=258295 n_act=133793 n_pre=133777 n_ref_event=0 n_req=573405 n_rd=463377 n_rd_L2_A=0 n_write=0 n_wr_bk=440112 bw_util=0.7327
n_activity=1173163 dram_eff=0.7701
bk0: 29057a 389067i bk1: 29032a 391723i bk2: 29081a 388646i bk3: 29086a 383212i bk4: 28956a 399561i bk5: 28973a 410139i bk6: 28986a 388654i bk7: 29025a 408687i bk8: 28875a 408926i bk9: 28952a 422528i bk10: 28876a 417539i bk11: 28899a 411790i bk12: 28829a 415640i bk13: 28821a 404791i bk14: 28946a 401689i bk15: 28983a 399481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766669
Row_Buffer_Locality_read = 0.850189
Row_Buffer_Locality_write = 0.414931
Bank_Level_Parallism = 11.861304
Bank_Level_Parallism_Col = 8.780199
Bank_Level_Parallism_Ready = 3.518540
write_to_read_ratio_blp_rw_average = 0.592007
GrpLevelPara = 3.753869 

BW Util details:
bwutil = 0.732663 
total_CMD = 1233157 
util_bw = 903489 
Wasted_Col = 261511 
Wasted_Row = 3661 
Idle = 64496 

BW Util Bottlenecks: 
RCDc_limit = 237940 
RCDWRc_limit = 192151 
WTRc_limit = 351472 
RTWc_limit = 1522489 
CCDLc_limit = 311171 
rwq = 0 
CCDLc_limit_alone = 155014 
WTRc_limit_alone = 315629 
RTWc_limit_alone = 1402175 

Commands details: 
total_CMD = 1233157 
n_nop = 258295 
Read = 463377 
Write = 0 
L2_Alloc = 0 
L2_WB = 440112 
n_act = 133793 
n_pre = 133777 
n_ref = 0 
n_req = 573405 
total_req = 903489 

Dual Bus Interface Util: 
issued_total_row = 267570 
issued_total_col = 903489 
Row_Bus_Util =  0.216980 
CoL_Bus_Util = 0.732663 
Either_Row_CoL_Bus_Util = 0.790542 
Issued_on_Two_Bus_Simul_Util = 0.159101 
issued_two_Eff = 0.201256 
queue_avg = 56.140934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.1409
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1233157 n_nop=258178 n_act=133859 n_pre=133843 n_ref_event=0 n_req=573245 n_rd=463247 n_rd_L2_A=0 n_write=0 n_wr_bk=439992 bw_util=0.7325
n_activity=1174276 dram_eff=0.7692
bk0: 29060a 394148i bk1: 29030a 391792i bk2: 29010a 387309i bk3: 29068a 380919i bk4: 28936a 403761i bk5: 28967a 407518i bk6: 29009a 399896i bk7: 29016a 399326i bk8: 28929a 413974i bk9: 28922a 419157i bk10: 28864a 416010i bk11: 28821a 417633i bk12: 28831a 414926i bk13: 28873a 418051i bk14: 28958a 405397i bk15: 28953a 411122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766489
Row_Buffer_Locality_read = 0.850535
Row_Buffer_Locality_write = 0.412535
Bank_Level_Parallism = 11.817020
Bank_Level_Parallism_Col = 8.745882
Bank_Level_Parallism_Ready = 3.513522
write_to_read_ratio_blp_rw_average = 0.590464
GrpLevelPara = 3.748093 

BW Util details:
bwutil = 0.732461 
total_CMD = 1233157 
util_bw = 903239 
Wasted_Col = 262239 
Wasted_Row = 4260 
Idle = 63419 

BW Util Bottlenecks: 
RCDc_limit = 237987 
RCDWRc_limit = 192747 
WTRc_limit = 359205 
RTWc_limit = 1503156 
CCDLc_limit = 309083 
rwq = 0 
CCDLc_limit_alone = 154141 
WTRc_limit_alone = 321251 
RTWc_limit_alone = 1386168 

Commands details: 
total_CMD = 1233157 
n_nop = 258178 
Read = 463247 
Write = 0 
L2_Alloc = 0 
L2_WB = 439992 
n_act = 133859 
n_pre = 133843 
n_ref = 0 
n_req = 573245 
total_req = 903239 

Dual Bus Interface Util: 
issued_total_row = 267702 
issued_total_col = 903239 
Row_Bus_Util =  0.217087 
CoL_Bus_Util = 0.732461 
Either_Row_CoL_Bus_Util = 0.790637 
Issued_on_Two_Bus_Simul_Util = 0.158911 
issued_two_Eff = 0.200991 
queue_avg = 55.742542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.7425
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1233157 n_nop=257211 n_act=134557 n_pre=134541 n_ref_event=0 n_req=574495 n_rd=464482 n_rd_L2_A=0 n_write=0 n_wr_bk=440052 bw_util=0.7335
n_activity=1172418 dram_eff=0.7715
bk0: 29162a 391213i bk1: 29161a 385021i bk2: 29105a 382869i bk3: 29165a 383334i bk4: 29045a 387677i bk5: 29024a 412494i bk6: 29046a 379042i bk7: 29134a 392058i bk8: 28944a 395799i bk9: 29033a 405421i bk10: 28909a 397450i bk11: 28950a 399539i bk12: 28891a 410773i bk13: 28895a 399813i bk14: 28991a 399663i bk15: 29027a 395915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765782
Row_Buffer_Locality_read = 0.849159
Row_Buffer_Locality_write = 0.413760
Bank_Level_Parallism = 11.978431
Bank_Level_Parallism_Col = 8.857210
Bank_Level_Parallism_Ready = 3.550193
write_to_read_ratio_blp_rw_average = 0.592484
GrpLevelPara = 3.764188 

BW Util details:
bwutil = 0.733511 
total_CMD = 1233157 
util_bw = 904534 
Wasted_Col = 259243 
Wasted_Row = 3899 
Idle = 65481 

BW Util Bottlenecks: 
RCDc_limit = 240890 
RCDWRc_limit = 192393 
WTRc_limit = 352004 
RTWc_limit = 1541735 
CCDLc_limit = 313087 
rwq = 0 
CCDLc_limit_alone = 156663 
WTRc_limit_alone = 315725 
RTWc_limit_alone = 1421590 

Commands details: 
total_CMD = 1233157 
n_nop = 257211 
Read = 464482 
Write = 0 
L2_Alloc = 0 
L2_WB = 440052 
n_act = 134557 
n_pre = 134541 
n_ref = 0 
n_req = 574495 
total_req = 904534 

Dual Bus Interface Util: 
issued_total_row = 269098 
issued_total_col = 904534 
Row_Bus_Util =  0.218219 
CoL_Bus_Util = 0.733511 
Either_Row_CoL_Bus_Util = 0.791421 
Issued_on_Two_Bus_Simul_Util = 0.160309 
issued_two_Eff = 0.202558 
queue_avg = 57.125717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.1257
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1233157 n_nop=258367 n_act=133273 n_pre=133257 n_ref_event=0 n_req=573891 n_rd=463888 n_rd_L2_A=0 n_write=0 n_wr_bk=440012 bw_util=0.733
n_activity=1172902 dram_eff=0.7707
bk0: 29088a 393943i bk1: 29098a 395440i bk2: 29039a 392966i bk3: 29150a 387823i bk4: 28953a 400845i bk5: 29013a 400509i bk6: 29064a 403252i bk7: 29042a 401025i bk8: 28966a 408422i bk9: 28929a 421754i bk10: 28921a 416026i bk11: 28901a 414296i bk12: 28871a 421926i bk13: 28886a 421503i bk14: 28977a 413863i bk15: 28990a 402239i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767773
Row_Buffer_Locality_read = 0.851624
Row_Buffer_Locality_write = 0.414171
Bank_Level_Parallism = 11.816893
Bank_Level_Parallism_Col = 8.742507
Bank_Level_Parallism_Ready = 3.498142
write_to_read_ratio_blp_rw_average = 0.589742
GrpLevelPara = 3.745307 

BW Util details:
bwutil = 0.732997 
total_CMD = 1233157 
util_bw = 903900 
Wasted_Col = 260455 
Wasted_Row = 4190 
Idle = 64612 

BW Util Bottlenecks: 
RCDc_limit = 234680 
RCDWRc_limit = 191383 
WTRc_limit = 359956 
RTWc_limit = 1493059 
CCDLc_limit = 306984 
rwq = 0 
CCDLc_limit_alone = 153933 
WTRc_limit_alone = 321972 
RTWc_limit_alone = 1377992 

Commands details: 
total_CMD = 1233157 
n_nop = 258367 
Read = 463888 
Write = 0 
L2_Alloc = 0 
L2_WB = 440012 
n_act = 133273 
n_pre = 133257 
n_ref = 0 
n_req = 573891 
total_req = 903900 

Dual Bus Interface Util: 
issued_total_row = 266530 
issued_total_col = 903900 
Row_Bus_Util =  0.216136 
CoL_Bus_Util = 0.732997 
Either_Row_CoL_Bus_Util = 0.790483 
Issued_on_Two_Bus_Simul_Util = 0.158650 
issued_two_Eff = 0.200700 
queue_avg = 56.131287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.1313
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1233157 n_nop=257051 n_act=134887 n_pre=134871 n_ref_event=0 n_req=574198 n_rd=464137 n_rd_L2_A=0 n_write=0 n_wr_bk=440244 bw_util=0.7334
n_activity=1175380 dram_eff=0.7694
bk0: 29083a 388787i bk1: 29124a 387758i bk2: 29082a 381569i bk3: 29113a 376517i bk4: 28958a 390109i bk5: 29013a 392149i bk6: 29036a 389636i bk7: 29083a 387565i bk8: 29005a 399598i bk9: 28964a 411619i bk10: 28918a 405911i bk11: 28896a 403726i bk12: 28890a 404445i bk13: 28947a 407600i bk14: 29008a 404611i bk15: 29017a 397701i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765086
Row_Buffer_Locality_read = 0.847864
Row_Buffer_Locality_write = 0.416006
Bank_Level_Parallism = 11.943324
Bank_Level_Parallism_Col = 8.822262
Bank_Level_Parallism_Ready = 3.519203
write_to_read_ratio_blp_rw_average = 0.589656
GrpLevelPara = 3.756842 

BW Util details:
bwutil = 0.733387 
total_CMD = 1233157 
util_bw = 904381 
Wasted_Col = 261393 
Wasted_Row = 4370 
Idle = 63013 

BW Util Bottlenecks: 
RCDc_limit = 242281 
RCDWRc_limit = 192389 
WTRc_limit = 359189 
RTWc_limit = 1526755 
CCDLc_limit = 314089 
rwq = 0 
CCDLc_limit_alone = 156120 
WTRc_limit_alone = 321354 
RTWc_limit_alone = 1406621 

Commands details: 
total_CMD = 1233157 
n_nop = 257051 
Read = 464137 
Write = 0 
L2_Alloc = 0 
L2_WB = 440244 
n_act = 134887 
n_pre = 134871 
n_ref = 0 
n_req = 574198 
total_req = 904381 

Dual Bus Interface Util: 
issued_total_row = 269758 
issued_total_col = 904381 
Row_Bus_Util =  0.218754 
CoL_Bus_Util = 0.733387 
Either_Row_CoL_Bus_Util = 0.791550 
Issued_on_Two_Bus_Simul_Util = 0.160590 
issued_two_Eff = 0.202881 
queue_avg = 57.070740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.0707
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 1479871 -   mf: uid=162094759, sid4294967295:w4294967295, part=13, addr=0xc7c1e400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1479771), 
DRAM[13]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1233157 n_nop=256788 n_act=133690 n_pre=133674 n_ref_event=0 n_req=575036 n_rd=465006 n_rd_L2_A=0 n_write=0 n_wr_bk=440120 bw_util=0.734
n_activity=1174446 dram_eff=0.7707
bk0: 29163a 380994i bk1: 29146a 391324i bk2: 29258a 382618i bk3: 29123a 386025i bk4: 29005a 397599i bk5: 29038a 401666i bk6: 29061a 386618i bk7: 29182a 398306i bk8: 28967a 407211i bk9: 29089a 412203i bk10: 29014a 407745i bk11: 28981a 405137i bk12: 28937a 410515i bk13: 28959a 404802i bk14: 29048a 409730i bk15: 29035a 401013i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767510
Row_Buffer_Locality_read = 0.850385
Row_Buffer_Locality_write = 0.417268
Bank_Level_Parallism = 11.903027
Bank_Level_Parallism_Col = 8.816786
Bank_Level_Parallism_Ready = 3.527607
write_to_read_ratio_blp_rw_average = 0.592764
GrpLevelPara = 3.754562 

BW Util details:
bwutil = 0.733991 
total_CMD = 1233157 
util_bw = 905126 
Wasted_Col = 260153 
Wasted_Row = 4343 
Idle = 63535 

BW Util Bottlenecks: 
RCDc_limit = 238463 
RCDWRc_limit = 190258 
WTRc_limit = 350132 
RTWc_limit = 1531848 
CCDLc_limit = 313009 
rwq = 0 
CCDLc_limit_alone = 154874 
WTRc_limit_alone = 313110 
RTWc_limit_alone = 1410735 

Commands details: 
total_CMD = 1233157 
n_nop = 256788 
Read = 465006 
Write = 0 
L2_Alloc = 0 
L2_WB = 440120 
n_act = 133690 
n_pre = 133674 
n_ref = 0 
n_req = 575036 
total_req = 905126 

Dual Bus Interface Util: 
issued_total_row = 267364 
issued_total_col = 905126 
Row_Bus_Util =  0.216813 
CoL_Bus_Util = 0.733991 
Either_Row_CoL_Bus_Util = 0.791764 
Issued_on_Two_Bus_Simul_Util = 0.159040 
issued_two_Eff = 0.200868 
queue_avg = 57.090366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.0904
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1233157 n_nop=258582 n_act=133658 n_pre=133642 n_ref_event=0 n_req=573649 n_rd=463640 n_rd_L2_A=0 n_write=0 n_wr_bk=440036 bw_util=0.7328
n_activity=1173651 dram_eff=0.77
bk0: 29098a 387292i bk1: 29088a 389427i bk2: 29032a 390240i bk3: 29105a 381688i bk4: 28953a 395283i bk5: 28953a 398819i bk6: 29022a 397151i bk7: 29035a 397794i bk8: 28995a 405922i bk9: 28929a 414576i bk10: 28913a 418804i bk11: 28881a 418791i bk12: 28856a 408444i bk13: 28862a 409351i bk14: 28946a 408261i bk15: 28972a 413126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767004
Row_Buffer_Locality_read = 0.850067
Row_Buffer_Locality_write = 0.416930
Bank_Level_Parallism = 11.864242
Bank_Level_Parallism_Col = 8.782933
Bank_Level_Parallism_Ready = 3.507960
write_to_read_ratio_blp_rw_average = 0.591573
GrpLevelPara = 3.753483 

BW Util details:
bwutil = 0.732815 
total_CMD = 1233157 
util_bw = 903676 
Wasted_Col = 261193 
Wasted_Row = 4122 
Idle = 64166 

BW Util Bottlenecks: 
RCDc_limit = 237964 
RCDWRc_limit = 190416 
WTRc_limit = 349723 
RTWc_limit = 1525011 
CCDLc_limit = 312886 
rwq = 0 
CCDLc_limit_alone = 156343 
WTRc_limit_alone = 313463 
RTWc_limit_alone = 1404728 

Commands details: 
total_CMD = 1233157 
n_nop = 258582 
Read = 463640 
Write = 0 
L2_Alloc = 0 
L2_WB = 440036 
n_act = 133658 
n_pre = 133642 
n_ref = 0 
n_req = 573649 
total_req = 903676 

Dual Bus Interface Util: 
issued_total_row = 267300 
issued_total_col = 903676 
Row_Bus_Util =  0.216761 
CoL_Bus_Util = 0.732815 
Either_Row_CoL_Bus_Util = 0.790309 
Issued_on_Two_Bus_Simul_Util = 0.159267 
issued_two_Eff = 0.201525 
queue_avg = 56.563801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.5638
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1233157 n_nop=257026 n_act=134443 n_pre=134427 n_ref_event=0 n_req=574469 n_rd=464407 n_rd_L2_A=0 n_write=0 n_wr_bk=440248 bw_util=0.7336
n_activity=1173916 dram_eff=0.7706
bk0: 29132a 389060i bk1: 29096a 395330i bk2: 29216a 384365i bk3: 29139a 374834i bk4: 28994a 387709i bk5: 28994a 403298i bk6: 29013a 385307i bk7: 29105a 396215i bk8: 28963a 401988i bk9: 29017a 409834i bk10: 28968a 409800i bk11: 28961a 399543i bk12: 28906a 411042i bk13: 28898a 408021i bk14: 28991a 398341i bk15: 29014a 404238i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765970
Row_Buffer_Locality_read = 0.849455
Row_Buffer_Locality_write = 0.413703
Bank_Level_Parallism = 11.925241
Bank_Level_Parallism_Col = 8.822796
Bank_Level_Parallism_Ready = 3.534962
write_to_read_ratio_blp_rw_average = 0.592068
GrpLevelPara = 3.757157 

BW Util details:
bwutil = 0.733609 
total_CMD = 1233157 
util_bw = 904655 
Wasted_Col = 260450 
Wasted_Row = 4352 
Idle = 63700 

BW Util Bottlenecks: 
RCDc_limit = 239743 
RCDWRc_limit = 191792 
WTRc_limit = 352567 
RTWc_limit = 1527116 
CCDLc_limit = 312725 
rwq = 0 
CCDLc_limit_alone = 155145 
WTRc_limit_alone = 315503 
RTWc_limit_alone = 1406600 

Commands details: 
total_CMD = 1233157 
n_nop = 257026 
Read = 464407 
Write = 0 
L2_Alloc = 0 
L2_WB = 440248 
n_act = 134443 
n_pre = 134427 
n_ref = 0 
n_req = 574469 
total_req = 904655 

Dual Bus Interface Util: 
issued_total_row = 268870 
issued_total_col = 904655 
Row_Bus_Util =  0.218034 
CoL_Bus_Util = 0.733609 
Either_Row_CoL_Bus_Util = 0.791571 
Issued_on_Two_Bus_Simul_Util = 0.160072 
issued_two_Eff = 0.202221 
queue_avg = 56.989128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.9891
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1233157 n_nop=258504 n_act=133200 n_pre=133184 n_ref_event=0 n_req=573393 n_rd=463343 n_rd_L2_A=0 n_write=0 n_wr_bk=440200 bw_util=0.7327
n_activity=1173876 dram_eff=0.7697
bk0: 29077a 394181i bk1: 29038a 406140i bk2: 29043a 388126i bk3: 29035a 388050i bk4: 28961a 398765i bk5: 28992a 408212i bk6: 29029a 389730i bk7: 29070a 407976i bk8: 28880a 416163i bk9: 28940a 425661i bk10: 28871a 409920i bk11: 28853a 413478i bk12: 28819a 418057i bk13: 28795a 410770i bk14: 29002a 406440i bk15: 28938a 397987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767699
Row_Buffer_Locality_read = 0.850752
Row_Buffer_Locality_write = 0.418019
Bank_Level_Parallism = 11.821033
Bank_Level_Parallism_Col = 8.764311
Bank_Level_Parallism_Ready = 3.515682
write_to_read_ratio_blp_rw_average = 0.590821
GrpLevelPara = 3.749050 

BW Util details:
bwutil = 0.732707 
total_CMD = 1233157 
util_bw = 903543 
Wasted_Col = 261679 
Wasted_Row = 4240 
Idle = 63695 

BW Util Bottlenecks: 
RCDc_limit = 236709 
RCDWRc_limit = 192189 
WTRc_limit = 354480 
RTWc_limit = 1516300 
CCDLc_limit = 311458 
rwq = 0 
CCDLc_limit_alone = 154752 
WTRc_limit_alone = 317267 
RTWc_limit_alone = 1396807 

Commands details: 
total_CMD = 1233157 
n_nop = 258504 
Read = 463343 
Write = 0 
L2_Alloc = 0 
L2_WB = 440200 
n_act = 133200 
n_pre = 133184 
n_ref = 0 
n_req = 573393 
total_req = 903543 

Dual Bus Interface Util: 
issued_total_row = 266384 
issued_total_col = 903543 
Row_Bus_Util =  0.216018 
CoL_Bus_Util = 0.732707 
Either_Row_CoL_Bus_Util = 0.790372 
Issued_on_Two_Bus_Simul_Util = 0.158353 
issued_two_Eff = 0.200352 
queue_avg = 55.964630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.9646
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1233157 n_nop=258963 n_act=132779 n_pre=132763 n_ref_event=0 n_req=573219 n_rd=463226 n_rd_L2_A=0 n_write=0 n_wr_bk=439972 bw_util=0.7324
n_activity=1174489 dram_eff=0.769
bk0: 29042a 395022i bk1: 29024a 393208i bk2: 29074a 392817i bk3: 29094a 388214i bk4: 28902a 395575i bk5: 28922a 409274i bk6: 28982a 404664i bk7: 28975a 408237i bk8: 28970a 407214i bk9: 28912a 419646i bk10: 28883a 413749i bk11: 28832a 414431i bk12: 28817a 423250i bk13: 28883a 411920i bk14: 28920a 409974i bk15: 28994a 411287i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768363
Row_Buffer_Locality_read = 0.851714
Row_Buffer_Locality_write = 0.417336
Bank_Level_Parallism = 11.798653
Bank_Level_Parallism_Col = 8.755889
Bank_Level_Parallism_Ready = 3.524320
write_to_read_ratio_blp_rw_average = 0.589826
GrpLevelPara = 3.747651 

BW Util details:
bwutil = 0.732427 
total_CMD = 1233157 
util_bw = 903198 
Wasted_Col = 262258 
Wasted_Row = 4614 
Idle = 63087 

BW Util Bottlenecks: 
RCDc_limit = 237993 
RCDWRc_limit = 191862 
WTRc_limit = 361645 
RTWc_limit = 1503255 
CCDLc_limit = 312468 
rwq = 0 
CCDLc_limit_alone = 156473 
WTRc_limit_alone = 323712 
RTWc_limit_alone = 1385193 

Commands details: 
total_CMD = 1233157 
n_nop = 258963 
Read = 463226 
Write = 0 
L2_Alloc = 0 
L2_WB = 439972 
n_act = 132779 
n_pre = 132763 
n_ref = 0 
n_req = 573219 
total_req = 903198 

Dual Bus Interface Util: 
issued_total_row = 265542 
issued_total_col = 903198 
Row_Bus_Util =  0.215335 
CoL_Bus_Util = 0.732427 
Either_Row_CoL_Bus_Util = 0.790000 
Issued_on_Two_Bus_Simul_Util = 0.157763 
issued_two_Eff = 0.199699 
queue_avg = 55.717793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.7178
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1233157 n_nop=256890 n_act=133933 n_pre=133917 n_ref_event=0 n_req=574975 n_rd=464947 n_rd_L2_A=0 n_write=0 n_wr_bk=440112 bw_util=0.7339
n_activity=1173411 dram_eff=0.7713
bk0: 29171a 392908i bk1: 29179a 395345i bk2: 29155a 380488i bk3: 29166a 383539i bk4: 29062a 401301i bk5: 29078a 404781i bk6: 29033a 382842i bk7: 29212a 398340i bk8: 28982a 404456i bk9: 29055a 413145i bk10: 28954a 410448i bk11: 28967a 410855i bk12: 28915a 410809i bk13: 28890a 413362i bk14: 29100a 401757i bk15: 29028a 387549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767063
Row_Buffer_Locality_read = 0.849484
Row_Buffer_Locality_write = 0.418775
Bank_Level_Parallism = 11.901893
Bank_Level_Parallism_Col = 8.812439
Bank_Level_Parallism_Ready = 3.518862
write_to_read_ratio_blp_rw_average = 0.590919
GrpLevelPara = 3.758060 

BW Util details:
bwutil = 0.733937 
total_CMD = 1233157 
util_bw = 905059 
Wasted_Col = 259618 
Wasted_Row = 4344 
Idle = 64136 

BW Util Bottlenecks: 
RCDc_limit = 239206 
RCDWRc_limit = 190418 
WTRc_limit = 354931 
RTWc_limit = 1520008 
CCDLc_limit = 312518 
rwq = 0 
CCDLc_limit_alone = 155001 
WTRc_limit_alone = 317683 
RTWc_limit_alone = 1399739 

Commands details: 
total_CMD = 1233157 
n_nop = 256890 
Read = 464947 
Write = 0 
L2_Alloc = 0 
L2_WB = 440112 
n_act = 133933 
n_pre = 133917 
n_ref = 0 
n_req = 574975 
total_req = 905059 

Dual Bus Interface Util: 
issued_total_row = 267850 
issued_total_col = 905059 
Row_Bus_Util =  0.217207 
CoL_Bus_Util = 0.733937 
Either_Row_CoL_Bus_Util = 0.791681 
Issued_on_Two_Bus_Simul_Util = 0.159462 
issued_two_Eff = 0.201422 
queue_avg = 56.830433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.8304
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1233157 n_nop=258404 n_act=132693 n_pre=132677 n_ref_event=0 n_req=574150 n_rd=464133 n_rd_L2_A=0 n_write=0 n_wr_bk=440068 bw_util=0.7332
n_activity=1172984 dram_eff=0.7709
bk0: 29122a 400847i bk1: 29110a 397336i bk2: 29104a 392694i bk3: 29219a 390199i bk4: 28995a 399198i bk5: 28956a 407762i bk6: 29031a 393770i bk7: 29094a 399247i bk8: 29011a 401895i bk9: 28949a 422375i bk10: 28916a 413911i bk11: 28877a 410511i bk12: 28865a 412190i bk13: 28927a 411225i bk14: 28980a 406183i bk15: 28977a 405468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768888
Row_Buffer_Locality_read = 0.851642
Row_Buffer_Locality_write = 0.419771
Bank_Level_Parallism = 11.845222
Bank_Level_Parallism_Col = 8.787139
Bank_Level_Parallism_Ready = 3.518019
write_to_read_ratio_blp_rw_average = 0.590435
GrpLevelPara = 3.751751 

BW Util details:
bwutil = 0.733241 
total_CMD = 1233157 
util_bw = 904201 
Wasted_Col = 260420 
Wasted_Row = 3770 
Idle = 64766 

BW Util Bottlenecks: 
RCDc_limit = 234870 
RCDWRc_limit = 189436 
WTRc_limit = 356728 
RTWc_limit = 1502315 
CCDLc_limit = 310016 
rwq = 0 
CCDLc_limit_alone = 155673 
WTRc_limit_alone = 319343 
RTWc_limit_alone = 1385357 

Commands details: 
total_CMD = 1233157 
n_nop = 258404 
Read = 464133 
Write = 0 
L2_Alloc = 0 
L2_WB = 440068 
n_act = 132693 
n_pre = 132677 
n_ref = 0 
n_req = 574150 
total_req = 904201 

Dual Bus Interface Util: 
issued_total_row = 265370 
issued_total_col = 904201 
Row_Bus_Util =  0.215196 
CoL_Bus_Util = 0.733241 
Either_Row_CoL_Bus_Util = 0.790453 
Issued_on_Two_Bus_Simul_Util = 0.157983 
issued_two_Eff = 0.199864 
queue_avg = 56.081276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.0813
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1233157 n_nop=257475 n_act=133528 n_pre=133512 n_ref_event=0 n_req=574822 n_rd=464777 n_rd_L2_A=0 n_write=0 n_wr_bk=440180 bw_util=0.7339
n_activity=1174123 dram_eff=0.7708
bk0: 29136a 388745i bk1: 29158a 388258i bk2: 29206a 381644i bk3: 29164a 381240i bk4: 29010a 393282i bk5: 29018a 397610i bk6: 29058a 397712i bk7: 29131a 397904i bk8: 29044a 399865i bk9: 29073a 414628i bk10: 28957a 413862i bk11: 28902a 419999i bk12: 28896a 416788i bk13: 29009a 414232i bk14: 28997a 405599i bk15: 29018a 407206i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767706
Row_Buffer_Locality_read = 0.850819
Row_Buffer_Locality_write = 0.416675
Bank_Level_Parallism = 11.878142
Bank_Level_Parallism_Col = 8.803264
Bank_Level_Parallism_Ready = 3.533372
write_to_read_ratio_blp_rw_average = 0.590773
GrpLevelPara = 3.750541 

BW Util details:
bwutil = 0.733854 
total_CMD = 1233157 
util_bw = 904957 
Wasted_Col = 259483 
Wasted_Row = 4662 
Idle = 64055 

BW Util Bottlenecks: 
RCDc_limit = 237648 
RCDWRc_limit = 189687 
WTRc_limit = 355785 
RTWc_limit = 1503063 
CCDLc_limit = 310378 
rwq = 0 
CCDLc_limit_alone = 155049 
WTRc_limit_alone = 318592 
RTWc_limit_alone = 1384927 

Commands details: 
total_CMD = 1233157 
n_nop = 257475 
Read = 464777 
Write = 0 
L2_Alloc = 0 
L2_WB = 440180 
n_act = 133528 
n_pre = 133512 
n_ref = 0 
n_req = 574822 
total_req = 904957 

Dual Bus Interface Util: 
issued_total_row = 267040 
issued_total_col = 904957 
Row_Bus_Util =  0.216550 
CoL_Bus_Util = 0.733854 
Either_Row_CoL_Bus_Util = 0.791207 
Issued_on_Two_Bus_Simul_Util = 0.159197 
issued_two_Eff = 0.201208 
queue_avg = 56.498817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.4988
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1233157 n_nop=257163 n_act=133579 n_pre=133563 n_ref_event=0 n_req=575288 n_rd=465244 n_rd_L2_A=0 n_write=0 n_wr_bk=440176 bw_util=0.7342
n_activity=1174095 dram_eff=0.7712
bk0: 29213a 390598i bk1: 29183a 393070i bk2: 29237a 377713i bk3: 29151a 383320i bk4: 28982a 399717i bk5: 29091a 407152i bk6: 29085a 384350i bk7: 29226a 401426i bk8: 28968a 407027i bk9: 29067a 409054i bk10: 28976a 417263i bk11: 29024a 405004i bk12: 28982a 415984i bk13: 28927a 412518i bk14: 29070a 399205i bk15: 29062a 397201i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767805
Row_Buffer_Locality_read = 0.850741
Row_Buffer_Locality_write = 0.417169
Bank_Level_Parallism = 11.891685
Bank_Level_Parallism_Col = 8.818405
Bank_Level_Parallism_Ready = 3.536834
write_to_read_ratio_blp_rw_average = 0.590690
GrpLevelPara = 3.757850 

BW Util details:
bwutil = 0.734229 
total_CMD = 1233157 
util_bw = 905420 
Wasted_Col = 259389 
Wasted_Row = 4512 
Idle = 63836 

BW Util Bottlenecks: 
RCDc_limit = 237602 
RCDWRc_limit = 190130 
WTRc_limit = 357989 
RTWc_limit = 1514270 
CCDLc_limit = 310520 
rwq = 0 
CCDLc_limit_alone = 154278 
WTRc_limit_alone = 320072 
RTWc_limit_alone = 1395945 

Commands details: 
total_CMD = 1233157 
n_nop = 257163 
Read = 465244 
Write = 0 
L2_Alloc = 0 
L2_WB = 440176 
n_act = 133579 
n_pre = 133563 
n_ref = 0 
n_req = 575288 
total_req = 905420 

Dual Bus Interface Util: 
issued_total_row = 267142 
issued_total_col = 905420 
Row_Bus_Util =  0.216633 
CoL_Bus_Util = 0.734229 
Either_Row_CoL_Bus_Util = 0.791460 
Issued_on_Two_Bus_Simul_Util = 0.159402 
issued_two_Eff = 0.201403 
queue_avg = 56.823181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.8232
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1233157 n_nop=257988 n_act=132931 n_pre=132915 n_ref_event=0 n_req=573836 n_rd=463813 n_rd_L2_A=0 n_write=0 n_wr_bk=440092 bw_util=0.733
n_activity=1174357 dram_eff=0.7697
bk0: 29050a 398342i bk1: 29137a 398904i bk2: 29162a 385600i bk3: 29129a 390689i bk4: 28952a 398562i bk5: 28934a 401422i bk6: 29044a 398109i bk7: 29067a 407841i bk8: 29005a 404787i bk9: 28950a 425997i bk10: 28921a 413833i bk11: 28861a 419726i bk12: 28824a 419328i bk13: 28887a 415246i bk14: 28936a 410650i bk15: 28954a 416911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768347
Row_Buffer_Locality_read = 0.851184
Row_Buffer_Locality_write = 0.419140
Bank_Level_Parallism = 11.801050
Bank_Level_Parallism_Col = 8.752920
Bank_Level_Parallism_Ready = 3.513433
write_to_read_ratio_blp_rw_average = 0.591784
GrpLevelPara = 3.750288 

BW Util details:
bwutil = 0.733001 
total_CMD = 1233157 
util_bw = 903905 
Wasted_Col = 260734 
Wasted_Row = 4613 
Idle = 63905 

BW Util Bottlenecks: 
RCDc_limit = 235482 
RCDWRc_limit = 190738 
WTRc_limit = 353217 
RTWc_limit = 1501084 
CCDLc_limit = 308505 
rwq = 0 
CCDLc_limit_alone = 153683 
WTRc_limit_alone = 316081 
RTWc_limit_alone = 1383398 

Commands details: 
total_CMD = 1233157 
n_nop = 257988 
Read = 463813 
Write = 0 
L2_Alloc = 0 
L2_WB = 440092 
n_act = 132931 
n_pre = 132915 
n_ref = 0 
n_req = 573836 
total_req = 903905 

Dual Bus Interface Util: 
issued_total_row = 265846 
issued_total_col = 903905 
Row_Bus_Util =  0.215582 
CoL_Bus_Util = 0.733001 
Either_Row_CoL_Bus_Util = 0.790791 
Issued_on_Two_Bus_Simul_Util = 0.157792 
issued_two_Eff = 0.199537 
queue_avg = 56.181751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.1818
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1233157 n_nop=257353 n_act=133410 n_pre=133394 n_ref_event=0 n_req=574445 n_rd=464395 n_rd_L2_A=0 n_write=0 n_wr_bk=440200 bw_util=0.7336
n_activity=1174103 dram_eff=0.7705
bk0: 29185a 391878i bk1: 29124a 405236i bk2: 29149a 387739i bk3: 29155a 377603i bk4: 28996a 406803i bk5: 29068a 408348i bk6: 28983a 389076i bk7: 29102a 393621i bk8: 28942a 406992i bk9: 28997a 415623i bk10: 28941a 418568i bk11: 28922a 413248i bk12: 28897a 416769i bk13: 28891a 411032i bk14: 29022a 407803i bk15: 29021a 397589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767758
Row_Buffer_Locality_read = 0.851204
Row_Buffer_Locality_write = 0.415629
Bank_Level_Parallism = 11.849448
Bank_Level_Parallism_Col = 8.776688
Bank_Level_Parallism_Ready = 3.506421
write_to_read_ratio_blp_rw_average = 0.590318
GrpLevelPara = 3.753864 

BW Util details:
bwutil = 0.733560 
total_CMD = 1233157 
util_bw = 904595 
Wasted_Col = 260421 
Wasted_Row = 4408 
Idle = 63733 

BW Util Bottlenecks: 
RCDc_limit = 237106 
RCDWRc_limit = 189819 
WTRc_limit = 357938 
RTWc_limit = 1502762 
CCDLc_limit = 312771 
rwq = 0 
CCDLc_limit_alone = 157124 
WTRc_limit_alone = 320586 
RTWc_limit_alone = 1384467 

Commands details: 
total_CMD = 1233157 
n_nop = 257353 
Read = 464395 
Write = 0 
L2_Alloc = 0 
L2_WB = 440200 
n_act = 133410 
n_pre = 133394 
n_ref = 0 
n_req = 574445 
total_req = 904595 

Dual Bus Interface Util: 
issued_total_row = 266804 
issued_total_col = 904595 
Row_Bus_Util =  0.216358 
CoL_Bus_Util = 0.733560 
Either_Row_CoL_Bus_Util = 0.791306 
Issued_on_Two_Bus_Simul_Util = 0.158613 
issued_two_Eff = 0.200445 
queue_avg = 56.354660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.3547
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1233157 n_nop=257781 n_act=133174 n_pre=133158 n_ref_event=0 n_req=574003 n_rd=464010 n_rd_L2_A=0 n_write=0 n_wr_bk=439972 bw_util=0.7331
n_activity=1174489 dram_eff=0.7697
bk0: 29200a 396855i bk1: 29188a 392294i bk2: 29025a 386259i bk3: 29004a 386904i bk4: 29042a 396513i bk5: 29063a 417087i bk6: 28952a 390688i bk7: 29005a 398549i bk8: 28870a 408938i bk9: 28968a 417408i bk10: 28972a 422916i bk11: 28956a 415965i bk12: 28809a 422940i bk13: 28792a 409412i bk14: 29101a 401904i bk15: 29063a 408129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767991
Row_Buffer_Locality_read = 0.850852
Row_Buffer_Locality_write = 0.418436
Bank_Level_Parallism = 11.821477
Bank_Level_Parallism_Col = 8.761653
Bank_Level_Parallism_Ready = 3.516703
write_to_read_ratio_blp_rw_average = 0.589707
GrpLevelPara = 3.750505 

BW Util details:
bwutil = 0.733063 
total_CMD = 1233157 
util_bw = 903982 
Wasted_Col = 261767 
Wasted_Row = 4304 
Idle = 63104 

BW Util Bottlenecks: 
RCDc_limit = 237664 
RCDWRc_limit = 192282 
WTRc_limit = 354832 
RTWc_limit = 1510846 
CCDLc_limit = 309226 
rwq = 0 
CCDLc_limit_alone = 154250 
WTRc_limit_alone = 317859 
RTWc_limit_alone = 1392843 

Commands details: 
total_CMD = 1233157 
n_nop = 257781 
Read = 464010 
Write = 0 
L2_Alloc = 0 
L2_WB = 439972 
n_act = 133174 
n_pre = 133158 
n_ref = 0 
n_req = 574003 
total_req = 903982 

Dual Bus Interface Util: 
issued_total_row = 266332 
issued_total_col = 903982 
Row_Bus_Util =  0.215976 
CoL_Bus_Util = 0.733063 
Either_Row_CoL_Bus_Util = 0.790958 
Issued_on_Two_Bus_Simul_Util = 0.158080 
issued_two_Eff = 0.199859 
queue_avg = 56.240467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.2405
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1233157 n_nop=258800 n_act=132843 n_pre=132827 n_ref_event=0 n_req=573415 n_rd=463456 n_rd_L2_A=0 n_write=0 n_wr_bk=439836 bw_util=0.7325
n_activity=1174723 dram_eff=0.7689
bk0: 29148a 397362i bk1: 29139a 398597i bk2: 28973a 398036i bk3: 29062a 391861i bk4: 28985a 404372i bk5: 28994a 415798i bk6: 28900a 401916i bk7: 28944a 405918i bk8: 28974a 407101i bk9: 28833a 423834i bk10: 28922a 418878i bk11: 28859a 418674i bk12: 28804a 418915i bk13: 28875a 418365i bk14: 28977a 406921i bk15: 29067a 406079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768330
Row_Buffer_Locality_read = 0.851371
Row_Buffer_Locality_write = 0.418329
Bank_Level_Parallism = 11.767767
Bank_Level_Parallism_Col = 8.725012
Bank_Level_Parallism_Ready = 3.495224
write_to_read_ratio_blp_rw_average = 0.588571
GrpLevelPara = 3.745257 

BW Util details:
bwutil = 0.732504 
total_CMD = 1233157 
util_bw = 903292 
Wasted_Col = 262409 
Wasted_Row = 4555 
Idle = 62901 

BW Util Bottlenecks: 
RCDc_limit = 235885 
RCDWRc_limit = 190593 
WTRc_limit = 359578 
RTWc_limit = 1492783 
CCDLc_limit = 310823 
rwq = 0 
CCDLc_limit_alone = 154819 
WTRc_limit_alone = 321045 
RTWc_limit_alone = 1375312 

Commands details: 
total_CMD = 1233157 
n_nop = 258800 
Read = 463456 
Write = 0 
L2_Alloc = 0 
L2_WB = 439836 
n_act = 132843 
n_pre = 132827 
n_ref = 0 
n_req = 573415 
total_req = 903292 

Dual Bus Interface Util: 
issued_total_row = 265670 
issued_total_col = 903292 
Row_Bus_Util =  0.215439 
CoL_Bus_Util = 0.732504 
Either_Row_CoL_Bus_Util = 0.790132 
Issued_on_Two_Bus_Simul_Util = 0.157810 
issued_two_Eff = 0.199727 
queue_avg = 55.671368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.6714
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1233157 n_nop=256857 n_act=134879 n_pre=134863 n_ref_event=0 n_req=574727 n_rd=464736 n_rd_L2_A=0 n_write=0 n_wr_bk=439964 bw_util=0.7336
n_activity=1173608 dram_eff=0.7709
bk0: 29302a 396143i bk1: 29250a 388142i bk2: 29046a 378617i bk3: 29065a 383423i bk4: 29061a 391350i bk5: 29118a 396676i bk6: 29000a 384783i bk7: 29084a 391313i bk8: 28898a 394220i bk9: 28987a 401844i bk10: 28979a 406308i bk11: 29007a 394448i bk12: 28872a 397943i bk13: 28821a 400379i bk14: 29175a 396373i bk15: 29071a 391883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765316
Row_Buffer_Locality_read = 0.847789
Row_Buffer_Locality_write = 0.416852
Bank_Level_Parallism = 11.982914
Bank_Level_Parallism_Col = 8.854281
Bank_Level_Parallism_Ready = 3.533970
write_to_read_ratio_blp_rw_average = 0.591282
GrpLevelPara = 3.763311 

BW Util details:
bwutil = 0.733645 
total_CMD = 1233157 
util_bw = 904700 
Wasted_Col = 260767 
Wasted_Row = 3814 
Idle = 63876 

BW Util Bottlenecks: 
RCDc_limit = 242934 
RCDWRc_limit = 192298 
WTRc_limit = 357718 
RTWc_limit = 1541544 
CCDLc_limit = 317054 
rwq = 0 
CCDLc_limit_alone = 158087 
WTRc_limit_alone = 320947 
RTWc_limit_alone = 1419348 

Commands details: 
total_CMD = 1233157 
n_nop = 256857 
Read = 464736 
Write = 0 
L2_Alloc = 0 
L2_WB = 439964 
n_act = 134879 
n_pre = 134863 
n_ref = 0 
n_req = 574727 
total_req = 904700 

Dual Bus Interface Util: 
issued_total_row = 269742 
issued_total_col = 904700 
Row_Bus_Util =  0.218741 
CoL_Bus_Util = 0.733645 
Either_Row_CoL_Bus_Util = 0.791708 
Issued_on_Two_Bus_Simul_Util = 0.160679 
issued_two_Eff = 0.202952 
queue_avg = 57.112671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.1127
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1233157 n_nop=257605 n_act=134082 n_pre=134066 n_ref_event=0 n_req=573830 n_rd=463854 n_rd_L2_A=0 n_write=0 n_wr_bk=439904 bw_util=0.7329
n_activity=1173799 dram_eff=0.7699
bk0: 29199a 385543i bk1: 29228a 384751i bk2: 29026a 387996i bk3: 29052a 379548i bk4: 29009a 391296i bk5: 29022a 394576i bk6: 28939a 386205i bk7: 29007a 392296i bk8: 28905a 397807i bk9: 28869a 416733i bk10: 28932a 403150i bk11: 28893a 406338i bk12: 28828a 406746i bk13: 28854a 402263i bk14: 29016a 408047i bk15: 29075a 404834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766338
Row_Buffer_Locality_read = 0.849472
Row_Buffer_Locality_write = 0.415700
Bank_Level_Parallism = 11.930876
Bank_Level_Parallism_Col = 8.831938
Bank_Level_Parallism_Ready = 3.514654
write_to_read_ratio_blp_rw_average = 0.591482
GrpLevelPara = 3.761563 

BW Util details:
bwutil = 0.732882 
total_CMD = 1233157 
util_bw = 903758 
Wasted_Col = 262453 
Wasted_Row = 3545 
Idle = 63401 

BW Util Bottlenecks: 
RCDc_limit = 242172 
RCDWRc_limit = 192771 
WTRc_limit = 363990 
RTWc_limit = 1541708 
CCDLc_limit = 317768 
rwq = 0 
CCDLc_limit_alone = 157757 
WTRc_limit_alone = 325215 
RTWc_limit_alone = 1420472 

Commands details: 
total_CMD = 1233157 
n_nop = 257605 
Read = 463854 
Write = 0 
L2_Alloc = 0 
L2_WB = 439904 
n_act = 134082 
n_pre = 134066 
n_ref = 0 
n_req = 573830 
total_req = 903758 

Dual Bus Interface Util: 
issued_total_row = 268148 
issued_total_col = 903758 
Row_Bus_Util =  0.217448 
CoL_Bus_Util = 0.732882 
Either_Row_CoL_Bus_Util = 0.791101 
Issued_on_Two_Bus_Simul_Util = 0.159229 
issued_two_Eff = 0.201275 
queue_avg = 56.805580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.8056
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1233157 n_nop=257657 n_act=132890 n_pre=132874 n_ref_event=0 n_req=574588 n_rd=464570 n_rd_L2_A=0 n_write=0 n_wr_bk=440072 bw_util=0.7336
n_activity=1175218 dram_eff=0.7698
bk0: 29241a 392250i bk1: 29224a 389606i bk2: 29046a 387571i bk3: 29119a 385640i bk4: 29048a 394357i bk5: 29079a 392062i bk6: 28970a 394767i bk7: 28984a 396988i bk8: 29003a 401960i bk9: 28917a 418004i bk10: 28987a 414207i bk11: 28937a 411369i bk12: 28830a 410262i bk13: 28955a 404798i bk14: 29041a 405558i bk15: 29189a 408553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768721
Row_Buffer_Locality_read = 0.851366
Row_Buffer_Locality_write = 0.419740
Bank_Level_Parallism = 11.874139
Bank_Level_Parallism_Col = 8.818100
Bank_Level_Parallism_Ready = 3.536655
write_to_read_ratio_blp_rw_average = 0.592876
GrpLevelPara = 3.756736 

BW Util details:
bwutil = 0.733598 
total_CMD = 1233157 
util_bw = 904642 
Wasted_Col = 261285 
Wasted_Row = 4444 
Idle = 62786 

BW Util Bottlenecks: 
RCDc_limit = 237928 
RCDWRc_limit = 190682 
WTRc_limit = 353342 
RTWc_limit = 1530524 
CCDLc_limit = 313945 
rwq = 0 
CCDLc_limit_alone = 155122 
WTRc_limit_alone = 315817 
RTWc_limit_alone = 1409226 

Commands details: 
total_CMD = 1233157 
n_nop = 257657 
Read = 464570 
Write = 0 
L2_Alloc = 0 
L2_WB = 440072 
n_act = 132890 
n_pre = 132874 
n_ref = 0 
n_req = 574588 
total_req = 904642 

Dual Bus Interface Util: 
issued_total_row = 265764 
issued_total_col = 904642 
Row_Bus_Util =  0.215515 
CoL_Bus_Util = 0.733598 
Either_Row_CoL_Bus_Util = 0.791059 
Issued_on_Two_Bus_Simul_Util = 0.158054 
issued_two_Eff = 0.199801 
queue_avg = 56.718781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.7188
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1233157 n_nop=256959 n_act=133364 n_pre=133348 n_ref_event=0 n_req=575301 n_rd=465309 n_rd_L2_A=0 n_write=0 n_wr_bk=439968 bw_util=0.7341
n_activity=1174448 dram_eff=0.7708
bk0: 29355a 390075i bk1: 29306a 388751i bk2: 29112a 379021i bk3: 29063a 382242i bk4: 29104a 395283i bk5: 29130a 404458i bk6: 29023a 384816i bk7: 29148a 395943i bk8: 28905a 402208i bk9: 29032a 414861i bk10: 29047a 412489i bk11: 29007a 415479i bk12: 28919a 407528i bk13: 28864a 406441i bk14: 29193a 404100i bk15: 29101a 393834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768184
Row_Buffer_Locality_read = 0.850895
Row_Buffer_Locality_write = 0.418285
Bank_Level_Parallism = 11.904222
Bank_Level_Parallism_Col = 8.819587
Bank_Level_Parallism_Ready = 3.514409
write_to_read_ratio_blp_rw_average = 0.592679
GrpLevelPara = 3.758761 

BW Util details:
bwutil = 0.734113 
total_CMD = 1233157 
util_bw = 905277 
Wasted_Col = 260609 
Wasted_Row = 4143 
Idle = 63128 

BW Util Bottlenecks: 
RCDc_limit = 238028 
RCDWRc_limit = 189938 
WTRc_limit = 354935 
RTWc_limit = 1537480 
CCDLc_limit = 316332 
rwq = 0 
CCDLc_limit_alone = 156630 
WTRc_limit_alone = 317039 
RTWc_limit_alone = 1415674 

Commands details: 
total_CMD = 1233157 
n_nop = 256959 
Read = 465309 
Write = 0 
L2_Alloc = 0 
L2_WB = 439968 
n_act = 133364 
n_pre = 133348 
n_ref = 0 
n_req = 575301 
total_req = 905277 

Dual Bus Interface Util: 
issued_total_row = 266712 
issued_total_col = 905277 
Row_Bus_Util =  0.216284 
CoL_Bus_Util = 0.734113 
Either_Row_CoL_Bus_Util = 0.791625 
Issued_on_Two_Bus_Simul_Util = 0.158772 
issued_two_Eff = 0.200565 
queue_avg = 57.126236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.1262
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1233157 n_nop=258493 n_act=132834 n_pre=132818 n_ref_event=0 n_req=573513 n_rd=463534 n_rd_L2_A=0 n_write=0 n_wr_bk=439916 bw_util=0.7326
n_activity=1174396 dram_eff=0.7693
bk0: 29183a 397224i bk1: 29151a 388371i bk2: 29013a 395828i bk3: 29017a 386431i bk4: 28995a 384182i bk5: 29000a 405292i bk6: 28983a 402412i bk7: 28958a 407153i bk8: 28937a 410419i bk9: 28813a 426412i bk10: 28915a 417209i bk11: 28869a 417832i bk12: 28784a 411377i bk13: 28872a 401432i bk14: 28978a 424474i bk15: 29066a 408238i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768385
Row_Buffer_Locality_read = 0.851651
Row_Buffer_Locality_write = 0.417443
Bank_Level_Parallism = 11.817177
Bank_Level_Parallism_Col = 8.760468
Bank_Level_Parallism_Ready = 3.512720
write_to_read_ratio_blp_rw_average = 0.592800
GrpLevelPara = 3.748585 

BW Util details:
bwutil = 0.732632 
total_CMD = 1233157 
util_bw = 903450 
Wasted_Col = 261618 
Wasted_Row = 4394 
Idle = 63695 

BW Util Bottlenecks: 
RCDc_limit = 237608 
RCDWRc_limit = 191811 
WTRc_limit = 354742 
RTWc_limit = 1509704 
CCDLc_limit = 312713 
rwq = 0 
CCDLc_limit_alone = 155870 
WTRc_limit_alone = 317314 
RTWc_limit_alone = 1390289 

Commands details: 
total_CMD = 1233157 
n_nop = 258493 
Read = 463534 
Write = 0 
L2_Alloc = 0 
L2_WB = 439916 
n_act = 132834 
n_pre = 132818 
n_ref = 0 
n_req = 573513 
total_req = 903450 

Dual Bus Interface Util: 
issued_total_row = 265652 
issued_total_col = 903450 
Row_Bus_Util =  0.215424 
CoL_Bus_Util = 0.732632 
Either_Row_CoL_Bus_Util = 0.790381 
Issued_on_Two_Bus_Simul_Util = 0.157675 
issued_two_Eff = 0.199492 
queue_avg = 56.310001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.31
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1233157 n_nop=256940 n_act=133911 n_pre=133895 n_ref_event=0 n_req=574373 n_rd=464354 n_rd_L2_A=0 n_write=0 n_wr_bk=440076 bw_util=0.7334
n_activity=1174480 dram_eff=0.7701
bk0: 29282a 386647i bk1: 29173a 396256i bk2: 29062a 387322i bk3: 29032a 383433i bk4: 29042a 396779i bk5: 29081a 405461i bk6: 28994a 394464i bk7: 29094a 393294i bk8: 28895a 413834i bk9: 28953a 425443i bk10: 28945a 411364i bk11: 28978a 407893i bk12: 28840a 415320i bk13: 28835a 406528i bk14: 29091a 402086i bk15: 29057a 403269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766857
Row_Buffer_Locality_read = 0.850842
Row_Buffer_Locality_write = 0.412383
Bank_Level_Parallism = 11.862447
Bank_Level_Parallism_Col = 8.776543
Bank_Level_Parallism_Ready = 3.521276
write_to_read_ratio_blp_rw_average = 0.592693
GrpLevelPara = 3.750122 

BW Util details:
bwutil = 0.733427 
total_CMD = 1233157 
util_bw = 904430 
Wasted_Col = 260977 
Wasted_Row = 4292 
Idle = 63458 

BW Util Bottlenecks: 
RCDc_limit = 236633 
RCDWRc_limit = 193185 
WTRc_limit = 352796 
RTWc_limit = 1513550 
CCDLc_limit = 308034 
rwq = 0 
CCDLc_limit_alone = 154164 
WTRc_limit_alone = 316795 
RTWc_limit_alone = 1395681 

Commands details: 
total_CMD = 1233157 
n_nop = 256940 
Read = 464354 
Write = 0 
L2_Alloc = 0 
L2_WB = 440076 
n_act = 133911 
n_pre = 133895 
n_ref = 0 
n_req = 574373 
total_req = 904430 

Dual Bus Interface Util: 
issued_total_row = 267806 
issued_total_col = 904430 
Row_Bus_Util =  0.217171 
CoL_Bus_Util = 0.733427 
Either_Row_CoL_Bus_Util = 0.791640 
Issued_on_Two_Bus_Simul_Util = 0.158957 
issued_two_Eff = 0.200794 
queue_avg = 56.289429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.2894

========= L2 cache stats =========
L2_cache_bank[0]: Access = 609308, Miss = 453012, Miss_rate = 0.743, Pending_hits = 10352, Reservation_fails = 0
L2_cache_bank[1]: Access = 609308, Miss = 453065, Miss_rate = 0.744, Pending_hits = 9835, Reservation_fails = 0
L2_cache_bank[2]: Access = 609308, Miss = 452926, Miss_rate = 0.743, Pending_hits = 10382, Reservation_fails = 0
L2_cache_bank[3]: Access = 609308, Miss = 453094, Miss_rate = 0.744, Pending_hits = 10230, Reservation_fails = 0
L2_cache_bank[4]: Access = 609308, Miss = 453672, Miss_rate = 0.745, Pending_hits = 9245, Reservation_fails = 0
L2_cache_bank[5]: Access = 609308, Miss = 453804, Miss_rate = 0.745, Pending_hits = 9761, Reservation_fails = 0
L2_cache_bank[6]: Access = 609308, Miss = 453649, Miss_rate = 0.745, Pending_hits = 9298, Reservation_fails = 0
L2_cache_bank[7]: Access = 609308, Miss = 453498, Miss_rate = 0.744, Pending_hits = 9640, Reservation_fails = 0
L2_cache_bank[8]: Access = 609308, Miss = 453670, Miss_rate = 0.745, Pending_hits = 8912, Reservation_fails = 0
L2_cache_bank[9]: Access = 609308, Miss = 453865, Miss_rate = 0.745, Pending_hits = 8526, Reservation_fails = 0
L2_cache_bank[10]: Access = 609308, Miss = 453911, Miss_rate = 0.745, Pending_hits = 9383, Reservation_fails = 0
L2_cache_bank[11]: Access = 609308, Miss = 453739, Miss_rate = 0.745, Pending_hits = 9732, Reservation_fails = 0
L2_cache_bank[12]: Access = 609308, Miss = 453581, Miss_rate = 0.744, Pending_hits = 8599, Reservation_fails = 0
L2_cache_bank[13]: Access = 609308, Miss = 453365, Miss_rate = 0.744, Pending_hits = 9181, Reservation_fails = 0
L2_cache_bank[14]: Access = 609308, Miss = 453377, Miss_rate = 0.744, Pending_hits = 9291, Reservation_fails = 0
L2_cache_bank[15]: Access = 609308, Miss = 453283, Miss_rate = 0.744, Pending_hits = 9442, Reservation_fails = 0
L2_cache_bank[16]: Access = 609436, Miss = 453056, Miss_rate = 0.743, Pending_hits = 10915, Reservation_fails = 0
L2_cache_bank[17]: Access = 609432, Miss = 453057, Miss_rate = 0.743, Pending_hits = 11017, Reservation_fails = 0
L2_cache_bank[18]: Access = 609432, Miss = 453147, Miss_rate = 0.744, Pending_hits = 10557, Reservation_fails = 0
L2_cache_bank[19]: Access = 609429, Miss = 452836, Miss_rate = 0.743, Pending_hits = 10617, Reservation_fails = 0
L2_cache_bank[20]: Access = 609432, Miss = 453465, Miss_rate = 0.744, Pending_hits = 10858, Reservation_fails = 0
L2_cache_bank[21]: Access = 609429, Miss = 453753, Miss_rate = 0.745, Pending_hits = 11003, Reservation_fails = 0
L2_cache_bank[22]: Access = 609436, Miss = 453185, Miss_rate = 0.744, Pending_hits = 9824, Reservation_fails = 0
L2_cache_bank[23]: Access = 609432, Miss = 453439, Miss_rate = 0.744, Pending_hits = 9554, Reservation_fails = 0
L2_cache_bank[24]: Access = 609436, Miss = 453535, Miss_rate = 0.744, Pending_hits = 10776, Reservation_fails = 0
L2_cache_bank[25]: Access = 609432, Miss = 453338, Miss_rate = 0.744, Pending_hits = 10813, Reservation_fails = 0
L2_cache_bank[26]: Access = 609432, Miss = 453941, Miss_rate = 0.745, Pending_hits = 9906, Reservation_fails = 0
L2_cache_bank[27]: Access = 609429, Miss = 453801, Miss_rate = 0.745, Pending_hits = 10663, Reservation_fails = 0
L2_cache_bank[28]: Access = 609432, Miss = 453159, Miss_rate = 0.744, Pending_hits = 10363, Reservation_fails = 0
L2_cache_bank[29]: Access = 609429, Miss = 453217, Miss_rate = 0.744, Pending_hits = 10672, Reservation_fails = 0
L2_cache_bank[30]: Access = 609436, Miss = 453513, Miss_rate = 0.744, Pending_hits = 10693, Reservation_fails = 0
L2_cache_bank[31]: Access = 609432, Miss = 453630, Miss_rate = 0.744, Pending_hits = 10360, Reservation_fails = 0
L2_cache_bank[32]: Access = 609429, Miss = 452964, Miss_rate = 0.743, Pending_hits = 10734, Reservation_fails = 0
L2_cache_bank[33]: Access = 609432, Miss = 453115, Miss_rate = 0.744, Pending_hits = 10728, Reservation_fails = 0
L2_cache_bank[34]: Access = 609432, Miss = 453043, Miss_rate = 0.743, Pending_hits = 10014, Reservation_fails = 0
L2_cache_bank[35]: Access = 609436, Miss = 452919, Miss_rate = 0.743, Pending_hits = 9903, Reservation_fails = 0
L2_cache_bank[36]: Access = 609432, Miss = 453815, Miss_rate = 0.745, Pending_hits = 9742, Reservation_fails = 0
L2_cache_bank[37]: Access = 609436, Miss = 453868, Miss_rate = 0.745, Pending_hits = 9855, Reservation_fails = 0
L2_cache_bank[38]: Access = 609429, Miss = 453427, Miss_rate = 0.744, Pending_hits = 9355, Reservation_fails = 0
L2_cache_bank[39]: Access = 609432, Miss = 453442, Miss_rate = 0.744, Pending_hits = 9220, Reservation_fails = 0
L2_cache_bank[40]: Access = 609429, Miss = 453845, Miss_rate = 0.745, Pending_hits = 8803, Reservation_fails = 0
L2_cache_bank[41]: Access = 609432, Miss = 453668, Miss_rate = 0.744, Pending_hits = 8745, Reservation_fails = 0
L2_cache_bank[42]: Access = 609432, Miss = 453968, Miss_rate = 0.745, Pending_hits = 9294, Reservation_fails = 0
L2_cache_bank[43]: Access = 609436, Miss = 454012, Miss_rate = 0.745, Pending_hits = 9451, Reservation_fails = 0
L2_cache_bank[44]: Access = 609432, Miss = 453287, Miss_rate = 0.744, Pending_hits = 9102, Reservation_fails = 0
L2_cache_bank[45]: Access = 609436, Miss = 453262, Miss_rate = 0.744, Pending_hits = 9354, Reservation_fails = 0
L2_cache_bank[46]: Access = 609429, Miss = 453596, Miss_rate = 0.744, Pending_hits = 9347, Reservation_fails = 0
L2_cache_bank[47]: Access = 609432, Miss = 453535, Miss_rate = 0.744, Pending_hits = 9452, Reservation_fails = 0
L2_cache_bank[48]: Access = 609308, Miss = 453341, Miss_rate = 0.744, Pending_hits = 10550, Reservation_fails = 0
L2_cache_bank[49]: Access = 609308, Miss = 453293, Miss_rate = 0.744, Pending_hits = 10357, Reservation_fails = 0
L2_cache_bank[50]: Access = 609308, Miss = 453045, Miss_rate = 0.744, Pending_hits = 10277, Reservation_fails = 0
L2_cache_bank[51]: Access = 609308, Miss = 453035, Miss_rate = 0.744, Pending_hits = 10522, Reservation_fails = 0
L2_cache_bank[52]: Access = 609308, Miss = 453572, Miss_rate = 0.744, Pending_hits = 11029, Reservation_fails = 0
L2_cache_bank[53]: Access = 609308, Miss = 453788, Miss_rate = 0.745, Pending_hits = 10877, Reservation_fails = 0
L2_cache_bank[54]: Access = 609308, Miss = 453229, Miss_rate = 0.744, Pending_hits = 10536, Reservation_fails = 0
L2_cache_bank[55]: Access = 609308, Miss = 453249, Miss_rate = 0.744, Pending_hits = 10405, Reservation_fails = 0
L2_cache_bank[56]: Access = 609308, Miss = 453569, Miss_rate = 0.744, Pending_hits = 10130, Reservation_fails = 0
L2_cache_bank[57]: Access = 609308, Miss = 453625, Miss_rate = 0.744, Pending_hits = 9830, Reservation_fails = 0
L2_cache_bank[58]: Access = 609308, Miss = 454144, Miss_rate = 0.745, Pending_hits = 10182, Reservation_fails = 0
L2_cache_bank[59]: Access = 609308, Miss = 453789, Miss_rate = 0.745, Pending_hits = 10718, Reservation_fails = 0
L2_cache_bank[60]: Access = 609308, Miss = 453147, Miss_rate = 0.744, Pending_hits = 10181, Reservation_fails = 0
L2_cache_bank[61]: Access = 609308, Miss = 453011, Miss_rate = 0.743, Pending_hits = 10249, Reservation_fails = 0
L2_cache_bank[62]: Access = 609308, Miss = 453509, Miss_rate = 0.744, Pending_hits = 9375, Reservation_fails = 0
L2_cache_bank[63]: Access = 609308, Miss = 453469, Miss_rate = 0.744, Pending_hits = 9209, Reservation_fails = 0
L2_total_cache_accesses = 38999688
L2_total_cache_misses = 29020164
L2_total_cache_miss_rate = 0.7441
L2_total_cache_pending_hits = 637926
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9341598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 637926
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3771999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11082405
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3541440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 10624320
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24833928
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 14165760
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.171
L2_cache_fill_port_util = 0.157

icnt_total_pkts_mem_to_simt=38999688
icnt_total_pkts_simt_to_mem=38999688
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 38999688
Req_Network_cycles = 1479791
Req_Network_injected_packets_per_cycle =      26.3549 
Req_Network_conflicts_per_cycle =      25.0262
Req_Network_conflicts_per_cycle_util =      26.0381
Req_Bank_Level_Parallism =      27.4205
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      16.2369
Req_Network_out_buffer_full_per_cycle =       0.1842
Req_Network_out_buffer_avg_util =      59.4088

Reply_Network_injected_packets_num = 38999688
Reply_Network_cycles = 1479791
Reply_Network_injected_packets_per_cycle =       26.3549
Reply_Network_conflicts_per_cycle =        8.6809
Reply_Network_conflicts_per_cycle_util =       9.0403
Reply_Bank_Level_Parallism =      27.4461
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.2871
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3294
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 5 min, 19 sec (7519 sec)
gpgpu_simulation_rate = 539069 (inst/sec)
gpgpu_simulation_rate = 196 (cycle/sec)
gpgpu_silicon_slowdown = 6122448x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ec4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ec8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6df91ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6df91ef0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ecc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ed0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ed4..

GPGPU-Sim PTX: cudaLaunch for 0x0x555d14187cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z24block2D_hybrid_coarsen_xffPfS_iii 
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (8,128,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 48 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 49 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 50 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 51 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 52 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 53 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 54 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 55 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 56 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 57 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 58 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 59 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 60 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 61 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 62 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 63 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 64 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 65 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 66 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 67 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 68 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 69 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 70 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 71 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 72 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 73 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 74 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 75 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 76 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 77 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 78 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 79 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 32 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 33 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 34 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 35 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 36 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 37 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 38 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 39 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 40 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 41 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 42 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 43 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 44 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 45 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 46 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 47 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 8: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 8 
gpu_sim_cycle = 212724
gpu_sim_insn = 579037448
gpu_ipc =    2722.0127
gpu_tot_sim_cycle = 1692515
gpu_tot_sim_insn = 4632299584
gpu_tot_ipc =    2736.9326
gpu_tot_issued_cta = 8192
gpu_occupancy = 78.7259% 
gpu_tot_occupancy = 78.4811% 
max_total_param_size = 0
gpu_stall_dramfull = 24424074
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      26.1907
partiton_level_parallism_total  =      26.3342
partiton_level_parallism_util =      27.3927
partiton_level_parallism_util_total  =      27.4936
L2_BW  =    1005.7217 GB/Sec
L2_BW_total  =    1011.2343 GB/Sec
gpu_total_sim_rate=538514

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 540908, Miss = 540908, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 566328, Miss = 566328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 566328, Miss = 566328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 566328, Miss = 566328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 566328, Miss = 566328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 566328, Miss = 566328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 566328, Miss = 566328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 540908, Miss = 540908, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 541962, Miss = 541962, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 567444, Miss = 567444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 567444, Miss = 567444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 567444, Miss = 567444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 567444, Miss = 567444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 567444, Miss = 567444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 567444, Miss = 567444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 541962, Miss = 541962, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 541962, Miss = 541962, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 567444, Miss = 567444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 567444, Miss = 567444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 567444, Miss = 567444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 567444, Miss = 567444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 567444, Miss = 567444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 567444, Miss = 567444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 541962, Miss = 541962, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 540908, Miss = 540908, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 566328, Miss = 566328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 566328, Miss = 566328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 566328, Miss = 566328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 566328, Miss = 566328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 566328, Miss = 566328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 566328, Miss = 566328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 540908, Miss = 540908, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 536690, Miss = 536690, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 561924, Miss = 561924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 561924, Miss = 561924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 561924, Miss = 561924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 561924, Miss = 561924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 561924, Miss = 561924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 561924, Miss = 561924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 536690, Miss = 536690, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 535636, Miss = 535636, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 560808, Miss = 560808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 560808, Miss = 560808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 560808, Miss = 560808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 560808, Miss = 560808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 560808, Miss = 560808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 560808, Miss = 560808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 535636, Miss = 535636, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 535636, Miss = 535636, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 560808, Miss = 560808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 560808, Miss = 560808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 560808, Miss = 560808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 560808, Miss = 560808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 560808, Miss = 560808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 560808, Miss = 560808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 535636, Miss = 535636, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 535636, Miss = 535636, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 560808, Miss = 560808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 560808, Miss = 560808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 560808, Miss = 560808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 560808, Miss = 560808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 560808, Miss = 560808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 560808, Miss = 560808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 535636, Miss = 535636, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 535636, Miss = 535636, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 560808, Miss = 560808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 560808, Miss = 560808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 560808, Miss = 560808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 560808, Miss = 560808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 560808, Miss = 560808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 560808, Miss = 560808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 535636, Miss = 535636, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 536690, Miss = 536690, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 561924, Miss = 561924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 561924, Miss = 561924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 561924, Miss = 561924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 561924, Miss = 561924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 561924, Miss = 561924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 561924, Miss = 561924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 536690, Miss = 536690, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 44571072
	L1D_total_cache_misses = 44571072
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.220
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 28381632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16189440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28381632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16189440

Total_core_cache_fail_stats:
ctas_completed 8192, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 
distro:
35580, 41656, 41656, 43640, 42648, 41656, 41656, 43640, 42648, 41656, 41656, 43640, 42648, 41656, 41656, 43640, 42648, 41656, 41656, 43640, 42648, 41656, 41656, 43640, 42648, 41656, 41656, 43640, 42648, 41656, 41656, 43640, 42648, 41656, 41656, 43640, 42648, 41656, 41656, 43640, 42648, 41656, 41656, 43640, 42648, 41656, 41656, 43640, 37317, 36449, 36449, 38185, 
gpgpu_n_tot_thrd_icount = 5728902144
gpgpu_n_tot_w_icount = 179028192
gpgpu_n_stall_shd_mem = 30772224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28381632
gpgpu_n_mem_write_global = 16189440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 202011008
gpgpu_n_store_insn = 129009600
gpgpu_n_shmem_insn = 841495872
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7340032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 30772224
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30167396	W0_Idle:1074451	W0_Scoreboard:304688389	W1:15936480	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:20108832	W32:142982880
single_issue_nums: WS0:44894192	WS1:44115968	WS2:44115968	WS3:45902064	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 227053056 {8:28381632,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 647577600 {40:16189440,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1135265280 {40:28381632,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 129515520 {8:16189440,}
maxmflatency = 4467 
max_icnt2mem_latency = 3361 
maxmrqlatency = 1697 
max_icnt2sh_latency = 310 
averagemflatency = 682 
avg_icnt2mem_latency = 214 
avg_mrq_latency = 146 
avg_icnt2sh_latency = 5 
mrq_lat_table:947090 	697364 	586722 	837439 	1395570 	3247420 	3670083 	5368945 	3893700 	359111 	1318 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10226187 	9724006 	15014116 	9038583 	568172 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	11689350 	8086115 	5153210 	6327806 	7697968 	4679164 	929693 	7766 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	27440805 	9833352 	5059355 	1804874 	322375 	78496 	31241 	574 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	113 	86 	3050 	38 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        60 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        62        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      5854      5855      5890      5889      6090      6077      6136      6179      6348      6362      6477      6556      6634      6635      6903      6836 
dram[1]:      5854      5855      5890      8162      8002      6077      6136      6179      6348      6362      6466      6506      6602      6632      6971      6844 
dram[2]:      5854      5855      5890      5889      6083      6070      6116      6154      6353      6310      6441      6443      6623      6694      6863      6934 
dram[3]:      5854      5855      5890      5889      6083      6070      6116      6154      6339      6310      6456      6422      6654      6689      6886      6911 
dram[4]:      5854      5855      5890      5889      6078      6080      6185      6186      6366      6387      6514      6492      6628      6579      6848      6920 
dram[5]:      5854      5855      5890      5889      6078      6080      6185      6186      6383      7949      6539      6521      6609      6594      6825      6860 
dram[6]:      5854      5855      5890      5889      6078      6080      6185      6206      6342      6369      6460      6497      6635      6617      6888      6874 
dram[7]:      5854      5855      5890      5889      6078      6080      6185      6206      6350      6351      6504      6480      6610      6651      7063      6822 
dram[8]:      5849      5852      5874      5876      6105      6106      6120      6137      6320      6340      6496      6590      6656      6648      6885      6882 
dram[9]:      5849      5852      5874      5876      6105      6106      6120      6137      6320      6340      6485      7964      6623      6663      6945      6824 
dram[10]:      5849      5852     10073      5876      6112      6105      6113      6123      6324      6304      6883      6467      6588      6658      6790      6947 
dram[11]:      5849      5852      5874      5876      6112      6105      6113      6123      6305      6300      6490      6506      6647      6711      6858      6952 
dram[12]:      5849      5852      5874      7512      6385      6077      6164      6134      6322      6369      7026      6518      6635      6606      6788      6887 
dram[13]:      5849      5852      5874      5876      6076      6077      6164      6134      6323      6340      6512      6545      6624      6603      6713      6845 
dram[14]:      5849      5852      5874      5876      6076      6077      6146      6147      6443      6346      6482      6515      6659      6678      6772      6821 
dram[15]:      5849      5852      5874      5876      6076      6077      6146      6147      6461      6345      6522      6524      6636      6692      6736      6788 
dram[16]:      5864      5865      5889      5884      6033      6024      6137      6178      6322      6666      6454      6530      6606      6608      6862      6832 
dram[17]:      5864      5865      5889      5884      6033      6024      6137      6178      6304      6347      6464      8444      6585      6612      6896      6797 
dram[18]:      5864      5865      5889      5884      6033      6029      6140      6159      6338      6300      6431      6455      6563      6652      6806      6927 
dram[19]:      5864      5865      5889      5884      6388      6029      6140      6159      6300      6302      6437      6430      6654      6732      6839      6929 
dram[20]:      5864      5865      5889      5884      6029      6016      6170      6171      6314      6352      6497      6480      6592      6633      6814      6958 
dram[21]:      5864      5865      5889      5884      6029      6016      6170      6171      6327      6344      6550      6513      6580      6600      6753      6909 
dram[22]:      5864      5865      5889      5884      6029      6016      6143      6189      7501      6334      6458      6470      6602      6639      6827      6870 
dram[23]:      5864      5865      5889      5884      6029      6016      6143      6189      6327      6333      6488      6467      6602      6652      6747      6813 
dram[24]:      5859      5860      5880      5877      6060      6042      6104      6125      6308      7599      6504      6582      6663      6626      6930      6891 
dram[25]:      5859      5860      5880      5877      6060      6042      6104      6125      6306      6354      6464      6515      6676      6626      6981      6862 
dram[26]:      5859      5860      5880      5877      6060      6062      6102      6123      6341      6304      6440      6467      6650      6651      6836      6924 
dram[27]:      5859      5860      5880      5877      6060      6763      6102      6123      6304      6305      6494      6444      6640      6675      6882      6854 
dram[28]:      5859      5860      5880      5877      6008      6002      6117      6113      6386      6358      6498      6500      6629      6614      6858      6873 
dram[29]:      5859      5860      5880      5877      6008      7388      6117      6113      6381      7711      6500      6513      6622      6576      6802      6938 
dram[30]:      6458      5860      5880      5877      6008      6002      6131      6118      6318      6320      6483      6484      6725      6664      6850      6887 
dram[31]:      5859      5860      5880      5877      6008      6002      6131      6118      6338      6339      6491      6478      6615      6657      6833      6870 
average row accesses per activate:
dram[0]:  4.173846  4.285003  4.171765  4.191950  4.253391  4.332418  4.186581  4.267103  4.322591  4.378404  4.387960  4.396655  4.375294  4.337785  4.395413  4.293493 
dram[1]:  4.142828  4.245679  4.204839  4.167496  4.237441  4.273237  4.216890  4.283595  4.351047  4.429531  4.340505  4.413057  4.405653  4.347577  4.408969  4.355779 
dram[2]:  4.176375  4.247152  4.183511  4.191830  4.241663  4.321800  4.231824  4.239559  4.318043  4.388266  4.400150  4.388041  4.370473  4.346607  4.344999  4.262845 
dram[3]:  4.183561  4.260573  4.258718  4.198038  4.328938  4.325521  4.220257  4.289699  4.389538  4.449598  4.356217  4.434378  4.403231  4.365664  4.414652  4.348094 
dram[4]:  4.185547  4.244971  4.216990  4.163428  4.262737  4.295241  4.247619  4.249664  4.319587  4.417358  4.371687  4.424131  4.407387  4.349415  4.417409  4.329138 
dram[5]:  4.205922  4.270709  4.172676  4.177433  4.292306  4.348626  4.229209  4.267672  4.294870  4.364361  4.377576  4.383065  4.376763  4.350154  4.411702  4.303928 
dram[6]:  4.194547  4.257255  4.225743  4.176512  4.335445  4.307007  4.298470  4.279325  4.323722  4.483227  4.381482  4.453745  4.393744  4.344388  4.445285  4.346179 
dram[7]:  4.225624  4.286397  4.182587  4.168748  4.234385  4.353222  4.225773  4.290103  4.294574  4.398174  4.377070  4.436993  4.433189  4.314075  4.362245  4.263262 
dram[8]:  4.159024  4.242062  4.170060  4.192621  4.246560  4.316122  4.186997  4.274600  4.291688  4.371033  4.354293  4.412805  4.390571  4.282575  4.341032  4.282848 
dram[9]:  4.139128  4.220558  4.190073  4.195796  4.228342  4.307926  4.221217  4.249043  4.335096  4.404449  4.331957  4.360507  4.400064  4.382186  4.382831  4.323392 
dram[10]:  4.162385  4.209146  4.182068  4.195417  4.203620  4.328412  4.162159  4.232898  4.292208  4.314541  4.357356  4.342906  4.374519  4.303416  4.319916  4.229549 
dram[11]:  4.206188  4.252687  4.200041  4.197126  4.236407  4.277119  4.265732  4.283076  4.352267  4.407188  4.363317  4.446665  4.414805  4.371367  4.391598  4.304490 
dram[12]:  4.157622  4.222393  4.149808  4.135592  4.201579  4.191531  4.228607  4.220887  4.269135  4.357887  4.324915  4.348422  4.341399  4.376055  4.350059  4.231967 
dram[13]:  4.169312  4.242764  4.181947  4.223841  4.269315  4.326208  4.220842  4.307074  4.315302  4.375066  4.359002  4.381238  4.361933  4.380301  4.348438  4.300485 
dram[14]:  4.153846  4.233522  4.222851  4.194005  4.215160  4.321504  4.251787  4.258376  4.320733  4.365303  4.333439  4.422919  4.376003  4.323498  4.373384  4.275341 
dram[15]:  4.165175  4.226479  4.162075  4.161815  4.212196  4.313787  4.204385  4.275855  4.290437  4.364651  4.349602  4.343472  4.397315  4.291448  4.324897  4.253963 
dram[16]:  4.192185  4.220045  4.192171  4.189181  4.214873  4.305346  4.211987  4.282976  4.355692  4.388806  4.357287  4.431668  4.387952  4.316623  4.339858  4.233835 
dram[17]:  4.185687  4.233282  4.202044  4.176124  4.232073  4.292103  4.265572  4.337496  4.302802  4.380545  4.310617  4.399376  4.411142  4.344652  4.379144  4.321996 
dram[18]:  4.166633  4.254615  4.204550  4.201162  4.199449  4.329930  4.216704  4.281740  4.296796  4.364129  4.359073  4.402213  4.373705  4.353210  4.346797  4.239514 
dram[19]:  4.197824  4.253901  4.271679  4.215147  4.280230  4.286939  4.280843  4.289606  4.336046  4.449728  4.397357  4.442731  4.408669  4.412405  4.414863  4.338870 
dram[20]:  4.188146  4.215425  4.213592  4.151854  4.243875  4.268247  4.273115  4.245667  4.293718  4.408448  4.362901  4.435617  4.356542  4.365135  4.369605  4.309813 
dram[21]:  4.171684  4.246422  4.200000  4.195053  4.243822  4.340888  4.214798  4.274083  4.315058  4.365046  4.348855  4.441043  4.396999  4.306043  4.323790  4.271340 
dram[22]:  4.184426  4.260964  4.250800  4.202921  4.256413  4.308695  4.267117  4.289666  4.319091  4.438468  4.356573  4.427474  4.422061  4.343345  4.402366  4.323358 
dram[23]:  4.177472  4.303062  4.157262  4.152373  4.231523  4.372118  4.204878  4.271972  4.303654  4.366578  4.368668  4.418600  4.403313  4.327031  4.358182  4.262163 
dram[24]:  4.174143  4.261725  4.182614  4.202906  4.243789  4.357505  4.225747  4.275672  4.326186  4.355801  4.415322  4.457428  4.392842  4.362744  4.356500  4.302556 
dram[25]:  4.174033  4.248378  4.203791  4.185596  4.266944  4.336007  4.286926  4.324219  4.320236  4.418233  4.384352  4.452865  4.403212  4.373758  4.387035  4.333864 
dram[26]:  4.170893  4.227184  4.157660  4.204646  4.197101  4.327105  4.175178  4.255566  4.258997  4.350371  4.353291  4.347278  4.330370  4.271948  4.310760  4.248519 
dram[27]:  4.174201  4.259305  4.148908  4.162644  4.232594  4.264486  4.194100  4.269311  4.308551  4.406122  4.371422  4.400408  4.359765  4.286059  4.385290  4.340209 
dram[28]:  4.218830  4.249640  4.230944  4.171484  4.292354  4.276963  4.269111  4.304608  4.291915  4.448827  4.387290  4.413139  4.399246  4.368034  4.407539  4.350048 
dram[29]:  4.221060  4.296812  4.190180  4.204071  4.255350  4.348491  4.210381  4.272699  4.279607  4.392983  4.415028  4.422028  4.368000  4.379229  4.343908  4.270098 
dram[30]:  4.189736  4.238409  4.204508  4.189280  4.245553  4.301477  4.293717  4.272130  4.350542  4.475017  4.396520  4.433012  4.386542  4.309030  4.420173  4.335351 
dram[31]:  4.216932  4.224247  4.188724  4.167089  4.221789  4.303448  4.233419  4.249277  4.316983  4.434599  4.339936  4.398327  4.366774  4.338958  4.323935  4.276097 
average row locality = 21004762/4889806 = 4.295623
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     33249     33390     33150     33138     33185     33129     33094     33139     33017     33100     33071     33116     32984     33040     33130     33205 
dram[1]:     33405     33377     33120     33135     33097     33247     33047     33093     33044     32996     33063     33062     32947     33016     33211     33184 
dram[2]:     33374     33490     33205     33251     33319     33195     33135     33213     33054     33165     33071     33197     33029     33049     33208     33268 
dram[3]:     33389     33406     33143     33188     33141     33256     33138     33160     33056     33069     33101     33119     32999     33026     33209     33209 
dram[4]:     33487     33466     33202     33247     33185     33258     33131     33167     33058     33076     33177     33097     33035     33038     33267     33297 
dram[5]:     33414     33456     33306     33233     33227     33236     33184     33153     33045     33172     33102     33203     33060     33060     33205     33344 
dram[6]:     33431     33473     33172     33250     33167     33224     33111     33142     33044     33007     33085     33075     32986     32983     33224     33189 
dram[7]:     33357     33352     33178     33164     33193     33179     33085     33151     33031     33059     33075     33120     32982     33031     33147     33191 
dram[8]:     33233     33252     33273     33243     33153     33145     33185     33192     33052     33150     33033     33045     32995     33034     33090     33140 
dram[9]:     33235     33251     33218     33229     33105     33190     33161     33167     33088     33085     33017     33021     32994     33049     33112     33100 
dram[10]:     33314     33347     33244     33303     33211     33144     33189     33251     33088     33198     33043     33088     33042     33062     33111     33161 
dram[11]:     33250     33257     33154     33285     33089     33187     33173     33149     33102     33061     33048     33038     33025     33030     33089     33110 
dram[12]:     33241     33282     33206     33247     33083     33178     33164     33198     33156     33104     33036     33027     33019     33086     33121     33141 
dram[13]:     33304     33301     33384     33278     33168     33184     33208     33318     33109     33265     33147     33107     33084     33117     33179     33167 
dram[14]:     33259     33272     33166     33243     33086     33139     33146     33154     33142     33074     33031     33020     32997     32994     33061     33105 
dram[15]:     33277     33252     33343     33282     33147     33152     33135     33234     33116     33179     33104     33085     33048     33062     33118     33149 
dram[16]:     33241     33240     33224     33225     33146     33176     33208     33205     33082     33114     33035     32996     32974     33013     33128     33120 
dram[17]:     33188     33193     33221     33248     33065     33082     33119     33086     33115     33088     33031     33003     32968     33059     33058     33119 
dram[18]:     33345     33367     33315     33310     33229     33245     33194     33347     33148     33198     33092     33092     33064     33068     33224     33166 
dram[19]:     33255     33271     33240     33348     33130     33096     33143     33203     33140     33090     33042     33025     33000     33090     33103     33085 
dram[20]:     33277     33311     33331     33304     33156     33152     33186     33245     33187     33226     33079     33026     33031     33156     33111     33127 
dram[21]:     33379     33346     33370     33308     33152     33282     33225     33357     33108     33212     33107     33155     33134     33087     33187     33210 
dram[22]:     33200     33296     33288     33258     33088     33083     33167     33194     33147     33115     33035     33007     32962     33034     33057     33064 
dram[23]:     33341     33283     33287     33307     33164     33248     33122     33219     33096     33136     33074     33056     33051     33079     33145     33153 
dram[24]:     33401     33447     33194     33180     33278     33321     33131     33153     33062     33140     33143     33147     32982     33006     33232     33273 
dram[25]:     33355     33365     33134     33194     33154     33188     33053     33061     33116     33012     33068     33053     32964     33048     33124     33213 
dram[26]:     33485     33472     33188     33201     33226     33321     33139     33201     33054     33128     33118     33149     33035     32988     33297     33239 
dram[27]:     33363     33416     33150     33159     33141     33169     33045     33111     33022     32987     33042     33036     32964     33003     33131     33190 
dram[28]:     33409     33381     33173     33234     33200     33222     33090     33102     33138     33051     33115     33078     32956     33104     33153     33312 
dram[29]:     33531     33482     33237     33200     33272     33314     33144     33272     33046     33171     33181     33135     33059     33017     33322     33262 
dram[30]:     33345     33329     33138     33138     33146     33153     33101     33075     33065     32949     33041     33033     32918     33008     33086     33200 
dram[31]:     33454     33360     33186     33155     33226     33288     33137     33216     33031     33100     33075     33108     32983     32997     33206     33207 
total dram reads = 16978614
bank skew: 33531/32918 = 1.02
chip skew: 531645/529643 = 1.00
number of total write accesses:
dram[0]:     30552     31584     31584     31588     31560     31596     31604     31608     31568     31580     31580     31584     31560     31548     31552     30556 
dram[1]:     30552     31564     31576     31576     31584     31600     31596     31604     31580     31572     31576     31600     31556     31544     31540     30536 
dram[2]:     30552     31560     31592     31584     31572     31604     31604     31592     31576     31584     31560     31588     31532     31532     31548     30536 
dram[3]:     30540     31584     31576     31576     31572     31588     31616     31604     31576     31576     31564     31596     31540     31556     31548     30548 
dram[4]:     30544     31588     31604     31584     31580     31596     31604     31624     31584     31580     31580     31588     31568     31560     31560     30540 
dram[5]:     30560     31572     31580     31592     31556     31608     31628     31608     31592     31604     31576     31588     31556     31552     31560     30552 
dram[6]:     30568     31596     31592     31588     31576     31580     31620     31604     31572     31556     31580     31580     31556     31556     31544     30556 
dram[7]:     30560     31584     31580     31576     31556     31592     31620     31604     31568     31552     31560     31600     31568     31552     31572     30536 
dram[8]:     30684     31584     31592     31580     31560     31588     31608     31616     31580     31576     31572     31588     31560     31544     31540     30548 
dram[9]:     30688     31564     31580     31576     31572     31596     31612     31600     31584     31576     31576     31592     31548     31540     31540     30540 
dram[10]:     30692     31560     31580     31584     31568     31592     31616     31588     31576     31592     31560     31584     31544     31540     31540     30532 
dram[11]:     30688     31568     31572     31572     31576     31596     31624     31600     31568     31580     31572     31592     31548     31544     31556     30528 
dram[12]:     30680     31596     31608     31592     31580     31596     31600     31620     31584     31580     31580     31584     31560     31548     31548     30536 
dram[13]:     30688     31568     31584     31584     31560     31608     31612     31620     31580     31600     31572     31588     31568     31548     31568     30544 
dram[14]:     30692     31596     31588     31584     31592     31592     31620     31604     31568     31560     31576     31568     31552     31556     31548     30556 
dram[15]:     30700     31588     31596     31580     31536     31592     31616     31616     31568     31552     31564     31600     31564     31548     31580     30552 
dram[16]:     30548     31588     31588     31584     31560     31588     31604     31612     31568     31580     31572     31580     31564     31548     31552     30692 
dram[17]:     30540     31564     31584     31564     31572     31596     31612     31596     31580     31568     31576     31592     31552     31540     31548     30688 
dram[18]:     30552     31560     31592     31580     31568     31592     31608     31596     31580     31596     31568     31588     31548     31548     31552     30676 
dram[19]:     30544     31576     31568     31572     31584     31600     31624     31600     31568     31568     31572     31588     31544     31552     31556     30680 
dram[20]:     30548     31596     31596     31596     31580     31600     31600     31616     31564     31584     31572     31588     31560     31540     31556     30696 
dram[21]:     30548     31564     31580     31600     31560     31600     31612     31620     31592     31592     31576     31592     31560     31540     31556     30684 
dram[22]:     30560     31596     31592     31588     31588     31588     31616     31604     31572     31568     31580     31576     31556     31556     31540     30700 
dram[23]:     30560     31572     31596     31588     31544     31592     31620     31612     31568     31552     31564     31600     31564     31540     31584     30680 
dram[24]:     30540     31584     31584     31580     31564     31604     31604     31608     31576     31584     31572     31588     31556     31544     31556     30560 
dram[25]:     30536     31564     31580     31584     31576     31600     31600     31592     31584     31568     31580     31600     31556     31544     31544     30552 
dram[26]:     30560     31564     31592     31564     31572     31596     31612     31580     31568     31584     31560     31592     31548     31544     31552     30544 
dram[27]:     30544     31580     31564     31572     31576     31592     31608     31600     31568     31572     31568     31604     31548     31544     31556     30536 
dram[28]:     30544     31600     31604     31604     31580     31604     31608     31632     31588     31584     31572     31592     31564     31560     31560     30540 
dram[29]:     30548     31568     31592     31596     31560     31604     31612     31616     31588     31596     31568     31588     31564     31540     31572     30548 
dram[30]:     30556     31592     31592     31584     31600     31584     31616     31596     31564     31560     31580     31588     31560     31556     31556     30556 
dram[31]:     30560     31576     31588     31580     31560     31584     31624     31600     31576     31556     31576     31608     31560     31556     31572     30536 
total dram writes = 16104592
bank skew: 31632/30528 = 1.04
chip skew: 503392/503116 = 1.00
average mf latency per bank:
dram[0]:        855       853       852       855       858       857       856       853       854       849       861       863       855       851       865       867
dram[1]:        876       878       877       871       881       878       877       873       875       874       883       887       880       878       887       885
dram[2]:        862       860       861       862       865       861       866       861       864       857       869       868       864       864       873       871
dram[3]:        895       894       893       888       898       894       890       888       894       891       899       895       896       898       905       900
dram[4]:        893       890       880       881       895       888       879       883       881       878       900       897       890       888       902       903
dram[5]:        916       920       903       901       926       919       908       905       908       903       926       922       905       906       927       924
dram[6]:        788       793       782       773       800       790       777       776       775       777       800       793       786       779       802       803
dram[7]:        896       893       882       884       898       892       888       886       886       882       902       899       890       890       905       904
dram[8]:        879       874       884       886       882       878       887       882       884       881       881       882       888       884       884       883
dram[9]:        835       837       837       836       839       833       837       835       839       835       839       838       845       841       843       840
dram[10]:       1013      1012      1021      1023      1018      1013      1024      1020      1031      1019      1020      1020      1030      1030      1024      1019
dram[11]:        833       830       840       836       834       828       840       835       841       834       839       834       845       844       838       840
dram[12]:       1182      1176      1195      1196      1188      1177      1200      1201      1199      1200      1188      1183      1212      1210      1188      1184
dram[13]:        955       951       970       974       961       955       976       970       975       972       959       956       977       979       958       959
dram[14]:       1056      1061      1071      1064      1064      1058      1066      1067      1071      1069      1061      1059      1079      1074      1067      1063
dram[15]:        976       971       988       990       984       974       994       991       992       988       980       979       994       994       981       976
dram[16]:        922       913       933       933       925       919       935       929       933       928       927       924       936       936       931       928
dram[17]:        910       913       916       911       917       910       917       912       915       910       916       915       917       920       921       916
dram[18]:        912       909       928       924       913       908       929       924       928       920       916       913       930       928       919       922
dram[19]:        820       817       831       824       822       816       826       823       831       826       826       821       831       831       825       824
dram[20]:        922       918       933       931       922       921       934       932       936       932       923       919       941       941       924       925
dram[21]:        881       881       903       899       888       883       906       896       902       901       887       880       905       903       887       889
dram[22]:        839       840       854       846       843       835       850       851       851       850       841       837       856       854       845       843
dram[23]:        896       896       908       910       901       892       917       915       915       910       904       902       920       921       902       904
dram[24]:        796       788       792       790       795       790       796       791       791       788       798       800       793       795       804       800
dram[25]:        832       832       825       823       833       830       829       827       829       828       834       836       832       832       840       836
dram[26]:       1077      1076      1075      1076      1083      1081      1082      1074      1081      1074      1085      1090      1084      1081      1090      1087
dram[27]:       1013      1013      1006      1003      1019      1012      1010      1005      1008      1005      1025      1021      1014      1017      1026      1021
dram[28]:        928       923       917       918       930       924       916       919       916       917       935       930       926       922       938       935
dram[29]:        994       999       979       980      1001       997       984       976       982       976      1007      1002       981       981      1008      1006
dram[30]:        961       966       961       957       975       963       961       954       960       954       970       970       965       963       975       974
dram[31]:        882       879       872       873       886       880       875       871       870       868       889       886       876       875       892       893
maximum mf latency per bank:
dram[0]:       3446      3274      3498      3607      3266      3065      3151      3398      3559      3397      3441      3238      3014      3458      3039      3170
dram[1]:       3517      3787      3268      3377      3450      3657      3761      3486      3573      3516      3500      3439      3694      3507      3679      3887
dram[2]:       2550      2654      2548      2460      2916      2457      2994      2517      2411      2292      2814      2340      2565      2537      2549      2701
dram[3]:       2659      2903      2634      2794      2996      2939      2870      2883      2631      2663      2732      2731      2614      2869      2969      2723
dram[4]:       2767      2817      2809      2918      2619      2832      2612      2731      2830      2805      2883      2739      3028      2820      3137      2865
dram[5]:       3546      3676      3750      3584      3516      3600      3608      3269      3519      3535      3332      3731      3718      3801      3487      3722
dram[6]:       2585      2782      2618      2854      2824      2560      3342      2517      2744      2963      2839      2604      2562      2659      2923      2828
dram[7]:       2681      2901      2793      2870      2713      2666      2632      2683      3091      2744      2675      2684      2847      2843      2754      2595
dram[8]:       3260      3123      3398      3404      3450      3185      2941      2907      3567      3311      2997      3120      2903      3118      2840      3174
dram[9]:       2886      2891      2644      2630      2734      2696      2722      2498      2849      2712      2658      2525      2614      2923      2628      2749
dram[10]:       2704      2963      2700      2975      2845      2669      2700      2969      2670      2794      2670      2713      2734      2706      2900      2668
dram[11]:       2846      2795      2586      2602      2578      2540      2501      2592      2670      2643      2784      2783      2709      2635      2754      2821
dram[12]:       3811      3856      3635      3685      4051      3577      3815      3690      3889      3958      3912      4467      3843      3972      3924      3630
dram[13]:       3091      2920      3437      3460      3140      3048      3625      3293      3342      3496      3358      3488      3048      3586      3094      3310
dram[14]:       3454      3294      3959      3386      3908      3571      3471      3599      3333      3294      3519      3575      3380      3633      3609      3437
dram[15]:       2645      2736      2857      2835      2635      2728      2631      2927      2924      2832      2514      2658      2665      2722      3089      2878
dram[16]:       3386      3476      3341      3634      3462      3149      3073      3395      3997      3526      3386      3520      3248      3528      3038      3609
dram[17]:       3613      4077      3384      3373      3293      3698      3672      3408      3430      3795      3384      3408      3506      3639      3722      3256
dram[18]:       2968      2831      2864      3106      2832      2830      2844      2694      2918      2675      3130      2802      2609      2839      2922      2759
dram[19]:       2867      3150      2682      2813      2626      2770      2760      2857      2716      2747      2760      2854      2610      2643      2671      2755
dram[20]:       2806      2857      3019      2603      2859      2859      2944      3181      2767      2853      2684      2790      3142      2765      2915      2855
dram[21]:       2818      3044      3193      3302      2942      2592      2807      2934      3037      2924      2841      3549      2733      3043      2843      3451
dram[22]:       2681      2649      2645      2834      2631      2507      2514      2746      2548      2659      2908      2700      2582      2595      2702      2710
dram[23]:       2821      3008      2838      3039      3197      2964      2873      3013      3172      2888      2960      2890      3047      2853      3052      2932
dram[24]:       2932      3089      3092      3013      2974      2431      3007      2589      3118      2772      2756      2631      2862      3335      2722      2608
dram[25]:       2924      3272      3071      3336      3282      3204      3283      3120      2869      3020      2974      3163      2865      2964      3377      3624
dram[26]:       3446      3489      3139      3688      3201      3176      3438      3451      3431      3388      3269      3329      3336      3457      3368      3121
dram[27]:       3595      4003      3545      3748      4080      3706      3800      3971      3885      4347      3635      3758      3929      3488      3706      3775
dram[28]:       2584      2692      2464      2726      2630      2683      2842      2689      2965      2469      2775      2699      2845      2580      2686      2668
dram[29]:       3118      3177      3256      3146      3296      3125      3296      3499      3142      3154      3069      3308      3203      3216      3299      3125
dram[30]:       3250      2884      3222      2885      3216      2906      2987      2925      2917      2965      2998      2901      2855      3085      3056      2863
dram[31]:       2806      2893      2707      2926      2766      2874      2815      2699      2964      3049      2716      2963      2927      2772      3114      2764
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1410427 n_nop=295774 n_act=152709 n_pre=152693 n_ref_event=0 n_req=655938 n_rd=530137 n_rd_L2_A=0 n_write=0 n_wr_bk=503204 bw_util=0.7326
n_activity=1342361 dram_eff=0.7698
bk0: 33249a 456583i bk1: 33390a 448273i bk2: 33150a 445383i bk3: 33138a 444589i bk4: 33185a 455177i bk5: 33129a 469019i bk6: 33094a 446137i bk7: 33139a 450008i bk8: 33017a 460459i bk9: 33100a 476924i bk10: 33071a 472202i bk11: 33116a 470335i bk12: 32984a 475818i bk13: 33040a 465104i bk14: 33130a 467078i bk15: 33205a 462133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767190
Row_Buffer_Locality_read = 0.850246
Row_Buffer_Locality_write = 0.417183
Bank_Level_Parallism = 11.854940
Bank_Level_Parallism_Col = 8.781364
Bank_Level_Parallism_Ready = 3.521446
write_to_read_ratio_blp_rw_average = 0.590730
GrpLevelPara = 3.748810 

BW Util details:
bwutil = 0.732644 
total_CMD = 1410427 
util_bw = 1033341 
Wasted_Col = 299510 
Wasted_Row = 4781 
Idle = 72795 

BW Util Bottlenecks: 
RCDc_limit = 273552 
RCDWRc_limit = 218761 
WTRc_limit = 408603 
RTWc_limit = 1736334 
CCDLc_limit = 359271 
rwq = 0 
CCDLc_limit_alone = 178003 
WTRc_limit_alone = 364985 
RTWc_limit_alone = 1598684 

Commands details: 
total_CMD = 1410427 
n_nop = 295774 
Read = 530137 
Write = 0 
L2_Alloc = 0 
L2_WB = 503204 
n_act = 152709 
n_pre = 152693 
n_ref = 0 
n_req = 655938 
total_req = 1033341 

Dual Bus Interface Util: 
issued_total_row = 305402 
issued_total_col = 1033341 
Row_Bus_Util =  0.216532 
CoL_Bus_Util = 0.732644 
Either_Row_CoL_Bus_Util = 0.790295 
Issued_on_Two_Bus_Simul_Util = 0.158881 
issued_two_Eff = 0.201040 
queue_avg = 56.410122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.4101
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1410427 n_nop=295636 n_act=152536 n_pre=152520 n_ref_event=0 n_req=655833 n_rd=530044 n_rd_L2_A=0 n_write=0 n_wr_bk=503156 bw_util=0.7325
n_activity=1343519 dram_eff=0.769
bk0: 33405a 451791i bk1: 33377a 447646i bk2: 33120a 449642i bk3: 33135a 443634i bk4: 33097a 459629i bk5: 33247a 466638i bk6: 33047a 456268i bk7: 33093a 459216i bk8: 33044a 464656i bk9: 32996a 477158i bk10: 33063a 472568i bk11: 33062a 478442i bk12: 32947a 472386i bk13: 33016a 475670i bk14: 33211a 480663i bk15: 33184a 472732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767416
Row_Buffer_Locality_read = 0.850631
Row_Buffer_Locality_write = 0.416769
Bank_Level_Parallism = 11.796390
Bank_Level_Parallism_Col = 8.738227
Bank_Level_Parallism_Ready = 3.503687
write_to_read_ratio_blp_rw_average = 0.589029
GrpLevelPara = 3.742386 

BW Util details:
bwutil = 0.732544 
total_CMD = 1410427 
util_bw = 1033200 
Wasted_Col = 300685 
Wasted_Row = 4993 
Idle = 71549 

BW Util Bottlenecks: 
RCDc_limit = 271448 
RCDWRc_limit = 219979 
WTRc_limit = 414731 
RTWc_limit = 1710836 
CCDLc_limit = 354286 
rwq = 0 
CCDLc_limit_alone = 177422 
WTRc_limit_alone = 371124 
RTWc_limit_alone = 1577579 

Commands details: 
total_CMD = 1410427 
n_nop = 295636 
Read = 530044 
Write = 0 
L2_Alloc = 0 
L2_WB = 503156 
n_act = 152536 
n_pre = 152520 
n_ref = 0 
n_req = 655833 
total_req = 1033200 

Dual Bus Interface Util: 
issued_total_row = 305056 
issued_total_col = 1033200 
Row_Bus_Util =  0.216286 
CoL_Bus_Util = 0.732544 
Either_Row_CoL_Bus_Util = 0.790393 
Issued_on_Two_Bus_Simul_Util = 0.158438 
issued_two_Eff = 0.200455 
queue_avg = 55.547989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.548
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1410427 n_nop=294824 n_act=153168 n_pre=153152 n_ref_event=0 n_req=657002 n_rd=531223 n_rd_L2_A=0 n_write=0 n_wr_bk=503116 bw_util=0.7334
n_activity=1342158 dram_eff=0.7707
bk0: 33374a 452835i bk1: 33490a 448626i bk2: 33205a 439488i bk3: 33251a 444045i bk4: 33319a 445838i bk5: 33195a 465305i bk6: 33135a 451930i bk7: 33213a 448423i bk8: 33054a 466816i bk9: 33165a 474740i bk10: 33071a 474415i bk11: 33197a 473071i bk12: 33029a 466910i bk13: 33049a 464264i bk14: 33208a 459731i bk15: 33268a 458092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766868
Row_Buffer_Locality_read = 0.849498
Row_Buffer_Locality_write = 0.417884
Bank_Level_Parallism = 11.884253
Bank_Level_Parallism_Col = 8.798029
Bank_Level_Parallism_Ready = 3.523691
write_to_read_ratio_blp_rw_average = 0.589307
GrpLevelPara = 3.753292 

BW Util details:
bwutil = 0.733352 
total_CMD = 1410427 
util_bw = 1034339 
Wasted_Col = 297675 
Wasted_Row = 4991 
Idle = 73422 

BW Util Bottlenecks: 
RCDc_limit = 272454 
RCDWRc_limit = 218548 
WTRc_limit = 405918 
RTWc_limit = 1726654 
CCDLc_limit = 353002 
rwq = 0 
CCDLc_limit_alone = 175326 
WTRc_limit_alone = 363273 
RTWc_limit_alone = 1591623 

Commands details: 
total_CMD = 1410427 
n_nop = 294824 
Read = 531223 
Write = 0 
L2_Alloc = 0 
L2_WB = 503116 
n_act = 153168 
n_pre = 153152 
n_ref = 0 
n_req = 657002 
total_req = 1034339 

Dual Bus Interface Util: 
issued_total_row = 306320 
issued_total_col = 1034339 
Row_Bus_Util =  0.217182 
CoL_Bus_Util = 0.733352 
Either_Row_CoL_Bus_Util = 0.790968 
Issued_on_Two_Bus_Simul_Util = 0.159566 
issued_two_Eff = 0.201735 
queue_avg = 56.425472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.4255
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1410427 n_nop=295662 n_act=151767 n_pre=151751 n_ref_event=0 n_req=656399 n_rd=530609 n_rd_L2_A=0 n_write=0 n_wr_bk=503160 bw_util=0.7329
n_activity=1340806 dram_eff=0.771
bk0: 33389a 454573i bk1: 33406a 443784i bk2: 33143a 454980i bk3: 33188a 452691i bk4: 33141a 463360i bk5: 33256a 466136i bk6: 33138a 451768i bk7: 33160a 458822i bk8: 33056a 471002i bk9: 33069a 474818i bk10: 33101a 477168i bk11: 33119a 481036i bk12: 32999a 480924i bk13: 33026a 463636i bk14: 33209a 473548i bk15: 33209a 478634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768789
Row_Buffer_Locality_read = 0.851307
Row_Buffer_Locality_write = 0.420709
Bank_Level_Parallism = 11.808222
Bank_Level_Parallism_Col = 8.749954
Bank_Level_Parallism_Ready = 3.510746
write_to_read_ratio_blp_rw_average = 0.589581
GrpLevelPara = 3.746907 

BW Util details:
bwutil = 0.732948 
total_CMD = 1410427 
util_bw = 1033769 
Wasted_Col = 298148 
Wasted_Row = 4131 
Idle = 74379 

BW Util Bottlenecks: 
RCDc_limit = 269418 
RCDWRc_limit = 217601 
WTRc_limit = 404061 
RTWc_limit = 1715335 
CCDLc_limit = 355607 
rwq = 0 
CCDLc_limit_alone = 177165 
WTRc_limit_alone = 361225 
RTWc_limit_alone = 1579729 

Commands details: 
total_CMD = 1410427 
n_nop = 295662 
Read = 530609 
Write = 0 
L2_Alloc = 0 
L2_WB = 503160 
n_act = 151767 
n_pre = 151751 
n_ref = 0 
n_req = 656399 
total_req = 1033769 

Dual Bus Interface Util: 
issued_total_row = 303518 
issued_total_col = 1033769 
Row_Bus_Util =  0.215196 
CoL_Bus_Util = 0.732948 
Either_Row_CoL_Bus_Util = 0.790374 
Issued_on_Two_Bus_Simul_Util = 0.157769 
issued_two_Eff = 0.199613 
queue_avg = 55.852852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.8529
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1410427 n_nop=294786 n_act=152627 n_pre=152611 n_ref_event=0 n_req=657009 n_rd=531188 n_rd_L2_A=0 n_write=0 n_wr_bk=503284 bw_util=0.7334
n_activity=1343172 dram_eff=0.7702
bk0: 33487a 453699i bk1: 33466a 445943i bk2: 33202a 445877i bk3: 33247a 439451i bk4: 33185a 453295i bk5: 33258a 463347i bk6: 33131a 455599i bk7: 33167a 455095i bk8: 33058a 465908i bk9: 33076a 481270i bk10: 33177a 477825i bk11: 33097a 475142i bk12: 33035a 476292i bk13: 33038a 469348i bk14: 33267a 466282i bk15: 33297a 470382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767694
Row_Buffer_Locality_read = 0.851025
Row_Buffer_Locality_write = 0.415892
Bank_Level_Parallism = 11.835698
Bank_Level_Parallism_Col = 8.765821
Bank_Level_Parallism_Ready = 3.507444
write_to_read_ratio_blp_rw_average = 0.591926
GrpLevelPara = 3.751000 

BW Util details:
bwutil = 0.733446 
total_CMD = 1410427 
util_bw = 1034472 
Wasted_Col = 297950 
Wasted_Row = 4980 
Idle = 73025 

BW Util Bottlenecks: 
RCDc_limit = 271569 
RCDWRc_limit = 218761 
WTRc_limit = 401974 
RTWc_limit = 1723702 
CCDLc_limit = 357040 
rwq = 0 
CCDLc_limit_alone = 177136 
WTRc_limit_alone = 359383 
RTWc_limit_alone = 1586389 

Commands details: 
total_CMD = 1410427 
n_nop = 294786 
Read = 531188 
Write = 0 
L2_Alloc = 0 
L2_WB = 503284 
n_act = 152627 
n_pre = 152611 
n_ref = 0 
n_req = 657009 
total_req = 1034472 

Dual Bus Interface Util: 
issued_total_row = 305238 
issued_total_col = 1034472 
Row_Bus_Util =  0.216415 
CoL_Bus_Util = 0.733446 
Either_Row_CoL_Bus_Util = 0.790995 
Issued_on_Two_Bus_Simul_Util = 0.158866 
issued_two_Eff = 0.200843 
queue_avg = 56.446293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.4463
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1410427 n_nop=294440 n_act=152830 n_pre=152814 n_ref_event=0 n_req=657221 n_rd=531400 n_rd_L2_A=0 n_write=0 n_wr_bk=503284 bw_util=0.7336
n_activity=1342275 dram_eff=0.7708
bk0: 33414a 447111i bk1: 33456a 435346i bk2: 33306a 443019i bk3: 33233a 442437i bk4: 33227a 446235i bk5: 33236a 459378i bk6: 33184a 445367i bk7: 33153a 454013i bk8: 33045a 462878i bk9: 33172a 460595i bk10: 33102a 473836i bk11: 33203a 468460i bk12: 33060a 463518i bk13: 33060a 463978i bk14: 33205a 458617i bk15: 33344a 457546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767460
Row_Buffer_Locality_read = 0.850845
Row_Buffer_Locality_write = 0.415288
Bank_Level_Parallism = 11.921984
Bank_Level_Parallism_Col = 8.830969
Bank_Level_Parallism_Ready = 3.528063
write_to_read_ratio_blp_rw_average = 0.593707
GrpLevelPara = 3.758738 

BW Util details:
bwutil = 0.733596 
total_CMD = 1410427 
util_bw = 1034684 
Wasted_Col = 297618 
Wasted_Row = 4868 
Idle = 73257 

BW Util Bottlenecks: 
RCDc_limit = 272636 
RCDWRc_limit = 219059 
WTRc_limit = 406038 
RTWc_limit = 1756214 
CCDLc_limit = 360572 
rwq = 0 
CCDLc_limit_alone = 178798 
WTRc_limit_alone = 363227 
RTWc_limit_alone = 1617251 

Commands details: 
total_CMD = 1410427 
n_nop = 294440 
Read = 531400 
Write = 0 
L2_Alloc = 0 
L2_WB = 503284 
n_act = 152830 
n_pre = 152814 
n_ref = 0 
n_req = 657221 
total_req = 1034684 

Dual Bus Interface Util: 
issued_total_row = 305644 
issued_total_col = 1034684 
Row_Bus_Util =  0.216703 
CoL_Bus_Util = 0.733596 
Either_Row_CoL_Bus_Util = 0.791241 
Issued_on_Two_Bus_Simul_Util = 0.159059 
issued_two_Eff = 0.201025 
queue_avg = 57.101345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.1013
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1410427 n_nop=296444 n_act=151727 n_pre=151711 n_ref_event=0 n_req=656369 n_rd=530563 n_rd_L2_A=0 n_write=0 n_wr_bk=503224 bw_util=0.733
n_activity=1342642 dram_eff=0.77
bk0: 33431a 453883i bk1: 33473a 450260i bk2: 33172a 447731i bk3: 33250a 447626i bk4: 33167a 463133i bk5: 33224a 462758i bk6: 33111a 467919i bk7: 33142a 468002i bk8: 33044a 471018i bk9: 33007a 479338i bk10: 33085a 474771i bk11: 33075a 476469i bk12: 32986a 475359i bk13: 32983a 470332i bk14: 33224a 485157i bk15: 33189a 468245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768839
Row_Buffer_Locality_read = 0.852144
Row_Buffer_Locality_write = 0.417516
Bank_Level_Parallism = 11.790457
Bank_Level_Parallism_Col = 8.750645
Bank_Level_Parallism_Ready = 3.514827
write_to_read_ratio_blp_rw_average = 0.591360
GrpLevelPara = 3.751369 

BW Util details:
bwutil = 0.732960 
total_CMD = 1410427 
util_bw = 1033787 
Wasted_Col = 297662 
Wasted_Row = 5327 
Idle = 73651 

BW Util Bottlenecks: 
RCDc_limit = 268203 
RCDWRc_limit = 217029 
WTRc_limit = 411040 
RTWc_limit = 1704810 
CCDLc_limit = 353975 
rwq = 0 
CCDLc_limit_alone = 175488 
WTRc_limit_alone = 367600 
RTWc_limit_alone = 1569763 

Commands details: 
total_CMD = 1410427 
n_nop = 296444 
Read = 530563 
Write = 0 
L2_Alloc = 0 
L2_WB = 503224 
n_act = 151727 
n_pre = 151711 
n_ref = 0 
n_req = 656369 
total_req = 1033787 

Dual Bus Interface Util: 
issued_total_row = 303438 
issued_total_col = 1033787 
Row_Bus_Util =  0.215139 
CoL_Bus_Util = 0.732960 
Either_Row_CoL_Bus_Util = 0.789820 
Issued_on_Two_Bus_Simul_Util = 0.158280 
issued_two_Eff = 0.200400 
queue_avg = 55.828842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.8288
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1410427 n_nop=295464 n_act=152533 n_pre=152517 n_ref_event=0 n_req=656090 n_rd=530295 n_rd_L2_A=0 n_write=0 n_wr_bk=503180 bw_util=0.7327
n_activity=1342791 dram_eff=0.7696
bk0: 33357a 452057i bk1: 33352a 446943i bk2: 33178a 447897i bk3: 33164a 442099i bk4: 33193a 455088i bk5: 33179a 471294i bk6: 33085a 455640i bk7: 33151a 458080i bk8: 33031a 465774i bk9: 33059a 474552i bk10: 33075a 480466i bk11: 33120a 469178i bk12: 32982a 475059i bk13: 33031a 454902i bk14: 33147a 460605i bk15: 33191a 459263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767512
Row_Buffer_Locality_read = 0.851156
Row_Buffer_Locality_write = 0.414905
Bank_Level_Parallism = 11.855311
Bank_Level_Parallism_Col = 8.789779
Bank_Level_Parallism_Ready = 3.530253
write_to_read_ratio_blp_rw_average = 0.591253
GrpLevelPara = 3.751411 

BW Util details:
bwutil = 0.732739 
total_CMD = 1410427 
util_bw = 1033475 
Wasted_Col = 298673 
Wasted_Row = 5145 
Idle = 73134 

BW Util Bottlenecks: 
RCDc_limit = 270514 
RCDWRc_limit = 220022 
WTRc_limit = 409041 
RTWc_limit = 1727486 
CCDLc_limit = 355618 
rwq = 0 
CCDLc_limit_alone = 176416 
WTRc_limit_alone = 366073 
RTWc_limit_alone = 1591252 

Commands details: 
total_CMD = 1410427 
n_nop = 295464 
Read = 530295 
Write = 0 
L2_Alloc = 0 
L2_WB = 503180 
n_act = 152533 
n_pre = 152517 
n_ref = 0 
n_req = 656090 
total_req = 1033475 

Dual Bus Interface Util: 
issued_total_row = 305050 
issued_total_col = 1033475 
Row_Bus_Util =  0.216282 
CoL_Bus_Util = 0.732739 
Either_Row_CoL_Bus_Util = 0.790515 
Issued_on_Two_Bus_Simul_Util = 0.158507 
issued_two_Eff = 0.200511 
queue_avg = 56.233517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.2335
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1410427 n_nop=295199 n_act=153256 n_pre=153240 n_ref_event=0 n_req=656045 n_rd=530215 n_rd_L2_A=0 n_write=0 n_wr_bk=503320 bw_util=0.7328
n_activity=1341613 dram_eff=0.7704
bk0: 33233a 441864i bk1: 33252a 445814i bk2: 33273a 445371i bk3: 33243a 441335i bk4: 33153a 452474i bk5: 33145a 463618i bk6: 33185a 448823i bk7: 33192a 460343i bk8: 33052a 464284i bk9: 33150a 478233i bk10: 33033a 474536i bk11: 33045a 474581i bk12: 32995a 470264i bk13: 33034a 458294i bk14: 33090a 457741i bk15: 33140a 462448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766394
Row_Buffer_Locality_read = 0.849963
Row_Buffer_Locality_write = 0.414257
Bank_Level_Parallism = 11.882867
Bank_Level_Parallism_Col = 8.791913
Bank_Level_Parallism_Ready = 3.516523
write_to_read_ratio_blp_rw_average = 0.592568
GrpLevelPara = 3.755871 

BW Util details:
bwutil = 0.732782 
total_CMD = 1410427 
util_bw = 1033535 
Wasted_Col = 298808 
Wasted_Row = 4275 
Idle = 73809 

BW Util Bottlenecks: 
RCDc_limit = 273297 
RCDWRc_limit = 219828 
WTRc_limit = 402401 
RTWc_limit = 1745481 
CCDLc_limit = 357003 
rwq = 0 
CCDLc_limit_alone = 177679 
WTRc_limit_alone = 361343 
RTWc_limit_alone = 1607215 

Commands details: 
total_CMD = 1410427 
n_nop = 295199 
Read = 530215 
Write = 0 
L2_Alloc = 0 
L2_WB = 503320 
n_act = 153256 
n_pre = 153240 
n_ref = 0 
n_req = 656045 
total_req = 1033535 

Dual Bus Interface Util: 
issued_total_row = 306496 
issued_total_col = 1033535 
Row_Bus_Util =  0.217307 
CoL_Bus_Util = 0.732782 
Either_Row_CoL_Bus_Util = 0.790702 
Issued_on_Two_Bus_Simul_Util = 0.159386 
issued_two_Eff = 0.201576 
queue_avg = 56.382515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.3825
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1410427 n_nop=295218 n_act=152865 n_pre=152849 n_ref_event=0 n_req=655843 n_rd=530022 n_rd_L2_A=0 n_write=0 n_wr_bk=503284 bw_util=0.7326
n_activity=1342741 dram_eff=0.7695
bk0: 33235a 446336i bk1: 33251a 445332i bk2: 33218a 443889i bk3: 33229a 436846i bk4: 33105a 460034i bk5: 33190a 463825i bk6: 33161a 460188i bk7: 33167a 460013i bk8: 33088a 471430i bk9: 33085a 475452i bk10: 33017a 473168i bk11: 33021a 477837i bk12: 32994a 471664i bk13: 33049a 472717i bk14: 33112a 469864i bk15: 33100a 476324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766918
Row_Buffer_Locality_read = 0.850814
Row_Buffer_Locality_write = 0.413508
Bank_Level_Parallism = 11.824327
Bank_Level_Parallism_Col = 8.756328
Bank_Level_Parallism_Ready = 3.512722
write_to_read_ratio_blp_rw_average = 0.591010
GrpLevelPara = 3.750223 

BW Util details:
bwutil = 0.732619 
total_CMD = 1410427 
util_bw = 1033306 
Wasted_Col = 299670 
Wasted_Row = 4754 
Idle = 72697 

BW Util Bottlenecks: 
RCDc_limit = 271401 
RCDWRc_limit = 220207 
WTRc_limit = 410560 
RTWc_limit = 1722537 
CCDLc_limit = 354610 
rwq = 0 
CCDLc_limit_alone = 176404 
WTRc_limit_alone = 367058 
RTWc_limit_alone = 1587833 

Commands details: 
total_CMD = 1410427 
n_nop = 295218 
Read = 530022 
Write = 0 
L2_Alloc = 0 
L2_WB = 503284 
n_act = 152865 
n_pre = 152849 
n_ref = 0 
n_req = 655843 
total_req = 1033306 

Dual Bus Interface Util: 
issued_total_row = 305714 
issued_total_col = 1033306 
Row_Bus_Util =  0.216753 
CoL_Bus_Util = 0.732619 
Either_Row_CoL_Bus_Util = 0.790689 
Issued_on_Two_Bus_Simul_Util = 0.158683 
issued_two_Eff = 0.200690 
queue_avg = 55.794514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.7945
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1410427 n_nop=294583 n_act=154065 n_pre=154049 n_ref_event=0 n_req=656608 n_rd=530796 n_rd_L2_A=0 n_write=0 n_wr_bk=503248 bw_util=0.7331
n_activity=1340826 dram_eff=0.7712
bk0: 33314a 446329i bk1: 33347a 439754i bk2: 33244a 440477i bk3: 33303a 442743i bk4: 33211a 442364i bk5: 33144a 468800i bk6: 33189a 436496i bk7: 33251a 451442i bk8: 33088a 450893i bk9: 33198a 459096i bk10: 33043a 452481i bk11: 33088a 460777i bk12: 33042a 464870i bk13: 33062a 450022i bk14: 33111a 455965i bk15: 33161a 456200i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765362
Row_Buffer_Locality_read = 0.848949
Row_Buffer_Locality_write = 0.412711
Bank_Level_Parallism = 11.982441
Bank_Level_Parallism_Col = 8.855644
Bank_Level_Parallism_Ready = 3.543267
write_to_read_ratio_blp_rw_average = 0.592977
GrpLevelPara = 3.764560 

BW Util details:
bwutil = 0.733142 
total_CMD = 1410427 
util_bw = 1034044 
Wasted_Col = 297239 
Wasted_Row = 4399 
Idle = 74745 

BW Util Bottlenecks: 
RCDc_limit = 275933 
RCDWRc_limit = 220544 
WTRc_limit = 403830 
RTWc_limit = 1767923 
CCDLc_limit = 359183 
rwq = 0 
CCDLc_limit_alone = 179415 
WTRc_limit_alone = 362278 
RTWc_limit_alone = 1629707 

Commands details: 
total_CMD = 1410427 
n_nop = 294583 
Read = 530796 
Write = 0 
L2_Alloc = 0 
L2_WB = 503248 
n_act = 154065 
n_pre = 154049 
n_ref = 0 
n_req = 656608 
total_req = 1034044 

Dual Bus Interface Util: 
issued_total_row = 308114 
issued_total_col = 1034044 
Row_Bus_Util =  0.218454 
CoL_Bus_Util = 0.733142 
Either_Row_CoL_Bus_Util = 0.791139 
Issued_on_Two_Bus_Simul_Util = 0.160458 
issued_two_Eff = 0.202819 
queue_avg = 57.136284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.1363
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1410427 n_nop=295852 n_act=152207 n_pre=152191 n_ref_event=0 n_req=655868 n_rd=530047 n_rd_L2_A=0 n_write=0 n_wr_bk=503284 bw_util=0.7326
n_activity=1341518 dram_eff=0.7703
bk0: 33250a 449775i bk1: 33257a 451916i bk2: 33154a 452534i bk3: 33285a 446596i bk4: 33089a 459190i bk5: 33187a 455325i bk6: 33173a 463138i bk7: 33149a 462209i bk8: 33102a 468016i bk9: 33061a 478597i bk10: 33048a 474078i bk11: 33038a 476358i bk12: 33025a 481709i bk13: 33030a 480402i bk14: 33089a 476080i bk15: 33110a 463537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767930
Row_Buffer_Locality_read = 0.851813
Row_Buffer_Locality_write = 0.414557
Bank_Level_Parallism = 11.808419
Bank_Level_Parallism_Col = 8.740604
Bank_Level_Parallism_Ready = 3.497016
write_to_read_ratio_blp_rw_average = 0.590263
GrpLevelPara = 3.745998 

BW Util details:
bwutil = 0.732637 
total_CMD = 1410427 
util_bw = 1033331 
Wasted_Col = 298568 
Wasted_Row = 4710 
Idle = 73818 

BW Util Bottlenecks: 
RCDc_limit = 268898 
RCDWRc_limit = 219190 
WTRc_limit = 411486 
RTWc_limit = 1711059 
CCDLc_limit = 352707 
rwq = 0 
CCDLc_limit_alone = 176739 
WTRc_limit_alone = 367947 
RTWc_limit_alone = 1578630 

Commands details: 
total_CMD = 1410427 
n_nop = 295852 
Read = 530047 
Write = 0 
L2_Alloc = 0 
L2_WB = 503284 
n_act = 152207 
n_pre = 152191 
n_ref = 0 
n_req = 655868 
total_req = 1033331 

Dual Bus Interface Util: 
issued_total_row = 304398 
issued_total_col = 1033331 
Row_Bus_Util =  0.215820 
CoL_Bus_Util = 0.732637 
Either_Row_CoL_Bus_Util = 0.790239 
Issued_on_Two_Bus_Simul_Util = 0.158217 
issued_two_Eff = 0.200214 
queue_avg = 56.023232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.0232
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1410427 n_nop=294794 n_act=154197 n_pre=154181 n_ref_event=0 n_req=656137 n_rd=530289 n_rd_L2_A=0 n_write=0 n_wr_bk=503392 bw_util=0.7329
n_activity=1343723 dram_eff=0.7693
bk0: 33241a 442258i bk1: 33282a 443727i bk2: 33206a 436148i bk3: 33247a 434508i bk4: 33083a 445634i bk5: 33178a 451195i bk6: 33164a 451356i bk7: 33198a 443296i bk8: 33156a 458072i bk9: 33104a 468718i bk10: 33036a 463163i bk11: 33027a 464288i bk12: 33019a 462369i bk13: 33086a 464354i bk14: 33121a 463572i bk15: 33141a 459827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764993
Row_Buffer_Locality_read = 0.847740
Row_Buffer_Locality_write = 0.416320
Bank_Level_Parallism = 11.937889
Bank_Level_Parallism_Col = 8.816914
Bank_Level_Parallism_Ready = 3.515471
write_to_read_ratio_blp_rw_average = 0.589977
GrpLevelPara = 3.755964 

BW Util details:
bwutil = 0.732885 
total_CMD = 1410427 
util_bw = 1033681 
Wasted_Col = 299210 
Wasted_Row = 4907 
Idle = 72629 

BW Util Bottlenecks: 
RCDc_limit = 276746 
RCDWRc_limit = 219382 
WTRc_limit = 409379 
RTWc_limit = 1746483 
CCDLc_limit = 359235 
rwq = 0 
CCDLc_limit_alone = 178787 
WTRc_limit_alone = 366276 
RTWc_limit_alone = 1609138 

Commands details: 
total_CMD = 1410427 
n_nop = 294794 
Read = 530289 
Write = 0 
L2_Alloc = 0 
L2_WB = 503392 
n_act = 154197 
n_pre = 154181 
n_ref = 0 
n_req = 656137 
total_req = 1033681 

Dual Bus Interface Util: 
issued_total_row = 308378 
issued_total_col = 1033681 
Row_Bus_Util =  0.218642 
CoL_Bus_Util = 0.732885 
Either_Row_CoL_Bus_Util = 0.790990 
Issued_on_Two_Bus_Simul_Util = 0.160537 
issued_two_Eff = 0.202957 
queue_avg = 56.942177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.9422
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1410427 n_nop=294242 n_act=152954 n_pre=152938 n_ref_event=0 n_req=657168 n_rd=531320 n_rd_L2_A=0 n_write=0 n_wr_bk=503392 bw_util=0.7336
n_activity=1342243 dram_eff=0.7709
bk0: 33304a 439409i bk1: 33301a 446771i bk2: 33384a 438160i bk3: 33278a 444590i bk4: 33168a 452473i bk5: 33184a 458051i bk6: 33208a 447796i bk7: 33318a 453576i bk8: 33109a 466011i bk9: 33265a 467544i bk10: 33147a 462575i bk11: 33107a 468439i bk12: 33084a 467485i bk13: 33117a 458161i bk14: 33179a 468268i bk15: 33167a 461711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767253
Row_Buffer_Locality_read = 0.850096
Row_Buffer_Locality_write = 0.417496
Bank_Level_Parallism = 11.910126
Bank_Level_Parallism_Col = 8.820000
Bank_Level_Parallism_Ready = 3.523072
write_to_read_ratio_blp_rw_average = 0.592995
GrpLevelPara = 3.756413 

BW Util details:
bwutil = 0.733616 
total_CMD = 1410427 
util_bw = 1034712 
Wasted_Col = 297375 
Wasted_Row = 4841 
Idle = 73499 

BW Util Bottlenecks: 
RCDc_limit = 272787 
RCDWRc_limit = 217265 
WTRc_limit = 401315 
RTWc_limit = 1748720 
CCDLc_limit = 358161 
rwq = 0 
CCDLc_limit_alone = 177629 
WTRc_limit_alone = 358880 
RTWc_limit_alone = 1610623 

Commands details: 
total_CMD = 1410427 
n_nop = 294242 
Read = 531320 
Write = 0 
L2_Alloc = 0 
L2_WB = 503392 
n_act = 152954 
n_pre = 152938 
n_ref = 0 
n_req = 657168 
total_req = 1034712 

Dual Bus Interface Util: 
issued_total_row = 305892 
issued_total_col = 1034712 
Row_Bus_Util =  0.216879 
CoL_Bus_Util = 0.733616 
Either_Row_CoL_Bus_Util = 0.791381 
Issued_on_Two_Bus_Simul_Util = 0.159114 
issued_two_Eff = 0.201059 
queue_avg = 57.040405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.0404
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1410427 n_nop=296219 n_act=152894 n_pre=152878 n_ref_event=0 n_req=655727 n_rd=529889 n_rd_L2_A=0 n_write=0 n_wr_bk=503352 bw_util=0.7326
n_activity=1341869 dram_eff=0.77
bk0: 33259a 444543i bk1: 33272a 444121i bk2: 33166a 450943i bk3: 33243a 438705i bk4: 33086a 450946i bk5: 33139a 455308i bk6: 33146a 454828i bk7: 33154a 454952i bk8: 33142a 467148i bk9: 33074a 470926i bk10: 33031a 475810i bk11: 33020a 478595i bk12: 32997a 466921i bk13: 32994a 465491i bk14: 33061a 467445i bk15: 33105a 473233i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766833
Row_Buffer_Locality_read = 0.850016
Row_Buffer_Locality_write = 0.416559
Bank_Level_Parallism = 11.867480
Bank_Level_Parallism_Col = 8.785227
Bank_Level_Parallism_Ready = 3.505481
write_to_read_ratio_blp_rw_average = 0.592206
GrpLevelPara = 3.754772 

BW Util details:
bwutil = 0.732573 
total_CMD = 1410427 
util_bw = 1033241 
Wasted_Col = 298832 
Wasted_Row = 4575 
Idle = 73779 

BW Util Bottlenecks: 
RCDc_limit = 272163 
RCDWRc_limit = 218126 
WTRc_limit = 402169 
RTWc_limit = 1747732 
CCDLc_limit = 358838 
rwq = 0 
CCDLc_limit_alone = 179156 
WTRc_limit_alone = 360522 
RTWc_limit_alone = 1609697 

Commands details: 
total_CMD = 1410427 
n_nop = 296219 
Read = 529889 
Write = 0 
L2_Alloc = 0 
L2_WB = 503352 
n_act = 152894 
n_pre = 152878 
n_ref = 0 
n_req = 655727 
total_req = 1033241 

Dual Bus Interface Util: 
issued_total_row = 305772 
issued_total_col = 1033241 
Row_Bus_Util =  0.216794 
CoL_Bus_Util = 0.732573 
Either_Row_CoL_Bus_Util = 0.789979 
Issued_on_Two_Bus_Simul_Util = 0.159388 
issued_two_Eff = 0.201762 
queue_avg = 56.504238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.5042
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1410427 n_nop=294501 n_act=153761 n_pre=153745 n_ref_event=0 n_req=656521 n_rd=530683 n_rd_L2_A=0 n_write=0 n_wr_bk=503352 bw_util=0.7331
n_activity=1342167 dram_eff=0.7704
bk0: 33277a 443504i bk1: 33252a 451023i bk2: 33343a 439608i bk3: 33282a 433316i bk4: 33147a 442425i bk5: 33152a 458596i bk6: 33135a 443101i bk7: 33234a 454210i bk8: 33116a 454649i bk9: 33179a 468482i bk10: 33104a 466291i bk11: 33085a 460553i bk12: 33048a 469949i bk13: 33062a 464690i bk14: 33118a 459157i bk15: 33149a 464235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765794
Row_Buffer_Locality_read = 0.849411
Row_Buffer_Locality_write = 0.413166
Bank_Level_Parallism = 11.928761
Bank_Level_Parallism_Col = 8.823043
Bank_Level_Parallism_Ready = 3.532024
write_to_read_ratio_blp_rw_average = 0.592566
GrpLevelPara = 3.758151 

BW Util details:
bwutil = 0.733136 
total_CMD = 1410427 
util_bw = 1034035 
Wasted_Col = 298183 
Wasted_Row = 4850 
Idle = 73359 

BW Util Bottlenecks: 
RCDc_limit = 274303 
RCDWRc_limit = 219982 
WTRc_limit = 402920 
RTWc_limit = 1750906 
CCDLc_limit = 358151 
rwq = 0 
CCDLc_limit_alone = 177765 
WTRc_limit_alone = 360612 
RTWc_limit_alone = 1612828 

Commands details: 
total_CMD = 1410427 
n_nop = 294501 
Read = 530683 
Write = 0 
L2_Alloc = 0 
L2_WB = 503352 
n_act = 153761 
n_pre = 153745 
n_ref = 0 
n_req = 656521 
total_req = 1034035 

Dual Bus Interface Util: 
issued_total_row = 307506 
issued_total_col = 1034035 
Row_Bus_Util =  0.218023 
CoL_Bus_Util = 0.733136 
Either_Row_CoL_Bus_Util = 0.791197 
Issued_on_Two_Bus_Simul_Util = 0.159962 
issued_two_Eff = 0.202177 
queue_avg = 57.046955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.047
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1410427 n_nop=295431 n_act=153003 n_pre=152987 n_ref_event=0 n_req=655959 n_rd=530127 n_rd_L2_A=0 n_write=0 n_wr_bk=503328 bw_util=0.7327
n_activity=1342089 dram_eff=0.77
bk0: 33241a 446819i bk1: 33240a 459276i bk2: 33224a 440209i bk3: 33225a 445030i bk4: 33146a 451502i bk5: 33176a 461155i bk6: 33208a 446040i bk7: 33205a 464007i bk8: 33082a 471353i bk9: 33114a 480615i bk10: 33035a 463152i bk11: 32996a 473445i bk12: 32974a 474277i bk13: 33013a 461993i bk14: 33128a 462423i bk15: 33120a 454946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766749
Row_Buffer_Locality_read = 0.849959
Row_Buffer_Locality_write = 0.416190
Bank_Level_Parallism = 11.865023
Bank_Level_Parallism_Col = 8.785833
Bank_Level_Parallism_Ready = 3.515332
write_to_read_ratio_blp_rw_average = 0.591791
GrpLevelPara = 3.753663 

BW Util details:
bwutil = 0.732725 
total_CMD = 1410427 
util_bw = 1033455 
Wasted_Col = 299168 
Wasted_Row = 4631 
Idle = 73173 

BW Util Bottlenecks: 
RCDc_limit = 272767 
RCDWRc_limit = 219942 
WTRc_limit = 405042 
RTWc_limit = 1747683 
CCDLc_limit = 358413 
rwq = 0 
CCDLc_limit_alone = 177638 
WTRc_limit_alone = 362655 
RTWc_limit_alone = 1609295 

Commands details: 
total_CMD = 1410427 
n_nop = 295431 
Read = 530127 
Write = 0 
L2_Alloc = 0 
L2_WB = 503328 
n_act = 153003 
n_pre = 152987 
n_ref = 0 
n_req = 655959 
total_req = 1033455 

Dual Bus Interface Util: 
issued_total_row = 305990 
issued_total_col = 1033455 
Row_Bus_Util =  0.216948 
CoL_Bus_Util = 0.732725 
Either_Row_CoL_Bus_Util = 0.790538 
Issued_on_Two_Bus_Simul_Util = 0.159135 
issued_two_Eff = 0.201300 
queue_avg = 56.348656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.3487
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1410427 n_nop=295988 n_act=152537 n_pre=152521 n_ref_event=0 n_req=655461 n_rd=529643 n_rd_L2_A=0 n_write=0 n_wr_bk=503272 bw_util=0.7323
n_activity=1342994 dram_eff=0.7691
bk0: 33188a 443815i bk1: 33193a 446276i bk2: 33221a 445015i bk3: 33248a 441363i bk4: 33065a 446526i bk5: 33082a 461026i bk6: 33119a 459457i bk7: 33086a 463065i bk8: 33115a 464991i bk9: 33088a 471812i bk10: 33031a 465976i bk11: 33003a 473046i bk12: 32968a 476196i bk13: 33059a 462773i bk14: 33058a 468373i bk15: 33119a 469808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767283
Row_Buffer_Locality_read = 0.850692
Row_Buffer_Locality_write = 0.416165
Bank_Level_Parallism = 11.854718
Bank_Level_Parallism_Col = 8.788033
Bank_Level_Parallism_Ready = 3.525831
write_to_read_ratio_blp_rw_average = 0.590713
GrpLevelPara = 3.751814 

BW Util details:
bwutil = 0.732342 
total_CMD = 1410427 
util_bw = 1032915 
Wasted_Col = 300082 
Wasted_Row = 5101 
Idle = 72329 

BW Util Bottlenecks: 
RCDc_limit = 274080 
RCDWRc_limit = 219636 
WTRc_limit = 415809 
RTWc_limit = 1732520 
CCDLc_limit = 360567 
rwq = 0 
CCDLc_limit_alone = 180332 
WTRc_limit_alone = 372116 
RTWc_limit_alone = 1595978 

Commands details: 
total_CMD = 1410427 
n_nop = 295988 
Read = 529643 
Write = 0 
L2_Alloc = 0 
L2_WB = 503272 
n_act = 152537 
n_pre = 152521 
n_ref = 0 
n_req = 655461 
total_req = 1032915 

Dual Bus Interface Util: 
issued_total_row = 305058 
issued_total_col = 1032915 
Row_Bus_Util =  0.216288 
CoL_Bus_Util = 0.732342 
Either_Row_CoL_Bus_Util = 0.790143 
Issued_on_Two_Bus_Simul_Util = 0.158487 
issued_two_Eff = 0.200580 
queue_avg = 56.142952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.143
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1410427 n_nop=294071 n_act=153359 n_pre=153343 n_ref_event=0 n_req=657230 n_rd=531404 n_rd_L2_A=0 n_write=0 n_wr_bk=503304 bw_util=0.7336
n_activity=1342076 dram_eff=0.771
bk0: 33345a 448794i bk1: 33367a 450531i bk2: 33315a 436819i bk3: 33310a 442270i bk4: 33229a 455602i bk5: 33245a 461338i bk6: 33194a 443342i bk7: 33347a 456478i bk8: 33148a 460323i bk9: 33198a 469399i bk10: 33092a 467735i bk11: 33092a 473662i bk12: 33064a 466897i bk13: 33068a 469877i bk14: 33224a 462359i bk15: 33166a 446978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766659
Row_Buffer_Locality_read = 0.849363
Row_Buffer_Locality_write = 0.417370
Bank_Level_Parallism = 11.899120
Bank_Level_Parallism_Col = 8.807675
Bank_Level_Parallism_Ready = 3.516097
write_to_read_ratio_blp_rw_average = 0.590876
GrpLevelPara = 3.758605 

BW Util details:
bwutil = 0.733613 
total_CMD = 1410427 
util_bw = 1034708 
Wasted_Col = 297633 
Wasted_Row = 4872 
Idle = 73214 

BW Util Bottlenecks: 
RCDc_limit = 274383 
RCDWRc_limit = 218751 
WTRc_limit = 409383 
RTWc_limit = 1735999 
CCDLc_limit = 357906 
rwq = 0 
CCDLc_limit_alone = 177950 
WTRc_limit_alone = 366310 
RTWc_limit_alone = 1599116 

Commands details: 
total_CMD = 1410427 
n_nop = 294071 
Read = 531404 
Write = 0 
L2_Alloc = 0 
L2_WB = 503304 
n_act = 153359 
n_pre = 153343 
n_ref = 0 
n_req = 657230 
total_req = 1034708 

Dual Bus Interface Util: 
issued_total_row = 306702 
issued_total_col = 1034708 
Row_Bus_Util =  0.217453 
CoL_Bus_Util = 0.733613 
Either_Row_CoL_Bus_Util = 0.791502 
Issued_on_Two_Bus_Simul_Util = 0.159564 
issued_two_Eff = 0.201597 
queue_avg = 56.751484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.7515
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 1692607 -   mf: uid=185254006, sid4294967295:w4294967295, part=19, addr=0xc3bd5a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1692507), 
DRAM[19]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1410427 n_nop=296069 n_act=151582 n_pre=151566 n_ref_event=0 n_req=656085 n_rd=530261 n_rd_L2_A=0 n_write=0 n_wr_bk=503296 bw_util=0.7328
n_activity=1341354 dram_eff=0.7705
bk0: 33255a 455627i bk1: 33271a 456086i bk2: 33240a 450551i bk3: 33348a 449811i bk4: 33130a 457380i bk5: 33096a 464041i bk6: 33143a 453675i bk7: 33203a 457370i bk8: 33140a 463919i bk9: 33090a 481163i bk10: 33042a 474607i bk11: 33025a 474656i bk12: 33000a 472733i bk13: 33090a 469727i bk14: 33103a 470199i bk15: 33085a 470392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768960
Row_Buffer_Locality_read = 0.851830
Row_Buffer_Locality_write = 0.419721
Bank_Level_Parallism = 11.824320
Bank_Level_Parallism_Col = 8.771686
Bank_Level_Parallism_Ready = 3.512503
write_to_read_ratio_blp_rw_average = 0.591299
GrpLevelPara = 3.749381 

BW Util details:
bwutil = 0.732797 
total_CMD = 1410427 
util_bw = 1033557 
Wasted_Col = 298461 
Wasted_Row = 4294 
Idle = 74115 

BW Util Bottlenecks: 
RCDc_limit = 268514 
RCDWRc_limit = 216912 
WTRc_limit = 405702 
RTWc_limit = 1718467 
CCDLc_limit = 354496 
rwq = 0 
CCDLc_limit_alone = 178268 
WTRc_limit_alone = 363432 
RTWc_limit_alone = 1584509 

Commands details: 
total_CMD = 1410427 
n_nop = 296069 
Read = 530261 
Write = 0 
L2_Alloc = 0 
L2_WB = 503296 
n_act = 151582 
n_pre = 151566 
n_ref = 0 
n_req = 656085 
total_req = 1033557 

Dual Bus Interface Util: 
issued_total_row = 303148 
issued_total_col = 1033557 
Row_Bus_Util =  0.214933 
CoL_Bus_Util = 0.732797 
Either_Row_CoL_Bus_Util = 0.790086 
Issued_on_Two_Bus_Simul_Util = 0.157645 
issued_two_Eff = 0.199529 
queue_avg = 55.973145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.9731
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1410427 n_nop=294994 n_act=153009 n_pre=152993 n_ref_event=0 n_req=656753 n_rd=530905 n_rd_L2_A=0 n_write=0 n_wr_bk=503392 bw_util=0.7333
n_activity=1342229 dram_eff=0.7706
bk0: 33277a 443253i bk1: 33311a 443323i bk2: 33331a 439385i bk3: 33304a 435853i bk4: 33156a 449116i bk5: 33152a 453693i bk6: 33186a 458927i bk7: 33245a 453842i bk8: 33187a 456093i bk9: 33226a 470476i bk10: 33079a 469717i bk11: 33026a 482392i bk12: 33031a 474709i bk13: 33156a 472609i bk14: 33111a 466600i bk15: 33127a 468038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767022
Row_Buffer_Locality_read = 0.850518
Row_Buffer_Locality_write = 0.414786
Bank_Level_Parallism = 11.885425
Bank_Level_Parallism_Col = 8.800491
Bank_Level_Parallism_Ready = 3.529172
write_to_read_ratio_blp_rw_average = 0.591041
GrpLevelPara = 3.751460 

BW Util details:
bwutil = 0.733322 
total_CMD = 1410427 
util_bw = 1034297 
Wasted_Col = 297124 
Wasted_Row = 5137 
Idle = 73869 

BW Util Bottlenecks: 
RCDc_limit = 272000 
RCDWRc_limit = 217513 
WTRc_limit = 406839 
RTWc_limit = 1721483 
CCDLc_limit = 354630 
rwq = 0 
CCDLc_limit_alone = 177045 
WTRc_limit_alone = 364095 
RTWc_limit_alone = 1586642 

Commands details: 
total_CMD = 1410427 
n_nop = 294994 
Read = 530905 
Write = 0 
L2_Alloc = 0 
L2_WB = 503392 
n_act = 153009 
n_pre = 152993 
n_ref = 0 
n_req = 656753 
total_req = 1034297 

Dual Bus Interface Util: 
issued_total_row = 306002 
issued_total_col = 1034297 
Row_Bus_Util =  0.216957 
CoL_Bus_Util = 0.733322 
Either_Row_CoL_Bus_Util = 0.790848 
Issued_on_Two_Bus_Simul_Util = 0.159431 
issued_two_Eff = 0.201595 
queue_avg = 56.444370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.4444
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1410427 n_nop=294236 n_act=153270 n_pre=153254 n_ref_event=0 n_req=657463 n_rd=531619 n_rd_L2_A=0 n_write=0 n_wr_bk=503376 bw_util=0.7338
n_activity=1341955 dram_eff=0.7713
bk0: 33379a 445426i bk1: 33346a 445939i bk2: 33370a 432342i bk3: 33308a 441610i bk4: 33152a 453133i bk5: 33282a 462775i bk6: 33225a 442112i bk7: 33357a 459763i bk8: 33108a 463846i bk9: 33212a 464811i bk10: 33107a 475119i bk11: 33155a 467126i bk12: 33134a 474848i bk13: 33087a 465047i bk14: 33187a 458695i bk15: 33210a 456636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766877
Row_Buffer_Locality_read = 0.850154
Row_Buffer_Locality_write = 0.415077
Bank_Level_Parallism = 11.905908
Bank_Level_Parallism_Col = 8.816689
Bank_Level_Parallism_Ready = 3.535272
write_to_read_ratio_blp_rw_average = 0.591538
GrpLevelPara = 3.757606 

BW Util details:
bwutil = 0.733817 
total_CMD = 1410427 
util_bw = 1034995 
Wasted_Col = 296773 
Wasted_Row = 4969 
Idle = 73690 

BW Util Bottlenecks: 
RCDc_limit = 272590 
RCDWRc_limit = 218758 
WTRc_limit = 406883 
RTWc_limit = 1736371 
CCDLc_limit = 355133 
rwq = 0 
CCDLc_limit_alone = 176465 
WTRc_limit_alone = 364116 
RTWc_limit_alone = 1600470 

Commands details: 
total_CMD = 1410427 
n_nop = 294236 
Read = 531619 
Write = 0 
L2_Alloc = 0 
L2_WB = 503376 
n_act = 153270 
n_pre = 153254 
n_ref = 0 
n_req = 657463 
total_req = 1034995 

Dual Bus Interface Util: 
issued_total_row = 306524 
issued_total_col = 1034995 
Row_Bus_Util =  0.217327 
CoL_Bus_Util = 0.733817 
Either_Row_CoL_Bus_Util = 0.791385 
Issued_on_Two_Bus_Simul_Util = 0.159759 
issued_two_Eff = 0.201872 
queue_avg = 56.810291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.8103
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1410427 n_nop=295536 n_act=152011 n_pre=151995 n_ref_event=0 n_req=655840 n_rd=529995 n_rd_L2_A=0 n_write=0 n_wr_bk=503380 bw_util=0.7327
n_activity=1342593 dram_eff=0.7697
bk0: 33200a 451931i bk1: 33296a 454130i bk2: 33288a 445194i bk3: 33258a 447288i bk4: 33088a 457252i bk5: 33083a 457207i bk6: 33167a 458487i bk7: 33194a 464361i bk8: 33147a 465080i bk9: 33115a 481413i bk10: 33035a 474654i bk11: 33007a 480548i bk12: 32962a 481732i bk13: 33034a 471583i bk14: 33057a 471283i bk15: 33064a 476857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768219
Row_Buffer_Locality_read = 0.851136
Row_Buffer_Locality_write = 0.419015
Bank_Level_Parallism = 11.805978
Bank_Level_Parallism_Col = 8.755527
Bank_Level_Parallism_Ready = 3.513750
write_to_read_ratio_blp_rw_average = 0.592264
GrpLevelPara = 3.750570 

BW Util details:
bwutil = 0.732668 
total_CMD = 1410427 
util_bw = 1033375 
Wasted_Col = 298429 
Wasted_Row = 5118 
Idle = 73505 

BW Util Bottlenecks: 
RCDc_limit = 269918 
RCDWRc_limit = 218547 
WTRc_limit = 404974 
RTWc_limit = 1718589 
CCDLc_limit = 353839 
rwq = 0 
CCDLc_limit_alone = 176293 
WTRc_limit_alone = 362281 
RTWc_limit_alone = 1583736 

Commands details: 
total_CMD = 1410427 
n_nop = 295536 
Read = 529995 
Write = 0 
L2_Alloc = 0 
L2_WB = 503380 
n_act = 152011 
n_pre = 151995 
n_ref = 0 
n_req = 655840 
total_req = 1033375 

Dual Bus Interface Util: 
issued_total_row = 304006 
issued_total_col = 1033375 
Row_Bus_Util =  0.215542 
CoL_Bus_Util = 0.732668 
Either_Row_CoL_Bus_Util = 0.790463 
Issued_on_Two_Bus_Simul_Util = 0.157747 
issued_two_Eff = 0.199562 
queue_avg = 56.091679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.0917
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1410427 n_nop=294634 n_act=153029 n_pre=153013 n_ref_event=0 n_req=656595 n_rd=530761 n_rd_L2_A=0 n_write=0 n_wr_bk=503336 bw_util=0.7332
n_activity=1342287 dram_eff=0.7704
bk0: 33341a 448550i bk1: 33283a 457007i bk2: 33287a 440648i bk3: 33307a 433852i bk4: 33164a 462633i bk5: 33248a 463670i bk6: 33122a 451528i bk7: 33219a 449093i bk8: 33096a 464432i bk9: 33136a 471701i bk10: 33074a 478423i bk11: 33056a 474138i bk12: 33051a 475714i bk13: 33079a 463101i bk14: 33145a 463991i bk15: 33153a 457354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766935
Row_Buffer_Locality_read = 0.850556
Row_Buffer_Locality_write = 0.414228
Bank_Level_Parallism = 11.866850
Bank_Level_Parallism_Col = 8.782118
Bank_Level_Parallism_Ready = 3.508472
write_to_read_ratio_blp_rw_average = 0.591282
GrpLevelPara = 3.755306 

BW Util details:
bwutil = 0.733180 
total_CMD = 1410427 
util_bw = 1034097 
Wasted_Col = 298161 
Wasted_Row = 4878 
Idle = 73291 

BW Util Bottlenecks: 
RCDc_limit = 272509 
RCDWRc_limit = 217701 
WTRc_limit = 408388 
RTWc_limit = 1726318 
CCDLc_limit = 357460 
rwq = 0 
CCDLc_limit_alone = 179158 
WTRc_limit_alone = 365854 
RTWc_limit_alone = 1590550 

Commands details: 
total_CMD = 1410427 
n_nop = 294634 
Read = 530761 
Write = 0 
L2_Alloc = 0 
L2_WB = 503336 
n_act = 153029 
n_pre = 153013 
n_ref = 0 
n_req = 656595 
total_req = 1034097 

Dual Bus Interface Util: 
issued_total_row = 306042 
issued_total_col = 1034097 
Row_Bus_Util =  0.216985 
CoL_Bus_Util = 0.733180 
Either_Row_CoL_Bus_Util = 0.791103 
Issued_on_Two_Bus_Simul_Util = 0.159062 
issued_two_Eff = 0.201064 
queue_avg = 56.422775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.4228
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1410427 n_nop=294479 n_act=152617 n_pre=152601 n_ref_event=0 n_req=656891 n_rd=531090 n_rd_L2_A=0 n_write=0 n_wr_bk=503204 bw_util=0.7333
n_activity=1342753 dram_eff=0.7703
bk0: 33401a 448782i bk1: 33447a 441162i bk2: 33194a 442011i bk3: 33180a 445012i bk4: 33278a 448672i bk5: 33321a 471656i bk6: 33131a 449791i bk7: 33153a 451271i bk8: 33062a 465138i bk9: 33140a 471463i bk10: 33143a 480028i bk11: 33147a 473769i bk12: 32982a 482480i bk13: 33006a 461295i bk14: 33232a 459713i bk15: 33273a 467954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767668
Row_Buffer_Locality_read = 0.850607
Row_Buffer_Locality_write = 0.417525
Bank_Level_Parallism = 11.856263
Bank_Level_Parallism_Col = 8.785678
Bank_Level_Parallism_Ready = 3.521111
write_to_read_ratio_blp_rw_average = 0.590468
GrpLevelPara = 3.753851 

BW Util details:
bwutil = 0.733320 
total_CMD = 1410427 
util_bw = 1034294 
Wasted_Col = 298967 
Wasted_Row = 4726 
Idle = 72440 

BW Util Bottlenecks: 
RCDc_limit = 272867 
RCDWRc_limit = 219743 
WTRc_limit = 405813 
RTWc_limit = 1735748 
CCDLc_limit = 355806 
rwq = 0 
CCDLc_limit_alone = 177005 
WTRc_limit_alone = 363477 
RTWc_limit_alone = 1599283 

Commands details: 
total_CMD = 1410427 
n_nop = 294479 
Read = 531090 
Write = 0 
L2_Alloc = 0 
L2_WB = 503204 
n_act = 152617 
n_pre = 152601 
n_ref = 0 
n_req = 656891 
total_req = 1034294 

Dual Bus Interface Util: 
issued_total_row = 305218 
issued_total_col = 1034294 
Row_Bus_Util =  0.216401 
CoL_Bus_Util = 0.733320 
Either_Row_CoL_Bus_Util = 0.791213 
Issued_on_Two_Bus_Simul_Util = 0.158508 
issued_two_Eff = 0.200336 
queue_avg = 56.506870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.5069
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1410427 n_nop=295889 n_act=151931 n_pre=151915 n_ref_event=0 n_req=655892 n_rd=530102 n_rd_L2_A=0 n_write=0 n_wr_bk=503160 bw_util=0.7326
n_activity=1343144 dram_eff=0.7693
bk0: 33355a 451626i bk1: 33365a 450760i bk2: 33134a 454978i bk3: 33194a 449353i bk4: 33154a 461836i bk5: 33188a 473564i bk6: 33053a 464779i bk7: 33061a 465619i bk8: 33116a 464478i bk9: 33012a 481942i bk10: 33068a 477867i bk11: 33053a 480011i bk12: 32964a 478272i bk13: 33048a 474592i bk14: 33124a 469898i bk15: 33213a 470308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768360
Row_Buffer_Locality_read = 0.851557
Row_Buffer_Locality_write = 0.417752
Bank_Level_Parallism = 11.771823
Bank_Level_Parallism_Col = 8.727568
Bank_Level_Parallism_Ready = 3.498052
write_to_read_ratio_blp_rw_average = 0.589697
GrpLevelPara = 3.747095 

BW Util details:
bwutil = 0.732588 
total_CMD = 1410427 
util_bw = 1033262 
Wasted_Col = 299908 
Wasted_Row = 5012 
Idle = 72245 

BW Util Bottlenecks: 
RCDc_limit = 269715 
RCDWRc_limit = 218039 
WTRc_limit = 409377 
RTWc_limit = 1710895 
CCDLc_limit = 354995 
rwq = 0 
CCDLc_limit_alone = 176834 
WTRc_limit_alone = 365794 
RTWc_limit_alone = 1576317 

Commands details: 
total_CMD = 1410427 
n_nop = 295889 
Read = 530102 
Write = 0 
L2_Alloc = 0 
L2_WB = 503160 
n_act = 151931 
n_pre = 151915 
n_ref = 0 
n_req = 655892 
total_req = 1033262 

Dual Bus Interface Util: 
issued_total_row = 303846 
issued_total_col = 1033262 
Row_Bus_Util =  0.215428 
CoL_Bus_Util = 0.732588 
Either_Row_CoL_Bus_Util = 0.790213 
Issued_on_Two_Bus_Simul_Util = 0.157803 
issued_two_Eff = 0.199697 
queue_avg = 55.671833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.6718
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1410427 n_nop=294141 n_act=154209 n_pre=154193 n_ref_event=0 n_req=657024 n_rd=531241 n_rd_L2_A=0 n_write=0 n_wr_bk=503132 bw_util=0.7334
n_activity=1341986 dram_eff=0.7708
bk0: 33485a 452370i bk1: 33472a 444007i bk2: 33188a 434459i bk3: 33201a 443458i bk4: 33226a 446980i bk5: 33321a 452102i bk6: 33139a 445011i bk7: 33201a 449112i bk8: 33054a 451087i bk9: 33128a 456294i bk10: 33118a 462678i bk11: 33149a 454903i bk12: 33035a 453365i bk13: 32988a 455293i bk14: 33297a 458855i bk15: 33239a 452935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765292
Row_Buffer_Locality_read = 0.848101
Row_Buffer_Locality_write = 0.415549
Bank_Level_Parallism = 11.972771
Bank_Level_Parallism_Col = 8.845681
Bank_Level_Parallism_Ready = 3.527712
write_to_read_ratio_blp_rw_average = 0.592192
GrpLevelPara = 3.761822 

BW Util details:
bwutil = 0.733376 
total_CMD = 1410427 
util_bw = 1034373 
Wasted_Col = 298571 
Wasted_Row = 4336 
Idle = 73147 

BW Util Bottlenecks: 
RCDc_limit = 277381 
RCDWRc_limit = 220016 
WTRc_limit = 408887 
RTWc_limit = 1763014 
CCDLc_limit = 363482 
rwq = 0 
CCDLc_limit_alone = 181302 
WTRc_limit_alone = 366493 
RTWc_limit_alone = 1623228 

Commands details: 
total_CMD = 1410427 
n_nop = 294141 
Read = 531241 
Write = 0 
L2_Alloc = 0 
L2_WB = 503132 
n_act = 154209 
n_pre = 154193 
n_ref = 0 
n_req = 657024 
total_req = 1034373 

Dual Bus Interface Util: 
issued_total_row = 308402 
issued_total_col = 1034373 
Row_Bus_Util =  0.218659 
CoL_Bus_Util = 0.733376 
Either_Row_CoL_Bus_Util = 0.791453 
Issued_on_Two_Bus_Simul_Util = 0.160582 
issued_two_Eff = 0.202895 
queue_avg = 57.027161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.0272
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 1692599 -   mf: uid=185254005, sid4294967295:w4294967295, part=27, addr=0xc3b40480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1692499), 
DRAM[27]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1410427 n_nop=295205 n_act=153080 n_pre=153064 n_ref_event=0 n_req=655712 n_rd=529929 n_rd_L2_A=0 n_write=0 n_wr_bk=503132 bw_util=0.7324
n_activity=1342327 dram_eff=0.7696
bk0: 33363a 441815i bk1: 33416a 439852i bk2: 33150a 445711i bk3: 33159a 438218i bk4: 33141a 447076i bk5: 33169a 452340i bk6: 33045a 446863i bk7: 33111a 450562i bk8: 33022a 459051i bk9: 32987a 476164i bk10: 33042a 463183i bk11: 33036a 469393i bk12: 32964a 469728i bk13: 33003a 458578i bk14: 33131a 471919i bk15: 33190a 468990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766544
Row_Buffer_Locality_read = 0.849970
Row_Buffer_Locality_write = 0.415064
Bank_Level_Parallism = 11.902666
Bank_Level_Parallism_Col = 8.814484
Bank_Level_Parallism_Ready = 3.511904
write_to_read_ratio_blp_rw_average = 0.592254
GrpLevelPara = 3.759309 

BW Util details:
bwutil = 0.732446 
total_CMD = 1410427 
util_bw = 1033061 
Wasted_Col = 300631 
Wasted_Row = 4084 
Idle = 72651 

BW Util Bottlenecks: 
RCDc_limit = 275937 
RCDWRc_limit = 221087 
WTRc_limit = 415179 
RTWc_limit = 1757460 
CCDLc_limit = 362766 
rwq = 0 
CCDLc_limit_alone = 180219 
WTRc_limit_alone = 371164 
RTWc_limit_alone = 1618928 

Commands details: 
total_CMD = 1410427 
n_nop = 295205 
Read = 529929 
Write = 0 
L2_Alloc = 0 
L2_WB = 503132 
n_act = 153080 
n_pre = 153064 
n_ref = 0 
n_req = 655712 
total_req = 1033061 

Dual Bus Interface Util: 
issued_total_row = 306144 
issued_total_col = 1033061 
Row_Bus_Util =  0.217058 
CoL_Bus_Util = 0.732446 
Either_Row_CoL_Bus_Util = 0.790698 
Issued_on_Two_Bus_Simul_Util = 0.158805 
issued_two_Eff = 0.200842 
queue_avg = 56.534988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.535
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1410427 n_nop=295416 n_act=152122 n_pre=152106 n_ref_event=0 n_req=656552 n_rd=530718 n_rd_L2_A=0 n_write=0 n_wr_bk=503336 bw_util=0.7331
n_activity=1343126 dram_eff=0.7699
bk0: 33409a 446929i bk1: 33381a 447101i bk2: 33173a 443576i bk3: 33234a 439376i bk4: 33200a 451090i bk5: 33222a 451069i bk6: 33090a 456691i bk7: 33102a 453344i bk8: 33138a 459553i bk9: 33051a 475974i bk10: 33115a 471458i bk11: 33078a 473502i bk12: 32956a 466787i bk13: 33104a 458808i bk14: 33153a 465994i bk15: 33312a 472380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768302
Row_Buffer_Locality_read = 0.850893
Row_Buffer_Locality_write = 0.419966
Bank_Level_Parallism = 11.877684
Bank_Level_Parallism_Col = 8.816483
Bank_Level_Parallism_Ready = 3.532882
write_to_read_ratio_blp_rw_average = 0.592415
GrpLevelPara = 3.757043 

BW Util details:
bwutil = 0.733150 
total_CMD = 1410427 
util_bw = 1034054 
Wasted_Col = 298855 
Wasted_Row = 4873 
Idle = 72645 

BW Util Bottlenecks: 
RCDc_limit = 272076 
RCDWRc_limit = 217922 
WTRc_limit = 406615 
RTWc_limit = 1748257 
CCDLc_limit = 359026 
rwq = 0 
CCDLc_limit_alone = 177680 
WTRc_limit_alone = 363553 
RTWc_limit_alone = 1609973 

Commands details: 
total_CMD = 1410427 
n_nop = 295416 
Read = 530718 
Write = 0 
L2_Alloc = 0 
L2_WB = 503336 
n_act = 152122 
n_pre = 152106 
n_ref = 0 
n_req = 656552 
total_req = 1034054 

Dual Bus Interface Util: 
issued_total_row = 304228 
issued_total_col = 1034054 
Row_Bus_Util =  0.215699 
CoL_Bus_Util = 0.733150 
Either_Row_CoL_Bus_Util = 0.790549 
Issued_on_Two_Bus_Simul_Util = 0.158300 
issued_two_Eff = 0.200241 
queue_avg = 56.627979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.628
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1410427 n_nop=294255 n_act=152791 n_pre=152775 n_ref_event=0 n_req=657460 n_rd=531645 n_rd_L2_A=0 n_write=0 n_wr_bk=503260 bw_util=0.7338
n_activity=1342358 dram_eff=0.771
bk0: 33531a 447505i bk1: 33482a 443002i bk2: 33237a 434276i bk3: 33200a 440382i bk4: 33272a 446942i bk5: 33314a 458338i bk6: 33144a 444355i bk7: 33272a 453003i bk8: 33046a 460988i bk9: 33171a 469599i bk10: 33181a 470762i bk11: 33135a 478219i bk12: 33059a 465789i bk13: 33017a 461048i bk14: 33322a 459774i bk15: 33262a 453000i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767604
Row_Buffer_Locality_read = 0.850376
Row_Buffer_Locality_write = 0.417844
Bank_Level_Parallism = 11.916058
Bank_Level_Parallism_Col = 8.824010
Bank_Level_Parallism_Ready = 3.513225
write_to_read_ratio_blp_rw_average = 0.593048
GrpLevelPara = 3.760373 

BW Util details:
bwutil = 0.733753 
total_CMD = 1410427 
util_bw = 1034905 
Wasted_Col = 298093 
Wasted_Row = 4467 
Idle = 72962 

BW Util Bottlenecks: 
RCDc_limit = 272964 
RCDWRc_limit = 217527 
WTRc_limit = 406468 
RTWc_limit = 1761556 
CCDLc_limit = 362225 
rwq = 0 
CCDLc_limit_alone = 179320 
WTRc_limit_alone = 362923 
RTWc_limit_alone = 1622196 

Commands details: 
total_CMD = 1410427 
n_nop = 294255 
Read = 531645 
Write = 0 
L2_Alloc = 0 
L2_WB = 503260 
n_act = 152791 
n_pre = 152775 
n_ref = 0 
n_req = 657460 
total_req = 1034905 

Dual Bus Interface Util: 
issued_total_row = 305566 
issued_total_col = 1034905 
Row_Bus_Util =  0.216648 
CoL_Bus_Util = 0.733753 
Either_Row_CoL_Bus_Util = 0.791372 
Issued_on_Two_Bus_Simul_Util = 0.159029 
issued_two_Eff = 0.200954 
queue_avg = 57.130711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.1307
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1410427 n_nop=296018 n_act=151984 n_pre=151968 n_ref_event=0 n_req=655535 n_rd=529725 n_rd_L2_A=0 n_write=0 n_wr_bk=503240 bw_util=0.7324
n_activity=1342689 dram_eff=0.7693
bk0: 33345a 450520i bk1: 33329a 444684i bk2: 33138a 451461i bk3: 33138a 445162i bk4: 33146a 438430i bk5: 33153a 466134i bk6: 33101a 462141i bk7: 33075a 465060i bk8: 33065a 470865i bk9: 32949a 484969i bk10: 33041a 476367i bk11: 33033a 479431i bk12: 32918a 469892i bk13: 33008a 457393i bk14: 33086a 487170i bk15: 33200a 468912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768153
Row_Buffer_Locality_read = 0.851549
Row_Buffer_Locality_write = 0.417010
Bank_Level_Parallism = 11.818700
Bank_Level_Parallism_Col = 8.760717
Bank_Level_Parallism_Ready = 3.510468
write_to_read_ratio_blp_rw_average = 0.592988
GrpLevelPara = 3.750750 

BW Util details:
bwutil = 0.732378 
total_CMD = 1410427 
util_bw = 1032965 
Wasted_Col = 299257 
Wasted_Row = 4962 
Idle = 73243 

BW Util Bottlenecks: 
RCDc_limit = 271505 
RCDWRc_limit = 219290 
WTRc_limit = 408084 
RTWc_limit = 1727876 
CCDLc_limit = 358505 
rwq = 0 
CCDLc_limit_alone = 178567 
WTRc_limit_alone = 364841 
RTWc_limit_alone = 1591181 

Commands details: 
total_CMD = 1410427 
n_nop = 296018 
Read = 529725 
Write = 0 
L2_Alloc = 0 
L2_WB = 503240 
n_act = 151984 
n_pre = 151968 
n_ref = 0 
n_req = 655535 
total_req = 1032965 

Dual Bus Interface Util: 
issued_total_row = 303952 
issued_total_col = 1032965 
Row_Bus_Util =  0.215504 
CoL_Bus_Util = 0.732378 
Either_Row_CoL_Bus_Util = 0.790122 
Issued_on_Two_Bus_Simul_Util = 0.157759 
issued_two_Eff = 0.199665 
queue_avg = 56.210773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.2108
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1410427 n_nop=294507 n_act=153176 n_pre=153160 n_ref_event=0 n_req=656532 n_rd=530729 n_rd_L2_A=0 n_write=0 n_wr_bk=503212 bw_util=0.7331
n_activity=1342585 dram_eff=0.7701
bk0: 33454a 439427i bk1: 33360a 448630i bk2: 33186a 443052i bk3: 33155a 441171i bk4: 33226a 450609i bk5: 33288a 462052i bk6: 33137a 455644i bk7: 33216a 450010i bk8: 33031a 471429i bk9: 33100a 480582i bk10: 33075a 470329i bk11: 33108a 467752i bk12: 32983a 473521i bk13: 32997a 460300i bk14: 33206a 461767i bk15: 33207a 463801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766689
Row_Buffer_Locality_read = 0.850502
Row_Buffer_Locality_write = 0.413106
Bank_Level_Parallism = 11.877140
Bank_Level_Parallism_Col = 8.788492
Bank_Level_Parallism_Ready = 3.517609
write_to_read_ratio_blp_rw_average = 0.592663
GrpLevelPara = 3.752302 

BW Util details:
bwutil = 0.733069 
total_CMD = 1410427 
util_bw = 1033941 
Wasted_Col = 298525 
Wasted_Row = 4833 
Idle = 73128 

BW Util Bottlenecks: 
RCDc_limit = 270828 
RCDWRc_limit = 220183 
WTRc_limit = 405450 
RTWc_limit = 1737786 
CCDLc_limit = 354312 
rwq = 0 
CCDLc_limit_alone = 176997 
WTRc_limit_alone = 363822 
RTWc_limit_alone = 1602099 

Commands details: 
total_CMD = 1410427 
n_nop = 294507 
Read = 530729 
Write = 0 
L2_Alloc = 0 
L2_WB = 503212 
n_act = 153176 
n_pre = 153160 
n_ref = 0 
n_req = 656532 
total_req = 1033941 

Dual Bus Interface Util: 
issued_total_row = 306336 
issued_total_col = 1033941 
Row_Bus_Util =  0.217194 
CoL_Bus_Util = 0.733069 
Either_Row_CoL_Bus_Util = 0.791193 
Issued_on_Two_Bus_Simul_Util = 0.159070 
issued_two_Eff = 0.201051 
queue_avg = 56.439201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.4392

========= L2 cache stats =========
L2_cache_bank[0]: Access = 696352, Miss = 517984, Miss_rate = 0.744, Pending_hits = 11851, Reservation_fails = 0
L2_cache_bank[1]: Access = 696352, Miss = 518009, Miss_rate = 0.744, Pending_hits = 11338, Reservation_fails = 0
L2_cache_bank[2]: Access = 696352, Miss = 517944, Miss_rate = 0.744, Pending_hits = 11156, Reservation_fails = 0
L2_cache_bank[3]: Access = 696352, Miss = 517956, Miss_rate = 0.744, Pending_hits = 10997, Reservation_fails = 0
L2_cache_bank[4]: Access = 696352, Miss = 518499, Miss_rate = 0.745, Pending_hits = 10538, Reservation_fails = 0
L2_cache_bank[5]: Access = 696352, Miss = 518580, Miss_rate = 0.745, Pending_hits = 11184, Reservation_fails = 0
L2_cache_bank[6]: Access = 696352, Miss = 518295, Miss_rate = 0.744, Pending_hits = 10981, Reservation_fails = 0
L2_cache_bank[7]: Access = 696352, Miss = 518170, Miss_rate = 0.744, Pending_hits = 11560, Reservation_fails = 0
L2_cache_bank[8]: Access = 696352, Miss = 518435, Miss_rate = 0.745, Pending_hits = 10916, Reservation_fails = 0
L2_cache_bank[9]: Access = 696352, Miss = 518609, Miss_rate = 0.745, Pending_hits = 10469, Reservation_fails = 0
L2_cache_bank[10]: Access = 696352, Miss = 518691, Miss_rate = 0.745, Pending_hits = 11110, Reservation_fails = 0
L2_cache_bank[11]: Access = 696352, Miss = 518565, Miss_rate = 0.745, Pending_hits = 11551, Reservation_fails = 0
L2_cache_bank[12]: Access = 696352, Miss = 518273, Miss_rate = 0.744, Pending_hits = 10282, Reservation_fails = 0
L2_cache_bank[13]: Access = 696352, Miss = 518146, Miss_rate = 0.744, Pending_hits = 11003, Reservation_fails = 0
L2_cache_bank[14]: Access = 696352, Miss = 518123, Miss_rate = 0.744, Pending_hits = 11083, Reservation_fails = 0
L2_cache_bank[15]: Access = 696352, Miss = 518028, Miss_rate = 0.744, Pending_hits = 11282, Reservation_fails = 0
L2_cache_bank[16]: Access = 696496, Miss = 518094, Miss_rate = 0.744, Pending_hits = 12059, Reservation_fails = 0
L2_cache_bank[17]: Access = 696496, Miss = 518105, Miss_rate = 0.744, Pending_hits = 12176, Reservation_fails = 0
L2_cache_bank[18]: Access = 696492, Miss = 518104, Miss_rate = 0.744, Pending_hits = 11291, Reservation_fails = 0
L2_cache_bank[19]: Access = 696492, Miss = 517902, Miss_rate = 0.744, Pending_hits = 11426, Reservation_fails = 0
L2_cache_bank[20]: Access = 696492, Miss = 518307, Miss_rate = 0.744, Pending_hits = 12395, Reservation_fails = 0
L2_cache_bank[21]: Access = 696492, Miss = 518473, Miss_rate = 0.744, Pending_hits = 12440, Reservation_fails = 0
L2_cache_bank[22]: Access = 696496, Miss = 517969, Miss_rate = 0.744, Pending_hits = 11338, Reservation_fails = 0
L2_cache_bank[23]: Access = 696496, Miss = 518062, Miss_rate = 0.744, Pending_hits = 11172, Reservation_fails = 0
L2_cache_bank[24]: Access = 696496, Miss = 518194, Miss_rate = 0.744, Pending_hits = 12939, Reservation_fails = 0
L2_cache_bank[25]: Access = 696496, Miss = 518079, Miss_rate = 0.744, Pending_hits = 12778, Reservation_fails = 0
L2_cache_bank[26]: Access = 696492, Miss = 518744, Miss_rate = 0.745, Pending_hits = 11570, Reservation_fails = 0
L2_cache_bank[27]: Access = 696492, Miss = 518560, Miss_rate = 0.745, Pending_hits = 12424, Reservation_fails = 0
L2_cache_bank[28]: Access = 696492, Miss = 517955, Miss_rate = 0.744, Pending_hits = 12221, Reservation_fails = 0
L2_cache_bank[29]: Access = 696492, Miss = 517918, Miss_rate = 0.744, Pending_hits = 12668, Reservation_fails = 0
L2_cache_bank[30]: Access = 696496, Miss = 518297, Miss_rate = 0.744, Pending_hits = 12466, Reservation_fails = 0
L2_cache_bank[31]: Access = 696496, Miss = 518370, Miss_rate = 0.744, Pending_hits = 12066, Reservation_fails = 0
L2_cache_bank[32]: Access = 696492, Miss = 518009, Miss_rate = 0.744, Pending_hits = 12204, Reservation_fails = 0
L2_cache_bank[33]: Access = 696492, Miss = 518102, Miss_rate = 0.744, Pending_hits = 12138, Reservation_fails = 0
L2_cache_bank[34]: Access = 696496, Miss = 517845, Miss_rate = 0.744, Pending_hits = 11587, Reservation_fails = 0
L2_cache_bank[35]: Access = 696496, Miss = 517782, Miss_rate = 0.743, Pending_hits = 11465, Reservation_fails = 0
L2_cache_bank[36]: Access = 696496, Miss = 518640, Miss_rate = 0.745, Pending_hits = 11173, Reservation_fails = 0
L2_cache_bank[37]: Access = 696496, Miss = 518748, Miss_rate = 0.745, Pending_hits = 11282, Reservation_fails = 0
L2_cache_bank[38]: Access = 696492, Miss = 518116, Miss_rate = 0.744, Pending_hits = 10923, Reservation_fails = 0
L2_cache_bank[39]: Access = 696492, Miss = 518129, Miss_rate = 0.744, Pending_hits = 10859, Reservation_fails = 0
L2_cache_bank[40]: Access = 696492, Miss = 518525, Miss_rate = 0.744, Pending_hits = 10850, Reservation_fails = 0
L2_cache_bank[41]: Access = 696492, Miss = 518364, Miss_rate = 0.744, Pending_hits = 10529, Reservation_fails = 0
L2_cache_bank[42]: Access = 696496, Miss = 518827, Miss_rate = 0.745, Pending_hits = 10868, Reservation_fails = 0
L2_cache_bank[43]: Access = 696496, Miss = 518776, Miss_rate = 0.745, Pending_hits = 11173, Reservation_fails = 0
L2_cache_bank[44]: Access = 696496, Miss = 518007, Miss_rate = 0.744, Pending_hits = 10803, Reservation_fails = 0
L2_cache_bank[45]: Access = 696496, Miss = 517972, Miss_rate = 0.744, Pending_hits = 11293, Reservation_fails = 0
L2_cache_bank[46]: Access = 696492, Miss = 518362, Miss_rate = 0.744, Pending_hits = 11228, Reservation_fails = 0
L2_cache_bank[47]: Access = 696492, Miss = 518383, Miss_rate = 0.744, Pending_hits = 11252, Reservation_fails = 0
L2_cache_bank[48]: Access = 696352, Miss = 518433, Miss_rate = 0.744, Pending_hits = 11597, Reservation_fails = 0
L2_cache_bank[49]: Access = 696352, Miss = 518513, Miss_rate = 0.745, Pending_hits = 11498, Reservation_fails = 0
L2_cache_bank[50]: Access = 696352, Miss = 517964, Miss_rate = 0.744, Pending_hits = 10986, Reservation_fails = 0
L2_cache_bank[51]: Access = 696352, Miss = 517994, Miss_rate = 0.744, Pending_hits = 11306, Reservation_fails = 0
L2_cache_bank[52]: Access = 696352, Miss = 518521, Miss_rate = 0.745, Pending_hits = 12308, Reservation_fails = 0
L2_cache_bank[53]: Access = 696352, Miss = 518576, Miss_rate = 0.745, Pending_hits = 12219, Reservation_fails = 0
L2_cache_bank[54]: Access = 696352, Miss = 517901, Miss_rate = 0.744, Pending_hits = 12175, Reservation_fails = 0
L2_cache_bank[55]: Access = 696352, Miss = 517884, Miss_rate = 0.744, Pending_hits = 12091, Reservation_fails = 0
L2_cache_bank[56]: Access = 696352, Miss = 518239, Miss_rate = 0.744, Pending_hits = 12178, Reservation_fails = 0
L2_cache_bank[57]: Access = 696352, Miss = 518335, Miss_rate = 0.744, Pending_hits = 11706, Reservation_fails = 0
L2_cache_bank[58]: Access = 696352, Miss = 518893, Miss_rate = 0.745, Pending_hits = 11850, Reservation_fails = 0
L2_cache_bank[59]: Access = 696352, Miss = 518608, Miss_rate = 0.745, Pending_hits = 12424, Reservation_fails = 0
L2_cache_bank[60]: Access = 696352, Miss = 517856, Miss_rate = 0.744, Pending_hits = 11899, Reservation_fails = 0
L2_cache_bank[61]: Access = 696352, Miss = 517725, Miss_rate = 0.743, Pending_hits = 12011, Reservation_fails = 0
L2_cache_bank[62]: Access = 696352, Miss = 518373, Miss_rate = 0.744, Pending_hits = 11289, Reservation_fails = 0
L2_cache_bank[63]: Access = 696352, Miss = 518212, Miss_rate = 0.744, Pending_hits = 11007, Reservation_fails = 0
L2_total_cache_accesses = 44571072
L2_total_cache_misses = 33168054
L2_total_cache_miss_rate = 0.7442
L2_total_cache_pending_hits = 738901
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10664117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 738901
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4311852
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12666762
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4047360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12142080
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28381632
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16189440
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.170
L2_cache_fill_port_util = 0.157

icnt_total_pkts_mem_to_simt=44571072
icnt_total_pkts_simt_to_mem=44571072
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 44571072
Req_Network_cycles = 1692515
Req_Network_injected_packets_per_cycle =      26.3342 
Req_Network_conflicts_per_cycle =      25.0293
Req_Network_conflicts_per_cycle_util =      26.0538
Req_Bank_Level_Parallism =      27.4121
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      16.2246
Req_Network_out_buffer_full_per_cycle =       0.1855
Req_Network_out_buffer_avg_util =      58.9797

Reply_Network_injected_packets_num = 44571072
Reply_Network_cycles = 1692515
Reply_Network_injected_packets_per_cycle =       26.3342
Reply_Network_conflicts_per_cycle =        8.6723
Reply_Network_conflicts_per_cycle_util =       9.0355
Reply_Bank_Level_Parallism =      27.4371
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.2865
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3292
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 23 min, 22 sec (8602 sec)
gpgpu_simulation_rate = 538514 (inst/sec)
gpgpu_simulation_rate = 196 (cycle/sec)
gpgpu_silicon_slowdown = 6122448x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ec4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ec8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6df91ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6df91ef0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ecc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ed0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ed4..

GPGPU-Sim PTX: cudaLaunch for 0x0x555d14187cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z24block2D_hybrid_coarsen_xffPfS_iii 
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (8,128,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 32 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 33 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 34 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 35 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 36 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 37 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 38 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 39 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 40 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 41 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 42 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 43 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 44 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 45 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 46 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 47 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 48 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 49 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 50 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 51 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 52 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 53 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 54 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 55 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 56 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 57 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 58 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 59 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 60 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 61 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 62 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 63 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 64 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 65 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 66 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 67 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 68 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 69 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 70 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 71 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 72 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 73 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 74 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 75 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 76 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 77 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 78 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 79 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 30 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 31 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 9: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 9 
gpu_sim_cycle = 211818
gpu_sim_insn = 579037448
gpu_ipc =    2733.6555
gpu_tot_sim_cycle = 1904333
gpu_tot_sim_insn = 5211337032
gpu_tot_ipc =    2736.5684
gpu_tot_issued_cta = 9216
gpu_occupancy = 78.5929% 
gpu_tot_occupancy = 78.4935% 
max_total_param_size = 0
gpu_stall_dramfull = 27622743
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      26.3027
partiton_level_parallism_total  =      26.3307
partiton_level_parallism_util =      27.5276
partiton_level_parallism_util_total  =      27.4974
L2_BW  =    1010.0234 GB/Sec
L2_BW_total  =    1011.0996 GB/Sec
gpu_total_sim_rate=537750

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 609444, Miss = 609444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 638088, Miss = 638088, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 638088, Miss = 638088, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 638088, Miss = 638088, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 638088, Miss = 638088, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 638088, Miss = 638088, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 638088, Miss = 638088, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 609444, Miss = 609444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 609444, Miss = 609444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 638088, Miss = 638088, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 638088, Miss = 638088, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 638088, Miss = 638088, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 638088, Miss = 638088, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 638088, Miss = 638088, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 638088, Miss = 638088, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 609444, Miss = 609444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 605226, Miss = 605226, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 633684, Miss = 633684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 633684, Miss = 633684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 633684, Miss = 633684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 633684, Miss = 633684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 633684, Miss = 633684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 633684, Miss = 633684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 605226, Miss = 605226, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 604172, Miss = 604172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 604172, Miss = 604172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 604172, Miss = 604172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 604172, Miss = 604172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 604172, Miss = 604172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 604172, Miss = 604172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 604172, Miss = 604172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 604172, Miss = 604172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 604172, Miss = 604172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 604172, Miss = 604172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 604172, Miss = 604172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 632568, Miss = 632568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 604172, Miss = 604172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 605226, Miss = 605226, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 633684, Miss = 633684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 633684, Miss = 633684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 633684, Miss = 633684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 633684, Miss = 633684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 633684, Miss = 633684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 633684, Miss = 633684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 605226, Miss = 605226, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 50142456
	L1D_total_cache_misses = 50142456
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.220
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31929336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18213120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31929336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18213120

Total_core_cache_fail_stats:
ctas_completed 9216, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 
distro:
40911, 46863, 46863, 49095, 47979, 46863, 46863, 49095, 47979, 46863, 46863, 49095, 47979, 46863, 46863, 49095, 47979, 46863, 46863, 49095, 47979, 46863, 46863, 49095, 47979, 46863, 46863, 49095, 47979, 46863, 46863, 49095, 47979, 46863, 46863, 49095, 47979, 46863, 46863, 49095, 47979, 46863, 46863, 49095, 47979, 46863, 46863, 49095, 42648, 41656, 41656, 43640, 
gpgpu_n_tot_thrd_icount = 6445014912
gpgpu_n_tot_w_icount = 201406716
gpgpu_n_stall_shd_mem = 34618752
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 31929336
gpgpu_n_mem_write_global = 18213120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 227262384
gpgpu_n_store_insn = 145135800
gpgpu_n_shmem_insn = 946682856
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8257536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 34618752
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33934984	W0_Idle:1208548	W0_Scoreboard:342711232	W1:17928540	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:22622436	W32:160855740
single_issue_nums: WS0:50505966	WS1:49630464	WS2:49630464	WS3:51639822	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 255434688 {8:31929336,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 728524800 {40:18213120,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1277173440 {40:31929336,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 145704960 {8:18213120,}
maxmflatency = 4467 
max_icnt2mem_latency = 3604 
maxmrqlatency = 1697 
max_icnt2sh_latency = 310 
averagemflatency = 683 
avg_icnt2mem_latency = 214 
avg_mrq_latency = 146 
avg_icnt2sh_latency = 5 
mrq_lat_table:1058305 	780339 	658792 	941981 	1570405 	3652768 	4124942 	6046288 	4391931 	404613 	1409 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11411110 	10932688 	16972500 	10187665 	638467 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	13053449 	9069633 	5815130 	7157305 	8761820 	5241560 	1034170 	9389 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30852180 	11071096 	5703645 	2035104 	362493 	83839 	33024 	1075 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	127 	96 	3432 	43 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        60 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        62        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      5854      5855      5890      5889      6090      6077      6136      6179      6348      6362      6477      6556      6634      6635      6903      6836 
dram[1]:      5854      5855      5890      8162      8002      6077      6136      6179      6348      6362      6466      6506      6602      6632      6971      6844 
dram[2]:      5854      5855      5890      5889      6083      6070      6116      6154      6353      6310      6441      6443      6623      6694      6863      6934 
dram[3]:      5854      5855      5890      5889      6083      6070      6116      6154      6339      6310      6456      6422      6654      6689      6886      6911 
dram[4]:      5854      5855      5890      5889      6078      6080      6185      6186      6366      6387      6514      6492      6628      6579      6848      6920 
dram[5]:      5854      5855      5890      5889      6078      6080      6185      6186      6383      7949      6539      6521      6609      6594      6825      6860 
dram[6]:      5854      5855      5890      5889      6078      6080      6185      6206      6342      6369      6460      6497      6635      6617      6888      6874 
dram[7]:      5854      5855      5890      5889      6078      6080      6185      6206      6350      6351      6504      6480      6610      6651      7063      6822 
dram[8]:      5849      5852      5874      5876      6105      6106      6120      6137      6320      6340      6496      6590      6656      6648      6885      6882 
dram[9]:      5849      5852      5874      5876      6105      6106      6120      6137      6320      6340      6485      7964      6623      6663      6945      6824 
dram[10]:      5849      5852     10073      5876      6112      6105      6113      6123      6324      6304      6883      6467      6588      6658      6790      6947 
dram[11]:      5849      5852      5874      5876      6112      6105      6113      6123      6305      6300      6490      6506      6647      6711      6858      6952 
dram[12]:      5849      5852      5874      7512      6385      6077      6164      6134      6322      6369      7026      6518      6635      6606      6788      6887 
dram[13]:      5849      5852      5874      5876      6076      6077      6164      6134      6323      6340      6512      6545      6624      6603      6713      6845 
dram[14]:      5849      5852      5874      5876      6076      6077      6146      6147      6443      6346      6482      6515      6659      6678      6772      6821 
dram[15]:      5849      5852      5874      5876      6076      6077      6146      6147      6461      6345      6522      6524      6636      6692      6736      6788 
dram[16]:      5864      5865      5889      5884      6033      6024      6137      6178      6322      6666      6454      6530      6606      6608      6862      6832 
dram[17]:      5864      5865      5889      5884      6033      6024      6137      6178      6304      6347      6464      8444      6585      6612      6896      6797 
dram[18]:      5864      5865      5889      5884      6033      6029      6140      6159      6338      6300      6431      6455      6563      6652      6806      6927 
dram[19]:      5864      5865      5889      5884      6388      6029      6140      6159      6300      6302      6437      6430      6735      6732      6839      6929 
dram[20]:      5864      5865      5889      5884      6029      6016      6170      6171      6314      6352      6497      6480      6592      6633      6814      6958 
dram[21]:      5864      5865      5889      5884      6029      6016      6170      6171      6327      6344      6550      6513      6580      6600      6753      6909 
dram[22]:      5864      5865      5889      5884      6029      6016      6143      6189      7501      6334      6458      6470      6602      6639      6827      6870 
dram[23]:      5864      5865      5889      5884      6029      6016      6143      6189      6327      6333      6488      6467      6602      6652      6747      6813 
dram[24]:      5859      5860      5880      5877      6060      6042      6104      6125      6308      7599      6504      6582      6663      6626      6930      6891 
dram[25]:      5859      5860      5880      5877      6060      6042      6104      6125      6306      6354      6464      6515      6676      6626      6981      6862 
dram[26]:      5859      5860      5880      5877      6060      6062      6102      6123      6341      6304      6440      6467      6650      6651      6836      6924 
dram[27]:      5859      5860      5880      5877      6060      6763      6102      6123      6304      6305      6494      6444      6640      6675      6882      6854 
dram[28]:      5859      5860      5880      5877      6008      6002      6117      6113      6386      6358      6498      6500      6629      6614      6858      6873 
dram[29]:      5859      5860      5880      5877      6008      7388      6117      6113      6381      7711      6500      6513      6622      6576      6802      6938 
dram[30]:      6458      5860      5880      5877      6008      6002      6131      6118      6318      6320      6483      6484      6725      6664      6850      6887 
dram[31]:      5859      5860      5880      5877      6008      6002      6131      6118      6338      6339      6491      6478      6615      6657      6833      6870 
average row accesses per activate:
dram[0]:  4.181009  4.307507  4.171408  4.183111  4.257177  4.336491  4.186026  4.250668  4.302784  4.339447  4.380455  4.408383  4.349594  4.339994  4.376718  4.302979 
dram[1]:  4.145038  4.254101  4.203701  4.149869  4.233260  4.269678  4.207656  4.273621  4.328322  4.386119  4.347046  4.419800  4.399272  4.379570  4.418125  4.356296 
dram[2]:  4.178788  4.264951  4.188377  4.168092  4.226830  4.315858  4.226013  4.199691  4.276531  4.338464  4.382071  4.389284  4.358671  4.355556  4.338303  4.258494 
dram[3]:  4.162155  4.262256  4.229318  4.167373  4.297508  4.302392  4.201947  4.242786  4.334650  4.392929  4.337409  4.415175  4.366518  4.359314  4.403370  4.333993 
dram[4]:  4.195080  4.265316  4.203584  4.150574  4.268421  4.302535  4.260549  4.234657  4.306347  4.386842  4.371450  4.429793  4.392537  4.360330  4.416818  4.323220 
dram[5]:  4.209408  4.272802  4.164749  4.154869  4.289276  4.347634  4.223522  4.232808  4.264785  4.334835  4.383043  4.392362  4.357934  4.363335  4.399619  4.272305 
dram[6]:  4.184661  4.261543  4.210867  4.167673  4.319435  4.300446  4.283897  4.251590  4.309074  4.438326  4.371787  4.451735  4.379465  4.350175  4.431748  4.345262 
dram[7]:  4.212060  4.284211  4.172025  4.147423  4.215262  4.346204  4.217618  4.259136  4.257555  4.358853  4.368067  4.445194  4.419798  4.320939  4.352880  4.246068 
dram[8]:  4.163592  4.261774  4.159199  4.188438  4.248620  4.325098  4.193051  4.242975  4.263129  4.334365  4.341537  4.429999  4.377486  4.307088  4.340738  4.287264 
dram[9]:  4.129690  4.224797  4.191729  4.176476  4.225753  4.306052  4.218933  4.235181  4.322998  4.364161  4.337764  4.369185  4.386743  4.395875  4.394358  4.338890 
dram[10]:  4.174708  4.233525  4.183543  4.181925  4.217177  4.331585  4.177798  4.222678  4.279874  4.301413  4.350368  4.360725  4.361829  4.330766  4.332833  4.229833 
dram[11]:  4.199489  4.263778  4.186078  4.170431  4.218819  4.268806  4.260754  4.274917  4.337748  4.367847  4.355589  4.449189  4.386095  4.387269  4.392840  4.310043 
dram[12]:  4.158304  4.247822  4.149102  4.138181  4.208797  4.209635  4.229395  4.219878  4.275329  4.326735  4.339208  4.371640  4.334275  4.388968  4.362596  4.250000 
dram[13]:  4.160498  4.248991  4.172525  4.202613  4.254580  4.339497  4.223461  4.279102  4.276882  4.344815  4.362159  4.388588  4.351402  4.388318  4.343209  4.285874 
dram[14]:  4.154527  4.235800  4.211126  4.170123  4.213300  4.325623  4.246711  4.246411  4.301706  4.319276  4.335877  4.430772  4.370511  4.328032  4.373457  4.279989 
dram[15]:  4.174808  4.251859  4.150273  4.156752  4.214051  4.312926  4.206978  4.254808  4.271524  4.341853  4.343603  4.367434  4.384652  4.313079  4.328861  4.245603 
dram[16]:  4.185920  4.236710  4.175043  4.179897  4.228001  4.308502  4.205986  4.259331  4.328766  4.345198  4.341914  4.449362  4.368196  4.334244  4.348403  4.215769 
dram[17]:  4.190494  4.256212  4.201854  4.157904  4.236900  4.293959  4.250553  4.325821  4.290098  4.350288  4.323911  4.397343  4.403505  4.365592  4.383993  4.334908 
dram[18]:  4.171566  4.258757  4.204987  4.186275  4.215894  4.326952  4.211087  4.254565  4.281849  4.324974  4.346908  4.408557  4.357406  4.371182  4.341591  4.234464 
dram[19]:  4.204130  4.255069  4.250965  4.186090  4.265005  4.280222  4.275307  4.272761  4.314448  4.408904  4.399045  4.454493  4.393986  4.417816  4.420755  4.334752 
dram[20]:  4.183464  4.239868  4.203356  4.140443  4.263707  4.283568  4.280486  4.229855  4.290703  4.358914  4.377993  4.443468  4.347978  4.373235  4.371101  4.308046 
dram[21]:  4.176007  4.257295  4.174782  4.183426  4.240977  4.331775  4.210071  4.235772  4.285223  4.335678  4.342311  4.446477  4.389894  4.319989  4.334490  4.264359 
dram[22]:  4.188452  4.258664  4.241070  4.187619  4.258380  4.304749  4.259915  4.263245  4.298082  4.390920  4.349301  4.434783  4.396174  4.353670  4.405013  4.317034 
dram[23]:  4.177500  4.314188  4.161783  4.128262  4.222050  4.365676  4.203152  4.238331  4.267931  4.336905  4.357542  4.443138  4.393399  4.335122  4.351211  4.252686 
dram[24]:  4.181036  4.273795  4.176152  4.195082  4.246516  4.360214  4.231919  4.238686  4.300896  4.329051  4.410876  4.466564  4.378854  4.371057  4.359962  4.286420 
dram[25]:  4.189312  4.262689  4.195981  4.151994  4.271517  4.343316  4.275258  4.282991  4.314136  4.385172  4.384491  4.449165  4.405540  4.395169  4.405978  4.349688 
dram[26]:  4.186895  4.259077  4.170921  4.194649  4.215835  4.340434  4.190170  4.230255  4.254498  4.321602  4.357392  4.366661  4.327727  4.298318  4.324659  4.254534 
dram[27]:  4.175491  4.263925  4.136575  4.129098  4.238270  4.258919  4.194834  4.256067  4.296086  4.363223  4.371478  4.417976  4.350416  4.306684  4.389676  4.337488 
dram[28]:  4.230466  4.281143  4.234755  4.153017  4.289715  4.289208  4.272306  4.293712  4.279014  4.414494  4.398283  4.430453  4.383551  4.386145  4.420090  4.347658 
dram[29]:  4.227867  4.309844  4.182081  4.184072  4.251125  4.348731  4.196872  4.234993  4.255681  4.352753  4.405418  4.437830  4.357900  4.384029  4.338389  4.246698 
dram[30]:  4.185939  4.252936  4.198690  4.166501  4.249057  4.304311  4.284891  4.250576  4.321174  4.431726  4.397039  4.444198  4.366844  4.335659  4.434398  4.332232 
dram[31]:  4.229973  4.246203  4.185004  4.156275  4.224372  4.306350  4.237265  4.237419  4.300299  4.391925  4.342854  4.421930  4.354796  4.348147  4.330398  4.274479 
average row locality = 23631773/5508277 = 4.290229
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     37404     37581     37305     37277     37390     37348     37239     37272     37180     37257     37193     37270     37127     37154     37284     37339 
dram[1]:     37547     37529     37238     37273     37270     37438     37167     37203     37180     37126     37180     37179     37056     37127     37340     37316 
dram[2]:     37530     37678     37380     37405     37499     37459     37306     37341     37224     37344     37207     37390     37165     37174     37380     37401 
dram[3]:     37521     37619     37275     37325     37341     37509     37306     37279     37231     37215     37229     37258     37125     37148     37377     37362 
dram[4]:     37613     37614     37321     37369     37342     37449     37255     37274     37185     37194     37293     37202     37138     37151     37400     37430 
dram[5]:     37568     37622     37450     37361     37395     37423     37330     37278     37194     37303     37222     37344     37178     37170     37338     37473 
dram[6]:     37556     37627     37293     37373     37326     37404     37240     37249     37186     37139     37201     37186     37095     37093     37352     37306 
dram[7]:     37491     37502     37312     37301     37348     37376     37214     37266     37190     37184     37181     37258     37106     37132     37284     37308 
dram[8]:     37393     37438     37434     37405     37296     37327     37333     37320     37232     37334     37156     37207     37119     37174     37230     37263 
dram[9]:     37368     37413     37333     37380     37261     37359     37284     37267     37267     37224     37128     37132     37109     37161     37235     37218 
dram[10]:     37473     37555     37428     37475     37373     37353     37396     37402     37288     37388     37166     37272     37192     37213     37265     37287 
dram[11]:     37396     37448     37294     37457     37251     37414     37371     37263     37303     37227     37171     37171     37167     37155     37263     37246 
dram[12]:     37356     37422     37331     37383     37235     37342     37294     37306     37285     37242     37152     37141     37130     37189     37245     37255 
dram[13]:     37446     37452     37522     37427     37328     37345     37341     37433     37253     37420     37266     37254     37193     37243     37298     37285 
dram[14]:     37384     37419     37277     37367     37240     37302     37276     37263     37272     37207     37139     37131     37117     37111     37192     37219 
dram[15]:     37424     37412     37482     37432     37304     37327     37283     37353     37255     37328     37216     37214     37167     37182     37254     37267 
dram[16]:     37412     37407     37387     37391     37298     37376     37339     37333     37244     37266     37161     37144     37100     37134     37283     37251 
dram[17]:     37322     37352     37345     37379     37209     37239     37258     37185     37257     37219     37150     37112     37086     37182     37191     37239 
dram[18]:     37518     37553     37495     37474     37380     37444     37370     37479     37335     37341     37224     37266     37217     37192     37378     37293 
dram[19]:     37405     37479     37387     37520     37305     37312     37361     37336     37343     37268     37174     37167     37144     37238     37262     37226 
dram[20]:     37391     37454     37451     37429     37309     37308     37305     37355     37318     37352     37188     37127     37134     37262     37226     37251 
dram[21]:     37521     37497     37496     37455     37300     37449     37346     37486     37255     37354     37221     37298     37247     37191     37331     37326 
dram[22]:     37314     37438     37408     37383     37234     37248     37294     37302     37288     37246     37150     37114     37076     37146     37171     37186 
dram[23]:     37474     37449     37415     37457     37304     37413     37243     37334     37231     37273     37192     37213     37175     37179     37281     37278 
dram[24]:     37560     37666     37341     37341     37445     37553     37277     37288     37220     37290     37267     37320     37131     37118     37398     37401 
dram[25]:     37488     37547     37251     37334     37324     37377     37194     37167     37262     37136     37188     37186     37075     37157     37257     37330 
dram[26]:     37653     37682     37354     37356     37391     37572     37309     37338     37228     37294     37233     37312     37179     37105     37483     37388 
dram[27]:     37531     37649     37300     37328     37362     37428     37233     37234     37216     37151     37185     37220     37125     37122     37299     37347 
dram[28]:     37530     37535     37290     37361     37371     37418     37218     37209     37282     37172     37227     37197     37060     37213     37285     37439 
dram[29]:     37668     37642     37370     37343     37420     37526     37265     37395     37187     37301     37290     37257     37180     37120     37454     37388 
dram[30]:     37475     37464     37254     37256     37301     37337     37224     37187     37203     37073     37154     37147     37026     37113     37219     37317 
dram[31]:     37593     37515     37326     37303     37394     37500     37271     37341     37157     37249     37180     37240     37106     37100     37346     37332 
total dram reads = 19099794
bank skew: 37682/37026 = 1.02
chip skew: 597959/595725 = 1.00
number of total write accesses:
dram[0]:     34432     35588     35540     35568     35508     35568     35564     35544     35508     35520     35540     35596     35532     35556     35544     34364 
dram[1]:     34432     35584     35540     35544     35524     35552     35560     35552     35528     35520     35560     35572     35560     35504     35512     34380 
dram[2]:     34432     35564     35556     35560     35528     35556     35588     35540     35508     35512     35552     35580     35520     35544     35552     34380 
dram[3]:     34416     35580     35552     35548     35532     35552     35544     35564     35524     35520     35528     35540     35540     35528     35504     34348 
dram[4]:     34400     35580     35556     35540     35540     35540     35564     35552     35520     35524     35548     35560     35548     35524     35500     34380 
dram[5]:     34420     35584     35548     35564     35528     35552     35552     35540     35548     35504     35568     35560     35524     35540     35520     34364 
dram[6]:     34420     35568     35584     35536     35516     35544     35556     35540     35512     35528     35528     35540     35540     35536     35520     34372 
dram[7]:     34440     35584     35556     35572     35540     35540     35572     35544     35524     35504     35556     35568     35528     35544     35548     34368 
dram[8]:     34592     35584     35548     35576     35512     35564     35548     35544     35512     35516     35544     35584     35536     35544     35544     34340 
dram[9]:     34580     35580     35540     35548     35520     35552     35552     35552     35524     35516     35548     35572     35544     35508     35500     34368 
dram[10]:     34580     35564     35552     35560     35524     35564     35576     35548     35516     35512     35548     35580     35528     35552     35536     34376 
dram[11]:     34572     35580     35564     35556     35544     35576     35552     35556     35524     35520     35540     35548     35548     35540     35500     34348 
dram[12]:     34556     35568     35560     35544     35540     35536     35564     35556     35520     35524     35548     35552     35548     35528     35488     34376 
dram[13]:     34576     35584     35556     35560     35524     35552     35556     35536     35544     35496     35560     35568     35536     35548     35516     34364 
dram[14]:     34576     35564     35592     35552     35532     35548     35560     35548     35524     35536     35528     35548     35548     35532     35512     34376 
dram[15]:     34580     35580     35556     35580     35528     35544     35588     35536     35544     35512     35548     35572     35540     35544     35532     34376 
dram[16]:     34432     35584     35540     35572     35504     35572     35556     35540     35516     35520     35540     35592     35536     35548     35536     34500 
dram[17]:     34440     35584     35552     35544     35520     35564     35544     35540     35532     35524     35564     35572     35564     35500     35504     34532 
dram[18]:     34428     35572     35544     35556     35524     35556     35572     35532     35516     35520     35552     35584     35520     35556     35544     34536 
dram[19]:     34420     35588     35556     35548     35540     35572     35540     35564     35528     35520     35536     35552     35532     35536     35492     34508 
dram[20]:     34408     35568     35564     35544     35536     35544     35560     35560     35520     35532     35544     35576     35540     35520     35504     34536 
dram[21]:     34412     35596     35560     35556     35520     35552     35556     35532     35536     35492     35560     35568     35528     35544     35516     34524 
dram[22]:     34416     35568     35584     35544     35520     35544     35568     35544     35528     35540     35532     35552     35544     35524     35516     34540 
dram[23]:     34432     35576     35556     35564     35524     35540     35580     35540     35536     35504     35556     35556     35524     35544     35524     34536 
dram[24]:     34428     35588     35556     35572     35504     35568     35556     35536     35508     35500     35536     35600     35528     35532     35532     34352 
dram[25]:     34428     35580     35552     35544     35524     35552     35556     35552     35528     35528     35572     35576     35552     35512     35512     34376 
dram[26]:     34432     35564     35556     35560     35528     35552     35584     35544     35512     35512     35560     35584     35524     35548     35544     34380 
dram[27]:     34416     35584     35556     35556     35544     35568     35540     35556     35524     35524     35544     35544     35540     35528     35504     34348 
dram[28]:     34396     35576     35560     35548     35540     35536     35572     35536     35520     35520     35556     35572     35536     35524     35496     34376 
dram[29]:     34424     35600     35552     35564     35516     35552     35552     35540     35540     35492     35568     35568     35532     35544     35520     34364 
dram[30]:     34432     35572     35592     35552     35528     35548     35560     35540     35512     35536     35532     35544     35548     35536     35524     34384 
dram[31]:     34444     35584     35556     35576     35536     35552     35576     35540     35528     35500     35556     35576     35540     35544     35524     34372 
total dram writes = 18127916
bank skew: 35600/34340 = 1.04
chip skew: 566660/566320 = 1.00
average mf latency per bank:
dram[0]:        851       847       846       848       854       853       850       847       849       844       859       858       848       846       860       864
dram[1]:        867       870       869       863       874       869       867       866       866       868       876       877       871       869       878       877
dram[2]:        873       871       873       874       876       871       876       873       875       870       881       878       875       874       885       883
dram[3]:       1017      1017      1014      1008      1022      1017      1012      1010      1014      1015      1025      1020      1020      1020      1029      1025
dram[4]:        867       863       857       856       870       864       854       860       857       856       874       870       866       863       876       877
dram[5]:        924       924       910       908       933       926       914       913       915       911       935       929       912       914       935       932
dram[6]:        777       781       772       764       790       778       766       768       765       768       789       782       777       771       791       794
dram[7]:        940       935       929       929       942       937       932       932       932       928       947       942       935       935       949       948
dram[8]:        877       870       882       883       879       874       886       881       883       880       879       878       887       882       881       881
dram[9]:        830       832       835       833       835       829       834       833       836       833       836       833       842       839       839       835
dram[10]:        984       981       993       994       988       982       994       992      1002       990       990       987      1000       999       993       990
dram[11]:        897       892       904       901       896       891       905       902       905       901       903       897       910       909       901       903
dram[12]:       1125      1121      1138      1138      1132      1122      1141      1144      1141      1143      1132      1128      1154      1150      1133      1128
dram[13]:        957       952       973       977       962       956       979       976       978       976       962       958       980       981       962       962
dram[14]:       1032      1036      1044      1039      1040      1033      1041      1043      1044      1045      1037      1033      1054      1049      1042      1039
dram[15]:        953       946       964       965       959       950       969       967       968       964       956       954       969       968       957       953
dram[16]:        922       911       934       933       924       918       937       931       934       931       927       921       937       937       929       928
dram[17]:        895       897       904       898       903       895       904       901       902       899       901       899       904       907       906       901
dram[18]:        925       921       942       939       925       920       943       940       945       936       930       925       946       943       932       936
dram[19]:        870       866       885       880       872       864       882       878       885       883       876       870       886       887       875       875
dram[20]:        894       888       906       902       894       893       905       905       906       904       895       890       913       911       896       897
dram[21]:        871       868       891       888       876       871       895       888       892       892       877       869       895       891       876       878
dram[22]:        850       849       862       856       854       845       859       861       859       860       852       847       865       864       855       853
dram[23]:        928       926       939       940       932       924       946       946       944       941       935       933       949       949       933       935
dram[24]:        809       799       802       799       806       800       806       801       801       798       809       809       803       805       816       812
dram[25]:        825       824       817       815       826       822       821       819       820       821       827       828       823       823       834       830
dram[26]:       1048      1045      1046      1046      1054      1050      1052      1045      1052      1046      1057      1058      1053      1051      1060      1059
dram[27]:       1039      1037      1031      1027      1044      1037      1034      1031      1031      1031      1051      1045      1038      1040      1051      1047
dram[28]:        896       890       887       887       897       892       885       889       885       887       902       898       895       890       906       903
dram[29]:        992       995       978       979       998       994       981       977       981       977      1004      1000       981       979      1007      1004
dram[30]:        950       954       949       945       965       951       950       945       949       945       960       958       954       952       963       963
dram[31]:        862       858       853       854       866       860       856       854       852       849       869       864       856       855       871       872
maximum mf latency per bank:
dram[0]:       3446      3274      3498      3607      3266      3065      3261      3398      3559      3397      3441      3238      3187      3458      3039      3170
dram[1]:       3517      3787      3268      3377      3450      3657      3761      3486      3573      3516      3500      3439      3694      3507      3679      3887
dram[2]:       2550      2868      2548      2665      3288      2670      2994      2731      2740      2691      2814      2813      2955      2764      2549      2857
dram[3]:       4341      3793      4011      4142      3785      3488      4244      3894      3712      3948      3963      4274      4103      4248      3640      4201
dram[4]:       2767      2817      2809      2918      2619      2832      2612      2731      2830      2805      2883      2739      3028      2820      3137      2865
dram[5]:       3546      3676      3750      3584      3516      3600      3608      3269      3519      3535      3332      3731      3718      3801      3487      3722
dram[6]:       2585      2782      2618      2854      2824      2560      3342      2517      2744      2963      2839      2604      2562      2659      2923      2828
dram[7]:       2681      2901      2793      2870      2713      2666      2632      2683      3091      2744      2675      2684      2847      2843      2754      2595
dram[8]:       3260      3123      3398      3404      3450      3185      2941      2907      3567      3311      2997      3120      2903      3118      2840      3174
dram[9]:       2886      2891      2644      2630      2734      2696      2722      2498      2849      2712      2658      2544      2614      2923      2628      2749
dram[10]:       2704      2963      2700      2975      2845      2669      2700      2969      2670      2794      2670      2713      2734      2706      2900      2668
dram[11]:       2880      2832      2804      3065      2578      2768      3197      2827      2670      2702      2784      3259      2709      2906      3013      2821
dram[12]:       3811      3856      3635      3685      4051      3577      3815      3690      3889      3958      3912      4467      3843      3972      3924      3630
dram[13]:       3091      2920      3437      3460      3140      3048      3625      3293      3342      3496      3358      3488      3048      3586      3094      3310
dram[14]:       3454      3294      3959      3386      3908      3571      3471      3599      3333      3294      3519      3575      3380      3633      3609      3437
dram[15]:       2645      2736      2857      2835      2635      2728      2631      2927      2924      2832      2514      2658      2665      2722      3089      2878
dram[16]:       3386      3476      3341      3634      3462      3149      3073      3395      3997      3526      3386      3520      3248      3528      3038      3609
dram[17]:       3613      4077      3384      3373      3293      3698      3672      3408      3430      3795      3384      3408      3506      3639      3722      3256
dram[18]:       2968      3015      2899      3106      3174      2899      3123      2711      2918      2898      3130      2841      2652      2974      3274      2854
dram[19]:       3293      3547      2855      3231      3724      2770      3230      3048      3324      3100      2991      3333      2971      3317      3186      3386
dram[20]:       2806      2857      3019      2603      2859      2859      2944      3181      2767      2853      2684      2790      3142      2765      2915      2855
dram[21]:       2818      3044      3193      3302      2942      2592      2807      2934      3037      2924      2841      3549      2733      3043      2843      3451
dram[22]:       2681      2649      2645      2834      2631      2507      2514      2888      2548      2659      2908      2700      2582      2595      2702      2710
dram[23]:       2821      3008      2838      3039      3197      2964      2873      3013      3172      2888      2960      2890      3047      2853      3052      2932
dram[24]:       2932      3089      3092      3013      2974      2431      3007      2589      3118      2772      2756      2631      2862      3335      2722      2608
dram[25]:       2924      3272      3071      3336      3282      3204      3283      3120      2869      3020      2974      3163      2865      2964      3377      3624
dram[26]:       3446      3489      3139      3688      3201      3176      3438      3451      3431      3388      3269      3329      3336      3457      3368      3121
dram[27]:       3595      4003      3545      3748      4080      3706      3800      3971      3885      4347      3635      3758      3929      3488      3706      3775
dram[28]:       2584      2692      2464      2726      2630      2683      2842      2689      2965      2469      2775      2699      2845      2580      2686      2668
dram[29]:       3118      3177      3256      3146      3296      3125      3296      3499      3142      3154      3069      3308      3203      3216      3299      3125
dram[30]:       3250      2884      3222      2885      3216      2906      2987      2925      2917      2965      2998      2901      2855      3085      3056      2863
dram[31]:       2806      2893      2707      2926      2766      2874      2815      2699      2964      3049      2716      2963      2927      2772      3114      2764
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1586942 n_nop=332400 n_act=172053 n_pre=172037 n_ref_event=0 n_req=738238 n_rd=596620 n_rd_L2_A=0 n_write=0 n_wr_bk=566472 bw_util=0.7329
n_activity=1509904 dram_eff=0.7703
bk0: 37404a 514247i bk1: 37581a 509716i bk2: 37305a 498648i bk3: 37277a 499444i bk4: 37390a 512014i bk5: 37348a 526372i bk6: 37239a 500505i bk7: 37272a 502603i bk8: 37180a 514430i bk9: 37257a 529113i bk10: 37193a 528739i bk11: 37270a 530130i bk12: 37127a 532666i bk13: 37154a 521698i bk14: 37284a 523767i bk15: 37339a 521973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766941
Row_Buffer_Locality_read = 0.850161
Row_Buffer_Locality_write = 0.416345
Bank_Level_Parallism = 11.871497
Bank_Level_Parallism_Col = 8.790753
Bank_Level_Parallism_Ready = 3.524284
write_to_read_ratio_blp_rw_average = 0.591239
GrpLevelPara = 3.751542 

BW Util details:
bwutil = 0.732914 
total_CMD = 1586942 
util_bw = 1163092 
Wasted_Col = 336423 
Wasted_Row = 5202 
Idle = 82225 

BW Util Bottlenecks: 
RCDc_limit = 308092 
RCDWRc_limit = 246260 
WTRc_limit = 458837 
RTWc_limit = 1955703 
CCDLc_limit = 403675 
rwq = 0 
CCDLc_limit_alone = 199727 
WTRc_limit_alone = 410064 
RTWc_limit_alone = 1800528 

Commands details: 
total_CMD = 1586942 
n_nop = 332400 
Read = 596620 
Write = 0 
L2_Alloc = 0 
L2_WB = 566472 
n_act = 172053 
n_pre = 172037 
n_ref = 0 
n_req = 738238 
total_req = 1163092 

Dual Bus Interface Util: 
issued_total_row = 344090 
issued_total_col = 1163092 
Row_Bus_Util =  0.216826 
CoL_Bus_Util = 0.732914 
Either_Row_CoL_Bus_Util = 0.790541 
Issued_on_Two_Bus_Simul_Util = 0.159199 
issued_two_Eff = 0.201380 
queue_avg = 56.476208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.4762
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1586942 n_nop=332583 n_act=171727 n_pre=171711 n_ref_event=0 n_req=737775 n_rd=596169 n_rd_L2_A=0 n_write=0 n_wr_bk=566424 bw_util=0.7326
n_activity=1511459 dram_eff=0.7692
bk0: 37547a 507710i bk1: 37529a 503223i bk2: 37238a 502498i bk3: 37273a 496520i bk4: 37270a 517027i bk5: 37438a 524225i bk6: 37167a 509497i bk7: 37203a 514578i bk8: 37180a 522473i bk9: 37126a 531669i bk10: 37180a 531099i bk11: 37179a 536367i bk12: 37056a 530747i bk13: 37127a 538013i bk14: 37340a 542300i bk15: 37316a 534681i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767237
Row_Buffer_Locality_read = 0.850495
Row_Buffer_Locality_write = 0.416713
Bank_Level_Parallism = 11.809165
Bank_Level_Parallism_Col = 8.748127
Bank_Level_Parallism_Ready = 3.507593
write_to_read_ratio_blp_rw_average = 0.589534
GrpLevelPara = 3.744024 

BW Util details:
bwutil = 0.732600 
total_CMD = 1586942 
util_bw = 1162593 
Wasted_Col = 337992 
Wasted_Row = 5552 
Idle = 80805 

BW Util Bottlenecks: 
RCDc_limit = 305199 
RCDWRc_limit = 247456 
WTRc_limit = 466362 
RTWc_limit = 1926629 
CCDLc_limit = 399138 
rwq = 0 
CCDLc_limit_alone = 199490 
WTRc_limit_alone = 417279 
RTWc_limit_alone = 1776064 

Commands details: 
total_CMD = 1586942 
n_nop = 332583 
Read = 596169 
Write = 0 
L2_Alloc = 0 
L2_WB = 566424 
n_act = 171727 
n_pre = 171711 
n_ref = 0 
n_req = 737775 
total_req = 1162593 

Dual Bus Interface Util: 
issued_total_row = 343438 
issued_total_col = 1162593 
Row_Bus_Util =  0.216415 
CoL_Bus_Util = 0.732600 
Either_Row_CoL_Bus_Util = 0.790425 
Issued_on_Two_Bus_Simul_Util = 0.158589 
issued_two_Eff = 0.200638 
queue_avg = 55.644878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.6449
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1586942 n_nop=330957 n_act=172869 n_pre=172853 n_ref_event=0 n_req=739501 n_rd=597883 n_rd_L2_A=0 n_write=0 n_wr_bk=566472 bw_util=0.7337
n_activity=1509452 dram_eff=0.7714
bk0: 37530a 510306i bk1: 37678a 503880i bk2: 37380a 490685i bk3: 37405a 490961i bk4: 37499a 500239i bk5: 37459a 518844i bk6: 37306a 506917i bk7: 37341a 498027i bk8: 37224a 519259i bk9: 37344a 526746i bk10: 37207a 530372i bk11: 37390a 529753i bk12: 37165a 523750i bk13: 37174a 522041i bk14: 37380a 515385i bk15: 37401a 515434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766236
Row_Buffer_Locality_read = 0.849231
Row_Buffer_Locality_write = 0.415844
Bank_Level_Parallism = 11.921305
Bank_Level_Parallism_Col = 8.820067
Bank_Level_Parallism_Ready = 3.529642
write_to_read_ratio_blp_rw_average = 0.590239
GrpLevelPara = 3.758337 

BW Util details:
bwutil = 0.733710 
total_CMD = 1586942 
util_bw = 1164355 
Wasted_Col = 334047 
Wasted_Row = 5458 
Idle = 83082 

BW Util Bottlenecks: 
RCDc_limit = 306973 
RCDWRc_limit = 246578 
WTRc_limit = 458154 
RTWc_limit = 1948088 
CCDLc_limit = 397245 
rwq = 0 
CCDLc_limit_alone = 197100 
WTRc_limit_alone = 410192 
RTWc_limit_alone = 1795905 

Commands details: 
total_CMD = 1586942 
n_nop = 330957 
Read = 597883 
Write = 0 
L2_Alloc = 0 
L2_WB = 566472 
n_act = 172869 
n_pre = 172853 
n_ref = 0 
n_req = 739501 
total_req = 1164355 

Dual Bus Interface Util: 
issued_total_row = 345722 
issued_total_col = 1164355 
Row_Bus_Util =  0.217854 
CoL_Bus_Util = 0.733710 
Either_Row_CoL_Bus_Util = 0.791450 
Issued_on_Two_Bus_Simul_Util = 0.160114 
issued_two_Eff = 0.202305 
queue_avg = 56.726963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.727
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1586942 n_nop=331992 n_act=171829 n_pre=171813 n_ref_event=0 n_req=738700 n_rd=597120 n_rd_L2_A=0 n_write=0 n_wr_bk=566320 bw_util=0.7331
n_activity=1508529 dram_eff=0.7712
bk0: 37521a 506164i bk1: 37619a 497166i bk2: 37275a 503242i bk3: 37325a 498874i bk4: 37341a 512658i bk5: 37509a 516866i bk6: 37306a 503698i bk7: 37279a 507940i bk8: 37231a 522106i bk9: 37215a 525283i bk10: 37229a 529281i bk11: 37258a 535506i bk12: 37125a 533508i bk13: 37148a 518237i bk14: 37377a 527654i bk15: 37362a 532040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767390
Row_Buffer_Locality_read = 0.849826
Row_Buffer_Locality_write = 0.419713
Bank_Level_Parallism = 11.880782
Bank_Level_Parallism_Col = 8.793324
Bank_Level_Parallism_Ready = 3.519090
write_to_read_ratio_blp_rw_average = 0.589933
GrpLevelPara = 3.753450 

BW Util details:
bwutil = 0.733133 
total_CMD = 1586942 
util_bw = 1163440 
Wasted_Col = 335236 
Wasted_Row = 4554 
Idle = 83712 

BW Util Bottlenecks: 
RCDc_limit = 306708 
RCDWRc_limit = 245539 
WTRc_limit = 457063 
RTWc_limit = 1949514 
CCDLc_limit = 402061 
rwq = 0 
CCDLc_limit_alone = 199401 
WTRc_limit_alone = 408620 
RTWc_limit_alone = 1795297 

Commands details: 
total_CMD = 1586942 
n_nop = 331992 
Read = 597120 
Write = 0 
L2_Alloc = 0 
L2_WB = 566320 
n_act = 171829 
n_pre = 171813 
n_ref = 0 
n_req = 738700 
total_req = 1163440 

Dual Bus Interface Util: 
issued_total_row = 343642 
issued_total_col = 1163440 
Row_Bus_Util =  0.216544 
CoL_Bus_Util = 0.733133 
Either_Row_CoL_Bus_Util = 0.790798 
Issued_on_Two_Bus_Simul_Util = 0.158879 
issued_two_Eff = 0.200910 
queue_avg = 56.257320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.2573
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1586942 n_nop=331833 n_act=171715 n_pre=171699 n_ref_event=0 n_req=738824 n_rd=597230 n_rd_L2_A=0 n_write=0 n_wr_bk=566376 bw_util=0.7332
n_activity=1511174 dram_eff=0.77
bk0: 37613a 509982i bk1: 37614a 505815i bk2: 37321a 502107i bk3: 37369a 496801i bk4: 37342a 510273i bk5: 37449a 520052i bk6: 37255a 514527i bk7: 37274a 512828i bk8: 37185a 523090i bk9: 37194a 537198i bk10: 37293a 538836i bk11: 37202a 536889i bk12: 37138a 534019i bk13: 37151a 530041i bk14: 37400a 527202i bk15: 37430a 532006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767583
Row_Buffer_Locality_read = 0.851168
Row_Buffer_Locality_write = 0.415032
Bank_Level_Parallism = 11.826915
Bank_Level_Parallism_Col = 8.759130
Bank_Level_Parallism_Ready = 3.505402
write_to_read_ratio_blp_rw_average = 0.591678
GrpLevelPara = 3.750233 

BW Util details:
bwutil = 0.733238 
total_CMD = 1586942 
util_bw = 1163606 
Wasted_Col = 335696 
Wasted_Row = 5590 
Idle = 82050 

BW Util Bottlenecks: 
RCDc_limit = 305291 
RCDWRc_limit = 246793 
WTRc_limit = 454067 
RTWc_limit = 1936836 
CCDLc_limit = 400829 
rwq = 0 
CCDLc_limit_alone = 198868 
WTRc_limit_alone = 405864 
RTWc_limit_alone = 1783078 

Commands details: 
total_CMD = 1586942 
n_nop = 331833 
Read = 597230 
Write = 0 
L2_Alloc = 0 
L2_WB = 566376 
n_act = 171715 
n_pre = 171699 
n_ref = 0 
n_req = 738824 
total_req = 1163606 

Dual Bus Interface Util: 
issued_total_row = 343414 
issued_total_col = 1163606 
Row_Bus_Util =  0.216400 
CoL_Bus_Util = 0.733238 
Either_Row_CoL_Bus_Util = 0.790898 
Issued_on_Two_Bus_Simul_Util = 0.158740 
issued_two_Eff = 0.200708 
queue_avg = 56.328255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.3283
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1586942 n_nop=331257 n_act=172320 n_pre=172304 n_ref_event=0 n_req=739253 n_rd=597649 n_rd_L2_A=0 n_write=0 n_wr_bk=566416 bw_util=0.7335
n_activity=1510070 dram_eff=0.7709
bk0: 37568a 502334i bk1: 37622a 492862i bk2: 37450a 496304i bk3: 37361a 495543i bk4: 37395a 501135i bk5: 37423a 516826i bk6: 37330a 500260i bk7: 37278a 504677i bk8: 37194a 514775i bk9: 37303a 515812i bk10: 37222a 531570i bk11: 37344a 527652i bk12: 37178a 518091i bk13: 37170a 522182i bk14: 37338a 517216i bk15: 37473a 512715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766900
Row_Buffer_Locality_read = 0.850452
Row_Buffer_Locality_write = 0.414261
Bank_Level_Parallism = 11.937387
Bank_Level_Parallism_Col = 8.839168
Bank_Level_Parallism_Ready = 3.531979
write_to_read_ratio_blp_rw_average = 0.593818
GrpLevelPara = 3.759624 

BW Util details:
bwutil = 0.733527 
total_CMD = 1586942 
util_bw = 1164065 
Wasted_Col = 335046 
Wasted_Row = 5437 
Idle = 82394 

BW Util Bottlenecks: 
RCDc_limit = 307456 
RCDWRc_limit = 247119 
WTRc_limit = 457708 
RTWc_limit = 1977758 
CCDLc_limit = 405632 
rwq = 0 
CCDLc_limit_alone = 201236 
WTRc_limit_alone = 409543 
RTWc_limit_alone = 1821527 

Commands details: 
total_CMD = 1586942 
n_nop = 331257 
Read = 597649 
Write = 0 
L2_Alloc = 0 
L2_WB = 566416 
n_act = 172320 
n_pre = 172304 
n_ref = 0 
n_req = 739253 
total_req = 1164065 

Dual Bus Interface Util: 
issued_total_row = 344624 
issued_total_col = 1164065 
Row_Bus_Util =  0.217162 
CoL_Bus_Util = 0.733527 
Either_Row_CoL_Bus_Util = 0.791261 
Issued_on_Two_Bus_Simul_Util = 0.159429 
issued_two_Eff = 0.201487 
queue_avg = 57.061131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.0611
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1586942 n_nop=333416 n_act=171107 n_pre=171091 n_ref_event=0 n_req=738211 n_rd=596626 n_rd_L2_A=0 n_write=0 n_wr_bk=566340 bw_util=0.7328
n_activity=1510669 dram_eff=0.7698
bk0: 37556a 512127i bk1: 37627a 508619i bk2: 37293a 502360i bk3: 37373a 500290i bk4: 37326a 520320i bk5: 37404a 519929i bk6: 37240a 525839i bk7: 37249a 520813i bk8: 37186a 531396i bk9: 37139a 534846i bk10: 37201a 534615i bk11: 37186a 534368i bk12: 37095a 534367i bk13: 37093a 530799i bk14: 37352a 549239i bk15: 37306a 528110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768214
Row_Buffer_Locality_read = 0.851924
Row_Buffer_Locality_write = 0.415468
Bank_Level_Parallism = 11.793282
Bank_Level_Parallism_Col = 8.745147
Bank_Level_Parallism_Ready = 3.514022
write_to_read_ratio_blp_rw_average = 0.591563
GrpLevelPara = 3.750603 

BW Util details:
bwutil = 0.732835 
total_CMD = 1586942 
util_bw = 1162966 
Wasted_Col = 335580 
Wasted_Row = 5806 
Idle = 82590 

BW Util Bottlenecks: 
RCDc_limit = 302975 
RCDWRc_limit = 245246 
WTRc_limit = 462854 
RTWc_limit = 1919071 
CCDLc_limit = 398298 
rwq = 0 
CCDLc_limit_alone = 197314 
WTRc_limit_alone = 413975 
RTWc_limit_alone = 1766966 

Commands details: 
total_CMD = 1586942 
n_nop = 333416 
Read = 596626 
Write = 0 
L2_Alloc = 0 
L2_WB = 566340 
n_act = 171107 
n_pre = 171091 
n_ref = 0 
n_req = 738211 
total_req = 1162966 

Dual Bus Interface Util: 
issued_total_row = 342198 
issued_total_col = 1162966 
Row_Bus_Util =  0.215634 
CoL_Bus_Util = 0.732835 
Either_Row_CoL_Bus_Util = 0.789900 
Issued_on_Two_Bus_Simul_Util = 0.158568 
issued_two_Eff = 0.200744 
queue_avg = 55.845150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.8451
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1586942 n_nop=332089 n_act=172156 n_pre=172140 n_ref_event=0 n_req=738075 n_rd=596453 n_rd_L2_A=0 n_write=0 n_wr_bk=566488 bw_util=0.7328
n_activity=1510216 dram_eff=0.77
bk0: 37491a 506064i bk1: 37502a 505037i bk2: 37312a 496907i bk3: 37301a 494288i bk4: 37348a 506812i bk5: 37376a 527578i bk6: 37214a 510788i bk7: 37266a 508870i bk8: 37190a 516113i bk9: 37184a 526305i bk10: 37181a 538245i bk11: 37258a 531083i bk12: 37106a 531505i bk13: 37132a 514681i bk14: 37284a 520063i bk15: 37308a 514887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766750
Row_Buffer_Locality_read = 0.850617
Row_Buffer_Locality_write = 0.413537
Bank_Level_Parallism = 11.886071
Bank_Level_Parallism_Col = 8.803348
Bank_Level_Parallism_Ready = 3.531539
write_to_read_ratio_blp_rw_average = 0.592233
GrpLevelPara = 3.754867 

BW Util details:
bwutil = 0.732819 
total_CMD = 1586942 
util_bw = 1162941 
Wasted_Col = 335806 
Wasted_Row = 5528 
Idle = 82667 

BW Util Bottlenecks: 
RCDc_limit = 305870 
RCDWRc_limit = 248159 
WTRc_limit = 459732 
RTWc_limit = 1953847 
CCDLc_limit = 401338 
rwq = 0 
CCDLc_limit_alone = 199190 
WTRc_limit_alone = 411735 
RTWc_limit_alone = 1799696 

Commands details: 
total_CMD = 1586942 
n_nop = 332089 
Read = 596453 
Write = 0 
L2_Alloc = 0 
L2_WB = 566488 
n_act = 172156 
n_pre = 172140 
n_ref = 0 
n_req = 738075 
total_req = 1162941 

Dual Bus Interface Util: 
issued_total_row = 344296 
issued_total_col = 1162941 
Row_Bus_Util =  0.216956 
CoL_Bus_Util = 0.732819 
Either_Row_CoL_Bus_Util = 0.790736 
Issued_on_Two_Bus_Simul_Util = 0.159038 
issued_two_Eff = 0.201126 
queue_avg = 56.490181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.4902
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1586942 n_nop=331805 n_act=172599 n_pre=172583 n_ref_event=0 n_req=738308 n_rd=596661 n_rd_L2_A=0 n_write=0 n_wr_bk=566588 bw_util=0.733
n_activity=1509273 dram_eff=0.7707
bk0: 37393a 497471i bk1: 37438a 501586i bk2: 37434a 500246i bk3: 37405a 494787i bk4: 37296a 509686i bk5: 37327a 521583i bk6: 37333a 503216i bk7: 37320a 512599i bk8: 37232a 516852i bk9: 37334a 528393i bk10: 37156a 529847i bk11: 37207a 533219i bk12: 37119a 524702i bk13: 37174a 516164i bk14: 37230a 515903i bk15: 37263a 520508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766224
Row_Buffer_Locality_read = 0.849920
Row_Buffer_Locality_write = 0.413669
Bank_Level_Parallism = 11.904618
Bank_Level_Parallism_Col = 8.809933
Bank_Level_Parallism_Ready = 3.518953
write_to_read_ratio_blp_rw_average = 0.593070
GrpLevelPara = 3.758927 

BW Util details:
bwutil = 0.733013 
total_CMD = 1586942 
util_bw = 1163249 
Wasted_Col = 335674 
Wasted_Row = 4915 
Idle = 83104 

BW Util Bottlenecks: 
RCDc_limit = 307575 
RCDWRc_limit = 247496 
WTRc_limit = 453580 
RTWc_limit = 1969574 
CCDLc_limit = 403124 
rwq = 0 
CCDLc_limit_alone = 200771 
WTRc_limit_alone = 407224 
RTWc_limit_alone = 1813577 

Commands details: 
total_CMD = 1586942 
n_nop = 331805 
Read = 596661 
Write = 0 
L2_Alloc = 0 
L2_WB = 566588 
n_act = 172599 
n_pre = 172583 
n_ref = 0 
n_req = 738308 
total_req = 1163249 

Dual Bus Interface Util: 
issued_total_row = 345182 
issued_total_col = 1163249 
Row_Bus_Util =  0.217514 
CoL_Bus_Util = 0.733013 
Either_Row_CoL_Bus_Util = 0.790915 
Issued_on_Two_Bus_Simul_Util = 0.159611 
issued_two_Eff = 0.201806 
queue_avg = 56.574261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.5743
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1586942 n_nop=332226 n_act=172098 n_pre=172082 n_ref_event=0 n_req=737765 n_rd=596139 n_rd_L2_A=0 n_write=0 n_wr_bk=566504 bw_util=0.7326
n_activity=1510738 dram_eff=0.7696
bk0: 37368a 504616i bk1: 37413a 502917i bk2: 37333a 499316i bk3: 37380a 491318i bk4: 37261a 519069i bk5: 37359a 520941i bk6: 37284a 517310i bk7: 37267a 514806i bk8: 37267a 529207i bk9: 37224a 529735i bk10: 37128a 533124i bk11: 37132a 538631i bk12: 37109a 532343i bk13: 37161a 534856i bk14: 37235a 531835i bk15: 37218a 539678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766731
Row_Buffer_Locality_read = 0.850699
Row_Buffer_Locality_write = 0.413286
Bank_Level_Parallism = 11.819859
Bank_Level_Parallism_Col = 8.750803
Bank_Level_Parallism_Ready = 3.513108
write_to_read_ratio_blp_rw_average = 0.590584
GrpLevelPara = 3.749673 

BW Util details:
bwutil = 0.732631 
total_CMD = 1586942 
util_bw = 1162643 
Wasted_Col = 336979 
Wasted_Row = 5399 
Idle = 81921 

BW Util Bottlenecks: 
RCDc_limit = 305035 
RCDWRc_limit = 247733 
WTRc_limit = 462791 
RTWc_limit = 1930196 
CCDLc_limit = 398431 
rwq = 0 
CCDLc_limit_alone = 198013 
WTRc_limit_alone = 413492 
RTWc_limit_alone = 1779077 

Commands details: 
total_CMD = 1586942 
n_nop = 332226 
Read = 596139 
Write = 0 
L2_Alloc = 0 
L2_WB = 566504 
n_act = 172098 
n_pre = 172082 
n_ref = 0 
n_req = 737765 
total_req = 1162643 

Dual Bus Interface Util: 
issued_total_row = 344180 
issued_total_col = 1162643 
Row_Bus_Util =  0.216883 
CoL_Bus_Util = 0.732631 
Either_Row_CoL_Bus_Util = 0.790650 
Issued_on_Two_Bus_Simul_Util = 0.158863 
issued_two_Eff = 0.200928 
queue_avg = 55.755379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.7554
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1586942 n_nop=330784 n_act=173284 n_pre=173268 n_ref_event=0 n_req=739180 n_rd=597526 n_rd_L2_A=0 n_write=0 n_wr_bk=566616 bw_util=0.7336
n_activity=1507910 dram_eff=0.772
bk0: 37473a 502687i bk1: 37555a 494677i bk2: 37428a 491258i bk3: 37475a 492321i bk4: 37373a 500147i bk5: 37353a 525593i bk6: 37396a 490425i bk7: 37402a 504214i bk8: 37288a 503721i bk9: 37388a 512684i bk10: 37166a 510065i bk11: 37272a 520126i bk12: 37192a 519563i bk13: 37213a 511156i bk14: 37265a 511578i bk15: 37287a 511833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765573
Row_Buffer_Locality_read = 0.849006
Row_Buffer_Locality_write = 0.413635
Bank_Level_Parallism = 12.000777
Bank_Level_Parallism_Col = 8.874134
Bank_Level_Parallism_Ready = 3.551576
write_to_read_ratio_blp_rw_average = 0.593540
GrpLevelPara = 3.767977 

BW Util details:
bwutil = 0.733576 
total_CMD = 1586942 
util_bw = 1164142 
Wasted_Col = 333102 
Wasted_Row = 5009 
Idle = 84689 

BW Util Bottlenecks: 
RCDc_limit = 309512 
RCDWRc_limit = 247657 
WTRc_limit = 454559 
RTWc_limit = 1986500 
CCDLc_limit = 404052 
rwq = 0 
CCDLc_limit_alone = 201491 
WTRc_limit_alone = 407709 
RTWc_limit_alone = 1830789 

Commands details: 
total_CMD = 1586942 
n_nop = 330784 
Read = 597526 
Write = 0 
L2_Alloc = 0 
L2_WB = 566616 
n_act = 173284 
n_pre = 173268 
n_ref = 0 
n_req = 739180 
total_req = 1164142 

Dual Bus Interface Util: 
issued_total_row = 346552 
issued_total_col = 1164142 
Row_Bus_Util =  0.218377 
CoL_Bus_Util = 0.733576 
Either_Row_CoL_Bus_Util = 0.791559 
Issued_on_Two_Bus_Simul_Util = 0.160394 
issued_two_Eff = 0.202631 
queue_avg = 57.296726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.2967
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1586942 n_nop=332432 n_act=171675 n_pre=171659 n_ref_event=0 n_req=738239 n_rd=596597 n_rd_L2_A=0 n_write=0 n_wr_bk=566568 bw_util=0.733
n_activity=1509116 dram_eff=0.7708
bk0: 37396a 502989i bk1: 37448a 507175i bk2: 37294a 504878i bk3: 37457a 494561i bk4: 37251a 514202i bk5: 37414a 506913i bk6: 37371a 518605i bk7: 37263a 515440i bk8: 37303a 521418i bk9: 37227a 528037i bk10: 37171a 530333i bk11: 37171a 533684i bk12: 37167a 535388i bk13: 37155a 538623i bk14: 37263a 535344i bk15: 37246a 524916i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767453
Row_Buffer_Locality_read = 0.851240
Row_Buffer_Locality_write = 0.414545
Bank_Level_Parallism = 11.849596
Bank_Level_Parallism_Col = 8.771507
Bank_Level_Parallism_Ready = 3.505385
write_to_read_ratio_blp_rw_average = 0.590571
GrpLevelPara = 3.750335 

BW Util details:
bwutil = 0.732960 
total_CMD = 1586942 
util_bw = 1163165 
Wasted_Col = 335026 
Wasted_Row = 5388 
Idle = 83363 

BW Util Bottlenecks: 
RCDc_limit = 303574 
RCDWRc_limit = 246051 
WTRc_limit = 463199 
RTWc_limit = 1931822 
CCDLc_limit = 397930 
rwq = 0 
CCDLc_limit_alone = 198994 
WTRc_limit_alone = 414355 
RTWc_limit_alone = 1781730 

Commands details: 
total_CMD = 1586942 
n_nop = 332432 
Read = 596597 
Write = 0 
L2_Alloc = 0 
L2_WB = 566568 
n_act = 171675 
n_pre = 171659 
n_ref = 0 
n_req = 738239 
total_req = 1163165 

Dual Bus Interface Util: 
issued_total_row = 343334 
issued_total_col = 1163165 
Row_Bus_Util =  0.216349 
CoL_Bus_Util = 0.732960 
Either_Row_CoL_Bus_Util = 0.790520 
Issued_on_Two_Bus_Simul_Util = 0.158789 
issued_two_Eff = 0.200866 
queue_avg = 56.333229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.3332
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 1904422 -   mf: uid=208413319, sid4294967295:w4294967295, part=12, addr=0xc7cb3a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1904322), 
DRAM[12]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1586942 n_nop=331968 n_act=173161 n_pre=173145 n_ref_event=0 n_req=737935 n_rd=596308 n_rd_L2_A=0 n_write=0 n_wr_bk=566508 bw_util=0.7327
n_activity=1511286 dram_eff=0.7694
bk0: 37356a 502144i bk1: 37422a 505238i bk2: 37331a 494271i bk3: 37383a 490192i bk4: 37235a 502373i bk5: 37342a 511468i bk6: 37294a 510063i bk7: 37306a 498735i bk8: 37285a 516183i bk9: 37242a 522473i bk10: 37152a 525009i bk11: 37141a 526434i bk12: 37130a 518343i bk13: 37189a 526747i bk14: 37245a 523462i bk15: 37255a 522318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765344
Row_Buffer_Locality_read = 0.848370
Row_Buffer_Locality_write = 0.415768
Bank_Level_Parallism = 11.916561
Bank_Level_Parallism_Col = 8.804111
Bank_Level_Parallism_Ready = 3.515887
write_to_read_ratio_blp_rw_average = 0.590291
GrpLevelPara = 3.755028 

BW Util details:
bwutil = 0.732740 
total_CMD = 1586942 
util_bw = 1162816 
Wasted_Col = 336807 
Wasted_Row = 5304 
Idle = 82015 

BW Util Bottlenecks: 
RCDc_limit = 310266 
RCDWRc_limit = 246897 
WTRc_limit = 461002 
RTWc_limit = 1958278 
CCDLc_limit = 403124 
rwq = 0 
CCDLc_limit_alone = 200761 
WTRc_limit_alone = 412446 
RTWc_limit_alone = 1804471 

Commands details: 
total_CMD = 1586942 
n_nop = 331968 
Read = 596308 
Write = 0 
L2_Alloc = 0 
L2_WB = 566508 
n_act = 173161 
n_pre = 173145 
n_ref = 0 
n_req = 737935 
total_req = 1162816 

Dual Bus Interface Util: 
issued_total_row = 346306 
issued_total_col = 1162816 
Row_Bus_Util =  0.218222 
CoL_Bus_Util = 0.732740 
Either_Row_CoL_Bus_Util = 0.790813 
Issued_on_Two_Bus_Simul_Util = 0.160150 
issued_two_Eff = 0.202513 
queue_avg = 56.712849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.7128
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1586942 n_nop=331045 n_act=172391 n_pre=172375 n_ref_event=0 n_req=739150 n_rd=597506 n_rd_L2_A=0 n_write=0 n_wr_bk=566576 bw_util=0.7335
n_activity=1509859 dram_eff=0.771
bk0: 37446a 494056i bk1: 37452a 500344i bk2: 37522a 492551i bk3: 37427a 497520i bk4: 37328a 505683i bk5: 37345a 517264i bk6: 37341a 501239i bk7: 37433a 506426i bk8: 37253a 518023i bk9: 37420a 522670i bk10: 37266a 520905i bk11: 37254a 529106i bk12: 37193a 524096i bk13: 37243a 515635i bk14: 37298a 525256i bk15: 37285a 517964i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766771
Row_Buffer_Locality_read = 0.849908
Row_Buffer_Locality_write = 0.416071
Bank_Level_Parallism = 11.928638
Bank_Level_Parallism_Col = 8.830645
Bank_Level_Parallism_Ready = 3.526703
write_to_read_ratio_blp_rw_average = 0.593426
GrpLevelPara = 3.758589 

BW Util details:
bwutil = 0.733538 
total_CMD = 1586942 
util_bw = 1164082 
Wasted_Col = 334634 
Wasted_Row = 5352 
Idle = 82874 

BW Util Bottlenecks: 
RCDc_limit = 306729 
RCDWRc_limit = 245833 
WTRc_limit = 452334 
RTWc_limit = 1973599 
CCDLc_limit = 403242 
rwq = 0 
CCDLc_limit_alone = 199478 
WTRc_limit_alone = 404494 
RTWc_limit_alone = 1817675 

Commands details: 
total_CMD = 1586942 
n_nop = 331045 
Read = 597506 
Write = 0 
L2_Alloc = 0 
L2_WB = 566576 
n_act = 172391 
n_pre = 172375 
n_ref = 0 
n_req = 739150 
total_req = 1164082 

Dual Bus Interface Util: 
issued_total_row = 344766 
issued_total_col = 1164082 
Row_Bus_Util =  0.217252 
CoL_Bus_Util = 0.733538 
Either_Row_CoL_Bus_Util = 0.791394 
Issued_on_Two_Bus_Simul_Util = 0.159395 
issued_two_Eff = 0.201411 
queue_avg = 57.116371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.1164
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1586942 n_nop=333118 n_act=172224 n_pre=172208 n_ref_event=0 n_req=737560 n_rd=595916 n_rd_L2_A=0 n_write=0 n_wr_bk=566576 bw_util=0.7325
n_activity=1509863 dram_eff=0.7699
bk0: 37384a 500548i bk1: 37419a 502242i bk2: 37277a 505617i bk3: 37367a 490521i bk4: 37240a 509408i bk5: 37302a 512648i bk6: 37276a 511300i bk7: 37263a 509551i bk8: 37272a 523395i bk9: 37207a 524460i bk10: 37139a 534694i bk11: 37131a 537326i bk12: 37117a 524045i bk13: 37111a 525476i bk14: 37192a 528527i bk15: 37219a 534730i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766495
Row_Buffer_Locality_read = 0.849989
Row_Buffer_Locality_write = 0.415224
Bank_Level_Parallism = 11.870633
Bank_Level_Parallism_Col = 8.785630
Bank_Level_Parallism_Ready = 3.507732
write_to_read_ratio_blp_rw_average = 0.592609
GrpLevelPara = 3.754182 

BW Util details:
bwutil = 0.732536 
total_CMD = 1586942 
util_bw = 1162492 
Wasted_Col = 336392 
Wasted_Row = 5176 
Idle = 82882 

BW Util Bottlenecks: 
RCDc_limit = 306082 
RCDWRc_limit = 245927 
WTRc_limit = 451929 
RTWc_limit = 1965191 
CCDLc_limit = 402200 
rwq = 0 
CCDLc_limit_alone = 200933 
WTRc_limit_alone = 405291 
RTWc_limit_alone = 1810562 

Commands details: 
total_CMD = 1586942 
n_nop = 333118 
Read = 595916 
Write = 0 
L2_Alloc = 0 
L2_WB = 566576 
n_act = 172224 
n_pre = 172208 
n_ref = 0 
n_req = 737560 
total_req = 1162492 

Dual Bus Interface Util: 
issued_total_row = 344432 
issued_total_col = 1162492 
Row_Bus_Util =  0.217041 
CoL_Bus_Util = 0.732536 
Either_Row_CoL_Bus_Util = 0.790088 
Issued_on_Two_Bus_Simul_Util = 0.159489 
issued_two_Eff = 0.201862 
queue_avg = 56.423355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.4234
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1586942 n_nop=331250 n_act=173022 n_pre=173006 n_ref_event=0 n_req=738565 n_rd=596900 n_rd_L2_A=0 n_write=0 n_wr_bk=566660 bw_util=0.7332
n_activity=1509544 dram_eff=0.7708
bk0: 37424a 498361i bk1: 37412a 508557i bk2: 37482a 490084i bk3: 37432a 485888i bk4: 37304a 498172i bk5: 37327a 515374i bk6: 37283a 497824i bk7: 37353a 508026i bk8: 37255a 508097i bk9: 37328a 524953i bk10: 37216a 523615i bk11: 37214a 520741i bk12: 37167a 529415i bk13: 37182a 524295i bk14: 37254a 516924i bk15: 37267a 522323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765732
Row_Buffer_Locality_read = 0.849375
Row_Buffer_Locality_write = 0.413306
Bank_Level_Parallism = 11.939114
Bank_Level_Parallism_Col = 8.830806
Bank_Level_Parallism_Ready = 3.537426
write_to_read_ratio_blp_rw_average = 0.593053
GrpLevelPara = 3.759795 

BW Util details:
bwutil = 0.733209 
total_CMD = 1586942 
util_bw = 1163560 
Wasted_Col = 335252 
Wasted_Row = 5235 
Idle = 82895 

BW Util Bottlenecks: 
RCDc_limit = 309016 
RCDWRc_limit = 247365 
WTRc_limit = 452992 
RTWc_limit = 1972271 
CCDLc_limit = 403055 
rwq = 0 
CCDLc_limit_alone = 199640 
WTRc_limit_alone = 405250 
RTWc_limit_alone = 1816598 

Commands details: 
total_CMD = 1586942 
n_nop = 331250 
Read = 596900 
Write = 0 
L2_Alloc = 0 
L2_WB = 566660 
n_act = 173022 
n_pre = 173006 
n_ref = 0 
n_req = 738565 
total_req = 1163560 

Dual Bus Interface Util: 
issued_total_row = 346028 
issued_total_col = 1163560 
Row_Bus_Util =  0.218047 
CoL_Bus_Util = 0.733209 
Either_Row_CoL_Bus_Util = 0.791265 
Issued_on_Two_Bus_Simul_Util = 0.159991 
issued_two_Eff = 0.202196 
queue_avg = 57.047817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.0478
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1586942 n_nop=331981 n_act=172453 n_pre=172437 n_ref_event=0 n_req=738173 n_rd=596526 n_rd_L2_A=0 n_write=0 n_wr_bk=566588 bw_util=0.7329
n_activity=1509649 dram_eff=0.7705
bk0: 37412a 501253i bk1: 37407a 518304i bk2: 37387a 492486i bk3: 37391a 498291i bk4: 37298a 510041i bk5: 37376a 518357i bk6: 37339a 503730i bk7: 37333a 516439i bk8: 37244a 523785i bk9: 37266a 531972i bk10: 37161a 518927i bk11: 37144a 534552i bk12: 37100a 531242i bk13: 37134a 520241i bk14: 37283a 520105i bk15: 37251a 508892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766379
Row_Buffer_Locality_read = 0.849733
Row_Buffer_Locality_write = 0.415342
Bank_Level_Parallism = 11.886898
Bank_Level_Parallism_Col = 8.800005
Bank_Level_Parallism_Ready = 3.521610
write_to_read_ratio_blp_rw_average = 0.592187
GrpLevelPara = 3.755428 

BW Util details:
bwutil = 0.732928 
total_CMD = 1586942 
util_bw = 1163114 
Wasted_Col = 335928 
Wasted_Row = 5188 
Idle = 82712 

BW Util Bottlenecks: 
RCDc_limit = 307320 
RCDWRc_limit = 247596 
WTRc_limit = 455134 
RTWc_limit = 1968559 
CCDLc_limit = 402529 
rwq = 0 
CCDLc_limit_alone = 199142 
WTRc_limit_alone = 407485 
RTWc_limit_alone = 1812821 

Commands details: 
total_CMD = 1586942 
n_nop = 331981 
Read = 596526 
Write = 0 
L2_Alloc = 0 
L2_WB = 566588 
n_act = 172453 
n_pre = 172437 
n_ref = 0 
n_req = 738173 
total_req = 1163114 

Dual Bus Interface Util: 
issued_total_row = 344890 
issued_total_col = 1163114 
Row_Bus_Util =  0.217330 
CoL_Bus_Util = 0.732928 
Either_Row_CoL_Bus_Util = 0.790805 
Issued_on_Two_Bus_Simul_Util = 0.159453 
issued_two_Eff = 0.201634 
queue_avg = 56.475475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.4755
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1586942 n_nop=332964 n_act=171627 n_pre=171611 n_ref_event=0 n_req=737370 n_rd=595725 n_rd_L2_A=0 n_write=0 n_wr_bk=566580 bw_util=0.7324
n_activity=1510742 dram_eff=0.7694
bk0: 37322a 501171i bk1: 37352a 506048i bk2: 37345a 500768i bk3: 37379a 494407i bk4: 37209a 503654i bk5: 37239a 518254i bk6: 37258a 514206i bk7: 37185a 520053i bk8: 37257a 521209i bk9: 37219a 527950i bk10: 37150a 526702i bk11: 37112a 531818i bk12: 37086a 532661i bk13: 37182a 523699i bk14: 37191a 526177i bk15: 37239a 530682i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767244
Row_Buffer_Locality_read = 0.850700
Row_Buffer_Locality_write = 0.416252
Bank_Level_Parallism = 11.858080
Bank_Level_Parallism_Col = 8.790608
Bank_Level_Parallism_Ready = 3.529841
write_to_read_ratio_blp_rw_average = 0.591278
GrpLevelPara = 3.752550 

BW Util details:
bwutil = 0.732418 
total_CMD = 1586942 
util_bw = 1162305 
Wasted_Col = 337307 
Wasted_Row = 5605 
Idle = 81725 

BW Util Bottlenecks: 
RCDc_limit = 308241 
RCDWRc_limit = 247417 
WTRc_limit = 466564 
RTWc_limit = 1949275 
CCDLc_limit = 405526 
rwq = 0 
CCDLc_limit_alone = 202507 
WTRc_limit_alone = 417600 
RTWc_limit_alone = 1795220 

Commands details: 
total_CMD = 1586942 
n_nop = 332964 
Read = 595725 
Write = 0 
L2_Alloc = 0 
L2_WB = 566580 
n_act = 171627 
n_pre = 171611 
n_ref = 0 
n_req = 737370 
total_req = 1162305 

Dual Bus Interface Util: 
issued_total_row = 343238 
issued_total_col = 1162305 
Row_Bus_Util =  0.216289 
CoL_Bus_Util = 0.732418 
Either_Row_CoL_Bus_Util = 0.790185 
Issued_on_Two_Bus_Simul_Util = 0.158522 
issued_two_Eff = 0.200614 
queue_avg = 56.124748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.1247
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1586942 n_nop=330566 n_act=172814 n_pre=172798 n_ref_event=0 n_req=739612 n_rd=597959 n_rd_L2_A=0 n_write=0 n_wr_bk=566612 bw_util=0.7338
n_activity=1508940 dram_eff=0.7718
bk0: 37518a 504927i bk1: 37553a 504854i bk2: 37495a 489743i bk3: 37474a 494704i bk4: 37380a 510506i bk5: 37444a 515232i bk6: 37370a 499868i bk7: 37479a 509568i bk8: 37335a 511489i bk9: 37341a 522054i bk10: 37224a 524865i bk11: 37266a 531837i bk12: 37217a 519436i bk13: 37192a 530063i bk14: 37378a 516124i bk15: 37293a 499489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766345
Row_Buffer_Locality_read = 0.849334
Row_Buffer_Locality_write = 0.416024
Bank_Level_Parallism = 11.934177
Bank_Level_Parallism_Col = 8.830472
Bank_Level_Parallism_Ready = 3.523521
write_to_read_ratio_blp_rw_average = 0.592342
GrpLevelPara = 3.763093 

BW Util details:
bwutil = 0.733846 
total_CMD = 1586942 
util_bw = 1164571 
Wasted_Col = 333946 
Wasted_Row = 5225 
Idle = 83200 

BW Util Bottlenecks: 
RCDc_limit = 308537 
RCDWRc_limit = 246647 
WTRc_limit = 458230 
RTWc_limit = 1966040 
CCDLc_limit = 403118 
rwq = 0 
CCDLc_limit_alone = 199665 
WTRc_limit_alone = 410066 
RTWc_limit_alone = 1810751 

Commands details: 
total_CMD = 1586942 
n_nop = 330566 
Read = 597959 
Write = 0 
L2_Alloc = 0 
L2_WB = 566612 
n_act = 172814 
n_pre = 172798 
n_ref = 0 
n_req = 739612 
total_req = 1164571 

Dual Bus Interface Util: 
issued_total_row = 345612 
issued_total_col = 1164571 
Row_Bus_Util =  0.217785 
CoL_Bus_Util = 0.733846 
Either_Row_CoL_Bus_Util = 0.791696 
Issued_on_Two_Bus_Simul_Util = 0.159935 
issued_two_Eff = 0.202015 
queue_avg = 57.022945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.0229
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1586942 n_nop=332685 n_act=170995 n_pre=170979 n_ref_event=0 n_req=738560 n_rd=596927 n_rd_L2_A=0 n_write=0 n_wr_bk=566532 bw_util=0.7331
n_activity=1509358 dram_eff=0.7708
bk0: 37405a 508955i bk1: 37479a 508849i bk2: 37387a 500446i bk3: 37520a 497238i bk4: 37305a 513771i bk5: 37312a 515090i bk6: 37361a 510660i bk7: 37336a 511757i bk8: 37343a 516141i bk9: 37268a 533113i bk10: 37174a 530917i bk11: 37167a 533616i bk12: 37144a 528493i bk13: 37238a 527575i bk14: 37262a 530332i bk15: 37226a 531125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768475
Row_Buffer_Locality_read = 0.851436
Row_Buffer_Locality_write = 0.418829
Bank_Level_Parallism = 11.860313
Bank_Level_Parallism_Col = 8.796086
Bank_Level_Parallism_Ready = 3.517767
write_to_read_ratio_blp_rw_average = 0.591753
GrpLevelPara = 3.753140 

BW Util details:
bwutil = 0.733145 
total_CMD = 1586942 
util_bw = 1163459 
Wasted_Col = 334995 
Wasted_Row = 5010 
Idle = 83478 

BW Util Bottlenecks: 
RCDc_limit = 302602 
RCDWRc_limit = 244407 
WTRc_limit = 458496 
RTWc_limit = 1941062 
CCDLc_limit = 399653 
rwq = 0 
CCDLc_limit_alone = 200606 
WTRc_limit_alone = 410619 
RTWc_limit_alone = 1789892 

Commands details: 
total_CMD = 1586942 
n_nop = 332685 
Read = 596927 
Write = 0 
L2_Alloc = 0 
L2_WB = 566532 
n_act = 170995 
n_pre = 170979 
n_ref = 0 
n_req = 738560 
total_req = 1163459 

Dual Bus Interface Util: 
issued_total_row = 341974 
issued_total_col = 1163459 
Row_Bus_Util =  0.215492 
CoL_Bus_Util = 0.733145 
Either_Row_CoL_Bus_Util = 0.790361 
Issued_on_Two_Bus_Simul_Util = 0.158277 
issued_two_Eff = 0.200259 
queue_avg = 56.303093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.3031
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1586942 n_nop=332078 n_act=172067 n_pre=172051 n_ref_event=0 n_req=738499 n_rd=596860 n_rd_L2_A=0 n_write=0 n_wr_bk=566556 bw_util=0.7331
n_activity=1510328 dram_eff=0.7703
bk0: 37391a 501659i bk1: 37454a 503188i bk2: 37451a 493959i bk3: 37429a 488088i bk4: 37309a 508693i bk5: 37308a 512296i bk6: 37305a 517337i bk7: 37355a 509878i bk8: 37318a 515567i bk9: 37352a 525372i bk10: 37188a 530664i bk11: 37127a 543699i bk12: 37134a 531372i bk13: 37262a 533418i bk14: 37226a 526435i bk15: 37251a 528342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767004
Row_Buffer_Locality_read = 0.850628
Row_Buffer_Locality_write = 0.414617
Bank_Level_Parallism = 11.874674
Bank_Level_Parallism_Col = 8.793265
Bank_Level_Parallism_Ready = 3.527005
write_to_read_ratio_blp_rw_average = 0.591261
GrpLevelPara = 3.750606 

BW Util details:
bwutil = 0.733118 
total_CMD = 1586942 
util_bw = 1163416 
Wasted_Col = 334887 
Wasted_Row = 5705 
Idle = 82934 

BW Util Bottlenecks: 
RCDc_limit = 306093 
RCDWRc_limit = 245456 
WTRc_limit = 458607 
RTWc_limit = 1937736 
CCDLc_limit = 398419 
rwq = 0 
CCDLc_limit_alone = 198889 
WTRc_limit_alone = 410426 
RTWc_limit_alone = 1786387 

Commands details: 
total_CMD = 1586942 
n_nop = 332078 
Read = 596860 
Write = 0 
L2_Alloc = 0 
L2_WB = 566556 
n_act = 172067 
n_pre = 172051 
n_ref = 0 
n_req = 738499 
total_req = 1163416 

Dual Bus Interface Util: 
issued_total_row = 344118 
issued_total_col = 1163416 
Row_Bus_Util =  0.216843 
CoL_Bus_Util = 0.733118 
Either_Row_CoL_Bus_Util = 0.790743 
Issued_on_Two_Bus_Simul_Util = 0.159218 
issued_two_Eff = 0.201352 
queue_avg = 56.316799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.3168
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1586942 n_nop=331043 n_act=172695 n_pre=172679 n_ref_event=0 n_req=739411 n_rd=597773 n_rd_L2_A=0 n_write=0 n_wr_bk=566552 bw_util=0.7337
n_activity=1509613 dram_eff=0.7713
bk0: 37521a 501428i bk1: 37497a 503071i bk2: 37496a 485526i bk3: 37455a 494420i bk4: 37300a 509548i bk5: 37449a 520278i bk6: 37346a 498556i bk7: 37486a 513994i bk8: 37255a 517838i bk9: 37354a 520767i bk10: 37221a 531789i bk11: 37298a 529310i bk12: 37247a 531464i bk13: 37191a 522115i bk14: 37331a 516791i bk15: 37326a 515291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766442
Row_Buffer_Locality_read = 0.849946
Row_Buffer_Locality_write = 0.414020
Bank_Level_Parallism = 11.914148
Bank_Level_Parallism_Col = 8.820217
Bank_Level_Parallism_Ready = 3.537420
write_to_read_ratio_blp_rw_average = 0.591895
GrpLevelPara = 3.758815 

BW Util details:
bwutil = 0.733691 
total_CMD = 1586942 
util_bw = 1164325 
Wasted_Col = 334021 
Wasted_Row = 5605 
Idle = 82991 

BW Util Bottlenecks: 
RCDc_limit = 306885 
RCDWRc_limit = 246997 
WTRc_limit = 457627 
RTWc_limit = 1956206 
CCDLc_limit = 399373 
rwq = 0 
CCDLc_limit_alone = 198021 
WTRc_limit_alone = 409403 
RTWc_limit_alone = 1803078 

Commands details: 
total_CMD = 1586942 
n_nop = 331043 
Read = 597773 
Write = 0 
L2_Alloc = 0 
L2_WB = 566552 
n_act = 172695 
n_pre = 172679 
n_ref = 0 
n_req = 739411 
total_req = 1164325 

Dual Bus Interface Util: 
issued_total_row = 345374 
issued_total_col = 1164325 
Row_Bus_Util =  0.217635 
CoL_Bus_Util = 0.733691 
Either_Row_CoL_Bus_Util = 0.791396 
Issued_on_Two_Bus_Simul_Util = 0.159930 
issued_two_Eff = 0.202086 
queue_avg = 56.751648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.7516
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1586942 n_nop=332602 n_act=171331 n_pre=171315 n_ref_event=0 n_req=737639 n_rd=595998 n_rd_L2_A=0 n_write=0 n_wr_bk=566564 bw_util=0.7326
n_activity=1510397 dram_eff=0.7697
bk0: 37314a 508196i bk1: 37438a 509476i bk2: 37408a 499655i bk3: 37383a 499794i bk4: 37234a 516105i bk5: 37248a 512897i bk6: 37294a 513605i bk7: 37302a 517173i bk8: 37288a 520396i bk9: 37246a 536777i bk10: 37150a 536961i bk11: 37114a 539316i bk12: 37076a 539463i bk13: 37146a 531119i bk14: 37171a 532001i bk15: 37186a 534590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767731
Row_Buffer_Locality_read = 0.850869
Row_Buffer_Locality_write = 0.417902
Bank_Level_Parallism = 11.821318
Bank_Level_Parallism_Col = 8.764172
Bank_Level_Parallism_Ready = 3.516820
write_to_read_ratio_blp_rw_average = 0.592261
GrpLevelPara = 3.750987 

BW Util details:
bwutil = 0.732580 
total_CMD = 1586942 
util_bw = 1162562 
Wasted_Col = 335989 
Wasted_Row = 5612 
Idle = 82779 

BW Util Bottlenecks: 
RCDc_limit = 304276 
RCDWRc_limit = 246490 
WTRc_limit = 456321 
RTWc_limit = 1936666 
CCDLc_limit = 398621 
rwq = 0 
CCDLc_limit_alone = 198948 
WTRc_limit_alone = 408332 
RTWc_limit_alone = 1784982 

Commands details: 
total_CMD = 1586942 
n_nop = 332602 
Read = 595998 
Write = 0 
L2_Alloc = 0 
L2_WB = 566564 
n_act = 171331 
n_pre = 171315 
n_ref = 0 
n_req = 737639 
total_req = 1162562 

Dual Bus Interface Util: 
issued_total_row = 342646 
issued_total_col = 1162562 
Row_Bus_Util =  0.215916 
CoL_Bus_Util = 0.732580 
Either_Row_CoL_Bus_Util = 0.790413 
Issued_on_Two_Bus_Simul_Util = 0.158083 
issued_two_Eff = 0.200000 
queue_avg = 56.117760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.1178
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1586942 n_nop=331570 n_act=172463 n_pre=172447 n_ref_event=0 n_req=738559 n_rd=596911 n_rd_L2_A=0 n_write=0 n_wr_bk=566592 bw_util=0.7332
n_activity=1509748 dram_eff=0.7707
bk0: 37474a 503781i bk1: 37449a 512735i bk2: 37415a 494734i bk3: 37457a 483403i bk4: 37304a 516531i bk5: 37413a 521263i bk6: 37243a 507882i bk7: 37334a 498207i bk8: 37231a 516901i bk9: 37273a 523424i bk10: 37192a 537248i bk11: 37213a 534912i bk12: 37175a 536191i bk13: 37179a 523952i bk14: 37281a 520964i bk15: 37278a 512488i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766487
Row_Buffer_Locality_read = 0.850195
Row_Buffer_Locality_write = 0.413737
Bank_Level_Parallism = 11.890424
Bank_Level_Parallism_Col = 8.796781
Bank_Level_Parallism_Ready = 3.512867
write_to_read_ratio_blp_rw_average = 0.591246
GrpLevelPara = 3.757776 

BW Util details:
bwutil = 0.733173 
total_CMD = 1586942 
util_bw = 1163503 
Wasted_Col = 335215 
Wasted_Row = 5435 
Idle = 82789 

BW Util Bottlenecks: 
RCDc_limit = 307219 
RCDWRc_limit = 245475 
WTRc_limit = 461694 
RTWc_limit = 1946234 
CCDLc_limit = 402594 
rwq = 0 
CCDLc_limit_alone = 201321 
WTRc_limit_alone = 413361 
RTWc_limit_alone = 1793294 

Commands details: 
total_CMD = 1586942 
n_nop = 331570 
Read = 596911 
Write = 0 
L2_Alloc = 0 
L2_WB = 566592 
n_act = 172463 
n_pre = 172447 
n_ref = 0 
n_req = 738559 
total_req = 1163503 

Dual Bus Interface Util: 
issued_total_row = 344910 
issued_total_col = 1163503 
Row_Bus_Util =  0.217343 
CoL_Bus_Util = 0.733173 
Either_Row_CoL_Bus_Util = 0.791064 
Issued_on_Two_Bus_Simul_Util = 0.159452 
issued_two_Eff = 0.201567 
queue_avg = 56.604599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.6046
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1586942 n_nop=331217 n_act=171959 n_pre=171943 n_ref_event=0 n_req=739215 n_rd=597616 n_rd_L2_A=0 n_write=0 n_wr_bk=566396 bw_util=0.7335
n_activity=1510173 dram_eff=0.7708
bk0: 37560a 505253i bk1: 37666a 498147i bk2: 37341a 496018i bk3: 37341a 499822i bk4: 37445a 504282i bk5: 37553a 529544i bk6: 37277a 505383i bk7: 37288a 501098i bk8: 37220a 516713i bk9: 37290a 525567i bk10: 37267a 538644i bk11: 37320a 533242i bk12: 37131a 539925i bk13: 37118a 519070i bk14: 37398a 514654i bk15: 37401a 524679i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767376
Row_Buffer_Locality_read = 0.850426
Row_Buffer_Locality_write = 0.416867
Bank_Level_Parallism = 11.879936
Bank_Level_Parallism_Col = 8.800711
Bank_Level_Parallism_Ready = 3.524038
write_to_read_ratio_blp_rw_average = 0.591163
GrpLevelPara = 3.756446 

BW Util details:
bwutil = 0.733494 
total_CMD = 1586942 
util_bw = 1164012 
Wasted_Col = 335697 
Wasted_Row = 5202 
Idle = 82031 

BW Util Bottlenecks: 
RCDc_limit = 306876 
RCDWRc_limit = 247261 
WTRc_limit = 455886 
RTWc_limit = 1959114 
CCDLc_limit = 400534 
rwq = 0 
CCDLc_limit_alone = 198694 
WTRc_limit_alone = 408392 
RTWc_limit_alone = 1804768 

Commands details: 
total_CMD = 1586942 
n_nop = 331217 
Read = 597616 
Write = 0 
L2_Alloc = 0 
L2_WB = 566396 
n_act = 171959 
n_pre = 171943 
n_ref = 0 
n_req = 739215 
total_req = 1164012 

Dual Bus Interface Util: 
issued_total_row = 343902 
issued_total_col = 1164012 
Row_Bus_Util =  0.216707 
CoL_Bus_Util = 0.733494 
Either_Row_CoL_Bus_Util = 0.791286 
Issued_on_Two_Bus_Simul_Util = 0.158915 
issued_two_Eff = 0.200831 
queue_avg = 56.655491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.6555
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1586942 n_nop=332724 n_act=171020 n_pre=171004 n_ref_event=0 n_req=737884 n_rd=596273 n_rd_L2_A=0 n_write=0 n_wr_bk=566444 bw_util=0.7327
n_activity=1511363 dram_eff=0.7693
bk0: 37488a 507147i bk1: 37547a 506109i bk2: 37251a 510041i bk3: 37334a 499539i bk4: 37324a 522838i bk5: 37377a 532926i bk6: 37194a 520253i bk7: 37167a 520131i bk8: 37262a 522137i bk9: 37136a 536299i bk10: 37188a 537089i bk11: 37186a 539886i bk12: 37075a 538160i bk13: 37157a 536487i bk14: 37257a 529764i bk15: 37330a 530743i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768229
Row_Buffer_Locality_read = 0.851402
Row_Buffer_Locality_write = 0.418018
Bank_Level_Parallism = 11.781080
Bank_Level_Parallism_Col = 8.736852
Bank_Level_Parallism_Ready = 3.502929
write_to_read_ratio_blp_rw_average = 0.590185
GrpLevelPara = 3.747650 

BW Util details:
bwutil = 0.732678 
total_CMD = 1586942 
util_bw = 1162717 
Wasted_Col = 337396 
Wasted_Row = 5641 
Idle = 81188 

BW Util Bottlenecks: 
RCDc_limit = 303791 
RCDWRc_limit = 245415 
WTRc_limit = 460650 
RTWc_limit = 1926587 
CCDLc_limit = 399367 
rwq = 0 
CCDLc_limit_alone = 198832 
WTRc_limit_alone = 411564 
RTWc_limit_alone = 1775138 

Commands details: 
total_CMD = 1586942 
n_nop = 332724 
Read = 596273 
Write = 0 
L2_Alloc = 0 
L2_WB = 566444 
n_act = 171020 
n_pre = 171004 
n_ref = 0 
n_req = 737884 
total_req = 1162717 

Dual Bus Interface Util: 
issued_total_row = 342024 
issued_total_col = 1162717 
Row_Bus_Util =  0.215524 
CoL_Bus_Util = 0.732678 
Either_Row_CoL_Bus_Util = 0.790336 
Issued_on_Two_Bus_Simul_Util = 0.157865 
issued_two_Eff = 0.199744 
queue_avg = 55.706390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.7064
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1586942 n_nop=330536 n_act=173291 n_pre=173275 n_ref_event=0 n_req=739498 n_rd=597877 n_rd_L2_A=0 n_write=0 n_wr_bk=566484 bw_util=0.7337
n_activity=1509055 dram_eff=0.7716
bk0: 37653a 511430i bk1: 37682a 500242i bk2: 37354a 489552i bk3: 37356a 495002i bk4: 37391a 502296i bk5: 37572a 508704i bk6: 37309a 500285i bk7: 37338a 503756i bk8: 37228a 504137i bk9: 37294a 508077i bk10: 37233a 520441i bk11: 37312a 515768i bk12: 37179a 509843i bk13: 37105a 513817i bk14: 37483a 515651i bk15: 37388a 508306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765664
Row_Buffer_Locality_read = 0.848358
Row_Buffer_Locality_write = 0.416555
Bank_Level_Parallism = 11.983641
Bank_Level_Parallism_Col = 8.859252
Bank_Level_Parallism_Ready = 3.531885
write_to_read_ratio_blp_rw_average = 0.593115
GrpLevelPara = 3.764589 

BW Util details:
bwutil = 0.733714 
total_CMD = 1586942 
util_bw = 1164361 
Wasted_Col = 334745 
Wasted_Row = 4883 
Idle = 82953 

BW Util Bottlenecks: 
RCDc_limit = 311133 
RCDWRc_limit = 247106 
WTRc_limit = 456276 
RTWc_limit = 1989209 
CCDLc_limit = 407324 
rwq = 0 
CCDLc_limit_alone = 202536 
WTRc_limit_alone = 409145 
RTWc_limit_alone = 1831552 

Commands details: 
total_CMD = 1586942 
n_nop = 330536 
Read = 597877 
Write = 0 
L2_Alloc = 0 
L2_WB = 566484 
n_act = 173291 
n_pre = 173275 
n_ref = 0 
n_req = 739498 
total_req = 1164361 

Dual Bus Interface Util: 
issued_total_row = 346566 
issued_total_col = 1164361 
Row_Bus_Util =  0.218386 
CoL_Bus_Util = 0.733714 
Either_Row_CoL_Bus_Util = 0.791715 
Issued_on_Two_Bus_Simul_Util = 0.160385 
issued_two_Eff = 0.202579 
queue_avg = 57.203140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.2031
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1586942 n_nop=331554 n_act=172565 n_pre=172549 n_ref_event=0 n_req=738324 n_rd=596730 n_rd_L2_A=0 n_write=0 n_wr_bk=566376 bw_util=0.7329
n_activity=1510086 dram_eff=0.7702
bk0: 37531a 495873i bk1: 37649a 495487i bk2: 37300a 496805i bk3: 37328a 486009i bk4: 37362a 504013i bk5: 37428a 504736i bk6: 37233a 499383i bk7: 37234a 504943i bk8: 37216a 513359i bk9: 37151a 525648i bk10: 37185a 519992i bk11: 37220a 528399i bk12: 37125a 526210i bk13: 37122a 517665i bk14: 37299a 530026i bk15: 37347a 528466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766275
Row_Buffer_Locality_read = 0.849758
Row_Buffer_Locality_write = 0.414446
Bank_Level_Parallism = 11.929587
Bank_Level_Parallism_Col = 8.831328
Bank_Level_Parallism_Ready = 3.518365
write_to_read_ratio_blp_rw_average = 0.592141
GrpLevelPara = 3.761693 

BW Util details:
bwutil = 0.732923 
total_CMD = 1586942 
util_bw = 1163106 
Wasted_Col = 337002 
Wasted_Row = 4754 
Idle = 82080 

BW Util Bottlenecks: 
RCDc_limit = 310554 
RCDWRc_limit = 248384 
WTRc_limit = 467160 
RTWc_limit = 1976001 
CCDLc_limit = 407719 
rwq = 0 
CCDLc_limit_alone = 202012 
WTRc_limit_alone = 417516 
RTWc_limit_alone = 1819938 

Commands details: 
total_CMD = 1586942 
n_nop = 331554 
Read = 596730 
Write = 0 
L2_Alloc = 0 
L2_WB = 566376 
n_act = 172565 
n_pre = 172549 
n_ref = 0 
n_req = 738324 
total_req = 1163106 

Dual Bus Interface Util: 
issued_total_row = 345114 
issued_total_col = 1163106 
Row_Bus_Util =  0.217471 
CoL_Bus_Util = 0.732923 
Either_Row_CoL_Bus_Util = 0.791074 
Issued_on_Two_Bus_Simul_Util = 0.159320 
issued_two_Eff = 0.201397 
queue_avg = 56.789165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.7892
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 1904417 -   mf: uid=208413318, sid4294967295:w4294967295, part=28, addr=0xc7c6e780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1904317), 
DRAM[28]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1586942 n_nop=332542 n_act=171025 n_pre=171009 n_ref_event=0 n_req=738398 n_rd=596807 n_rd_L2_A=0 n_write=0 n_wr_bk=566364 bw_util=0.733
n_activity=1510872 dram_eff=0.7699
bk0: 37530a 505059i bk1: 37535a 506992i bk2: 37290a 498861i bk3: 37361a 493910i bk4: 37371a 510786i bk5: 37418a 510116i bk6: 37218a 514842i bk7: 37209a 510941i bk8: 37282a 514360i bk9: 37172a 531718i bk10: 37227a 534421i bk11: 37197a 535716i bk12: 37060a 525446i bk13: 37213a 523551i bk14: 37285a 526195i bk15: 37439a 531901i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768384
Row_Buffer_Locality_read = 0.851113
Row_Buffer_Locality_write = 0.419681
Bank_Level_Parallism = 11.862786
Bank_Level_Parallism_Col = 8.806586
Bank_Level_Parallism_Ready = 3.532400
write_to_read_ratio_blp_rw_average = 0.592749
GrpLevelPara = 3.756944 

BW Util details:
bwutil = 0.732964 
total_CMD = 1586942 
util_bw = 1163171 
Wasted_Col = 336577 
Wasted_Row = 5350 
Idle = 81844 

BW Util Bottlenecks: 
RCDc_limit = 306069 
RCDWRc_limit = 245531 
WTRc_limit = 457381 
RTWc_limit = 1963558 
CCDLc_limit = 403842 
rwq = 0 
CCDLc_limit_alone = 200040 
WTRc_limit_alone = 408941 
RTWc_limit_alone = 1808196 

Commands details: 
total_CMD = 1586942 
n_nop = 332542 
Read = 596807 
Write = 0 
L2_Alloc = 0 
L2_WB = 566364 
n_act = 171025 
n_pre = 171009 
n_ref = 0 
n_req = 738398 
total_req = 1163171 

Dual Bus Interface Util: 
issued_total_row = 342034 
issued_total_col = 1163171 
Row_Bus_Util =  0.215530 
CoL_Bus_Util = 0.732964 
Either_Row_CoL_Bus_Util = 0.790451 
Issued_on_Two_Bus_Simul_Util = 0.158043 
issued_two_Eff = 0.199940 
queue_avg = 56.449242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.4492
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1586942 n_nop=331219 n_act=172231 n_pre=172215 n_ref_event=0 n_req=739413 n_rd=597806 n_rd_L2_A=0 n_write=0 n_wr_bk=566428 bw_util=0.7336
n_activity=1509962 dram_eff=0.771
bk0: 37668a 501814i bk1: 37642a 499430i bk2: 37370a 488232i bk3: 37343a 492667i bk4: 37420a 504224i bk5: 37526a 517301i bk6: 37265a 498486i bk7: 37395a 504115i bk8: 37187a 514206i bk9: 37301a 526509i bk10: 37290a 530664i bk11: 37257a 541144i bk12: 37180a 522008i bk13: 37120a 522633i bk14: 37454a 518461i bk15: 37388a 508645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767071
Row_Buffer_Locality_read = 0.850179
Row_Buffer_Locality_write = 0.416222
Bank_Level_Parallism = 11.922908
Bank_Level_Parallism_Col = 8.825125
Bank_Level_Parallism_Ready = 3.513114
write_to_read_ratio_blp_rw_average = 0.593221
GrpLevelPara = 3.759964 

BW Util details:
bwutil = 0.733634 
total_CMD = 1586942 
util_bw = 1164234 
Wasted_Col = 335379 
Wasted_Row = 5049 
Idle = 82280 

BW Util Bottlenecks: 
RCDc_limit = 307066 
RCDWRc_limit = 245469 
WTRc_limit = 456705 
RTWc_limit = 1982037 
CCDLc_limit = 406727 
rwq = 0 
CCDLc_limit_alone = 201197 
WTRc_limit_alone = 407861 
RTWc_limit_alone = 1825351 

Commands details: 
total_CMD = 1586942 
n_nop = 331219 
Read = 597806 
Write = 0 
L2_Alloc = 0 
L2_WB = 566428 
n_act = 172231 
n_pre = 172215 
n_ref = 0 
n_req = 739413 
total_req = 1164234 

Dual Bus Interface Util: 
issued_total_row = 344446 
issued_total_col = 1164234 
Row_Bus_Util =  0.217050 
CoL_Bus_Util = 0.733634 
Either_Row_CoL_Bus_Util = 0.791285 
Issued_on_Two_Bus_Simul_Util = 0.159399 
issued_two_Eff = 0.201443 
queue_avg = 57.137169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.1372
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1586942 n_nop=333180 n_act=171164 n_pre=171148 n_ref_event=0 n_req=737360 n_rd=595750 n_rd_L2_A=0 n_write=0 n_wr_bk=566440 bw_util=0.7323
n_activity=1510745 dram_eff=0.7693
bk0: 37475a 507379i bk1: 37464a 503237i bk2: 37254a 506156i bk3: 37256a 498611i bk4: 37301a 496367i bk5: 37337a 523235i bk6: 37224a 517640i bk7: 37187a 519200i bk8: 37203a 526365i bk9: 37073a 540873i bk10: 37154a 534189i bk11: 37147a 540583i bk12: 37026a 529271i bk13: 37113a 516103i bk14: 37219a 547597i bk15: 37317a 527928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767869
Row_Buffer_Locality_read = 0.851382
Row_Buffer_Locality_write = 0.416531
Bank_Level_Parallism = 11.825734
Bank_Level_Parallism_Col = 8.765993
Bank_Level_Parallism_Ready = 3.515204
write_to_read_ratio_blp_rw_average = 0.592631
GrpLevelPara = 3.749964 

BW Util details:
bwutil = 0.732346 
total_CMD = 1586942 
util_bw = 1162190 
Wasted_Col = 336874 
Wasted_Row = 5595 
Idle = 82283 

BW Util Bottlenecks: 
RCDc_limit = 305315 
RCDWRc_limit = 246376 
WTRc_limit = 460367 
RTWc_limit = 1944033 
CCDLc_limit = 403357 
rwq = 0 
CCDLc_limit_alone = 200780 
WTRc_limit_alone = 411423 
RTWc_limit_alone = 1790400 

Commands details: 
total_CMD = 1586942 
n_nop = 333180 
Read = 595750 
Write = 0 
L2_Alloc = 0 
L2_WB = 566440 
n_act = 171164 
n_pre = 171148 
n_ref = 0 
n_req = 737360 
total_req = 1162190 

Dual Bus Interface Util: 
issued_total_row = 342312 
issued_total_col = 1162190 
Row_Bus_Util =  0.215705 
CoL_Bus_Util = 0.732346 
Either_Row_CoL_Bus_Util = 0.790049 
Issued_on_Two_Bus_Simul_Util = 0.158002 
issued_two_Eff = 0.199990 
queue_avg = 56.190609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.1906
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1586942 n_nop=331263 n_act=172347 n_pre=172331 n_ref_event=0 n_req=738579 n_rd=596953 n_rd_L2_A=0 n_write=0 n_wr_bk=566504 bw_util=0.7331
n_activity=1510173 dram_eff=0.7704
bk0: 37593a 499371i bk1: 37515a 508164i bk2: 37326a 497359i bk3: 37303a 496231i bk4: 37394a 507613i bk5: 37500a 518234i bk6: 37271a 513594i bk7: 37341a 503721i bk8: 37157a 527413i bk9: 37249a 535850i bk10: 37180a 528320i bk11: 37240a 532364i bk12: 37106a 530740i bk13: 37100a 519450i bk14: 37346a 520220i bk15: 37332a 523698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766651
Row_Buffer_Locality_read = 0.850559
Row_Buffer_Locality_write = 0.412975
Bank_Level_Parallism = 11.876069
Bank_Level_Parallism_Col = 8.788033
Bank_Level_Parallism_Ready = 3.517948
write_to_read_ratio_blp_rw_average = 0.593344
GrpLevelPara = 3.754037 

BW Util details:
bwutil = 0.733144 
total_CMD = 1586942 
util_bw = 1163457 
Wasted_Col = 335659 
Wasted_Row = 5364 
Idle = 82462 

BW Util Bottlenecks: 
RCDc_limit = 304902 
RCDWRc_limit = 247832 
WTRc_limit = 455056 
RTWc_limit = 1955234 
CCDLc_limit = 398101 
rwq = 0 
CCDLc_limit_alone = 198383 
WTRc_limit_alone = 408195 
RTWc_limit_alone = 1802377 

Commands details: 
total_CMD = 1586942 
n_nop = 331263 
Read = 596953 
Write = 0 
L2_Alloc = 0 
L2_WB = 566504 
n_act = 172347 
n_pre = 172331 
n_ref = 0 
n_req = 738579 
total_req = 1163457 

Dual Bus Interface Util: 
issued_total_row = 344678 
issued_total_col = 1163457 
Row_Bus_Util =  0.217196 
CoL_Bus_Util = 0.733144 
Either_Row_CoL_Bus_Util = 0.791257 
Issued_on_Two_Bus_Simul_Util = 0.159083 
issued_two_Eff = 0.201051 
queue_avg = 56.406609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.4066

========= L2 cache stats =========
L2_cache_bank[0]: Access = 783396, Miss = 582813, Miss_rate = 0.744, Pending_hits = 13217, Reservation_fails = 0
L2_cache_bank[1]: Access = 783396, Miss = 582895, Miss_rate = 0.744, Pending_hits = 13026, Reservation_fails = 0
L2_cache_bank[2]: Access = 783396, Miss = 582615, Miss_rate = 0.744, Pending_hits = 13063, Reservation_fails = 0
L2_cache_bank[3]: Access = 783396, Miss = 582642, Miss_rate = 0.744, Pending_hits = 12840, Reservation_fails = 0
L2_cache_bank[4]: Access = 783396, Miss = 583425, Miss_rate = 0.745, Pending_hits = 12179, Reservation_fails = 0
L2_cache_bank[5]: Access = 783396, Miss = 583546, Miss_rate = 0.745, Pending_hits = 12564, Reservation_fails = 0
L2_cache_bank[6]: Access = 783396, Miss = 583163, Miss_rate = 0.744, Pending_hits = 12642, Reservation_fails = 0
L2_cache_bank[7]: Access = 783396, Miss = 583045, Miss_rate = 0.744, Pending_hits = 13372, Reservation_fails = 0
L2_cache_bank[8]: Access = 783396, Miss = 583052, Miss_rate = 0.744, Pending_hits = 12573, Reservation_fails = 0
L2_cache_bank[9]: Access = 783396, Miss = 583266, Miss_rate = 0.745, Pending_hits = 12136, Reservation_fails = 0
L2_cache_bank[10]: Access = 783396, Miss = 583431, Miss_rate = 0.745, Pending_hits = 12986, Reservation_fails = 0
L2_cache_bank[11]: Access = 783396, Miss = 583306, Miss_rate = 0.745, Pending_hits = 13405, Reservation_fails = 0
L2_cache_bank[12]: Access = 783396, Miss = 582946, Miss_rate = 0.744, Pending_hits = 11773, Reservation_fails = 0
L2_cache_bank[13]: Access = 783396, Miss = 582768, Miss_rate = 0.744, Pending_hits = 12409, Reservation_fails = 0
L2_cache_bank[14]: Access = 783396, Miss = 582805, Miss_rate = 0.744, Pending_hits = 12975, Reservation_fails = 0
L2_cache_bank[15]: Access = 783396, Miss = 582736, Miss_rate = 0.744, Pending_hits = 13138, Reservation_fails = 0
L2_cache_bank[16]: Access = 783560, Miss = 582913, Miss_rate = 0.744, Pending_hits = 13578, Reservation_fails = 0
L2_cache_bank[17]: Access = 783556, Miss = 582980, Miss_rate = 0.744, Pending_hits = 13818, Reservation_fails = 0
L2_cache_bank[18]: Access = 783555, Miss = 582748, Miss_rate = 0.744, Pending_hits = 13147, Reservation_fails = 0
L2_cache_bank[19]: Access = 783552, Miss = 582623, Miss_rate = 0.744, Pending_hits = 12949, Reservation_fails = 0
L2_cache_bank[20]: Access = 783555, Miss = 583232, Miss_rate = 0.744, Pending_hits = 13566, Reservation_fails = 0
L2_cache_bank[21]: Access = 783552, Miss = 583526, Miss_rate = 0.745, Pending_hits = 13669, Reservation_fails = 0
L2_cache_bank[22]: Access = 783560, Miss = 582880, Miss_rate = 0.744, Pending_hits = 12564, Reservation_fails = 0
L2_cache_bank[23]: Access = 783556, Miss = 582949, Miss_rate = 0.744, Pending_hits = 12606, Reservation_fails = 0
L2_cache_bank[24]: Access = 783560, Miss = 582836, Miss_rate = 0.744, Pending_hits = 14686, Reservation_fails = 0
L2_cache_bank[25]: Access = 783556, Miss = 582704, Miss_rate = 0.744, Pending_hits = 14277, Reservation_fails = 0
L2_cache_bank[26]: Access = 783555, Miss = 583480, Miss_rate = 0.745, Pending_hits = 13392, Reservation_fails = 0
L2_cache_bank[27]: Access = 783552, Miss = 583258, Miss_rate = 0.744, Pending_hits = 14236, Reservation_fails = 0
L2_cache_bank[28]: Access = 783555, Miss = 582545, Miss_rate = 0.743, Pending_hits = 13744, Reservation_fails = 0
L2_cache_bank[29]: Access = 783552, Miss = 582603, Miss_rate = 0.744, Pending_hits = 14320, Reservation_fails = 0
L2_cache_bank[30]: Access = 783560, Miss = 583020, Miss_rate = 0.744, Pending_hits = 13686, Reservation_fails = 0
L2_cache_bank[31]: Access = 783556, Miss = 583112, Miss_rate = 0.744, Pending_hits = 13360, Reservation_fails = 0
L2_cache_bank[32]: Access = 783552, Miss = 582854, Miss_rate = 0.744, Pending_hits = 13797, Reservation_fails = 0
L2_cache_bank[33]: Access = 783555, Miss = 582904, Miss_rate = 0.744, Pending_hits = 13810, Reservation_fails = 0
L2_cache_bank[34]: Access = 783556, Miss = 582526, Miss_rate = 0.743, Pending_hits = 13457, Reservation_fails = 0
L2_cache_bank[35]: Access = 783560, Miss = 582431, Miss_rate = 0.743, Pending_hits = 13000, Reservation_fails = 0
L2_cache_bank[36]: Access = 783556, Miss = 583508, Miss_rate = 0.745, Pending_hits = 12737, Reservation_fails = 0
L2_cache_bank[37]: Access = 783560, Miss = 583683, Miss_rate = 0.745, Pending_hits = 12826, Reservation_fails = 0
L2_cache_bank[38]: Access = 783552, Miss = 583111, Miss_rate = 0.744, Pending_hits = 12057, Reservation_fails = 0
L2_cache_bank[39]: Access = 783555, Miss = 583048, Miss_rate = 0.744, Pending_hits = 12276, Reservation_fails = 0
L2_cache_bank[40]: Access = 783552, Miss = 583135, Miss_rate = 0.744, Pending_hits = 12427, Reservation_fails = 0
L2_cache_bank[41]: Access = 783555, Miss = 582957, Miss_rate = 0.744, Pending_hits = 12096, Reservation_fails = 0
L2_cache_bank[42]: Access = 783556, Miss = 583573, Miss_rate = 0.745, Pending_hits = 12340, Reservation_fails = 0
L2_cache_bank[43]: Access = 783560, Miss = 583432, Miss_rate = 0.745, Pending_hits = 12713, Reservation_fails = 0
L2_cache_bank[44]: Access = 783556, Miss = 582655, Miss_rate = 0.744, Pending_hits = 12483, Reservation_fails = 0
L2_cache_bank[45]: Access = 783560, Miss = 582575, Miss_rate = 0.743, Pending_hits = 12963, Reservation_fails = 0
L2_cache_bank[46]: Access = 783552, Miss = 583035, Miss_rate = 0.744, Pending_hits = 12955, Reservation_fails = 0
L2_cache_bank[47]: Access = 783555, Miss = 583108, Miss_rate = 0.744, Pending_hits = 12867, Reservation_fails = 0
L2_cache_bank[48]: Access = 783396, Miss = 583298, Miss_rate = 0.745, Pending_hits = 13044, Reservation_fails = 0
L2_cache_bank[49]: Access = 783396, Miss = 583406, Miss_rate = 0.745, Pending_hits = 13050, Reservation_fails = 0
L2_cache_bank[50]: Access = 783396, Miss = 582660, Miss_rate = 0.744, Pending_hits = 12721, Reservation_fails = 0
L2_cache_bank[51]: Access = 783396, Miss = 582701, Miss_rate = 0.744, Pending_hits = 12696, Reservation_fails = 0
L2_cache_bank[52]: Access = 783396, Miss = 583404, Miss_rate = 0.745, Pending_hits = 13535, Reservation_fails = 0
L2_cache_bank[53]: Access = 783396, Miss = 583561, Miss_rate = 0.745, Pending_hits = 13491, Reservation_fails = 0
L2_cache_bank[54]: Access = 783396, Miss = 582938, Miss_rate = 0.744, Pending_hits = 13348, Reservation_fails = 0
L2_cache_bank[55]: Access = 783396, Miss = 582880, Miss_rate = 0.744, Pending_hits = 13439, Reservation_fails = 0
L2_cache_bank[56]: Access = 783396, Miss = 582903, Miss_rate = 0.744, Pending_hits = 13695, Reservation_fails = 0
L2_cache_bank[57]: Access = 783396, Miss = 582992, Miss_rate = 0.744, Pending_hits = 13029, Reservation_fails = 0
L2_cache_bank[58]: Access = 783396, Miss = 583597, Miss_rate = 0.745, Pending_hits = 13535, Reservation_fails = 0
L2_cache_bank[59]: Access = 783396, Miss = 583297, Miss_rate = 0.745, Pending_hits = 13951, Reservation_fails = 0
L2_cache_bank[60]: Access = 783396, Miss = 582507, Miss_rate = 0.744, Pending_hits = 13493, Reservation_fails = 0
L2_cache_bank[61]: Access = 783396, Miss = 582331, Miss_rate = 0.743, Pending_hits = 13731, Reservation_fails = 0
L2_cache_bank[62]: Access = 783396, Miss = 583083, Miss_rate = 0.744, Pending_hits = 12275, Reservation_fails = 0
L2_cache_bank[63]: Access = 783396, Miss = 582958, Miss_rate = 0.744, Pending_hits = 12060, Reservation_fails = 0
L2_total_cache_accesses = 50142456
L2_total_cache_misses = 37312914
L2_total_cache_miss_rate = 0.7441
L2_total_cache_pending_hits = 837793
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11991749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 837793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4850217
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 14249577
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4553280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 13659840
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31929336
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18213120
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.170
L2_cache_fill_port_util = 0.157

icnt_total_pkts_mem_to_simt=50142456
icnt_total_pkts_simt_to_mem=50142456
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 50142456
Req_Network_cycles = 1904333
Req_Network_injected_packets_per_cycle =      26.3307 
Req_Network_conflicts_per_cycle =      25.1359
Req_Network_conflicts_per_cycle_util =      26.1694
Req_Bank_Level_Parallism =      27.4134
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      16.3618
Req_Network_out_buffer_full_per_cycle =       0.1887
Req_Network_out_buffer_avg_util =      58.8826

Reply_Network_injected_packets_num = 50142456
Reply_Network_cycles = 1904333
Reply_Network_injected_packets_per_cycle =       26.3307
Reply_Network_conflicts_per_cycle =        8.6608
Reply_Network_conflicts_per_cycle_util =       9.0250
Reply_Bank_Level_Parallism =      27.4381
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.2831
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3291
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 41 min, 31 sec (9691 sec)
gpgpu_simulation_rate = 537750 (inst/sec)
gpgpu_simulation_rate = 196 (cycle/sec)
gpgpu_silicon_slowdown = 6122448x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ec4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ec8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6df91ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6df91ef0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ecc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ed0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6df91ed4..

GPGPU-Sim PTX: cudaLaunch for 0x0x555d14187cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z24block2D_hybrid_coarsen_xffPfS_iii 
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (8,128,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 30 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 31 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 32 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 33 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 34 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 35 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 36 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 37 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 38 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 39 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 40 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 41 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 42 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 43 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 44 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 45 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 46 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 47 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 48 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 49 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 50 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 51 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 52 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 53 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 54 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 55 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 56 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 57 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 58 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 59 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 60 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 61 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 62 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 63 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 64 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 65 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 66 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 67 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 68 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 69 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 70 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 71 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 72 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 73 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 74 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 75 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 76 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 77 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 78 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 79 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 10: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 218783
gpu_sim_insn = 579037448
gpu_ipc =    2646.6292
gpu_tot_sim_cycle = 2123116
gpu_tot_sim_insn = 5790374480
gpu_tot_ipc =    2727.3000
gpu_tot_issued_cta = 10240
gpu_occupancy = 78.5547% 
gpu_tot_occupancy = 78.4998% 
max_total_param_size = 0
gpu_stall_dramfull = 30213864
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      25.4653
partiton_level_parallism_total  =      26.2415
partiton_level_parallism_util =      26.7009
partiton_level_parallism_util_total  =      27.4156
L2_BW  =     977.8691 GB/Sec
L2_BW_total  =    1007.6753 GB/Sec
gpu_total_sim_rate=536841

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 672708, Miss = 672708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 672708, Miss = 672708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 672708, Miss = 672708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 672708, Miss = 672708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 672708, Miss = 672708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 672708, Miss = 672708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 672708, Miss = 672708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 672708, Miss = 672708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 672708, Miss = 672708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 672708, Miss = 672708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 672708, Miss = 672708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 672708, Miss = 672708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 672708, Miss = 672708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 672708, Miss = 672708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 672708, Miss = 672708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 672708, Miss = 672708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 672708, Miss = 672708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 672708, Miss = 672708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 672708, Miss = 672708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 704328, Miss = 704328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 672708, Miss = 672708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 55713840
	L1D_total_cache_misses = 55713840
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.220
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35477040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20236800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 35477040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20236800

Total_core_cache_fail_stats:
ctas_completed 10240, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 
distro:
46242, 52070, 52070, 54550, 53310, 52070, 52070, 54550, 53310, 52070, 52070, 54550, 53310, 52070, 52070, 54550, 53310, 52070, 52070, 54550, 53310, 52070, 52070, 54550, 53310, 52070, 52070, 54550, 53310, 52070, 52070, 54550, 53310, 52070, 52070, 54550, 53310, 52070, 52070, 54550, 53310, 52070, 52070, 54550, 53310, 52070, 52070, 54550, 42648, 41656, 41656, 43640, 
gpgpu_n_tot_thrd_icount = 7161127680
gpgpu_n_tot_w_icount = 223785240
gpgpu_n_stall_shd_mem = 38465280
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35477040
gpgpu_n_mem_write_global = 20236800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 252513760
gpgpu_n_store_insn = 161262000
gpgpu_n_shmem_insn = 1051869840
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9175040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 38465280
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37623688	W0_Idle:1362782	W0_Scoreboard:382751382	W1:19920600	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:25136040	W32:178728600
single_issue_nums: WS0:56117740	WS1:55144960	WS2:55144960	WS3:57377580	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 283816320 {8:35477040,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 809472000 {40:20236800,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1419081600 {40:35477040,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 161894400 {8:20236800,}
maxmflatency = 5836 
max_icnt2mem_latency = 4736 
maxmrqlatency = 1697 
max_icnt2sh_latency = 310 
averagemflatency = 683 
avg_icnt2mem_latency = 216 
avg_mrq_latency = 147 
avg_icnt2sh_latency = 5 
mrq_lat_table:1182241 	869607 	730391 	1043098 	1741197 	4058608 	4590322 	6727007 	4879606 	452805 	1458 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12749791 	12192343 	18760613 	11257893 	752713 	487 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	14577951 	10037725 	6465420 	7938596 	9640195 	5800575 	1236477 	16846 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	34363158 	12275801 	6301859 	2243777 	399583 	92491 	36096 	1075 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	143 	109 	3818 	53 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        60 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      5854      5855      5890      5889      6090      6077      6136      6179      6348      6362      6477      6556      6634      6635      6903      6836 
dram[1]:      5854      5855      5890      8162      8002      6077      6136      6179      6348      6362      6466      6506      6602      6632      6971      6844 
dram[2]:      5854      5855      5890      5889      6083      6070      6116      6154      6353      6310      6441      6443      6623      6694      6863      6934 
dram[3]:      5854      5855      5890      5889      6083      6070      6116      6154      6339      6310      6456      6422      6654      6689      6886      6911 
dram[4]:      5854      5855      5890      5889      6078      6080      6185      6186      6366      6387      6514      6492      6628      6579      6848      6920 
dram[5]:      5854      5855      5890      5889      6078      6080      6185      6186      6383      7949      6539      6521      6609      6594      6825      6860 
dram[6]:      5854      5855      5890      5889      6078      6080      6185      6206      6342      6369      6460      6497      6635      6617      6888      6874 
dram[7]:      5854      5855      5890      5889      6078      6080      6185      6206      6350      6351      6504      6480      6610      6651      7063      6822 
dram[8]:      5849      5852      5874      5876      6105      6106      6120      6137      6320      6340      6496      6590      6656      6648      6885      6882 
dram[9]:      5849      5852      5874      5876      6105      6106      6120      6137      6320      6340      6485      7964      6623      6663      6945      6824 
dram[10]:      5849      5852     10073      5876      6112      6105      6113      6123      6324      6304      6883      6467      6588      6658      6790      6947 
dram[11]:      5849      5852      5874      5876      6112      6503      6113      6123      6305      6300      6490      6506      6647      6711      6858      6952 
dram[12]:      5849      5852      5874      7512      6385      6077      6164      6134      6322      6369      7026      6518      6635      6606      6788      6887 
dram[13]:      5849      5852      5874      5876      6076      6077      6164      6134      6323      6340      6512      6545      6624      6603      6713      6845 
dram[14]:      5849      5852      5874      5876      6076      6077      6146      6147      6443      6346      6482      6515      6659      6678      6772      6821 
dram[15]:      5849      5852      5874      5876      6076      6077      6146      6147      6461      6345      6522      6524      6636      6692      6736      6788 
dram[16]:      5864      5865      5889      5884      6033      6024      6137      6178      6322      6666      6454      6530      6606      6608      6862      6832 
dram[17]:      5864      5865      5889      5884      6033      6024      6137      6178      6304      6347      6464      8444      6585      6612      6896      6797 
dram[18]:      5864      5865      5889      5884      6033      6029      6140      6159      6338      6300      6431      6455      6563      6652      6806      6927 
dram[19]:      5864      5865      5889      5884      6388      7149      6140      6159      6300      6302      6437      6430      6735      6732      6839      6929 
dram[20]:      5864      5865      5889      5884      6029      6016      6170      6171      6314      6352      6497      6480      6592      6633      6814      6958 
dram[21]:      5864      5865      5889      5884      6029      6016      6170      6171      6327      6344      6550      6513      6580      6600      6753      6909 
dram[22]:      5864      5865      5889      5884      6029      6016      6143      6189      7501      6334      6458      6470      6602      6639      6827      6870 
dram[23]:      5864      5865      5889      5884      6029      6016      6143      6189      6327      6333      6488      6467      6602      6652      6747      6813 
dram[24]:      5859      5860      5880      5877      6060      6042      6104      6125      6308      7599      6504      6582      6663      6626      6930      6891 
dram[25]:      5859      5860      5880      5877      6060      6042      6104      6125      6306      6354      6464      6515      6676      6626      6981      6862 
dram[26]:      5859      5860      5880      5877      6060      6062      6102      6123      6341      6304      6440      6467      6650      6651      6836      6924 
dram[27]:      5859      5860      5880      5877      6060      6763      6102      6123      6304      6305      6494      6444      6640      6675      6882      6854 
dram[28]:      5859      5860      5880      5877      6008      6002      6117      6113      6386      6358      6498      6500      6629      6614      6858      6873 
dram[29]:      5859      5860      5880      5877      6008      7388      6117      6113      6381      7711      6500      6513      6622      6576      6802      6938 
dram[30]:      6458      5860      5880      5877      6008      6002      6131      6118      6318      6320      6483      6484      6725      6664      6850      6887 
dram[31]:      5859      5860      5880      5877      6008      6002      6131      6118      6338      6339      6491      6478      6615      6657      6833      6870 
average row accesses per activate:
dram[0]:  4.161230  4.296617  4.129624  4.152540  4.264493  4.311887  4.176528  4.213676  4.282654  4.315546  4.365984  4.371017  4.358428  4.327100  4.387938  4.296253 
dram[1]:  4.099457  4.227704  4.156420  4.121108  4.227123  4.260288  4.171015  4.224310  4.283017  4.348658  4.320971  4.378750  4.373448  4.351331  4.406982  4.356588 
dram[2]:  4.142696  4.238853  4.136499  4.151276  4.220430  4.302103  4.205005  4.159453  4.256519  4.319943  4.355893  4.353045  4.355540  4.339522  4.358371  4.262837 
dram[3]:  4.128500  4.251252  4.178333  4.151141  4.293204  4.285572  4.167585  4.198642  4.300771  4.359939  4.319070  4.377827  4.348044  4.332543  4.383782  4.330196 
dram[4]:  4.149758  4.252118  4.157546  4.119488  4.257209  4.278793  4.220550  4.198216  4.266100  4.334011  4.341341  4.390056  4.343726  4.335508  4.394375  4.317514 
dram[5]:  4.171463  4.234529  4.116805  4.120683  4.279424  4.322248  4.200507  4.189240  4.234720  4.308099  4.365767  4.365808  4.354773  4.333136  4.402590  4.262960 
dram[6]:  4.155853  4.244298  4.172899  4.141317  4.302269  4.275530  4.238945  4.205234  4.269878  4.390658  4.341920  4.395055  4.357782  4.325912  4.415377  4.341165 
dram[7]:  4.174377  4.254144  4.125703  4.121879  4.201587  4.317628  4.196314  4.209814  4.231933  4.317507  4.349847  4.407821  4.407883  4.290607  4.359704  4.237450 
dram[8]:  4.141054  4.237833  4.119910  4.157627  4.251781  4.301767  4.179992  4.209702  4.252220  4.295416  4.316686  4.402458  4.387506  4.290315  4.353461  4.287987 
dram[9]:  4.081839  4.200570  4.145689  4.141517  4.206273  4.276005  4.183450  4.179746  4.287429  4.329030  4.317844  4.332966  4.359138  4.352766  4.393555  4.326428 
dram[10]:  4.147960  4.222431  4.145614  4.162415  4.213397  4.318148  4.164835  4.194775  4.262372  4.274138  4.340505  4.332686  4.354529  4.322284  4.340041  4.233425 
dram[11]:  4.161912  4.230712  4.144575  4.157763  4.221427  4.246226  4.226460  4.235435  4.309330  4.343443  4.330769  4.405022  4.372290  4.366661  4.380627  4.320163 
dram[12]:  4.112031  4.211908  4.097886  4.105854  4.196954  4.192540  4.184669  4.178807  4.239782  4.300453  4.309500  4.325611  4.303477  4.363102  4.335787  4.244043 
dram[13]:  4.143204  4.219357  4.134691  4.173445  4.240585  4.317032  4.201293  4.226564  4.249669  4.313103  4.340697  4.358898  4.350616  4.354216  4.351404  4.269521 
dram[14]:  4.113845  4.220302  4.167343  4.145235  4.212918  4.310921  4.220305  4.194635  4.263206  4.292944  4.318704  4.391088  4.353548  4.313338  4.365163  4.282866 
dram[15]:  4.138988  4.217007  4.112290  4.128187  4.208347  4.285595  4.188439  4.216025  4.251867  4.313618  4.320516  4.337878  4.362551  4.290339  4.333840  4.244376 
dram[16]:  4.166111  4.221885  4.128429  4.156353  4.231188  4.284227  4.177135  4.225127  4.306561  4.312096  4.322161  4.415150  4.359318  4.318804  4.369030  4.217607 
dram[17]:  4.138302  4.230516  4.157469  4.126809  4.206362  4.270082  4.204085  4.266961  4.262093  4.317918  4.296334  4.343238  4.387487  4.340790  4.360633  4.320990 
dram[18]:  4.117085  4.202958  4.135453  4.131968  4.192521  4.277353  4.156199  4.194795  4.230149  4.275154  4.304045  4.342195  4.319020  4.320085  4.310761  4.204070 
dram[19]:  4.166219  4.230952  4.213718  4.159199  4.243141  4.261998  4.233887  4.228858  4.287381  4.365470  4.365217  4.412287  4.368286  4.382702  4.406978  4.334637 
dram[20]:  4.132730  4.209374  4.156969  4.102993  4.233669  4.264120  4.234591  4.189564  4.255529  4.307479  4.338218  4.377664  4.316425  4.341773  4.336380  4.293895 
dram[21]:  4.147884  4.225564  4.121224  4.156265  4.232514  4.298272  4.190495  4.191181  4.258327  4.299448  4.304209  4.411608  4.381979  4.296859  4.341537  4.254521 
dram[22]:  4.148428  4.230056  4.197326  4.155335  4.244866  4.295965  4.214684  4.209465  4.259167  4.339909  4.318032  4.377044  4.364903  4.328961  4.373365  4.305494 
dram[23]:  4.133957  4.263345  4.115874  4.091061  4.219418  4.315026  4.174359  4.190997  4.234749  4.293689  4.316051  4.389203  4.350811  4.315425  4.341914  4.236584 
dram[24]:  4.154606  4.258099  4.132668  4.156316  4.253966  4.331878  4.198511  4.200131  4.279936  4.300620  4.390910  4.429483  4.371934  4.358233  4.379866  4.283128 
dram[25]:  4.145699  4.237530  4.149394  4.115833  4.248161  4.323841  4.227015  4.236953  4.278527  4.352871  4.353770  4.400928  4.385018  4.355794  4.381160  4.347211 
dram[26]:  4.155766  4.232507  4.124199  4.168096  4.212883  4.329063  4.169681  4.189068  4.241958  4.292997  4.347484  4.339467  4.328944  4.293129  4.339530  4.270677 
dram[27]:  4.135246  4.244592  4.102707  4.111031  4.244509  4.251486  4.162274  4.216787  4.267149  4.332628  4.350144  4.376462  4.336613  4.301741  4.386633  4.350946 
dram[28]:  4.174972  4.256594  4.194508  4.115963  4.268106  4.270970  4.224043  4.242013  4.245160  4.366289  4.351613  4.383628  4.349864  4.356693  4.404672  4.324903 
dram[29]:  4.196767  4.278664  4.145380  4.157269  4.255647  4.324889  4.180551  4.194161  4.227930  4.320536  4.374649  4.410722  4.360137  4.352440  4.348289  4.233505 
dram[30]:  4.147947  4.240931  4.163352  4.141809  4.239366  4.287930  4.240983  4.202725  4.290606  4.396059  4.367500  4.403165  4.349391  4.315412  4.418061  4.323076 
dram[31]:  4.183915  4.212339  4.136382  4.132593  4.218029  4.285786  4.215137  4.190783  4.282521  4.347096  4.321655  4.383681  4.355803  4.311360  4.337584  4.268870 
average row locality = 26276340/6163347 = 4.263323
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     41588     41797     41483     41471     41533     41514     41376     41455     41304     41395     41334     41425     41235     41267     41417     41458 
dram[1]:     41794     41873     41449     41605     41477     41677     41437     41397     41385     41299     41386     41355     41213     41294     41504     41523 
dram[2]:     41764     42024     41611     41700     41674     41684     41553     41537     41388     41525     41418     41573     41369     41321     41584     41576 
dram[3]:     41745     41888     41475     41590     41537     41707     41545     41449     41409     41364     41399     41420     41248     41292     41533     41509 
dram[4]:     41810     41825     41488     41595     41492     41610     41418     41423     41327     41323     41436     41327     41253     41281     41520     41568 
dram[5]:     41749     41843     41625     41547     41532     41582     41468     41439     41323     41450     41361     41479     41304     41285     41467     41586 
dram[6]:     41744     41847     41468     41611     41493     41569     41409     41394     41346     41260     41358     41322     41217     41218     41464     41443 
dram[7]:     41686     41710     41491     41471     41495     41522     41364     41422     41307     41318     41308     41403     41221     41244     41418     41423 
dram[8]:     41567     41662     41630     41642     41438     41488     41521     41495     41359     41474     41293     41347     41248     41284     41383     41379 
dram[9]:     41620     41734     41587     41775     41480     41584     41635     41478     41549     41423     41323     41294     41303     41335     41386     41404 
dram[10]:     41728     41884     41681     41856     41568     41584     41674     41660     41546     41600     41366     41468     41404     41377     41449     41458 
dram[11]:     41601     41714     41511     41802     41412     41590     41645     41452     41524     41391     41343     41349     41333     41305     41403     41398 
dram[12]:     41525     41614     41502     41672     41365     41488     41486     41470     41471     41390     41290     41275     41244     41322     41370     41376 
dram[13]:     41611     41647     41703     41644     41465     41495     41489     41612     41391     41568     41405     41387     41304     41350     41412     41403 
dram[14]:     41568     41625     41458     41669     41380     41468     41499     41420     41443     41352     41288     41268     41237     41242     41319     41361 
dram[15]:     41586     41598     41653     41629     41441     41464     41425     41524     41378     41467     41357     41347     41276     41286     41381     41380 
dram[16]:     41627     41621     41593     41648     41452     41558     41534     41510     41386     41421     41318     41294     41228     41249     41442     41368 
dram[17]:     41575     41626     41596     41735     41417     41471     41578     41397     41485     41382     41327     41286     41243     41347     41341     41394 
dram[18]:     41740     41845     41749     41799     41575     41645     41619     41697     41537     41531     41409     41410     41410     41324     41552     41426 
dram[19]:     41621     41754     41619     41821     41453     41534     41619     41529     41558     41426     41327     41334     41272     41397     41403     41373 
dram[20]:     41566     41664     41642     41675     41447     41460     41505     41512     41501     41493     41338     41270     41265     41393     41351     41389 
dram[21]:     41714     41688     41700     41673     41434     41608     41533     41642     41390     41504     41353     41432     41376     41295     41453     41443 
dram[22]:     41504     41653     41610     41644     41372     41425     41497     41454     41454     41382     41292     41263     41190     41267     41287     41335 
dram[23]:     41664     41635     41594     41665     41446     41575     41409     41508     41359     41426     41319     41341     41315     41295     41396     41395 
dram[24]:     41762     41900     41525     41526     41607     41710     41438     41461     41344     41434     41421     41469     41272     41234     41549     41543 
dram[25]:     41711     41846     41465     41643     41515     41590     41475     41365     41485     41294     41390     41366     41220     41316     41420     41500 
dram[26]:     41901     42015     41592     41661     41587     41822     41540     41548     41428     41489     41431     41534     41397     41244     41699     41557 
dram[27]:     41745     41913     41506     41586     41514     41623     41444     41419     41377     41302     41360     41404     41247     41268     41449     41495 
dram[28]:     41710     41754     41459     41588     41502     41595     41415     41375     41428     41306     41377     41366     41174     41351     41409     41568 
dram[29]:     41844     41874     41542     41513     41555     41675     41408     41554     41319     41434     41437     41379     41307     41228     41584     41511 
dram[30]:     41661     41666     41413     41468     41437     41522     41386     41336     41364     41212     41293     41325     41136     41245     41343     41436 
dram[31]:     41778     41737     41503     41498     41538     41669     41420     41496     41287     41394     41309     41375     41227     41210     41471     41452 
total dram reads = 21238042
bank skew: 42024/41136 = 1.02
chip skew: 665445/662243 = 1.00
number of total write accesses:
dram[0]:     38264     39548     39492     39484     39536     39552     39480     39504     39512     39512     39516     39528     39540     39500     39512     38240 
dram[1]:     38256     39564     39448     39520     39564     39524     39516     39460     39548     39504     39512     39488     39528     39528     39508     38232 
dram[2]:     38256     39540     39504     39452     39548     39524     39480     39512     39476     39512     39508     39520     39548     39472     39536     38244 
dram[3]:     38256     39552     39440     39520     39548     39548     39532     39484     39528     39496     39508     39500     39540     39536     39520     38228 
dram[4]:     38256     39540     39464     39512     39536     39524     39548     39500     39516     39516     39532     39532     39508     39512     39524     38240 
dram[5]:     38240     39544     39472     39500     39524     39532     39516     39500     39516     39524     39520     39504     39528     39488     39504     38244 
dram[6]:     38240     39564     39468     39512     39556     39548     39512     39488     39536     39512     39524     39504     39512     39536     39512     38228 
dram[7]:     38268     39520     39496     39468     39528     39552     39492     39532     39496     39516     39524     39528     39536     39480     39548     38248 
dram[8]:     38416     39548     39492     39484     39524     39552     39488     39504     39504     39528     39508     39520     39536     39512     39516     38232 
dram[9]:     38412     39564     39444     39512     39548     39528     39520     39464     39532     39504     39512     39496     39528     39536     39512     38228 
dram[10]:     38412     39532     39512     39448     39544     39536     39480     39508     39484     39528     39512     39532     39552     39472     39540     38236 
dram[11]:     38412     39552     39444     39516     39564     39548     39536     39492     39528     39516     39508     39508     39536     39524     39524     38216 
dram[12]:     38416     39540     39460     39508     39536     39516     39540     39500     39508     39520     39524     39536     39508     39516     39516     38244 
dram[13]:     38396     39536     39476     39492     39520     39528     39504     39504     39508     39532     39504     39512     39524     39492     39512     38232 
dram[14]:     38400     39552     39468     39508     39548     39552     39516     39488     39544     39520     39520     39500     39512     39536     39520     38232 
dram[15]:     38420     39516     39496     39464     39536     39544     39500     39528     39496     39512     39520     39516     39552     39488     39536     38244 
dram[16]:     38248     39544     39488     39480     39540     39548     39496     39504     39500     39520     39512     39528     39540     39508     39524     38424 
dram[17]:     38248     39556     39444     39516     39552     39524     39520     39448     39544     39504     39524     39492     39520     39532     39516     38392 
dram[18]:     38252     39540     39512     39452     39536     39520     39472     39512     39488     39528     39512     39520     39548     39476     39536     38412 
dram[19]:     38244     39556     39440     39528     39556     39548     39528     39508     39528     39508     39508     39500     39540     39540     39524     38392 
dram[20]:     38240     39536     39468     39500     39528     39520     39544     39492     39504     39512     39516     39532     39504     39516     39516     38404 
dram[21]:     38232     39540     39492     39492     39524     39524     39504     39504     39504     39532     39520     39500     39520     39488     39508     38428 
dram[22]:     38236     39544     39464     39512     39556     39544     39520     39488     39544     39524     39524     39496     39500     39536     39508     38396 
dram[23]:     38256     39516     39500     39464     39516     39544     39492     39528     39492     39500     39512     39524     39524     39492     39528     38420 
dram[24]:     38256     39548     39492     39484     39532     39548     39488     39492     39496     39524     39512     39528     39536     39500     39500     38236 
dram[25]:     38252     39560     39452     39516     39568     39524     39516     39456     39532     39496     39520     39496     39532     39528     39516     38232 
dram[26]:     38256     39536     39512     39460     39544     39520     39472     39508     39480     39524     39512     39520     39552     39480     39540     38252 
dram[27]:     38244     39552     39456     39520     39548     39552     39524     39496     39520     39500     39504     39500     39544     39536     39516     38236 
dram[28]:     38268     39548     39460     39512     39544     39532     39544     39508     39516     39520     39540     39532     39504     39500     39516     38244 
dram[29]:     38232     39540     39476     39500     39532     39528     39516     39516     39508     39524     39528     39512     39524     39496     39512     38248 
dram[30]:     38248     39564     39468     39512     39556     39544     39516     39480     39532     39516     39524     39500     39512     39536     39520     38236 
dram[31]:     38268     39524     39500     39464     39536     39556     39496     39532     39488     39520     39524     39516     39536     39484     39544     38244 
total dram writes = 20153192
bank skew: 39568/38216 = 1.04
chip skew: 629948/629632 = 1.00
average mf latency per bank:
dram[0]:        843       839       837       837       845       842       840       839       838       834       850       850       838       838       853       856
dram[1]:        923       924       922       916       931       925       918       918       919       921       932       933       923       923       934       934
dram[2]:        871       868       869       869       872       868       870       868       869       864       878       876       868       869       882       879
dram[3]:        996       994       991       986       999       995       989       989       991       994      1003      1000       997       997      1006      1004
dram[4]:        850       845       840       839       852       846       837       844       840       839       857       852       848       845       857       859
dram[5]:        904       903       892       888       912       906       894       892       895       890       915       911       892       895       914       912
dram[6]:        774       776       767       760       784       775       761       764       760       764       783       778       771       766       785       789
dram[7]:        924       921       917       915       929       923       918       918       918       915       933       930       920       925       935       937
dram[8]:        861       853       865       865       860       856       868       865       865       863       861       861       869       867       864       864
dram[9]:        898       900       909       906       905       898       907       906       909       907       906       904       914       914       910       904
dram[10]:        977       974       985       986       979       974       985       984       993       983       982       979       991       991       984       983
dram[11]:        886       880       894       891       885       881       894       893       894       891       891       887       899       899       890       891
dram[12]:       1088      1081      1100      1099      1094      1083      1103      1106      1102      1105      1095      1088      1114      1110      1094      1091
dram[13]:        936       930       953       954       939       934       956       952       955       953       941       937       956       958       938       940
dram[14]:       1004      1005      1017      1011      1010      1003      1012      1016      1017      1017      1007      1004      1024      1020      1011      1011
dram[15]:        931       923       944       941       937       928       945       944       945       942       934       933       945       948       935       934
dram[16]:        900       890       912       911       901       895       915       912       911       909       905       901       915       916       907       907
dram[17]:        988       990      1001       996       998       990       999       998      1000       999       996       994      1004      1006      1000       996
dram[18]:       1053      1048      1073      1070      1054      1049      1074      1072      1076      1069      1060      1055      1078      1076      1062      1067
dram[19]:        867       863       882       876       869       862       878       875       881       879       873       867       882       883       872       872
dram[20]:        884       876       896       891       883       880       893       895       895       894       884       878       902       899       884       887
dram[21]:        861       858       881       876       865       860       882       876       880       880       867       860       882       880       865       868
dram[22]:        844       839       855       848       846       837       851       854       850       853       843       840       857       856       845       846
dram[23]:        911       908       923       921       916       906       927       928       926       922       917       917       929       933       917       920
dram[24]:        806       797       797       795       802       797       800       798       796       793       806       808       798       801       813       809
dram[25]:        875       874       867       865       879       874       868       869       869       872       878       879       873       873       885       881
dram[26]:       1040      1035      1038      1036      1044      1040      1041      1037      1040      1035      1048      1050      1041      1040      1050      1049
dram[27]:       1010      1008      1004      1000      1016      1008      1005      1003      1002      1004      1022      1017      1009      1012      1022      1017
dram[28]:        881       875       874       872       883       876       870       876       870       874       887       882       879       875       890       887
dram[29]:        965       967       953       952       970       967       955       950       954       949       977       974       953       953       978       976
dram[30]:        930       931       930       924       943       930       928       926       927       925       938       936       932       931       941       942
dram[31]:        855       849       845       844       857       851       845       845       843       840       860       859       847       849       863       865
maximum mf latency per bank:
dram[0]:       3446      3274      3498      3607      3266      3065      3261      3490      3559      3397      3441      3238      3187      3458      3555      3170
dram[1]:       3517      3787      3874      3613      4006      3657      3761      4163      3573      4118      4087      3439      3694      4373      3679      3887
dram[2]:       3846      3338      3672      3506      3288      2903      3324      2803      3307      2907      3419      3356      3384      2764      2647      2857
dram[3]:       4341      3793      4011      4142      3785      3488      4244      3894      3712      3948      3963      4274      4103      4248      3640      4201
dram[4]:       2767      2918      2809      2918      2836      2940      3025      3018      2830      2861      3175      2739      3028      2820      3137      3154
dram[5]:       3546      3676      3750      3584      3516      3600      3608      3269      3519      3535      3332      3731      3718      3801      3487      3722
dram[6]:       2585      3215      2901      2854      3174      2676      3342      3177      3399      2963      2839      2968      2573      2659      2923      3177
dram[7]:       2681      2901      2833      2870      2713      2689      2909      2683      3091      2744      2675      3554      2991      2849      2754      2595
dram[8]:       3260      3123      3398      3404      3450      3185      2941      3264      3567      3311      3053      3120      3210      3118      2840      3267
dram[9]:       3072      3697      4438      3885      4470      3874      3387      4470      4232      3784      3998      3567      3162      3815      3635      3625
dram[10]:       2704      3505      3335      3531      2881      2669      3040      2969      3165      2794      3431      3469      2820      2706      2900      2668
dram[11]:       2880      2832      3118      3065      2912      2768      3197      2827      2910      3221      2784      3259      2909      2906      3013      3452
dram[12]:       3811      3856      3635      3685      4051      3577      3815      3690      3889      3958      3912      4467      3843      3972      3924      3630
dram[13]:       3091      2920      3437      3460      3140      3048      3625      3293      3342      3496      3358      3488      3048      3586      3094      3310
dram[14]:       3454      3294      4058      3386      3908      3571      3471      3599      3333      3294      3519      3575      3380      3633      3609      3437
dram[15]:       2645      2748      2857      2835      2635      2728      2867      2927      2924      2832      2702      3813      2665      3124      3089      2878
dram[16]:       3386      3476      3341      3634      3462      3149      3073      3438      3997      3526      3386      3520      3248      3528      3038      3609
dram[17]:       4442      4077      4208      4569      3998      4904      3672      4321      3667      4641      4747      4135      3632      3845      4010      3870
dram[18]:       5608      5260      5562      5836      4830      4608      5363      5104      5365      5281      5561      5754      5208      4992      4827      4552
dram[19]:       3293      3547      2855      3231      3724      2770      3230      3048      3324      3100      2991      3333      2971      3317      3186      3386
dram[20]:       2806      2912      3019      2638      2859      2859      2944      3383      2767      2951      2684      2790      3142      2765      2915      2873
dram[21]:       3155      3044      3193      3302      2942      2726      2807      3014      3426      2924      2841      3549      2733      3043      2843      3451
dram[22]:       2681      3438      2853      2834      2847      2698      2575      3472      3157      2672      2908      3341      2630      2895      2702      2732
dram[23]:       2821      3069      3205      3039      3197      2964      3762      3013      3172      2888      2960      3319      3047      3178      3052      2932
dram[24]:       2932      3089      3092      3013      2974      2431      3007      3321      3118      2772      3262      2871      3068      3335      2722      3209
dram[25]:       2955      3272      3497      3336      3885      4542      3551      3868      3000      4152      3800      3335      3162      3934      3577      3624
dram[26]:       3446      3489      3434      3688      3601      3176      3438      3451      3431      3388      3269      3356      3336      3457      3368      3121
dram[27]:       3595      4003      3545      3748      4080      3706      3800      3971      3885      4347      3635      3758      3929      3488      3706      3775
dram[28]:       2742      2994      2606      2866      2737      3033      3176      3502      2965      2903      2775      2699      2845      2580      2686      3079
dram[29]:       3118      3177      3256      3146      3296      3125      3296      3499      3142      3154      3069      3308      3203      3216      3299      3125
dram[30]:       3250      2884      3249      2885      3216      2906      2987      3224      3470      2965      2998      2967      2855      3085      3056      3274
dram[31]:       2806      2893      2871      2926      2766      2874      2894      2699      2964      3049      2716      3670      2927      3365      3114      3026
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1769261 n_nop=373445 n_act=191965 n_pre=191949 n_ref_event=0 n_req=820482 n_rd=663052 n_rd_L2_A=0 n_write=0 n_wr_bk=629720 bw_util=0.7307
n_activity=1682389 dram_eff=0.7684
bk0: 41588a 573720i bk1: 41797a 568839i bk2: 41483a 551750i bk3: 41471a 558219i bk4: 41533a 576238i bk5: 41514a 588446i bk6: 41376a 561249i bk7: 41455a 558994i bk8: 41304a 574199i bk9: 41395a 589928i bk10: 41334a 594247i bk11: 41425a 591611i bk12: 41235a 599228i bk13: 41267a 585865i bk14: 41417a 591613i bk15: 41458a 589303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766034
Row_Buffer_Locality_read = 0.849392
Row_Buffer_Locality_write = 0.414953
Bank_Level_Parallism = 11.853312
Bank_Level_Parallism_Col = 8.769157
Bank_Level_Parallism_Ready = 3.516874
write_to_read_ratio_blp_rw_average = 0.591635
GrpLevelPara = 3.749379 

BW Util details:
bwutil = 0.730685 
total_CMD = 1769261 
util_bw = 1292772 
Wasted_Col = 378120 
Wasted_Row = 5872 
Idle = 92497 

BW Util Bottlenecks: 
RCDc_limit = 347837 
RCDWRc_limit = 276651 
WTRc_limit = 510572 
RTWc_limit = 2190733 
CCDLc_limit = 452083 
rwq = 0 
CCDLc_limit_alone = 223820 
WTRc_limit_alone = 456344 
RTWc_limit_alone = 2016698 

Commands details: 
total_CMD = 1769261 
n_nop = 373445 
Read = 663052 
Write = 0 
L2_Alloc = 0 
L2_WB = 629720 
n_act = 191965 
n_pre = 191949 
n_ref = 0 
n_req = 820482 
total_req = 1292772 

Dual Bus Interface Util: 
issued_total_row = 383914 
issued_total_col = 1292772 
Row_Bus_Util =  0.216991 
CoL_Bus_Util = 0.730685 
Either_Row_CoL_Bus_Util = 0.788926 
Issued_on_Two_Bus_Simul_Util = 0.158750 
issued_two_Eff = 0.201223 
queue_avg = 56.289558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.2896
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1769261 n_nop=372479 n_act=192432 n_pre=192416 n_ref_event=0 n_req=821093 n_rd=663668 n_rd_L2_A=0 n_write=0 n_wr_bk=629700 bw_util=0.731
n_activity=1684175 dram_eff=0.768
bk0: 41794a 557823i bk1: 41873a 557828i bk2: 41449a 555205i bk3: 41605a 548546i bk4: 41477a 572732i bk5: 41677a 585586i bk6: 41437a 560585i bk7: 41397a 567748i bk8: 41385a 578024i bk9: 41299a 590975i bk10: 41386a 590163i bk11: 41355a 596338i bk12: 41213a 590620i bk13: 41294a 596802i bk14: 41504a 606912i bk15: 41523a 596671i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765639
Row_Buffer_Locality_read = 0.849057
Row_Buffer_Locality_write = 0.413969
Bank_Level_Parallism = 11.842429
Bank_Level_Parallism_Col = 8.757069
Bank_Level_Parallism_Ready = 3.502472
write_to_read_ratio_blp_rw_average = 0.589898
GrpLevelPara = 3.745661 

BW Util details:
bwutil = 0.731022 
total_CMD = 1769261 
util_bw = 1293368 
Wasted_Col = 378859 
Wasted_Row = 6205 
Idle = 90829 

BW Util Bottlenecks: 
RCDc_limit = 346436 
RCDWRc_limit = 277596 
WTRc_limit = 520071 
RTWc_limit = 2167432 
CCDLc_limit = 448737 
rwq = 0 
CCDLc_limit_alone = 224116 
WTRc_limit_alone = 465462 
RTWc_limit_alone = 1997420 

Commands details: 
total_CMD = 1769261 
n_nop = 372479 
Read = 663668 
Write = 0 
L2_Alloc = 0 
L2_WB = 629700 
n_act = 192432 
n_pre = 192416 
n_ref = 0 
n_req = 821093 
total_req = 1293368 

Dual Bus Interface Util: 
issued_total_row = 384848 
issued_total_col = 1293368 
Row_Bus_Util =  0.217519 
CoL_Bus_Util = 0.731022 
Either_Row_CoL_Bus_Util = 0.789472 
Issued_on_Two_Bus_Simul_Util = 0.159069 
issued_two_Eff = 0.201487 
queue_avg = 55.917809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.9178
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 2123116 -   mf: uid=231573119, sid4294967295:w4294967295, part=2, addr=0xc3d0e800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2123016), 
DRAM[2]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1769261 n_nop=371224 n_act=193203 n_pre=193187 n_ref_event=0 n_req=822709 n_rd=665301 n_rd_L2_A=0 n_write=0 n_wr_bk=629632 bw_util=0.7319
n_activity=1681679 dram_eff=0.77
bk0: 41764a 565614i bk1: 42024a 556497i bk2: 41611a 542894i bk3: 41700a 546019i bk4: 41674a 561331i bk5: 41684a 579187i bk6: 41553a 562826i bk7: 41537a 552367i bk8: 41388a 579596i bk9: 41525a 588251i bk10: 41418a 591489i bk11: 41573a 586890i bk12: 41369a 586906i bk13: 41321a 583915i bk14: 41584a 578400i bk15: 41576a 579130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765162
Row_Buffer_Locality_read = 0.848227
Row_Buffer_Locality_write = 0.414083
Bank_Level_Parallism = 11.929835
Bank_Level_Parallism_Col = 8.815128
Bank_Level_Parallism_Ready = 3.524576
write_to_read_ratio_blp_rw_average = 0.590693
GrpLevelPara = 3.757993 

BW Util details:
bwutil = 0.731906 
total_CMD = 1769261 
util_bw = 1294933 
Wasted_Col = 374556 
Wasted_Row = 6106 
Idle = 93666 

BW Util Bottlenecks: 
RCDc_limit = 347304 
RCDWRc_limit = 275905 
WTRc_limit = 510119 
RTWc_limit = 2182971 
CCDLc_limit = 444684 
rwq = 0 
CCDLc_limit_alone = 220618 
WTRc_limit_alone = 456699 
RTWc_limit_alone = 2012325 

Commands details: 
total_CMD = 1769261 
n_nop = 371224 
Read = 665301 
Write = 0 
L2_Alloc = 0 
L2_WB = 629632 
n_act = 193203 
n_pre = 193187 
n_ref = 0 
n_req = 822709 
total_req = 1294933 

Dual Bus Interface Util: 
issued_total_row = 386390 
issued_total_col = 1294933 
Row_Bus_Util =  0.218391 
CoL_Bus_Util = 0.731906 
Either_Row_CoL_Bus_Util = 0.790181 
Issued_on_Two_Bus_Simul_Util = 0.160115 
issued_two_Eff = 0.202631 
queue_avg = 56.712856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.7129
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1769261 n_nop=372178 n_act=192232 n_pre=192216 n_ref_event=0 n_req=821544 n_rd=664110 n_rd_L2_A=0 n_write=0 n_wr_bk=629736 bw_util=0.7313
n_activity=1681526 dram_eff=0.7694
bk0: 41745a 561265i bk1: 41888a 556090i bk2: 41475a 561799i bk3: 41590a 555224i bk4: 41537a 576123i bk5: 41707a 577046i bk6: 41545a 559111i bk7: 41449a 564896i bk8: 41409a 579764i bk9: 41364a 586139i bk10: 41399a 591784i bk11: 41420a 595038i bk12: 41248a 594590i bk13: 41292a 579643i bk14: 41533a 592760i bk15: 41509a 598811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766011
Row_Buffer_Locality_read = 0.848862
Row_Buffer_Locality_write = 0.416517
Bank_Level_Parallism = 11.876309
Bank_Level_Parallism_Col = 8.775850
Bank_Level_Parallism_Ready = 3.508420
write_to_read_ratio_blp_rw_average = 0.590040
GrpLevelPara = 3.751348 

BW Util details:
bwutil = 0.731292 
total_CMD = 1769261 
util_bw = 1293846 
Wasted_Col = 376589 
Wasted_Row = 5139 
Idle = 93687 

BW Util Bottlenecks: 
RCDc_limit = 346645 
RCDWRc_limit = 275710 
WTRc_limit = 511010 
RTWc_limit = 2180478 
CCDLc_limit = 450472 
rwq = 0 
CCDLc_limit_alone = 223724 
WTRc_limit_alone = 456995 
RTWc_limit_alone = 2007745 

Commands details: 
total_CMD = 1769261 
n_nop = 372178 
Read = 664110 
Write = 0 
L2_Alloc = 0 
L2_WB = 629736 
n_act = 192232 
n_pre = 192216 
n_ref = 0 
n_req = 821544 
total_req = 1293846 

Dual Bus Interface Util: 
issued_total_row = 384448 
issued_total_col = 1293846 
Row_Bus_Util =  0.217293 
CoL_Bus_Util = 0.731292 
Either_Row_CoL_Bus_Util = 0.789642 
Issued_on_Two_Bus_Simul_Util = 0.158943 
issued_two_Eff = 0.201284 
queue_avg = 56.205051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.2051
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1769261 n_nop=372435 n_act=192278 n_pre=192262 n_ref_event=0 n_req=821136 n_rd=663696 n_rd_L2_A=0 n_write=0 n_wr_bk=629760 bw_util=0.7311
n_activity=1684010 dram_eff=0.7681
bk0: 41810a 567114i bk1: 41825a 567896i bk2: 41488a 557971i bk3: 41595a 551372i bk4: 41492a 573436i bk5: 41610a 580911i bk6: 41418a 573172i bk7: 41423a 573143i bk8: 41327a 581851i bk9: 41323a 596617i bk10: 41436a 603022i bk11: 41327a 597368i bk12: 41253a 593614i bk13: 41281a 593713i bk14: 41520a 593066i bk15: 41568a 597655i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765839
Row_Buffer_Locality_read = 0.849793
Row_Buffer_Locality_write = 0.411928
Bank_Level_Parallism = 11.822497
Bank_Level_Parallism_Col = 8.738679
Bank_Level_Parallism_Ready = 3.498209
write_to_read_ratio_blp_rw_average = 0.591390
GrpLevelPara = 3.747379 

BW Util details:
bwutil = 0.731071 
total_CMD = 1769261 
util_bw = 1293456 
Wasted_Col = 377464 
Wasted_Row = 6170 
Idle = 92171 

BW Util Bottlenecks: 
RCDc_limit = 346148 
RCDWRc_limit = 277871 
WTRc_limit = 508633 
RTWc_limit = 2163136 
CCDLc_limit = 448515 
rwq = 0 
CCDLc_limit_alone = 223178 
WTRc_limit_alone = 454733 
RTWc_limit_alone = 1991699 

Commands details: 
total_CMD = 1769261 
n_nop = 372435 
Read = 663696 
Write = 0 
L2_Alloc = 0 
L2_WB = 629760 
n_act = 192278 
n_pre = 192262 
n_ref = 0 
n_req = 821136 
total_req = 1293456 

Dual Bus Interface Util: 
issued_total_row = 384540 
issued_total_col = 1293456 
Row_Bus_Util =  0.217345 
CoL_Bus_Util = 0.731071 
Either_Row_CoL_Bus_Util = 0.789497 
Issued_on_Two_Bus_Simul_Util = 0.158919 
issued_two_Eff = 0.201292 
queue_avg = 56.064468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.0645
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1769261 n_nop=372178 n_act=192623 n_pre=192607 n_ref_event=0 n_req=821454 n_rd=664040 n_rd_L2_A=0 n_write=0 n_wr_bk=629656 bw_util=0.7312
n_activity=1682581 dram_eff=0.7689
bk0: 41749a 560408i bk1: 41843a 551386i bk2: 41625a 552182i bk3: 41547a 554574i bk4: 41532a 563585i bk5: 41582a 580663i bk6: 41468a 560754i bk7: 41439a 562006i bk8: 41323a 575048i bk9: 41450a 578010i bk10: 41361a 597419i bk11: 41479a 590441i bk12: 41304a 582956i bk13: 41285a 584393i bk14: 41467a 586216i bk15: 41586a 576956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765510
Row_Buffer_Locality_read = 0.849337
Row_Buffer_Locality_write = 0.411888
Bank_Level_Parallism = 11.912431
Bank_Level_Parallism_Col = 8.806577
Bank_Level_Parallism_Ready = 3.521259
write_to_read_ratio_blp_rw_average = 0.593314
GrpLevelPara = 3.755858 

BW Util details:
bwutil = 0.731207 
total_CMD = 1769261 
util_bw = 1293696 
Wasted_Col = 376911 
Wasted_Row = 6014 
Idle = 92640 

BW Util Bottlenecks: 
RCDc_limit = 347553 
RCDWRc_limit = 277717 
WTRc_limit = 512069 
RTWc_limit = 2203479 
CCDLc_limit = 452098 
rwq = 0 
CCDLc_limit_alone = 224679 
WTRc_limit_alone = 458353 
RTWc_limit_alone = 2029776 

Commands details: 
total_CMD = 1769261 
n_nop = 372178 
Read = 664040 
Write = 0 
L2_Alloc = 0 
L2_WB = 629656 
n_act = 192623 
n_pre = 192607 
n_ref = 0 
n_req = 821454 
total_req = 1293696 

Dual Bus Interface Util: 
issued_total_row = 385230 
issued_total_col = 1293696 
Row_Bus_Util =  0.217735 
CoL_Bus_Util = 0.731207 
Either_Row_CoL_Bus_Util = 0.789642 
Issued_on_Two_Bus_Simul_Util = 0.159300 
issued_two_Eff = 0.201737 
queue_avg = 56.669102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.6691
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1769261 n_nop=374025 n_act=191547 n_pre=191531 n_ref_event=0 n_req=820601 n_rd=663163 n_rd_L2_A=0 n_write=0 n_wr_bk=629752 bw_util=0.7308
n_activity=1683748 dram_eff=0.7679
bk0: 41744a 568941i bk1: 41847a 565121i bk2: 41468a 559672i bk3: 41611a 557257i bk4: 41493a 581292i bk5: 41569a 578413i bk6: 41409a 584020i bk7: 41394a 575887i bk8: 41346a 590070i bk9: 41260a 594355i bk10: 41358a 596630i bk11: 41322a 594673i bk12: 41217a 597694i bk13: 41218a 595543i bk14: 41464a 615258i bk15: 41443a 594183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766577
Row_Buffer_Locality_read = 0.850503
Row_Buffer_Locality_write = 0.413064
Bank_Level_Parallism = 11.796084
Bank_Level_Parallism_Col = 8.732523
Bank_Level_Parallism_Ready = 3.506179
write_to_read_ratio_blp_rw_average = 0.591166
GrpLevelPara = 3.748960 

BW Util details:
bwutil = 0.730766 
total_CMD = 1769261 
util_bw = 1292915 
Wasted_Col = 377420 
Wasted_Row = 6473 
Idle = 92453 

BW Util Bottlenecks: 
RCDc_limit = 343421 
RCDWRc_limit = 276017 
WTRc_limit = 518282 
RTWc_limit = 2148723 
CCDLc_limit = 446452 
rwq = 0 
CCDLc_limit_alone = 221714 
WTRc_limit_alone = 463443 
RTWc_limit_alone = 1978824 

Commands details: 
total_CMD = 1769261 
n_nop = 374025 
Read = 663163 
Write = 0 
L2_Alloc = 0 
L2_WB = 629752 
n_act = 191547 
n_pre = 191531 
n_ref = 0 
n_req = 820601 
total_req = 1292915 

Dual Bus Interface Util: 
issued_total_row = 383078 
issued_total_col = 1292915 
Row_Bus_Util =  0.216519 
CoL_Bus_Util = 0.730766 
Either_Row_CoL_Bus_Util = 0.788598 
Issued_on_Two_Bus_Simul_Util = 0.158686 
issued_two_Eff = 0.201225 
queue_avg = 55.662636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.6626
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1769261 n_nop=373099 n_act=192504 n_pre=192488 n_ref_event=0 n_req=820236 n_rd=662803 n_rd_L2_A=0 n_write=0 n_wr_bk=629732 bw_util=0.7306
n_activity=1683100 dram_eff=0.7679
bk0: 41686a 563856i bk1: 41710a 563089i bk2: 41491a 551747i bk3: 41471a 551369i bk4: 41495a 569814i bk5: 41522a 588881i bk6: 41364a 570930i bk7: 41422a 566875i bk8: 41307a 579693i bk9: 41318a 583917i bk10: 41308a 600749i bk11: 41403a 592510i bk12: 41221a 596997i bk13: 41244a 575690i bk14: 41418a 586652i bk15: 41423a 578622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765307
Row_Buffer_Locality_read = 0.849328
Row_Buffer_Locality_write = 0.411572
Bank_Level_Parallism = 11.873199
Bank_Level_Parallism_Col = 8.781009
Bank_Level_Parallism_Ready = 3.521720
write_to_read_ratio_blp_rw_average = 0.592056
GrpLevelPara = 3.750963 

BW Util details:
bwutil = 0.730551 
total_CMD = 1769261 
util_bw = 1292535 
Wasted_Col = 377934 
Wasted_Row = 6166 
Idle = 92626 

BW Util Bottlenecks: 
RCDc_limit = 346001 
RCDWRc_limit = 278437 
WTRc_limit = 512630 
RTWc_limit = 2186307 
CCDLc_limit = 448476 
rwq = 0 
CCDLc_limit_alone = 222644 
WTRc_limit_alone = 459156 
RTWc_limit_alone = 2013949 

Commands details: 
total_CMD = 1769261 
n_nop = 373099 
Read = 662803 
Write = 0 
L2_Alloc = 0 
L2_WB = 629732 
n_act = 192504 
n_pre = 192488 
n_ref = 0 
n_req = 820236 
total_req = 1292535 

Dual Bus Interface Util: 
issued_total_row = 384992 
issued_total_col = 1292535 
Row_Bus_Util =  0.217600 
CoL_Bus_Util = 0.730551 
Either_Row_CoL_Bus_Util = 0.789122 
Issued_on_Two_Bus_Simul_Util = 0.159030 
issued_two_Eff = 0.201527 
queue_avg = 56.237137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.2371
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1769261 n_nop=372856 n_act=192651 n_pre=192635 n_ref_event=0 n_req=820676 n_rd=663210 n_rd_L2_A=0 n_write=0 n_wr_bk=629864 bw_util=0.7309
n_activity=1681733 dram_eff=0.7689
bk0: 41567a 557345i bk1: 41662a 557912i bk2: 41630a 555085i bk3: 41642a 553566i bk4: 41438a 572871i bk5: 41488a 582673i bk6: 41521a 564497i bk7: 41495a 572698i bk8: 41359a 578149i bk9: 41474a 589337i bk10: 41293a 593526i bk11: 41347a 598490i bk12: 41248a 592692i bk13: 41284a 580723i bk14: 41383a 585301i bk15: 41379a 587173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765253
Row_Buffer_Locality_read = 0.848966
Row_Buffer_Locality_write = 0.412673
Bank_Level_Parallism = 11.878736
Bank_Level_Parallism_Col = 8.781564
Bank_Level_Parallism_Ready = 3.505374
write_to_read_ratio_blp_rw_average = 0.592846
GrpLevelPara = 3.755745 

BW Util details:
bwutil = 0.730855 
total_CMD = 1769261 
util_bw = 1293074 
Wasted_Col = 377392 
Wasted_Row = 5370 
Idle = 93425 

BW Util Bottlenecks: 
RCDc_limit = 348018 
RCDWRc_limit = 276705 
WTRc_limit = 506431 
RTWc_limit = 2197543 
CCDLc_limit = 450964 
rwq = 0 
CCDLc_limit_alone = 224866 
WTRc_limit_alone = 454703 
RTWc_limit_alone = 2023173 

Commands details: 
total_CMD = 1769261 
n_nop = 372856 
Read = 663210 
Write = 0 
L2_Alloc = 0 
L2_WB = 629864 
n_act = 192651 
n_pre = 192635 
n_ref = 0 
n_req = 820676 
total_req = 1293074 

Dual Bus Interface Util: 
issued_total_row = 385286 
issued_total_col = 1293074 
Row_Bus_Util =  0.217767 
CoL_Bus_Util = 0.730855 
Either_Row_CoL_Bus_Util = 0.789259 
Issued_on_Two_Bus_Simul_Util = 0.159363 
issued_two_Eff = 0.201915 
queue_avg = 56.241657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.2417
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1769261 n_nop=371837 n_act=193036 n_pre=193020 n_ref_event=0 n_req=821370 n_rd=663910 n_rd_L2_A=0 n_write=0 n_wr_bk=629840 bw_util=0.7312
n_activity=1683452 dram_eff=0.7685
bk0: 41620a 557318i bk1: 41734a 558096i bk2: 41587a 548700i bk3: 41775a 542594i bk4: 41480a 572922i bk5: 41584a 579951i bk6: 41635a 569446i bk7: 41478a 566897i bk8: 41549a 581295i bk9: 41423a 587408i bk10: 41323a 593422i bk11: 41294a 597961i bk12: 41303a 592299i bk13: 41335a 591406i bk14: 41386a 593393i bk15: 41404a 602231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764983
Row_Buffer_Locality_read = 0.849049
Row_Buffer_Locality_write = 0.410530
Bank_Level_Parallism = 11.862041
Bank_Level_Parallism_Col = 8.762911
Bank_Level_Parallism_Ready = 3.509102
write_to_read_ratio_blp_rw_average = 0.591010
GrpLevelPara = 3.751881 

BW Util details:
bwutil = 0.731238 
total_CMD = 1769261 
util_bw = 1293750 
Wasted_Col = 377499 
Wasted_Row = 5883 
Idle = 92129 

BW Util Bottlenecks: 
RCDc_limit = 346731 
RCDWRc_limit = 277561 
WTRc_limit = 514734 
RTWc_limit = 2173416 
CCDLc_limit = 448134 
rwq = 0 
CCDLc_limit_alone = 222551 
WTRc_limit_alone = 459885 
RTWc_limit_alone = 2002682 

Commands details: 
total_CMD = 1769261 
n_nop = 371837 
Read = 663910 
Write = 0 
L2_Alloc = 0 
L2_WB = 629840 
n_act = 193036 
n_pre = 193020 
n_ref = 0 
n_req = 821370 
total_req = 1293750 

Dual Bus Interface Util: 
issued_total_row = 386056 
issued_total_col = 1293750 
Row_Bus_Util =  0.218202 
CoL_Bus_Util = 0.731238 
Either_Row_CoL_Bus_Util = 0.789835 
Issued_on_Two_Bus_Simul_Util = 0.159604 
issued_two_Eff = 0.202073 
queue_avg = 56.046181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.0462
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1769261 n_nop=370753 n_act=193570 n_pre=193554 n_ref_event=0 n_req=822760 n_rd=665303 n_rd_L2_A=0 n_write=0 n_wr_bk=629828 bw_util=0.732
n_activity=1680573 dram_eff=0.7706
bk0: 41728a 557417i bk1: 41884a 549739i bk2: 41681a 544254i bk3: 41856a 547417i bk4: 41568a 560359i bk5: 41584a 584355i bk6: 41674a 548106i bk7: 41660a 557308i bk8: 41546a 559687i bk9: 41600a 569007i bk10: 41366a 570860i bk11: 41468a 579986i bk12: 41404a 579703i bk13: 41377a 572904i bk14: 41449a 573359i bk15: 41458a 574839i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764731
Row_Buffer_Locality_read = 0.848002
Row_Buffer_Locality_write = 0.412887
Bank_Level_Parallism = 12.005091
Bank_Level_Parallism_Col = 8.870088
Bank_Level_Parallism_Ready = 3.543753
write_to_read_ratio_blp_rw_average = 0.593829
GrpLevelPara = 3.766939 

BW Util details:
bwutil = 0.732018 
total_CMD = 1769261 
util_bw = 1295131 
Wasted_Col = 373571 
Wasted_Row = 5724 
Idle = 94835 

BW Util Bottlenecks: 
RCDc_limit = 349648 
RCDWRc_limit = 277100 
WTRc_limit = 506148 
RTWc_limit = 2224547 
CCDLc_limit = 452042 
rwq = 0 
CCDLc_limit_alone = 225423 
WTRc_limit_alone = 454100 
RTWc_limit_alone = 2049976 

Commands details: 
total_CMD = 1769261 
n_nop = 370753 
Read = 665303 
Write = 0 
L2_Alloc = 0 
L2_WB = 629828 
n_act = 193570 
n_pre = 193554 
n_ref = 0 
n_req = 822760 
total_req = 1295131 

Dual Bus Interface Util: 
issued_total_row = 387124 
issued_total_col = 1295131 
Row_Bus_Util =  0.218805 
CoL_Bus_Util = 0.732018 
Either_Row_CoL_Bus_Util = 0.790448 
Issued_on_Two_Bus_Simul_Util = 0.160376 
issued_two_Eff = 0.202893 
queue_avg = 57.288731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.2887
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1769261 n_nop=372631 n_act=192037 n_pre=192021 n_ref_event=0 n_req=821254 n_rd=663773 n_rd_L2_A=0 n_write=0 n_wr_bk=629924 bw_util=0.7312
n_activity=1681945 dram_eff=0.7692
bk0: 41601a 558964i bk1: 41714a 566512i bk2: 41511a 560990i bk3: 41802a 551872i bk4: 41412a 576452i bk5: 41590a 566951i bk6: 41645a 574389i bk7: 41452a 569734i bk8: 41524a 579383i bk9: 41391a 587503i bk10: 41343a 590354i bk11: 41349a 591327i bk12: 41333a 598878i bk13: 41305a 601092i bk14: 41403a 599601i bk15: 41398a 591713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766166
Row_Buffer_Locality_read = 0.850123
Row_Buffer_Locality_write = 0.412291
Bank_Level_Parallism = 11.853415
Bank_Level_Parallism_Col = 8.762426
Bank_Level_Parallism_Ready = 3.496607
write_to_read_ratio_blp_rw_average = 0.591105
GrpLevelPara = 3.749830 

BW Util details:
bwutil = 0.731208 
total_CMD = 1769261 
util_bw = 1293697 
Wasted_Col = 376139 
Wasted_Row = 5944 
Idle = 93481 

BW Util Bottlenecks: 
RCDc_limit = 343803 
RCDWRc_limit = 276219 
WTRc_limit = 518015 
RTWc_limit = 2164678 
CCDLc_limit = 446615 
rwq = 0 
CCDLc_limit_alone = 223834 
WTRc_limit_alone = 463366 
RTWc_limit_alone = 1996546 

Commands details: 
total_CMD = 1769261 
n_nop = 372631 
Read = 663773 
Write = 0 
L2_Alloc = 0 
L2_WB = 629924 
n_act = 192037 
n_pre = 192021 
n_ref = 0 
n_req = 821254 
total_req = 1293697 

Dual Bus Interface Util: 
issued_total_row = 384058 
issued_total_col = 1293697 
Row_Bus_Util =  0.217073 
CoL_Bus_Util = 0.731208 
Either_Row_CoL_Bus_Util = 0.789386 
Issued_on_Two_Bus_Simul_Util = 0.158894 
issued_two_Eff = 0.201288 
queue_avg = 56.348213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.3482
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1769261 n_nop=372324 n_act=193947 n_pre=193931 n_ref_event=0 n_req=820332 n_rd=662860 n_rd_L2_A=0 n_write=0 n_wr_bk=629888 bw_util=0.7307
n_activity=1683961 dram_eff=0.7677
bk0: 41525a 557553i bk1: 41614a 565269i bk2: 41502a 549098i bk3: 41672a 544748i bk4: 41365a 563036i bk5: 41488a 574747i bk6: 41486a 565374i bk7: 41470a 557878i bk8: 41471a 573756i bk9: 41390a 584030i bk10: 41290a 586915i bk11: 41275a 588025i bk12: 41244a 579679i bk13: 41322a 591824i bk14: 41370a 586812i bk15: 41376a 585147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763575
Row_Buffer_Locality_read = 0.847093
Row_Buffer_Locality_write = 0.412016
Bank_Level_Parallism = 11.909793
Bank_Level_Parallism_Col = 8.780270
Bank_Level_Parallism_Ready = 3.507034
write_to_read_ratio_blp_rw_average = 0.590435
GrpLevelPara = 3.752806 

BW Util details:
bwutil = 0.730671 
total_CMD = 1769261 
util_bw = 1292748 
Wasted_Col = 378487 
Wasted_Row = 5924 
Idle = 92102 

BW Util Bottlenecks: 
RCDc_limit = 351846 
RCDWRc_limit = 278007 
WTRc_limit = 511564 
RTWc_limit = 2193743 
CCDLc_limit = 450280 
rwq = 0 
CCDLc_limit_alone = 224455 
WTRc_limit_alone = 458009 
RTWc_limit_alone = 2021473 

Commands details: 
total_CMD = 1769261 
n_nop = 372324 
Read = 662860 
Write = 0 
L2_Alloc = 0 
L2_WB = 629888 
n_act = 193947 
n_pre = 193931 
n_ref = 0 
n_req = 820332 
total_req = 1292748 

Dual Bus Interface Util: 
issued_total_row = 387878 
issued_total_col = 1292748 
Row_Bus_Util =  0.219232 
CoL_Bus_Util = 0.730671 
Either_Row_CoL_Bus_Util = 0.789560 
Issued_on_Two_Bus_Simul_Util = 0.160343 
issued_two_Eff = 0.203079 
queue_avg = 56.471809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.4718
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1769261 n_nop=372072 n_act=192627 n_pre=192611 n_ref_event=0 n_req=821329 n_rd=663886 n_rd_L2_A=0 n_write=0 n_wr_bk=629772 bw_util=0.7312
n_activity=1682588 dram_eff=0.7689
bk0: 41611a 552476i bk1: 41647a 559596i bk2: 41703a 546797i bk3: 41644a 554966i bk4: 41465a 567946i bk5: 41495a 580518i bk6: 41489a 562279i bk7: 41612a 564242i bk8: 41391a 581584i bk9: 41568a 582840i bk10: 41405a 584725i bk11: 41387a 592154i bk12: 41304a 590392i bk13: 41350a 578672i bk14: 41412a 592837i bk15: 41403a 581508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765469
Row_Buffer_Locality_read = 0.848832
Row_Buffer_Locality_write = 0.413953
Bank_Level_Parallism = 11.904582
Bank_Level_Parallism_Col = 8.798535
Bank_Level_Parallism_Ready = 3.514948
write_to_read_ratio_blp_rw_average = 0.592857
GrpLevelPara = 3.754016 

BW Util details:
bwutil = 0.731185 
total_CMD = 1769261 
util_bw = 1293658 
Wasted_Col = 376784 
Wasted_Row = 5885 
Idle = 92934 

BW Util Bottlenecks: 
RCDc_limit = 346612 
RCDWRc_limit = 276439 
WTRc_limit = 506087 
RTWc_limit = 2202700 
CCDLc_limit = 450916 
rwq = 0 
CCDLc_limit_alone = 223748 
WTRc_limit_alone = 452544 
RTWc_limit_alone = 2029075 

Commands details: 
total_CMD = 1769261 
n_nop = 372072 
Read = 663886 
Write = 0 
L2_Alloc = 0 
L2_WB = 629772 
n_act = 192627 
n_pre = 192611 
n_ref = 0 
n_req = 821329 
total_req = 1293658 

Dual Bus Interface Util: 
issued_total_row = 385238 
issued_total_col = 1293658 
Row_Bus_Util =  0.217739 
CoL_Bus_Util = 0.731185 
Either_Row_CoL_Bus_Util = 0.789702 
Issued_on_Two_Bus_Simul_Util = 0.159223 
issued_two_Eff = 0.201624 
queue_avg = 56.789742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.7897
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1769261 n_nop=373829 n_act=192560 n_pre=192544 n_ref_event=0 n_req=820076 n_rd=662597 n_rd_L2_A=0 n_write=0 n_wr_bk=629916 bw_util=0.7305
n_activity=1682901 dram_eff=0.768
bk0: 41568a 557083i bk1: 41625a 563145i bk2: 41458a 562973i bk3: 41669a 546206i bk4: 41380a 572217i bk5: 41468a 575356i bk6: 41499a 567706i bk7: 41420a 562376i bk8: 41443a 580134i bk9: 41352a 586109i bk10: 41288a 595495i bk11: 41268a 599342i bk12: 41237a 587592i bk13: 41242a 585936i bk14: 41319a 592539i bk15: 41361a 600029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765193
Row_Buffer_Locality_read = 0.848866
Row_Buffer_Locality_write = 0.413134
Bank_Level_Parallism = 11.866262
Bank_Level_Parallism_Col = 8.770996
Bank_Level_Parallism_Ready = 3.501555
write_to_read_ratio_blp_rw_average = 0.592061
GrpLevelPara = 3.752545 

BW Util details:
bwutil = 0.730538 
total_CMD = 1769261 
util_bw = 1292513 
Wasted_Col = 378165 
Wasted_Row = 5841 
Idle = 92742 

BW Util Bottlenecks: 
RCDc_limit = 346800 
RCDWRc_limit = 276956 
WTRc_limit = 506986 
RTWc_limit = 2200313 
CCDLc_limit = 450359 
rwq = 0 
CCDLc_limit_alone = 225036 
WTRc_limit_alone = 454649 
RTWc_limit_alone = 2027327 

Commands details: 
total_CMD = 1769261 
n_nop = 373829 
Read = 662597 
Write = 0 
L2_Alloc = 0 
L2_WB = 629916 
n_act = 192560 
n_pre = 192544 
n_ref = 0 
n_req = 820076 
total_req = 1292513 

Dual Bus Interface Util: 
issued_total_row = 385104 
issued_total_col = 1292513 
Row_Bus_Util =  0.217664 
CoL_Bus_Util = 0.730538 
Either_Row_CoL_Bus_Util = 0.788709 
Issued_on_Two_Bus_Simul_Util = 0.159493 
issued_two_Eff = 0.202221 
queue_avg = 56.253029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.253
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1769261 n_nop=372391 n_act=193306 n_pre=193290 n_ref_event=0 n_req=820659 n_rd=663192 n_rd_L2_A=0 n_write=0 n_wr_bk=629868 bw_util=0.7308
n_activity=1682552 dram_eff=0.7685
bk0: 41586a 556221i bk1: 41598a 568358i bk2: 41653a 544604i bk3: 41629a 545143i bk4: 41441a 562656i bk5: 41464a 575015i bk6: 41425a 558894i bk7: 41524a 564940i bk8: 41378a 573604i bk9: 41467a 584582i bk10: 41357a 588368i bk11: 41347a 583685i bk12: 41276a 593053i bk13: 41286a 587313i bk14: 41381a 585198i bk15: 41380a 586465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764450
Row_Buffer_Locality_read = 0.848260
Row_Buffer_Locality_write = 0.411477
Bank_Level_Parallism = 11.911662
Bank_Level_Parallism_Col = 8.799726
Bank_Level_Parallism_Ready = 3.527716
write_to_read_ratio_blp_rw_average = 0.592402
GrpLevelPara = 3.755481 

BW Util details:
bwutil = 0.730848 
total_CMD = 1769261 
util_bw = 1293060 
Wasted_Col = 377545 
Wasted_Row = 5965 
Idle = 92691 

BW Util Bottlenecks: 
RCDc_limit = 349166 
RCDWRc_limit = 278173 
WTRc_limit = 507708 
RTWc_limit = 2200707 
CCDLc_limit = 450367 
rwq = 0 
CCDLc_limit_alone = 223482 
WTRc_limit_alone = 454084 
RTWc_limit_alone = 2027446 

Commands details: 
total_CMD = 1769261 
n_nop = 372391 
Read = 663192 
Write = 0 
L2_Alloc = 0 
L2_WB = 629868 
n_act = 193306 
n_pre = 193290 
n_ref = 0 
n_req = 820659 
total_req = 1293060 

Dual Bus Interface Util: 
issued_total_row = 386596 
issued_total_col = 1293060 
Row_Bus_Util =  0.218507 
CoL_Bus_Util = 0.730848 
Either_Row_CoL_Bus_Util = 0.789522 
Issued_on_Two_Bus_Simul_Util = 0.159833 
issued_two_Eff = 0.202443 
queue_avg = 56.671322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.6713
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1769261 n_nop=372785 n_act=192590 n_pre=192574 n_ref_event=0 n_req=820725 n_rd=663249 n_rd_L2_A=0 n_write=0 n_wr_bk=629904 bw_util=0.7309
n_activity=1682043 dram_eff=0.7688
bk0: 41627a 558150i bk1: 41621a 577084i bk2: 41593a 545377i bk3: 41648a 556327i bk4: 41452a 575121i bk5: 41558a 580791i bk6: 41534a 562886i bk7: 41510a 574682i bk8: 41386a 584849i bk9: 41421a 594039i bk10: 41318a 582540i bk11: 41294a 597557i bk12: 41228a 595798i bk13: 41249a 583552i bk14: 41442a 589217i bk15: 41368a 570359i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765342
Row_Buffer_Locality_read = 0.848832
Row_Buffer_Locality_write = 0.413701
Bank_Level_Parallism = 11.872546
Bank_Level_Parallism_Col = 8.778499
Bank_Level_Parallism_Ready = 3.511087
write_to_read_ratio_blp_rw_average = 0.592275
GrpLevelPara = 3.753661 

BW Util details:
bwutil = 0.730900 
total_CMD = 1769261 
util_bw = 1293153 
Wasted_Col = 377314 
Wasted_Row = 5717 
Idle = 93077 

BW Util Bottlenecks: 
RCDc_limit = 347636 
RCDWRc_limit = 277530 
WTRc_limit = 507592 
RTWc_limit = 2202973 
CCDLc_limit = 449986 
rwq = 0 
CCDLc_limit_alone = 222707 
WTRc_limit_alone = 454462 
RTWc_limit_alone = 2028824 

Commands details: 
total_CMD = 1769261 
n_nop = 372785 
Read = 663249 
Write = 0 
L2_Alloc = 0 
L2_WB = 629904 
n_act = 192590 
n_pre = 192574 
n_ref = 0 
n_req = 820725 
total_req = 1293153 

Dual Bus Interface Util: 
issued_total_row = 385164 
issued_total_col = 1293153 
Row_Bus_Util =  0.217698 
CoL_Bus_Util = 0.730900 
Either_Row_CoL_Bus_Util = 0.789299 
Issued_on_Two_Bus_Simul_Util = 0.159299 
issued_two_Eff = 0.201823 
queue_avg = 56.266426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.2664
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1769261 n_nop=372769 n_act=192517 n_pre=192501 n_ref_event=0 n_req=820658 n_rd=663200 n_rd_L2_A=0 n_write=0 n_wr_bk=629832 bw_util=0.7308
n_activity=1683716 dram_eff=0.768
bk0: 41575a 551613i bk1: 41626a 561908i bk2: 41596a 554822i bk3: 41735a 544804i bk4: 41417a 559594i bk5: 41471a 575677i bk6: 41578a 566306i bk7: 41397a 574165i bk8: 41485a 576261i bk9: 41382a 586024i bk10: 41327a 585170i bk11: 41286a 590240i bk12: 41243a 592814i bk13: 41347a 579477i bk14: 41341a 588999i bk15: 41394a 591935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765411
Row_Buffer_Locality_read = 0.848919
Row_Buffer_Locality_write = 0.413685
Bank_Level_Parallism = 11.892981
Bank_Level_Parallism_Col = 8.795207
Bank_Level_Parallism_Ready = 3.522010
write_to_read_ratio_blp_rw_average = 0.591053
GrpLevelPara = 3.753420 

BW Util details:
bwutil = 0.730832 
total_CMD = 1769261 
util_bw = 1293032 
Wasted_Col = 378161 
Wasted_Row = 6185 
Idle = 91883 

BW Util Bottlenecks: 
RCDc_limit = 350346 
RCDWRc_limit = 277422 
WTRc_limit = 522886 
RTWc_limit = 2186996 
CCDLc_limit = 455398 
rwq = 0 
CCDLc_limit_alone = 227160 
WTRc_limit_alone = 467928 
RTWc_limit_alone = 2013716 

Commands details: 
total_CMD = 1769261 
n_nop = 372769 
Read = 663200 
Write = 0 
L2_Alloc = 0 
L2_WB = 629832 
n_act = 192517 
n_pre = 192501 
n_ref = 0 
n_req = 820658 
total_req = 1293032 

Dual Bus Interface Util: 
issued_total_row = 385018 
issued_total_col = 1293032 
Row_Bus_Util =  0.217615 
CoL_Bus_Util = 0.730832 
Either_Row_CoL_Bus_Util = 0.789308 
Issued_on_Two_Bus_Simul_Util = 0.159139 
issued_two_Eff = 0.201618 
queue_avg = 56.360577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.3606
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1769261 n_nop=369973 n_act=194463 n_pre=194447 n_ref_event=0 n_req=822722 n_rd=665268 n_rd_L2_A=0 n_write=0 n_wr_bk=629816 bw_util=0.732
n_activity=1681873 dram_eff=0.77
bk0: 41740a 555489i bk1: 41845a 553696i bk2: 41749a 536927i bk3: 41799a 545648i bk4: 41575a 564981i bk5: 41645a 570076i bk6: 41619a 553864i bk7: 41697a 559963i bk8: 41537a 563594i bk9: 41531a 573978i bk10: 41409a 578818i bk11: 41410a 585660i bk12: 41410a 575120i bk13: 41324a 586451i bk14: 41552a 572941i bk15: 41426a 555547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763635
Row_Buffer_Locality_read = 0.846534
Row_Buffer_Locality_write = 0.413372
Bank_Level_Parallism = 11.990617
Bank_Level_Parallism_Col = 8.843043
Bank_Level_Parallism_Ready = 3.521177
write_to_read_ratio_blp_rw_average = 0.591166
GrpLevelPara = 3.765826 

BW Util details:
bwutil = 0.731991 
total_CMD = 1769261 
util_bw = 1295084 
Wasted_Col = 375351 
Wasted_Row = 5721 
Idle = 93105 

BW Util Bottlenecks: 
RCDc_limit = 354111 
RCDWRc_limit = 278004 
WTRc_limit = 515171 
RTWc_limit = 2214662 
CCDLc_limit = 452060 
rwq = 0 
CCDLc_limit_alone = 223407 
WTRc_limit_alone = 461151 
RTWc_limit_alone = 2040029 

Commands details: 
total_CMD = 1769261 
n_nop = 369973 
Read = 665268 
Write = 0 
L2_Alloc = 0 
L2_WB = 629816 
n_act = 194463 
n_pre = 194447 
n_ref = 0 
n_req = 822722 
total_req = 1295084 

Dual Bus Interface Util: 
issued_total_row = 388910 
issued_total_col = 1295084 
Row_Bus_Util =  0.219815 
CoL_Bus_Util = 0.731991 
Either_Row_CoL_Bus_Util = 0.790888 
Issued_on_Two_Bus_Simul_Util = 0.160918 
issued_two_Eff = 0.203465 
queue_avg = 57.254536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.2545
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1769261 n_nop=372790 n_act=191518 n_pre=191502 n_ref_event=0 n_req=821527 n_rd=664040 n_rd_L2_A=0 n_write=0 n_wr_bk=629948 bw_util=0.7314
n_activity=1682511 dram_eff=0.7691
bk0: 41621a 567393i bk1: 41754a 565797i bk2: 41619a 558910i bk3: 41821a 552285i bk4: 41453a 574180i bk5: 41534a 574633i bk6: 41619a 564605i bk7: 41529a 566633i bk8: 41558a 571199i bk9: 41426a 592340i bk10: 41327a 591760i bk11: 41334a 593799i bk12: 41272a 589632i bk13: 41397a 589008i bk14: 41403a 592641i bk15: 41373a 595818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766876
Row_Buffer_Locality_read = 0.850078
Row_Buffer_Locality_write = 0.416053
Bank_Level_Parallism = 11.867086
Bank_Level_Parallism_Col = 8.783461
Bank_Level_Parallism_Ready = 3.508199
write_to_read_ratio_blp_rw_average = 0.591793
GrpLevelPara = 3.751952 

BW Util details:
bwutil = 0.731372 
total_CMD = 1769261 
util_bw = 1293988 
Wasted_Col = 376413 
Wasted_Row = 5585 
Idle = 93275 

BW Util Bottlenecks: 
RCDc_limit = 343430 
RCDWRc_limit = 274754 
WTRc_limit = 512101 
RTWc_limit = 2175836 
CCDLc_limit = 448098 
rwq = 0 
CCDLc_limit_alone = 225185 
WTRc_limit_alone = 458458 
RTWc_limit_alone = 2006566 

Commands details: 
total_CMD = 1769261 
n_nop = 372790 
Read = 664040 
Write = 0 
L2_Alloc = 0 
L2_WB = 629948 
n_act = 191518 
n_pre = 191502 
n_ref = 0 
n_req = 821527 
total_req = 1293988 

Dual Bus Interface Util: 
issued_total_row = 383020 
issued_total_col = 1293988 
Row_Bus_Util =  0.216486 
CoL_Bus_Util = 0.731372 
Either_Row_CoL_Bus_Util = 0.789296 
Issued_on_Two_Bus_Simul_Util = 0.158562 
issued_two_Eff = 0.200890 
queue_avg = 56.363274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.3633
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1769261 n_nop=372601 n_act=192973 n_pre=192957 n_ref_event=0 n_req=820929 n_rd=663471 n_rd_L2_A=0 n_write=0 n_wr_bk=629832 bw_util=0.731
n_activity=1683367 dram_eff=0.7683
bk0: 41566a 554608i bk1: 41664a 562870i bk2: 41642a 550502i bk3: 41675a 543780i bk4: 41447a 566625i bk5: 41460a 575747i bk6: 41505a 572967i bk7: 41512a 565973i bk8: 41501a 577452i bk9: 41493a 583402i bk10: 41338a 591392i bk11: 41270a 602178i bk12: 41265a 592248i bk13: 41393a 596106i bk14: 41351a 585764i bk15: 41389a 591309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764933
Row_Buffer_Locality_read = 0.849032
Row_Buffer_Locality_write = 0.410573
Bank_Level_Parallism = 11.879556
Bank_Level_Parallism_Col = 8.776903
Bank_Level_Parallism_Ready = 3.517889
write_to_read_ratio_blp_rw_average = 0.591218
GrpLevelPara = 3.748537 

BW Util details:
bwutil = 0.730985 
total_CMD = 1769261 
util_bw = 1293303 
Wasted_Col = 376922 
Wasted_Row = 6284 
Idle = 92752 

BW Util Bottlenecks: 
RCDc_limit = 347346 
RCDWRc_limit = 276855 
WTRc_limit = 511369 
RTWc_limit = 2178034 
CCDLc_limit = 446356 
rwq = 0 
CCDLc_limit_alone = 222692 
WTRc_limit_alone = 457531 
RTWc_limit_alone = 2008208 

Commands details: 
total_CMD = 1769261 
n_nop = 372601 
Read = 663471 
Write = 0 
L2_Alloc = 0 
L2_WB = 629832 
n_act = 192973 
n_pre = 192957 
n_ref = 0 
n_req = 820929 
total_req = 1293303 

Dual Bus Interface Util: 
issued_total_row = 385930 
issued_total_col = 1293303 
Row_Bus_Util =  0.218131 
CoL_Bus_Util = 0.730985 
Either_Row_CoL_Bus_Util = 0.789403 
Issued_on_Two_Bus_Simul_Util = 0.159712 
issued_two_Eff = 0.202321 
queue_avg = 56.236298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.2363
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1769261 n_nop=371694 n_act=193096 n_pre=193080 n_ref_event=0 n_req=821691 n_rd=664238 n_rd_L2_A=0 n_write=0 n_wr_bk=629812 bw_util=0.7314
n_activity=1682379 dram_eff=0.7692
bk0: 41714a 558165i bk1: 41688a 558850i bk2: 41700a 542906i bk3: 41673a 552724i bk4: 41434a 573036i bk5: 41608a 582049i bk6: 41533a 560826i bk7: 41642a 572501i bk8: 41390a 581038i bk9: 41504a 580065i bk10: 41353a 592579i bk11: 41432a 594116i bk12: 41376a 597451i bk13: 41295a 586086i bk14: 41453a 585222i bk15: 41443a 578243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765002
Row_Buffer_Locality_read = 0.848782
Row_Buffer_Locality_write = 0.411564
Bank_Level_Parallism = 11.891431
Bank_Level_Parallism_Col = 8.787334
Bank_Level_Parallism_Ready = 3.524369
write_to_read_ratio_blp_rw_average = 0.591272
GrpLevelPara = 3.754479 

BW Util details:
bwutil = 0.731407 
total_CMD = 1769261 
util_bw = 1294050 
Wasted_Col = 376122 
Wasted_Row = 6162 
Idle = 92927 

BW Util Bottlenecks: 
RCDc_limit = 347357 
RCDWRc_limit = 277794 
WTRc_limit = 511454 
RTWc_limit = 2184857 
CCDLc_limit = 446669 
rwq = 0 
CCDLc_limit_alone = 222025 
WTRc_limit_alone = 457523 
RTWc_limit_alone = 2014144 

Commands details: 
total_CMD = 1769261 
n_nop = 371694 
Read = 664238 
Write = 0 
L2_Alloc = 0 
L2_WB = 629812 
n_act = 193096 
n_pre = 193080 
n_ref = 0 
n_req = 821691 
total_req = 1294050 

Dual Bus Interface Util: 
issued_total_row = 386176 
issued_total_col = 1294050 
Row_Bus_Util =  0.218270 
CoL_Bus_Util = 0.731407 
Either_Row_CoL_Bus_Util = 0.789916 
Issued_on_Two_Bus_Simul_Util = 0.159761 
issued_two_Eff = 0.202251 
queue_avg = 56.452858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.4529
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1769261 n_nop=373151 n_act=192003 n_pre=191987 n_ref_event=0 n_req=820102 n_rd=662629 n_rd_L2_A=0 n_write=0 n_wr_bk=629892 bw_util=0.7305
n_activity=1683381 dram_eff=0.7678
bk0: 41504a 564766i bk1: 41653a 566569i bk2: 41610a 553739i bk3: 41644a 554277i bk4: 41372a 575504i bk5: 41425a 576456i bk6: 41497a 569416i bk7: 41454a 575428i bk8: 41454a 580995i bk9: 41382a 597255i bk10: 41292a 597610i bk11: 41263a 599106i bk12: 41190a 603119i bk13: 41267a 592547i bk14: 41287a 597297i bk15: 41335a 600707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765879
Row_Buffer_Locality_read = 0.849441
Row_Buffer_Locality_write = 0.414261
Bank_Level_Parallism = 11.823201
Bank_Level_Parallism_Col = 8.746507
Bank_Level_Parallism_Ready = 3.508508
write_to_read_ratio_blp_rw_average = 0.592209
GrpLevelPara = 3.748891 

BW Util details:
bwutil = 0.730543 
total_CMD = 1769261 
util_bw = 1292521 
Wasted_Col = 377891 
Wasted_Row = 6248 
Idle = 92601 

BW Util Bottlenecks: 
RCDc_limit = 345278 
RCDWRc_limit = 277276 
WTRc_limit = 508837 
RTWc_limit = 2171577 
CCDLc_limit = 445629 
rwq = 0 
CCDLc_limit_alone = 222245 
WTRc_limit_alone = 455378 
RTWc_limit_alone = 2001652 

Commands details: 
total_CMD = 1769261 
n_nop = 373151 
Read = 662629 
Write = 0 
L2_Alloc = 0 
L2_WB = 629892 
n_act = 192003 
n_pre = 191987 
n_ref = 0 
n_req = 820102 
total_req = 1292521 

Dual Bus Interface Util: 
issued_total_row = 383990 
issued_total_col = 1292521 
Row_Bus_Util =  0.217034 
CoL_Bus_Util = 0.730543 
Either_Row_CoL_Bus_Util = 0.789092 
Issued_on_Two_Bus_Simul_Util = 0.158485 
issued_two_Eff = 0.200844 
queue_avg = 55.994274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.9943
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1769261 n_nop=372222 n_act=193263 n_pre=193247 n_ref_event=0 n_req=820794 n_rd=663342 n_rd_L2_A=0 n_write=0 n_wr_bk=629808 bw_util=0.7309
n_activity=1682604 dram_eff=0.7685
bk0: 41664a 558609i bk1: 41635a 571703i bk2: 41594a 546528i bk3: 41665a 539420i bk4: 41446a 579278i bk5: 41575a 583004i bk6: 41409a 569190i bk7: 41508a 552867i bk8: 41359a 577134i bk9: 41426a 582656i bk10: 41319a 599775i bk11: 41341a 593520i bk12: 41315a 599367i bk13: 41295a 585668i bk14: 41396a 586392i bk15: 41395a 574591i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764541
Row_Buffer_Locality_read = 0.848825
Row_Buffer_Locality_write = 0.409458
Bank_Level_Parallism = 11.886829
Bank_Level_Parallism_Col = 8.775475
Bank_Level_Parallism_Ready = 3.502231
write_to_read_ratio_blp_rw_average = 0.591201
GrpLevelPara = 3.755651 

BW Util details:
bwutil = 0.730898 
total_CMD = 1769261 
util_bw = 1293150 
Wasted_Col = 377441 
Wasted_Row = 5993 
Idle = 92677 

BW Util Bottlenecks: 
RCDc_limit = 348813 
RCDWRc_limit = 277405 
WTRc_limit = 517143 
RTWc_limit = 2181329 
CCDLc_limit = 449691 
rwq = 0 
CCDLc_limit_alone = 225104 
WTRc_limit_alone = 463243 
RTWc_limit_alone = 2010642 

Commands details: 
total_CMD = 1769261 
n_nop = 372222 
Read = 663342 
Write = 0 
L2_Alloc = 0 
L2_WB = 629808 
n_act = 193263 
n_pre = 193247 
n_ref = 0 
n_req = 820794 
total_req = 1293150 

Dual Bus Interface Util: 
issued_total_row = 386510 
issued_total_col = 1293150 
Row_Bus_Util =  0.218458 
CoL_Bus_Util = 0.730898 
Either_Row_CoL_Bus_Util = 0.789617 
Issued_on_Two_Bus_Simul_Util = 0.159740 
issued_two_Eff = 0.202300 
queue_avg = 56.321629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.3216
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1769261 n_nop=372002 n_act=192052 n_pre=192036 n_ref_event=0 n_req=821613 n_rd=664195 n_rd_L2_A=0 n_write=0 n_wr_bk=629672 bw_util=0.7313
n_activity=1682586 dram_eff=0.769
bk0: 41762a 562746i bk1: 41900a 559236i bk2: 41525a 551200i bk3: 41526a 556807i bk4: 41607a 570297i bk5: 41710a 591674i bk6: 41438a 563464i bk7: 41461a 560335i bk8: 41344a 579405i bk9: 41434a 586424i bk10: 41421a 604479i bk11: 41469a 594964i bk12: 41272a 604672i bk13: 41234a 584398i bk14: 41549a 584176i bk15: 41543a 591104i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766250
Row_Buffer_Locality_read = 0.849573
Row_Buffer_Locality_write = 0.414686
Bank_Level_Parallism = 11.857385
Bank_Level_Parallism_Col = 8.771619
Bank_Level_Parallism_Ready = 3.511057
write_to_read_ratio_blp_rw_average = 0.591146
GrpLevelPara = 3.753014 

BW Util details:
bwutil = 0.731304 
total_CMD = 1769261 
util_bw = 1293867 
Wasted_Col = 377315 
Wasted_Row = 5782 
Idle = 92297 

BW Util Bottlenecks: 
RCDc_limit = 346426 
RCDWRc_limit = 277831 
WTRc_limit = 509503 
RTWc_limit = 2187590 
CCDLc_limit = 447923 
rwq = 0 
CCDLc_limit_alone = 222387 
WTRc_limit_alone = 456243 
RTWc_limit_alone = 2015314 

Commands details: 
total_CMD = 1769261 
n_nop = 372002 
Read = 664195 
Write = 0 
L2_Alloc = 0 
L2_WB = 629672 
n_act = 192052 
n_pre = 192036 
n_ref = 0 
n_req = 821613 
total_req = 1293867 

Dual Bus Interface Util: 
issued_total_row = 384088 
issued_total_col = 1293867 
Row_Bus_Util =  0.217090 
CoL_Bus_Util = 0.731304 
Either_Row_CoL_Bus_Util = 0.789742 
Issued_on_Two_Bus_Simul_Util = 0.158652 
issued_two_Eff = 0.200890 
queue_avg = 56.390766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.3908
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1769261 n_nop=372700 n_act=191752 n_pre=191736 n_ref_event=0 n_req=821025 n_rd=663601 n_rd_L2_A=0 n_write=0 n_wr_bk=629696 bw_util=0.731
n_activity=1684280 dram_eff=0.7679
bk0: 41711a 563906i bk1: 41846a 564966i bk2: 41465a 566045i bk3: 41643a 551763i bk4: 41515a 580197i bk5: 41590a 591402i bk6: 41475a 572685i bk7: 41365a 574405i bk8: 41485a 579464i bk9: 41294a 595576i bk10: 41390a 597162i bk11: 41366a 598759i bk12: 41220a 599576i bk13: 41316a 595668i bk14: 41420a 592340i bk15: 41500a 595019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766448
Row_Buffer_Locality_read = 0.849777
Row_Buffer_Locality_write = 0.415184
Bank_Level_Parallism = 11.805697
Bank_Level_Parallism_Col = 8.736865
Bank_Level_Parallism_Ready = 3.495538
write_to_read_ratio_blp_rw_average = 0.590824
GrpLevelPara = 3.747674 

BW Util details:
bwutil = 0.730981 
total_CMD = 1769261 
util_bw = 1293297 
Wasted_Col = 378318 
Wasted_Row = 6411 
Idle = 91235 

BW Util Bottlenecks: 
RCDc_limit = 345155 
RCDWRc_limit = 275494 
WTRc_limit = 512503 
RTWc_limit = 2163600 
CCDLc_limit = 448091 
rwq = 0 
CCDLc_limit_alone = 223288 
WTRc_limit_alone = 457861 
RTWc_limit_alone = 1993439 

Commands details: 
total_CMD = 1769261 
n_nop = 372700 
Read = 663601 
Write = 0 
L2_Alloc = 0 
L2_WB = 629696 
n_act = 191752 
n_pre = 191736 
n_ref = 0 
n_req = 821025 
total_req = 1293297 

Dual Bus Interface Util: 
issued_total_row = 383488 
issued_total_col = 1293297 
Row_Bus_Util =  0.216750 
CoL_Bus_Util = 0.730981 
Either_Row_CoL_Bus_Util = 0.789347 
Issued_on_Two_Bus_Simul_Util = 0.158385 
issued_two_Eff = 0.200653 
queue_avg = 55.903652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.9037
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1769261 n_nop=370704 n_act=193573 n_pre=193557 n_ref_event=0 n_req=822862 n_rd=665445 n_rd_L2_A=0 n_write=0 n_wr_bk=629668 bw_util=0.732
n_activity=1681507 dram_eff=0.7702
bk0: 41901a 565679i bk1: 42015a 556471i bk2: 41592a 542399i bk3: 41661a 550985i bk4: 41587a 559882i bk5: 41822a 567046i bk6: 41540a 559206i bk7: 41548a 557037i bk8: 41428a 561196i bk9: 41489a 565201i bk10: 41431a 580586i bk11: 41534a 573973i bk12: 41397a 572172i bk13: 41244a 578282i bk14: 41699a 582020i bk15: 41557a 572073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764756
Row_Buffer_Locality_read = 0.847525
Row_Buffer_Locality_write = 0.414873
Bank_Level_Parallism = 11.985383
Bank_Level_Parallism_Col = 8.852798
Bank_Level_Parallism_Ready = 3.525689
write_to_read_ratio_blp_rw_average = 0.593416
GrpLevelPara = 3.763651 

BW Util details:
bwutil = 0.732008 
total_CMD = 1769261 
util_bw = 1295113 
Wasted_Col = 375407 
Wasted_Row = 5424 
Idle = 93317 

BW Util Bottlenecks: 
RCDc_limit = 351056 
RCDWRc_limit = 276940 
WTRc_limit = 509344 
RTWc_limit = 2227945 
CCDLc_limit = 455513 
rwq = 0 
CCDLc_limit_alone = 226334 
WTRc_limit_alone = 456779 
RTWc_limit_alone = 2051331 

Commands details: 
total_CMD = 1769261 
n_nop = 370704 
Read = 665445 
Write = 0 
L2_Alloc = 0 
L2_WB = 629668 
n_act = 193573 
n_pre = 193557 
n_ref = 0 
n_req = 822862 
total_req = 1295113 

Dual Bus Interface Util: 
issued_total_row = 387130 
issued_total_col = 1295113 
Row_Bus_Util =  0.218809 
CoL_Bus_Util = 0.732008 
Either_Row_CoL_Bus_Util = 0.790475 
Issued_on_Two_Bus_Simul_Util = 0.160342 
issued_two_Eff = 0.202842 
queue_avg = 57.211346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.2113
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1769261 n_nop=371700 n_act=192808 n_pre=192792 n_ref_event=0 n_req=821089 n_rd=663652 n_rd_L2_A=0 n_write=0 n_wr_bk=629748 bw_util=0.731
n_activity=1683048 dram_eff=0.7685
bk0: 41745a 552215i bk1: 41913a 555218i bk2: 41506a 551230i bk3: 41586a 543834i bk4: 41514a 566512i bk5: 41623a 565760i bk6: 41444a 553843i bk7: 41419a 560934i bk8: 41377a 572752i bk9: 41302a 585861i bk10: 41360a 581422i bk11: 41404a 588024i bk12: 41247a 589376i bk13: 41268a 580516i bk14: 41449a 594569i bk15: 41495a 596865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765180
Row_Buffer_Locality_read = 0.848815
Row_Buffer_Locality_write = 0.412629
Bank_Level_Parallism = 11.919193
Bank_Level_Parallism_Col = 8.811969
Bank_Level_Parallism_Ready = 3.508965
write_to_read_ratio_blp_rw_average = 0.592394
GrpLevelPara = 3.758806 

BW Util details:
bwutil = 0.731040 
total_CMD = 1769261 
util_bw = 1293400 
Wasted_Col = 378369 
Wasted_Row = 5386 
Idle = 92106 

BW Util Bottlenecks: 
RCDc_limit = 350846 
RCDWRc_limit = 278508 
WTRc_limit = 519015 
RTWc_limit = 2207518 
CCDLc_limit = 455580 
rwq = 0 
CCDLc_limit_alone = 226413 
WTRc_limit_alone = 463997 
RTWc_limit_alone = 2033369 

Commands details: 
total_CMD = 1769261 
n_nop = 371700 
Read = 663652 
Write = 0 
L2_Alloc = 0 
L2_WB = 629748 
n_act = 192808 
n_pre = 192792 
n_ref = 0 
n_req = 821089 
total_req = 1293400 

Dual Bus Interface Util: 
issued_total_row = 385600 
issued_total_col = 1293400 
Row_Bus_Util =  0.217944 
CoL_Bus_Util = 0.731040 
Either_Row_CoL_Bus_Util = 0.789912 
Issued_on_Two_Bus_Simul_Util = 0.159072 
issued_two_Eff = 0.201379 
queue_avg = 56.600597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.6006
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1769261 n_nop=372880 n_act=191714 n_pre=191698 n_ref_event=0 n_req=820824 n_rd=663377 n_rd_L2_A=0 n_write=0 n_wr_bk=629788 bw_util=0.7309
n_activity=1683697 dram_eff=0.7681
bk0: 41710a 558819i bk1: 41754a 564129i bk2: 41459a 552629i bk3: 41588a 549144i bk4: 41502a 569465i bk5: 41595a 571908i bk6: 41415a 572030i bk7: 41375a 568144i bk8: 41428a 574790i bk9: 41306a 588780i bk10: 41377a 597848i bk11: 41366a 594925i bk12: 41174a 588474i bk13: 41351a 585587i bk14: 41409a 591148i bk15: 41568a 597924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766437
Row_Buffer_Locality_read = 0.849576
Row_Buffer_Locality_write = 0.416146
Bank_Level_Parallism = 11.866007
Bank_Level_Parallism_Col = 8.789701
Bank_Level_Parallism_Ready = 3.524520
write_to_read_ratio_blp_rw_average = 0.592980
GrpLevelPara = 3.754433 

BW Util details:
bwutil = 0.730907 
total_CMD = 1769261 
util_bw = 1293165 
Wasted_Col = 378206 
Wasted_Row = 5963 
Idle = 91927 

BW Util Bottlenecks: 
RCDc_limit = 347121 
RCDWRc_limit = 276503 
WTRc_limit = 510722 
RTWc_limit = 2195583 
CCDLc_limit = 451755 
rwq = 0 
CCDLc_limit_alone = 224017 
WTRc_limit_alone = 456679 
RTWc_limit_alone = 2021888 

Commands details: 
total_CMD = 1769261 
n_nop = 372880 
Read = 663377 
Write = 0 
L2_Alloc = 0 
L2_WB = 629788 
n_act = 191714 
n_pre = 191698 
n_ref = 0 
n_req = 820824 
total_req = 1293165 

Dual Bus Interface Util: 
issued_total_row = 383412 
issued_total_col = 1293165 
Row_Bus_Util =  0.216707 
CoL_Bus_Util = 0.730907 
Either_Row_CoL_Bus_Util = 0.789245 
Issued_on_Two_Bus_Simul_Util = 0.158369 
issued_two_Eff = 0.200659 
queue_avg = 56.298927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.2989
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1769261 n_nop=372186 n_act=192365 n_pre=192349 n_ref_event=0 n_req=821587 n_rd=664164 n_rd_L2_A=0 n_write=0 n_wr_bk=629692 bw_util=0.7313
n_activity=1682788 dram_eff=0.7689
bk0: 41844a 560709i bk1: 41874a 559239i bk2: 41542a 542657i bk3: 41513a 552023i bk4: 41555a 569280i bk5: 41675a 577721i bk6: 41408a 560226i bk7: 41554a 564487i bk8: 41319a 576529i bk9: 41434a 588350i bk10: 41437a 595519i bk11: 41379a 603850i bk12: 41307a 590207i bk13: 41228a 584419i bk14: 41584a 587043i bk15: 41511a 573749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765862
Row_Buffer_Locality_read = 0.849170
Row_Buffer_Locality_write = 0.414387
Bank_Level_Parallism = 11.891839
Bank_Level_Parallism_Col = 8.790159
Bank_Level_Parallism_Ready = 3.501400
write_to_read_ratio_blp_rw_average = 0.592529
GrpLevelPara = 3.755547 

BW Util details:
bwutil = 0.731297 
total_CMD = 1769261 
util_bw = 1293856 
Wasted_Col = 377603 
Wasted_Row = 5637 
Idle = 92165 

BW Util Bottlenecks: 
RCDc_limit = 347434 
RCDWRc_limit = 276246 
WTRc_limit = 512632 
RTWc_limit = 2208044 
CCDLc_limit = 454883 
rwq = 0 
CCDLc_limit_alone = 225568 
WTRc_limit_alone = 457837 
RTWc_limit_alone = 2033524 

Commands details: 
total_CMD = 1769261 
n_nop = 372186 
Read = 664164 
Write = 0 
L2_Alloc = 0 
L2_WB = 629692 
n_act = 192365 
n_pre = 192349 
n_ref = 0 
n_req = 821587 
total_req = 1293856 

Dual Bus Interface Util: 
issued_total_row = 384714 
issued_total_col = 1293856 
Row_Bus_Util =  0.217443 
CoL_Bus_Util = 0.731297 
Either_Row_CoL_Bus_Util = 0.789638 
Issued_on_Two_Bus_Simul_Util = 0.159103 
issued_two_Eff = 0.201489 
queue_avg = 56.780975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.781
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1769261 n_nop=373929 n_act=191466 n_pre=191450 n_ref_event=0 n_req=819684 n_rd=662243 n_rd_L2_A=0 n_write=0 n_wr_bk=629764 bw_util=0.7303
n_activity=1683621 dram_eff=0.7674
bk0: 41661a 564538i bk1: 41666a 563750i bk2: 41413a 566150i bk3: 41468a 554994i bk4: 41437a 557473i bk5: 41522a 584898i bk6: 41386a 576034i bk7: 41336a 572816i bk8: 41364a 586571i bk9: 41212a 602648i bk10: 41293a 596363i bk11: 41325a 603813i bk12: 41136a 593523i bk13: 41245a 576513i bk14: 41343a 612163i bk15: 41436a 592167i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766415
Row_Buffer_Locality_read = 0.850028
Row_Buffer_Locality_write = 0.414714
Bank_Level_Parallism = 11.820912
Bank_Level_Parallism_Col = 8.749367
Bank_Level_Parallism_Ready = 3.507369
write_to_read_ratio_blp_rw_average = 0.592344
GrpLevelPara = 3.747580 

BW Util details:
bwutil = 0.730252 
total_CMD = 1769261 
util_bw = 1292007 
Wasted_Col = 378646 
Wasted_Row = 6328 
Idle = 92280 

BW Util Bottlenecks: 
RCDc_limit = 346668 
RCDWRc_limit = 276516 
WTRc_limit = 514700 
RTWc_limit = 2175766 
CCDLc_limit = 451390 
rwq = 0 
CCDLc_limit_alone = 224989 
WTRc_limit_alone = 460106 
RTWc_limit_alone = 2003959 

Commands details: 
total_CMD = 1769261 
n_nop = 373929 
Read = 662243 
Write = 0 
L2_Alloc = 0 
L2_WB = 629764 
n_act = 191466 
n_pre = 191450 
n_ref = 0 
n_req = 819684 
total_req = 1292007 

Dual Bus Interface Util: 
issued_total_row = 382916 
issued_total_col = 1292007 
Row_Bus_Util =  0.216427 
CoL_Bus_Util = 0.730252 
Either_Row_CoL_Bus_Util = 0.788652 
Issued_on_Two_Bus_Simul_Util = 0.158027 
issued_two_Eff = 0.200376 
queue_avg = 56.013245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.0132
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=1769261 n_nop=372323 n_act=192676 n_pre=192660 n_ref_event=0 n_req=820797 n_rd=663364 n_rd_L2_A=0 n_write=0 n_wr_bk=629732 bw_util=0.7309
n_activity=1683238 dram_eff=0.7682
bk0: 41778a 553880i bk1: 41737a 563748i bk2: 41503a 549771i bk3: 41498a 551570i bk4: 41538a 569796i bk5: 41669a 578305i bk6: 41420a 575922i bk7: 41496a 560069i bk8: 41287a 591384i bk9: 41394a 593531i bk10: 41309a 588507i bk11: 41375a 594150i bk12: 41227a 596593i bk13: 41210a 582239i bk14: 41471a 586713i bk15: 41452a 585255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765257
Row_Buffer_Locality_read = 0.849348
Row_Buffer_Locality_write = 0.410930
Bank_Level_Parallism = 11.870075
Bank_Level_Parallism_Col = 8.774485
Bank_Level_Parallism_Ready = 3.514113
write_to_read_ratio_blp_rw_average = 0.593143
GrpLevelPara = 3.751822 

BW Util details:
bwutil = 0.730868 
total_CMD = 1769261 
util_bw = 1293096 
Wasted_Col = 377916 
Wasted_Row = 6108 
Idle = 92141 

BW Util Bottlenecks: 
RCDc_limit = 345293 
RCDWRc_limit = 278529 
WTRc_limit = 509130 
RTWc_limit = 2191343 
CCDLc_limit = 445824 
rwq = 0 
CCDLc_limit_alone = 222273 
WTRc_limit_alone = 456392 
RTWc_limit_alone = 2020530 

Commands details: 
total_CMD = 1769261 
n_nop = 372323 
Read = 663364 
Write = 0 
L2_Alloc = 0 
L2_WB = 629732 
n_act = 192676 
n_pre = 192660 
n_ref = 0 
n_req = 820797 
total_req = 1293096 

Dual Bus Interface Util: 
issued_total_row = 385336 
issued_total_col = 1293096 
Row_Bus_Util =  0.217795 
CoL_Bus_Util = 0.730868 
Either_Row_CoL_Bus_Util = 0.789560 
Issued_on_Two_Bus_Simul_Util = 0.159103 
issued_two_Eff = 0.201508 
queue_avg = 56.185394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.1854

========= L2 cache stats =========
L2_cache_bank[0]: Access = 870440, Miss = 647616, Miss_rate = 0.744, Pending_hits = 14623, Reservation_fails = 0
L2_cache_bank[1]: Access = 870440, Miss = 647756, Miss_rate = 0.744, Pending_hits = 14304, Reservation_fails = 0
L2_cache_bank[2]: Access = 870440, Miss = 648008, Miss_rate = 0.744, Pending_hits = 14418, Reservation_fails = 0
L2_cache_bank[3]: Access = 870440, Miss = 647980, Miss_rate = 0.744, Pending_hits = 14170, Reservation_fails = 0
L2_cache_bank[4]: Access = 870440, Miss = 648747, Miss_rate = 0.745, Pending_hits = 13046, Reservation_fails = 0
L2_cache_bank[5]: Access = 870440, Miss = 648874, Miss_rate = 0.745, Pending_hits = 13289, Reservation_fails = 0
L2_cache_bank[6]: Access = 870440, Miss = 648276, Miss_rate = 0.745, Pending_hits = 13843, Reservation_fails = 0
L2_cache_bank[7]: Access = 870440, Miss = 648154, Miss_rate = 0.745, Pending_hits = 14574, Reservation_fails = 0
L2_cache_bank[8]: Access = 870440, Miss = 647853, Miss_rate = 0.744, Pending_hits = 14049, Reservation_fails = 0
L2_cache_bank[9]: Access = 870440, Miss = 648163, Miss_rate = 0.745, Pending_hits = 13553, Reservation_fails = 0
L2_cache_bank[10]: Access = 870440, Miss = 648226, Miss_rate = 0.745, Pending_hits = 14754, Reservation_fails = 0
L2_cache_bank[11]: Access = 870440, Miss = 648134, Miss_rate = 0.745, Pending_hits = 15086, Reservation_fails = 0
L2_cache_bank[12]: Access = 870440, Miss = 647799, Miss_rate = 0.744, Pending_hits = 13257, Reservation_fails = 0
L2_cache_bank[13]: Access = 870440, Miss = 647684, Miss_rate = 0.744, Pending_hits = 13886, Reservation_fails = 0
L2_cache_bank[14]: Access = 870440, Miss = 647583, Miss_rate = 0.744, Pending_hits = 14784, Reservation_fails = 0
L2_cache_bank[15]: Access = 870440, Miss = 647540, Miss_rate = 0.744, Pending_hits = 14987, Reservation_fails = 0
L2_cache_bank[16]: Access = 870620, Miss = 647822, Miss_rate = 0.744, Pending_hits = 14747, Reservation_fails = 0
L2_cache_bank[17]: Access = 870620, Miss = 647868, Miss_rate = 0.744, Pending_hits = 15040, Reservation_fails = 0
L2_cache_bank[18]: Access = 870615, Miss = 648295, Miss_rate = 0.745, Pending_hits = 14370, Reservation_fails = 0
L2_cache_bank[19]: Access = 870615, Miss = 648095, Miss_rate = 0.744, Pending_hits = 14204, Reservation_fails = 0
L2_cache_bank[20]: Access = 870615, Miss = 648760, Miss_rate = 0.745, Pending_hits = 14291, Reservation_fails = 0
L2_cache_bank[21]: Access = 870615, Miss = 649023, Miss_rate = 0.745, Pending_hits = 14444, Reservation_fails = 0
L2_cache_bank[22]: Access = 870620, Miss = 648076, Miss_rate = 0.744, Pending_hits = 13894, Reservation_fails = 0
L2_cache_bank[23]: Access = 870620, Miss = 648177, Miss_rate = 0.745, Pending_hits = 13775, Reservation_fails = 0
L2_cache_bank[24]: Access = 870620, Miss = 647727, Miss_rate = 0.744, Pending_hits = 16101, Reservation_fails = 0
L2_cache_bank[25]: Access = 870620, Miss = 647613, Miss_rate = 0.744, Pending_hits = 15817, Reservation_fails = 0
L2_cache_bank[26]: Access = 870615, Miss = 648297, Miss_rate = 0.745, Pending_hits = 15119, Reservation_fails = 0
L2_cache_bank[27]: Access = 870615, Miss = 648069, Miss_rate = 0.744, Pending_hits = 15889, Reservation_fails = 0
L2_cache_bank[28]: Access = 870615, Miss = 647514, Miss_rate = 0.744, Pending_hits = 15286, Reservation_fails = 0
L2_cache_bank[29]: Access = 870615, Miss = 647563, Miss_rate = 0.744, Pending_hits = 15771, Reservation_fails = 0
L2_cache_bank[30]: Access = 870620, Miss = 647817, Miss_rate = 0.744, Pending_hits = 15248, Reservation_fails = 0
L2_cache_bank[31]: Access = 870620, Miss = 647855, Miss_rate = 0.744, Pending_hits = 15019, Reservation_fails = 0
L2_cache_bank[32]: Access = 870615, Miss = 647847, Miss_rate = 0.744, Pending_hits = 15078, Reservation_fails = 0
L2_cache_bank[33]: Access = 870615, Miss = 647882, Miss_rate = 0.744, Pending_hits = 15124, Reservation_fails = 0
L2_cache_bank[34]: Access = 870620, Miss = 647836, Miss_rate = 0.744, Pending_hits = 14986, Reservation_fails = 0
L2_cache_bank[35]: Access = 870620, Miss = 647844, Miss_rate = 0.744, Pending_hits = 14584, Reservation_fails = 0
L2_cache_bank[36]: Access = 870620, Miss = 648809, Miss_rate = 0.745, Pending_hits = 14194, Reservation_fails = 0
L2_cache_bank[37]: Access = 870620, Miss = 648939, Miss_rate = 0.745, Pending_hits = 14355, Reservation_fails = 0
L2_cache_bank[38]: Access = 870615, Miss = 648316, Miss_rate = 0.745, Pending_hits = 13640, Reservation_fails = 0
L2_cache_bank[39]: Access = 870615, Miss = 648204, Miss_rate = 0.745, Pending_hits = 13654, Reservation_fails = 0
L2_cache_bank[40]: Access = 870615, Miss = 648048, Miss_rate = 0.744, Pending_hits = 14326, Reservation_fails = 0
L2_cache_bank[41]: Access = 870615, Miss = 647903, Miss_rate = 0.744, Pending_hits = 13988, Reservation_fails = 0
L2_cache_bank[42]: Access = 870620, Miss = 648396, Miss_rate = 0.745, Pending_hits = 14026, Reservation_fails = 0
L2_cache_bank[43]: Access = 870620, Miss = 648322, Miss_rate = 0.745, Pending_hits = 14631, Reservation_fails = 0
L2_cache_bank[44]: Access = 870620, Miss = 647611, Miss_rate = 0.744, Pending_hits = 14147, Reservation_fails = 0
L2_cache_bank[45]: Access = 870620, Miss = 647498, Miss_rate = 0.744, Pending_hits = 14675, Reservation_fails = 0
L2_cache_bank[46]: Access = 870615, Miss = 647905, Miss_rate = 0.744, Pending_hits = 14826, Reservation_fails = 0
L2_cache_bank[47]: Access = 870615, Miss = 647917, Miss_rate = 0.744, Pending_hits = 14614, Reservation_fails = 0
L2_cache_bank[48]: Access = 870440, Miss = 648251, Miss_rate = 0.745, Pending_hits = 14319, Reservation_fails = 0
L2_cache_bank[49]: Access = 870440, Miss = 648264, Miss_rate = 0.745, Pending_hits = 14333, Reservation_fails = 0
L2_cache_bank[50]: Access = 870440, Miss = 647968, Miss_rate = 0.744, Pending_hits = 13921, Reservation_fails = 0
L2_cache_bank[51]: Access = 870440, Miss = 647953, Miss_rate = 0.744, Pending_hits = 14050, Reservation_fails = 0
L2_cache_bank[52]: Access = 870440, Miss = 648779, Miss_rate = 0.745, Pending_hits = 14451, Reservation_fails = 0
L2_cache_bank[53]: Access = 870440, Miss = 648986, Miss_rate = 0.746, Pending_hits = 14360, Reservation_fails = 0
L2_cache_bank[54]: Access = 870440, Miss = 648050, Miss_rate = 0.745, Pending_hits = 14426, Reservation_fails = 0
L2_cache_bank[55]: Access = 870440, Miss = 647922, Miss_rate = 0.744, Pending_hits = 14616, Reservation_fails = 0
L2_cache_bank[56]: Access = 870440, Miss = 647820, Miss_rate = 0.744, Pending_hits = 15294, Reservation_fails = 0
L2_cache_bank[57]: Access = 870440, Miss = 647877, Miss_rate = 0.744, Pending_hits = 14834, Reservation_fails = 0
L2_cache_bank[58]: Access = 870440, Miss = 648417, Miss_rate = 0.745, Pending_hits = 15343, Reservation_fails = 0
L2_cache_bank[59]: Access = 870440, Miss = 648067, Miss_rate = 0.745, Pending_hits = 15592, Reservation_fails = 0
L2_cache_bank[60]: Access = 870440, Miss = 647380, Miss_rate = 0.744, Pending_hits = 15104, Reservation_fails = 0
L2_cache_bank[61]: Access = 870440, Miss = 647183, Miss_rate = 0.744, Pending_hits = 15360, Reservation_fails = 0
L2_cache_bank[62]: Access = 870440, Miss = 647882, Miss_rate = 0.744, Pending_hits = 13913, Reservation_fails = 0
L2_cache_bank[63]: Access = 870440, Miss = 647802, Miss_rate = 0.744, Pending_hits = 13720, Reservation_fails = 0
L2_total_cache_accesses = 55713840
L2_total_cache_misses = 41474842
L2_total_cache_miss_rate = 0.7444
L2_total_cache_pending_hits = 930122
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13308876
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 930122
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5397826
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15840216
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5059200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15177600
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 35477040
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20236800
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.170
L2_cache_fill_port_util = 0.156

icnt_total_pkts_mem_to_simt=55713840
icnt_total_pkts_simt_to_mem=55713840
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 55713840
Req_Network_cycles = 2123116
Req_Network_injected_packets_per_cycle =      26.2415 
Req_Network_conflicts_per_cycle =      25.4037
Req_Network_conflicts_per_cycle_util =      26.4590
Req_Bank_Level_Parallism =      27.3317
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      17.2258
Req_Network_out_buffer_full_per_cycle =       0.2042
Req_Network_out_buffer_avg_util =      58.1827

Reply_Network_injected_packets_num = 55713840
Reply_Network_cycles = 2123116
Reply_Network_injected_packets_per_cycle =       26.2415
Reply_Network_conflicts_per_cycle =        8.6462
Reply_Network_conflicts_per_cycle_util =       9.0132
Reply_Bank_Level_Parallism =      27.3556
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.2711
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3280
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 59 min, 46 sec (10786 sec)
gpgpu_simulation_rate = 536841 (inst/sec)
gpgpu_simulation_rate = 196 (cycle/sec)
gpgpu_silicon_slowdown = 6122448x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
IO        : 0.315693
Kernel    : 10781.000000
Copy      : 6.890778
Driver    : 10780.992676
Compute   : 0.004081
CPU/Kernel Overlap: 10781.000000
Timer Wall Time: 10788.204102
GPGPU-Sim: *** exit detected ***
