#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Nov 14 16:54:22 2020
# Process ID: 10816
# Current directory: C:/Users/arrud/Documents/UPF/10_Semestre/Micro_II/ArtyA7/trab_1/trab_1.runs/synth_1
# Command line: vivado.exe -log trab_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source trab_1.tcl
# Log file: C:/Users/arrud/Documents/UPF/10_Semestre/Micro_II/ArtyA7/trab_1/trab_1.runs/synth_1/trab_1.vds
# Journal file: C:/Users/arrud/Documents/UPF/10_Semestre/Micro_II/ArtyA7/trab_1/trab_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source trab_1.tcl -notrace
Command: synth_design -top trab_1 -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9468
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1016.680 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'trab_1' [C:/Users/arrud/Documents/UPF/10_Semestre/Micro_II/ArtyA7/trab_1/trab_1.srcs/sources_1/new/trab_1.vhd:27]
WARNING: [Synth 8-614] signal 'switch0' is read in the process but is not in the sensitivity list [C:/Users/arrud/Documents/UPF/10_Semestre/Micro_II/ArtyA7/trab_1/trab_1.srcs/sources_1/new/trab_1.vhd:56]
WARNING: [Synth 8-614] signal 'switch1' is read in the process but is not in the sensitivity list [C:/Users/arrud/Documents/UPF/10_Semestre/Micro_II/ArtyA7/trab_1/trab_1.srcs/sources_1/new/trab_1.vhd:56]
WARNING: [Synth 8-614] signal 'btn0' is read in the process but is not in the sensitivity list [C:/Users/arrud/Documents/UPF/10_Semestre/Micro_II/ArtyA7/trab_1/trab_1.srcs/sources_1/new/trab_1.vhd:56]
WARNING: [Synth 8-614] signal 'btn1' is read in the process but is not in the sensitivity list [C:/Users/arrud/Documents/UPF/10_Semestre/Micro_II/ArtyA7/trab_1/trab_1.srcs/sources_1/new/trab_1.vhd:56]
WARNING: [Synth 8-614] signal 'btn2' is read in the process but is not in the sensitivity list [C:/Users/arrud/Documents/UPF/10_Semestre/Micro_II/ArtyA7/trab_1/trab_1.srcs/sources_1/new/trab_1.vhd:56]
WARNING: [Synth 8-614] signal 'btn3' is read in the process but is not in the sensitivity list [C:/Users/arrud/Documents/UPF/10_Semestre/Micro_II/ArtyA7/trab_1/trab_1.srcs/sources_1/new/trab_1.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'trab_1' (1#1) [C:/Users/arrud/Documents/UPF/10_Semestre/Micro_II/ArtyA7/trab_1/trab_1.srcs/sources_1/new/trab_1.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1016.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1016.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1016.680 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1016.680 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/arrud/Documents/UPF/10_Semestre/Micro_II/ArtyA7/trab_1/trab_1.srcs/constrs_1/new/trab_1.xdc]
Finished Parsing XDC File [C:/Users/arrud/Documents/UPF/10_Semestre/Micro_II/ArtyA7/trab_1/trab_1.srcs/constrs_1/new/trab_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/arrud/Documents/UPF/10_Semestre/Micro_II/ArtyA7/trab_1/trab_1.srcs/constrs_1/new/trab_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/trab_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/trab_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1016.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1016.680 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1016.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1016.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1016.680 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'led0_b_s_reg' [C:/Users/arrud/Documents/UPF/10_Semestre/Micro_II/ArtyA7/trab_1/trab_1.srcs/sources_1/new/trab_1.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'led0_g_s_reg' [C:/Users/arrud/Documents/UPF/10_Semestre/Micro_II/ArtyA7/trab_1/trab_1.srcs/sources_1/new/trab_1.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'led0_r_s_reg' [C:/Users/arrud/Documents/UPF/10_Semestre/Micro_II/ArtyA7/trab_1/trab_1.srcs/sources_1/new/trab_1.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1016.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input   27 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 13    
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1016.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1016.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1016.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1016.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1016.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1016.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1016.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1016.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1016.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1016.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     2|
|4     |LUT2   |    15|
|5     |LUT3   |    24|
|6     |LUT4   |    16|
|7     |LUT5   |     6|
|8     |LUT6   |    32|
|9     |FDCE   |     4|
|10    |FDPE   |     4|
|11    |FDRE   |    17|
|12    |FDSE   |    10|
|13    |LDC    |     6|
|14    |LDCP   |     1|
|15    |IBUF   |     7|
|16    |OBUF   |    10|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1016.680 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 1016.680 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1016.680 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1016.680 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1016.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LDC => LDCE: 6 instances
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:06 . Memory (MB): peak = 1016.680 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/arrud/Documents/UPF/10_Semestre/Micro_II/ArtyA7/trab_1/trab_1.runs/synth_1/trab_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file trab_1_utilization_synth.rpt -pb trab_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 14 16:55:35 2020...
