#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Oct 25 14:57:59 2020
# Process ID: 24597
# Current directory: /home/ad2039/A02DMA/A00HW/dma/dma.runs/design_1_system_ila_0_0_synth_1
# Command line: vivado -log design_1_system_ila_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_system_ila_0_0.tcl
# Log file: /home/ad2039/A02DMA/A00HW/dma/dma.runs/design_1_system_ila_0_0_synth_1/design_1_system_ila_0_0.vds
# Journal file: /home/ad2039/A02DMA/A00HW/dma/dma.runs/design_1_system_ila_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_system_ila_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1445.477 ; gain = 0.000 ; free physical = 56571 ; free virtual = 61341
INFO: [Synth 8-638] synthesizing module 'design_1_system_ila_0_0' [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/synth/design_1_system_ila_0_0.v:206]
INFO: [Synth 8-638] synthesizing module 'bd_f60c' [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hdl/bd_f60c.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_g_inst_0' [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/synth/bd_f60c_g_inst_0.v:116]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_g_inst_0_gigantic_mux' [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_g_inst_0_gigantic_mux' (2#1) [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_g_inst_0' (3#1) [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/synth/bd_f60c_g_inst_0.v:116]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_ila_lib_0' [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (11#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (12#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (22#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43673]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (24#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43673]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43762]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (26#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43762]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (31#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_ila_lib_0' (49#1) [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_slot_0_ar_0' [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_5/synth/bd_f60c_slot_0_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat' [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (50#1) [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_slot_0_ar_0' (51#1) [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_5/synth/bd_f60c_slot_0_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_slot_0_aw_0' [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_2/synth/bd_f60c_slot_0_aw_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_slot_0_aw_0' (52#1) [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_2/synth/bd_f60c_slot_0_aw_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_slot_0_b_0' [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_4/synth/bd_f60c_slot_0_b_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_slot_0_b_0' (53#1) [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_4/synth/bd_f60c_slot_0_b_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_slot_0_r_0' [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_6/synth/bd_f60c_slot_0_r_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_slot_0_r_0' (54#1) [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_6/synth/bd_f60c_slot_0_r_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_slot_0_w_0' [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_3/synth/bd_f60c_slot_0_w_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_slot_0_w_0' (55#1) [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_3/synth/bd_f60c_slot_0_w_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_slot_3_ar_0' [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_10/synth/bd_f60c_slot_3_ar_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_slot_3_ar_0' (56#1) [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_10/synth/bd_f60c_slot_3_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_slot_3_aw_0' [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_7/synth/bd_f60c_slot_3_aw_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_slot_3_aw_0' (57#1) [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_7/synth/bd_f60c_slot_3_aw_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_slot_3_b_0' [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_9/synth/bd_f60c_slot_3_b_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_slot_3_b_0' (58#1) [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_9/synth/bd_f60c_slot_3_b_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_slot_3_r_0' [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_11/synth/bd_f60c_slot_3_r_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized0' [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized0' (58#1) [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_slot_3_r_0' (59#1) [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_11/synth/bd_f60c_slot_3_r_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_slot_3_w_0' [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_8/synth/bd_f60c_slot_3_w_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_slot_3_w_0' (60#1) [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_8/synth/bd_f60c_slot_3_w_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_slot_4_ar_0' [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_15/synth/bd_f60c_slot_4_ar_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_slot_4_ar_0' (61#1) [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_15/synth/bd_f60c_slot_4_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_slot_4_aw_0' [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_12/synth/bd_f60c_slot_4_aw_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_slot_4_aw_0' (62#1) [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_12/synth/bd_f60c_slot_4_aw_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_slot_4_b_0' [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_14/synth/bd_f60c_slot_4_b_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_slot_4_b_0' (63#1) [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_14/synth/bd_f60c_slot_4_b_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_slot_4_r_0' [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_16/synth/bd_f60c_slot_4_r_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_slot_4_r_0' (64#1) [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_16/synth/bd_f60c_slot_4_r_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_slot_4_w_0' [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_13/synth/bd_f60c_slot_4_w_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_slot_4_w_0' (65#1) [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_13/synth/bd_f60c_slot_4_w_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_slot_5_ar_0' [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_20/synth/bd_f60c_slot_5_ar_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_slot_5_ar_0' (66#1) [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_20/synth/bd_f60c_slot_5_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_slot_5_aw_0' [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_17/synth/bd_f60c_slot_5_aw_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_slot_5_aw_0' (67#1) [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_17/synth/bd_f60c_slot_5_aw_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_slot_5_b_0' [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_19/synth/bd_f60c_slot_5_b_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_slot_5_b_0' (68#1) [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_19/synth/bd_f60c_slot_5_b_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_slot_5_r_0' [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_21/synth/bd_f60c_slot_5_r_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_slot_5_r_0' (69#1) [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_21/synth/bd_f60c_slot_5_r_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_slot_5_w_0' [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_18/synth/bd_f60c_slot_5_w_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_slot_5_w_0' (70#1) [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_18/synth/bd_f60c_slot_5_w_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c' (71#1) [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hdl/bd_f60c.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_system_ila_0_0' (72#1) [/home/ad2039/A02DMA/A00HW/dma/dma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/synth/design_1_system_ila_0_0.v:206]
Finished RTL Elaboration : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 1793.578 ; gain = 348.102 ; free physical = 56291 ; free virtual = 61164
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1793.578 ; gain = 348.102 ; free physical = 56388 ; free virtual = 61260
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i
Constraint Validation Runtime : Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2247.812 ; gain = 0.000 ; free physical = 55546 ; free virtual = 60555
Finished Constraint Validation : Time (s): cpu = 00:01:29 ; elapsed = 00:01:30 . Memory (MB): peak = 2247.812 ; gain = 802.336 ; free physical = 55690 ; free virtual = 60681
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:29 ; elapsed = 00:01:30 . Memory (MB): peak = 2247.812 ; gain = 802.336 ; free physical = 55690 ; free virtual = 60681
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:01:30 . Memory (MB): peak = 2247.812 ; gain = 802.336 ; free physical = 55692 ; free virtual = 60683
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:33 ; elapsed = 00:01:35 . Memory (MB): peak = 2247.812 ; gain = 802.336 ; free physical = 55608 ; free virtual = 60626
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:01:54 . Memory (MB): peak = 2247.812 ; gain = 802.336 ; free physical = 55359 ; free virtual = 60421
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:58 ; elapsed = 00:02:03 . Memory (MB): peak = 2802.812 ; gain = 1357.336 ; free physical = 54617 ; free virtual = 59718
Finished Timing Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:04 . Memory (MB): peak = 2812.812 ; gain = 1367.336 ; free physical = 54615 ; free virtual = 59714
Finished Technology Mapping : Time (s): cpu = 00:02:03 ; elapsed = 00:02:08 . Memory (MB): peak = 2868.203 ; gain = 1422.727 ; free physical = 54629 ; free virtual = 59725
Finished IO Insertion : Time (s): cpu = 00:02:03 ; elapsed = 00:02:09 . Memory (MB): peak = 2868.203 ; gain = 1422.727 ; free physical = 54634 ; free virtual = 59726
Finished Renaming Generated Instances : Time (s): cpu = 00:02:03 ; elapsed = 00:02:09 . Memory (MB): peak = 2868.203 ; gain = 1422.727 ; free physical = 54634 ; free virtual = 59727
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:04 ; elapsed = 00:02:09 . Memory (MB): peak = 2868.203 ; gain = 1422.727 ; free physical = 54626 ; free virtual = 59722
Finished Renaming Generated Ports : Time (s): cpu = 00:02:04 ; elapsed = 00:02:09 . Memory (MB): peak = 2868.203 ; gain = 1422.727 ; free physical = 54626 ; free virtual = 59722
Finished Handling Custom Attributes : Time (s): cpu = 00:02:05 ; elapsed = 00:02:10 . Memory (MB): peak = 2868.203 ; gain = 1422.727 ; free physical = 54625 ; free virtual = 59722
Finished Renaming Generated Nets : Time (s): cpu = 00:02:05 ; elapsed = 00:02:10 . Memory (MB): peak = 2868.203 ; gain = 1422.727 ; free physical = 54625 ; free virtual = 59722

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   250|
|2     |CFGLUT5  |   721|
|3     |LUT1     |   129|
|4     |LUT2     |   146|
|5     |LUT3     |   265|
|6     |LUT4     |   795|
|7     |LUT5     |   217|
|8     |LUT6     |  2467|
|9     |MUXF7    |   292|
|10    |MUXF8    |    80|
|11    |RAMB18E2 |     2|
|12    |RAMB36E2 |    20|
|13    |SRL16E   |   740|
|14    |SRLC16E  |     2|
|15    |SRLC32E  |    17|
|16    |FDRE     |  7915|
|17    |FDSE     |    21|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:05 ; elapsed = 00:02:10 . Memory (MB): peak = 2868.203 ; gain = 1422.727 ; free physical = 54625 ; free virtual = 59722
synth_design: Time (s): cpu = 00:02:09 ; elapsed = 00:02:15 . Memory (MB): peak = 2904.219 ; gain = 1517.172 ; free physical = 54631 ; free virtual = 59739
