-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Tue Aug 15 15:52:13 2023
-- Host        : Laptop-Bavo running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Xilinx/Projects/vga_visualizer/vga_visualizer.srcs/sources_1/ip/rom_mydogs_greyscale_2of4/rom_mydogs_greyscale_2of4_sim_netlist.vhdl
-- Design      : rom_mydogs_greyscale_2of4
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_2of4_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_mydogs_greyscale_2of4_bindec : entity is "bindec";
end rom_mydogs_greyscale_2of4_bindec;

architecture STRUCTURE of rom_mydogs_greyscale_2of4_bindec is
begin
ENOUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => addra(2),
      I3 => ena,
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_2of4_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \douta[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_mydogs_greyscale_2of4_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end rom_mydogs_greyscale_2of4_blk_mem_gen_mux;

architecture STRUCTURE of rom_mydogs_greyscale_2of4_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(0),
      I1 => sel_pipe_d1(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[0]\(0),
      O => douta(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => \douta[2]\(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => \douta[1]\(0),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => \douta[2]\(1),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => \douta[2]_0\(0),
      O => douta(2)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_2of4_blk_mem_gen_prim_wrapper_init is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_mydogs_greyscale_2of4_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end rom_mydogs_greyscale_2of4_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of rom_mydogs_greyscale_2of4_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0007FFFFE80000000000808400FF11C000000000000FFFFFF000000000100949",
      INIT_01 => X"0000021C007FE7E00000000000017FFFFC0000000000000D01FF07E000000000",
      INIT_02 => X"0000000000004FFFFF80000000000004001FF7D00000000000002FFFFE000000",
      INIT_03 => X"BFC000000000024F0007FFC3C000000000004AC67F8000000000020F001FFFC2",
      INIT_04 => X"00005FCBF00000000005DFF89FE000000002418F0001FFD3E000000000033837",
      INIT_05 => X"001817FE17FC00000000006300001DCBFC00000000103FDE2EFC00000000045B",
      INIT_06 => X"001300CF000007FFFF8000000020027E2FFF0000000000EB00000FE6FC000000",
      INIT_07 => X"2FF0000000E000014BFFC000000000EA800001FFBFC0000000E000664FFFC000",
      INIT_08 => X"03FFF000001028DF0000003FA7F00000004000010DFFE000000000C3010000FF",
      INIT_09 => X"00000003E5FE000001D20002E3FFFE010110F5BF0000001FFFF8000001600001",
      INIT_0A => X"03C07200E37FFFC00400803FC0000001F5FF000002E22210E3FFFF800080E81F",
      INIT_0B => X"0000055FFC00000037CBE00001847B2041FFFFE00202B03FE0000000F9DFC000",
      INIT_0C => X"07F978000F00EF20207FFFFE0048001FFF0000000FE5F80005807B6101DFFFF0",
      INIT_0D => X"00DDFFFF0041017FFFF8000005B818000D00AF2020DFFFFC004090BFFFE00000",
      INIT_0E => X"FFF8000000FF880037016EEE10D47FFF800020FBFFF0000001FF08001601EFE4",
      INIT_0F => X"BE00D6EE101C3FFFF4000A7EFFFF0000000FC800BA03FEB6301CBFFFC84014FA",
      INIT_10 => X"FC1000FFFFFFF0000001D8017C00A2EE34103FFFF060007DFFFFE0000003E800",
      INIT_11 => X"00002801FC23479433821FFFFF0060FFFFFFFC000000F8013C00E48F131A3FFF",
      INIT_12 => X"1B900FFFFFC008F9FFFFFF0000000801FE22C79E33821FFFFF8000FFFFFFFF00",
      INIT_13 => X"FFFFFFF00000000254269FD49B9027FFFFE104FDFFFFFFC000000800F422C79C",
      INIT_14 => X"744CB8CA9C8CF0FFFFFE207EFFFFFFFA00000002D40825E3889061FFFFF8007F",
      INIT_15 => X"FFFF847FFFFFFFFF800000F07648DA889FC6F83FFFFF0AFEFFFFFFFF00000000",
      INIT_16 => X"F9000888600E4F8083C61807FFFFC1FDFFFFFFFFE000030C6484DF929BCFF41F",
      INIT_17 => X"838ECA01FFFFFD79FFFFFFFFFD00110060195F81838EC803FFFFFA7DFFFFFFFF",
      INIT_18 => X"FFFFFFFFFF822300ED784F9813A7CA01FFFFF87DFFFFFFFFFD803100E0184F81",
      INIT_19 => X"6092DA8275D013001FFFFF9CFFFFFFFFFFC263012911F7907F995F003FFFFF86",
      INIT_1A => X"03FFFFFFFFFFFFFFFFFEE3010012AAEB7F9403000FFFFFCEFFFFFFFFFFFAE301",
      INIT_1B => X"FFFFE3B2021E0244BB95F90003FFFFFDFFFFFFFFFFFFC3130A144EC64F95B700",
      INIT_1C => X"1397FB40007FFFFCFFFFFFFFFFFFF1E30A1E22031B97F94000FFFFFDFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFF8E7221E20B2339BEC60003FFFFFFFFFFFFFFFFFF1E30A1C2003",
      INIT_1E => X"73FABD278538E0200007FFFFFFFFFFFFFFFFFEE7E09E0C27051FF260001FFFFF",
      INIT_1F => X"0000FFFFFFFFFFFFFFFFFFEDF7C039E785FAE1300003FFFFFFFFFFFFFFFFFF65",
      INIT_20 => X"FFFFFFAD6F060B72EE3E80F000007FFFFFFFFFFFFFFFFE6DE7B821658CFF2140",
      INIT_21 => X"BBFD203000000FFFFFFFFFFFFFFFFF2D2F82386AFFFC807000003FFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFF236C02203BBB5D007000000FFFFFFFFFFFFFFFFE293C06123B",
      INIT_23 => X"2B1D0888F71F06F4000001FFFFFFFFFFFFFFFE1BA5190948F11D8474000003FF",
      INIT_24 => X"0000001FFFFFFFFFFFFFFC3F29FD0880F31E0370000000FFFFFFFFFFFFFFFF1F",
      INIT_25 => X"FFFFFD2FAB9D000FE07F84770000001FFFFFFFFFFFFFFEBFAB1E0AEDE33FC6F3",
      INIT_26 => X"7E3FEC2300000003FFFFFFFFFFFFFF0EAFD4045DF0FF844500000007FFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFB8EAB5516947E3FAC0200000001FFFFFFFFFFFFFA8EAB651684",
      INIT_28 => X"E9EF822138FF0E4100000000FFFFFFFFFFFFF68FE9F554367CFF6C0300000000",
      INIT_29 => X"80000000FFFFFFFFFFFFF4C739F79705387F9C4100000000FFFFFFFFFFFFFCC7",
      INIT_2A => X"FFFFF27F6F52633507FFFFBBC0000000FFFFFFFFFFFFFC9E795D0425307FD8F9",
      INIT_2B => X"87FFF6FA40000000FFFFFFFFFFFFE27F2F9AE27D87FFBB9340000000FFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFD07F1DF0E81087FF989BC0000000FFFFFFFFFFFFF0FF2F74E07F",
      INIT_2D => X"F7DE008CCFFFD7F400000000FFFFFFFFFFFFEC7FE3E6618AEEFFD7B300000000",
      INIT_2E => X"C2000000FFFFFFFFFFFFEE7F559E088CCFFFF1D500000000FFFFFFFFFFFFCC7F",
      INIT_2F => X"FFFFB5FBBC9FAC0CEFFDE81DC1C00000FFFFFFFFFFFFFE7FFC3A28CEDFFFE001",
      INIT_30 => X"7FFFF6B3602C0000FFFFFFFFFFFFF77F9D8A184CCFFFED53E1A80000FFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFF3FF1D5A102677FF775A605C0000FFFFFFFFFFFFA25F052A1007",
      INIT_32 => X"DA1B201F7FFFF6D4040F8000FFFFFFFFFFFFF37F9F5A102D7FFFB6F4E01E0000",
      INIT_33 => X"5701E800FFFFFFFFFFFFA17FF2BF203FFBFFF650CE05A000FFFFFFFFFFFFC37F",
      INIT_34 => X"FFFF93FFA83A84113BFFB1EDF7F03800FFFFFFFFFFFF21F7B63F241E7BFFD652",
      INIT_35 => X"3BFE1DB3C3FC0000FFFFFFFFFFFF11B7AE38F021FBFF3B65E7F01C00FFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFADBEEB1CB076BBFE1DB8B1FF0400FFFFFFFFFFFF29B7BD9C707B",
      INIT_37 => X"A6057048B9FE1E7CF83FC000FFFFFFFFFFFE6D3FE844F9A8A9FE1EDD487F0000",
      INIT_38 => X"DE01FC00FFFFFFFFFFFFFBB7CF363036B9FC061CD80FE000FFFFFFFFFFFD7DBE",
      INIT_39 => X"FFFCEDFFF300C49C39FC03EBBFE07E00FFFFFFFFFFFCEDBFCFAD42D8B9FC03E6",
      INIT_3A => X"19FCE0FD7FFC0E00FFFFFFFFFFFE6DBFF340509E39FCA1FBBFF03E00FFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFCFDBF702870AD19F8007D7FFE0600FFFFFFFFFFFEFDBB5228D0BC",
      INIT_3C => X"FB21FA3EE9F8001FBFFFE100FFFFFFFFFFFFFFBBFD21F0BF2DF8001CFFFFC200",
      INIT_3D => X"3FFFFC00FFFFFFFFFFFDB7FFDA08C82FF178000F3FFFF000FFFFFFFFFFFC97FF",
      INIT_3E => X"FFFBAF5DF288890F657800003FFFFF00FFFFFFFFFFFDBFFFFB84C90A75F80007",
      INIT_3F => X"857800007FFFFF80FFFFFFFFFFFFFF53F3E88B8D24F800007FFFFF00FFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFF77FAE9580CC7F800007FFFFF80FFFFFFFFFFFDF772FAE8D209",
      INIT_41 => X"FDC05604E7F80002FFFFFF80FFFFFFFFFFFEF8FAFF91540867F80002FFFFFF80",
      INIT_42 => X"FFFFFFE0FFFFFFFFFFFC79F6F9C630002FF80001FFFFFFC0FFFFFFFFFFFB78F4",
      INIT_43 => X"FFFF7BE86919082FF3F80003FFFFFFF8FFFFFFFFFFFD7D7D78D70C1C83F80002",
      INIT_44 => X"EBF80003FFFFFFFFFFFFFFFFFFFD7F686B05492FF3F80001FFFFFFFDFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFC3BE2735DA223DBF80003FFFFFFFFFFFFFFFFFFFC7BE0678B9843",
      INIT_46 => X"BD3E8541FFF80117FFFFFFFFFFFFFFFFFFFD7A72B8A59A77FFF80007FFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFF7B70199C1C85F5F80217FFFFFFFFFFFFFFFFFFFD6B60",
      INIT_48 => X"FFFFFC9030A9A117E1F8005FFFFFFFFFFFFFFFFFFFFF7B7039D21C23FDF8100F",
      INIT_49 => X"E1F83D7FFFFFFFFFFFFFFFFFFFFFFEF030CBA867E1F829BFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFB971195B27EF91F8DF7FFFFFFFFFFFFFFFFFFFFFFFF010D31BFF",
      INIT_4B => X"1ACB8FFFE9FB7FFFFFFFFFFFFFFFFFFFFFFF797050CD8FFFD5F87F7FFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFBDF118F30FFF69F8FFFFFFFFFFFFFFFFFFFFFFFF3DF2",
      INIT_4D => X"FFFFBF7010F7163E23F8FFFFFFFFFFFFFFFFFFFFFFFFBFF0F8574E3E2AF8FFFF",
      INIT_4E => X"28F1FFFFFFFFFFFFFFFFFFFFFFFF1F5009FB471E28F8FFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFF3C7C796B031C18F0FFFFFFFFFFFFFFFFFFFFFFFF9E7058F9C71E",
      INIT_50 => X"D3AA235C3BF1FFFFFFFFFFFFFFFFFFFFFFFF9F38DBFADE3C39F1FFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFDE3C13AA07DD3BF1FFFFFFFFFFFFFFFFFFFFFFFFECB8",
      INIT_52 => X"FFFFE6FDC2F7D77EBFF1FFFFFFFFFFFFFFFFFFFFFFFF9E3917F8067ED7F1FFFF",
      INIT_53 => X"FDE3FFFFFFFFFFFFFFFFFFFFFFFFEE3DE7FFA7FFBDE9FFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFDF1E1FB50D7FFBF1FFFFFFFFFFFFFFFFFFFFFFFFDE7FDFFE21FF",
      INIT_55 => X"FEBBDF73FEF3FFFFFFFFFFFFFFFFFFFFFFFFFF3EF9FB09BBBEF3FFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFE7CFFE92C07FFCF3FFFFFFFFFFFFFFFFFFFFFFFFE7AC",
      INIT_57 => X"FFFFE3FF73ABAE7FF9E5FFFFFFFFFFFFFFFFFFFFFFFFF65FFEF2417F7CF3FFFF",
      INIT_58 => X"F9F77FFFFFFFFFFFFFFFFFFFFFFFEBFF7E99FC7FB8E7FFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFF3CFFEFF507FF1F77FFFFFFFFFFFFFFFFFFFFFFFFA4FFBB0C7FF",
      INIT_5A => X"FCFD5E3E5FFFFFFFFFFFFFFFFFFFFFFFFFFFF7E6FFF9C6EFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFF5D7F8BF563F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFDB6",
      INIT_5C => X"FFFFFFEFFE8F75FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFEBF573F37FFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EE8EF7FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFC3FC473FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7E406BFFF",
      INIT_5F => X"B43FF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED7FC0BF6FFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFC1CFE0DF87EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE96",
      INIT_61 => X"FFFFFE5AFCEC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4EFECCFDFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF57B4CE3FFBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFECDAD79FF9DFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6DFACF1FFF",
      INIT_64 => X"9E9F8FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FD6DD8FF9FFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFECD6DF8FFEFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFE8",
      INIT_66 => X"FFFFFFEF37DF45BF7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFBC87CCCFFEDFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFE7DFE5FF7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFE0E387FA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD9C7DFECFF",
      INIT_69 => X"63EEFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB67EFFC7FFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFE3FEFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB",
      INIT_6B => X"FFFFFFFFA1BF4ECFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3EFDE5FFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF21B79C0FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFF1F7D44FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF71F7F183",
      INIT_6E => X"DBF7DC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5F7F81FFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFE95F6DEE7FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFEDFD5FF73FBFFFFFFFFFF41FFFFFFFFFFFFFFFFFEDFF7FEE7FFDFFFFF",
      INIT_71 => X"FFFFFFFFFFE0800FFFFFFFFFFFFFFFFEDBE5F773FFFFFFFFFFF5005FFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFF0FDECBB9FFDFFFFFFFE0000FFFFFFFFFFFFFFFFE9BEC57F9",
      INIT_73 => X"4F360953FFFFFFFFFFC4BF63FFFFFFFFFFFFFFFF2FA61B7AFFFFFFFFFFD83387",
      INIT_74 => X"FFCB803EFFFFFFFFFFFFFFFC2F268BF3FFEFFFFFFFC0C1F9FFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFE6FE5DF1FFEFFFFFFFAA0006FFFFFFFFFFFFFFFAC28659B3FFEFFFFF",
      INIT_76 => X"FBFFFFFFFF020003FFFFFFFFFFFFFFFB9E36F0247FFFFFFFFFA80007FFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFBDEC406FE5FFFFFFFFF620001FFFFFFFFFFFFFFFBFBCC22B6",
      INIT_78 => X"892A2C55FFFFFFFFFC840000FFFFFFFFFFFFFFFE09FE48717FEFFFFFFEC60000",
      INIT_79 => X"F30E0010FFFFFFFFFFFFFFFE3E382C75FFFFFFFFFC8A0000FFFFFFFFFFFFFFFA",
      INIT_7A => X"FFFFFFF71DDC19367FFFFFFFFE0E0400FFFFFFFFFFFFFFFBE25AACB2FFFFFFFF",
      INIT_7B => X"FFFFFFFFEC000000FFFFFFFFFFFFFFFE18BC0E907FFFFFFFF2000000FFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFEA774B27BEFFFFFFFC0000010FFFFFFFFFFFFFFFF89AC0AB8",
      INIT_7D => X"94EC4F33DFFFFFFFC0003568FFFFFFFFFFFFFFFEA4FC9B31FFFFFFFFD8002058",
      INIT_7E => X"C06020310FFFFFFFFFFFFFE7EDD49FBBBFFFFFFFC0602020FFFFFFFFFFFFFFEF",
      INIT_7F => X"FFFFFFFFFA660EEBBFFFFFFFC000201500FFFFFFFFFFFFFFED6C8EBBFFDFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_mydogs_greyscale_2of4_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_mydogs_greyscale_2of4_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_mydogs_greyscale_2of4_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \rom_mydogs_greyscale_2of4_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal ram_ena : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7FDFFFFFA000219AFFF80FFFFFFFFFECDA2681797FDFFFFFA0002392F803FFFF",
      INIT_01 => X"FFFFC03FFFFFFFF2E33701F97F9FFFFFC0200B9AFFF803FFFFFFFFECC7168571",
      INIT_02 => X"35E717B9DFBFFFFFC0E047FDFFFFFF807FFFFFCA9EF50799FF9FFFFF40E047DB",
      INIT_03 => X"8080407DFFFFFFFF0017FFC46D3B3FBFF7BFFFFF00C046FDFFFFFFF801FFFFE0",
      INIT_04 => X"FFF801D543BC1B6BFF3FFFFE80118041FFFFFFFFF800FFDA47BB16F3FF3FFFFE",
      INIT_05 => X"FC3FFFFE01118743FFFFFFFFFFFFE04FE1BF8BA8FE3FFFFF01118941FFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFF7FE79FAAD1FD3FFFFD0110078BFFFFFFFFFFFFF86CE59F2AE1",
      INIT_07 => X"EF0CF427F27FFFFE0000DCE4FFFFFFFFFFFFFFFD4662A3F1FA3FFFFD00029E24",
      INIT_08 => X"0100A8C6FFFFFFFFFFFFFAFE8F0778A7F67FFFFC00002CC6FFFFFFFFFFFFFF5E",
      INIT_09 => X"FFFFFD7E8FBCBDE7EC7FFFFE0040E047FFFFFFFFFFFFF8F60699BE27647FFFFE",
      INIT_0A => X"B8FFFFF800607000FFFFFFFFFFFFF9E5EE1C945FF87FFFF800D07001FFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFD111FE98451FD1FFFFF800607000FFFFFFFFFFFFE3B76E981D8D",
      INIT_0C => X"7D3882E8C1FFFFF80041BA00FFFFFFFFFFFFA7EF7C38474043FFFFFC0040BA00",
      INIT_0D => X"10A0DB10FFFFFFFFFFFEC509473866E385FFFFFC00809A00FFFFFFFFFFFF65CD",
      INIT_0E => X"FFFDE4A1AE3857F413FFFFFC00906108FFFFFFFFFFFE506F247885E401FFFFFC",
      INIT_0F => X"07FFFFF000D87010FFFFFFFFFFFB08B3AE703D9C83FFFFF404D0E110FFFFFFFF",
      INIT_10 => X"FFFFFFFFFFF270B90F3884168FFFFFF000D83810FFFFFFFFFFFB101D8C309ABC",
      INIT_11 => X"2C38018C1FFFFFF8003C3320FFFFFFFFFFFE50112C70A4411DFFFFF900542500",
      INIT_12 => X"002C0E60FFFFFFFFFFFAF056A671029F3FFFFFF0002D1B20FFFFFFFFFFF77470",
      INIT_13 => X"FFDAF25B7FF10F4FFFFFFFF8C0360760FFFFFFFFFFC3C04B977107617FFFFFF0",
      INIT_14 => X"3FFFFFF800168360FFFFFFFFFF69FCD5C8712F6FFFFFFFF880168060FFFFFFFF",
      INIT_15 => X"FFFFFFFFFF769527F4331D6FFF7FFFF800060240FFFFFFFFFF0BDD8D4F333D2F",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(13 downto 0) => addra(13 downto 0),
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 1),
      DOADO(0) => DOADO(0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ram_ena,
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ena,
      I1 => addra(15),
      I2 => addra(14),
      O => ram_ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_mydogs_greyscale_2of4_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_mydogs_greyscale_2of4_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_mydogs_greyscale_2of4_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \rom_mydogs_greyscale_2of4_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000020000000000000000000000000",
      INIT_03 => X"0000000000000000000000100000000000000000000000000000000000000020",
      INIT_04 => X"00000000000000000003D807000000000000000000000010000000000000E000",
      INIT_05 => X"000817FFE000000000000000000000200000000000083FFFC000000000000000",
      INIT_06 => X"0000000000000000000000000010027FF0000000000000000000001000000000",
      INIT_07 => X"0000000000600001FC00000000000000000000000000000000200067F8000000",
      INIT_08 => X"FE00000000000000000000000000000000C00001FE0000000000000000000000",
      INIT_09 => X"000000000000000000D20000FF00000000000000000000000000000000E00001",
      INIT_0A => X"01C07200FF80000000000000000000000000000001E22200FF00000000000000",
      INIT_0B => X"00000000000000000000000003847B207F800000000000000000000000000000",
      INIT_0C => X"000000000700FF203F80000000000000000000000000000003807B603F800000",
      INIT_0D => X"1FA200000000000000000000000000000500BF203FA000000000000000000000",
      INIT_0E => X"00000000000000000F01FFEE1FAF80000000000000000000000000000E01FFE4",
      INIT_0F => X"0200FFEE1FFC40000000000000000000000000000601FFF63FFCC00000000000",
      INIT_10 => X"0000000000000000000000008000FFEE3BFC4000000000000000000000000000",
      INIT_11 => X"00000001C0237FD43C7E2000000000000000000000000000C000FDCF1CF60000",
      INIT_12 => X"1C6C2000000000000000000000000001C022FFDE3C7E20000000000000000000",
      INIT_13 => X"00000000000000006026EFD49C6C2000000000000000000000000000C022FFDC",
      INIT_14 => X"444CF8CA9F7CF000000000000000000000000002E0087DE39F6C600000000000",
      INIT_15 => X"0000000000000000000000044440FAC89F3EF800000000000000000000000000",
      INIT_16 => X"00000788400E6FC083BFF8000000000000000000000000F44484FFD29BB7F000",
      INIT_17 => X"83FF3800000000000000000000000F00401F7FC183FF38000000000000000000",
      INIT_18 => X"0000000000001F00C11F7FD993DE3200000000000000000000000F00C01F7FC1",
      INIT_19 => X"081FFAC3F5EFFF00000000000000000000001F01411DFFD3FFEEBE0000000000",
      INIT_1A => X"000000000000000000001F01481FBAEBFFEBFF00000000000000000000001F01",
      INIT_1B => X"00001FB24A1BFA47FFEA0900000000000000000000003F134A1FFEC7FFEA6F80",
      INIT_1C => X"FFE80940000000000000000000000FE34A1BFA42FFE809000000000000000000",
      INIT_1D => X"00000000000007E74219D8E3FFE41C00000000000000000000000FE34A1BF842",
      INIT_1E => X"03FDCC667BC71E000000000000000000000001E78099FC66FBE00E0000000000",
      INIT_1F => X"00000000000000000000006D87FFC8E67B061F000000000000000000000000E5",
      INIT_20 => X"000000AD1F81F87311C2FFE00000000000000000000000ED97C7D8667303DF00",
      INIT_21 => X"40035FC400000000000000000000002D5F01C86B0002FFE00000000000000000",
      INIT_22 => X"00000000000000231F01D83A40037FC40000000000000000000001295F01E83A",
      INIT_23 => X"5D00F80900017F8400000000000000000000011B5600F8490403FF8400000000",
      INIT_24 => X"00000000000000000000003F5F80F80100017F0200000000000000000000011F",
      INIT_25 => X"0000032FDF80F0070000BC060000000000000000000000BFDF41F8010000FE02",
      INIT_26 => X"81C0BC0300000000000000000000030EDBA0F0070000BC040000000000000000",
      INIT_27 => X"000000000000038EDF4FF00781C0BC0300000000000000000000028EDF4DF017",
      INIT_28 => X"DFFF6022C7009E4100000000000000000000028FDFF7B0178300BC0300000000",
      INIT_29 => X"000000000000000000000CCF8FFF7006C7801C410000000000000000000004CF",
      INIT_2A => X"0000027FCF52E036F8007FFB800000000000000000000C9E8FDDE026CF8058F9",
      INIT_2B => X"78007EFB80000000000000000000127FCFDAE07478007FF38000000000000000",
      INIT_2C => X"000000000000107FEDF0E8137800783B8000000000000000000010FFCFF4E076",
      INIT_2D => X"EFFE000F30003031C00000000000000000000C7FEFF6600F11003033C0000000",
      INIT_2E => X"C00000000000000000002E7FCFFE080F30001011C00000000000000000002C7F",
      INIT_2F => X"00003FFFE6FF280F1000181DC00000000000000000003E7FE6FE280F20001001",
      INIT_30 => X"80000E33E00000000000000000003F7FE6FE180F30001C53C000000000000000",
      INIT_31 => X"0000000000007FFFF77E100788008F1BE00000000000000000007E5FF77E1007",
      INIT_32 => X"E73F301F80000FC7C00000000000000000007F7FF77E100D80004F9760000000",
      INIT_33 => X"C00000000000000000003F7FEF3F301F84000FC7C00000000000000000005F7F",
      INIT_34 => X"0000BFFFF89A9013C4000FEE30000000000000000000BFF7EB3F301F84002FC5",
      INIT_35 => X"C40003F6100000000000000000003FB7FA98F003840007E61000000000000000",
      INIT_36 => X"000000000000AFBFFF9CB043C40003FFC00000000000000000003FB7E99CF043",
      INIT_37 => X"FDC5F089C60001FFE00000000000000000016F3FF7C4F0E9D60001FF60000000",
      INIT_38 => X"E0000000000000000001FFB7F4F4F0F3C60001FFE00000000000000000017FBE",
      INIT_39 => X"0000EFFFFCC0E0FDC6000015C0000000000000000000EFBFF4ED60B9C600001D",
      INIT_3A => X"E600000380000000000000000000EFBFFCC0F0FDC6000005C000000000000000",
      INIT_3B => X"000000000002FFBFFFE860CDE600000380000000000000000000FFBBFDE8E0DD",
      INIT_3C => X"FEE9E0DEB600000000000000000000000003FFBBFEE9E0DFF200000300000000",
      INIT_3D => X"00000000000000000001B7FFFFE8C0DFEE8000000000000000000000000097FF",
      INIT_3E => X"0007AF5FFFE8C9FF7A80000000000000000000000001B7FFFEE4C1FE7A000000",
      INIT_3F => X"BA80000000000000000000000007FF5FFEC8C3FF3B0000000000000000000000",
      INIT_40 => X"000000000007FF7FFEC9C3FFF800000000000000000000000007F77FFEC8C3FF",
      INIT_41 => X"FEE1C7FF7800000000000000000000000004F8FFFEB1C7FFF800000000000000",
      INIT_42 => X"00000000000000000002F9FFFEE787FFF800000000000000000000000005F8FF",
      INIT_43 => X"0001FBFFFE9986D01C00000000000000000000000003FD7EFEF787F77C000000",
      INIT_44 => X"1C00000000000000000000000003FF7FFE9787D01C0000000000000000000000",
      INIT_45 => X"000000000000BBFDFEDF8F5C2C00000000000000000000000002FBFFFE9F8FFC",
      INIT_46 => X"FEBF8B0C0800000000000000000000000000FA7DFFA584320800000000000000",
      INIT_47 => X"00000000000000000000FB7FFE9D0B140A00000000000000000000000000EB7F",
      INIT_48 => X"0000FC9FFFA90F5C1E00000000000000000000000000FB7FFEDB02000A000000",
      INIT_49 => X"1E00000000000000000000000000FEFFFFCB07501E0000000000000000000000",
      INIT_4A => X"000000000000B97EFFD108100E00000000000000000000000000FFFFFFD11400",
      INIT_4B => X"FDC100000600000000000000000000000000F97FFFC100000A00000000000000",
      INIT_4C => X"000000000000000000003DFEFFF100000600000000000000000000000000BDFD",
      INIT_4D => X"00003F7FFFF110000C000000000000000000000000003FFFFFD1080005000000",
      INIT_4E => X"07000000000000000000000000001F7FFEF94000070000000000000000000000",
      INIT_4F => X"0000000000007C7BFEF9040007000000000000000000000000001E7FFEF90000",
      INIT_50 => X"FE68052004000000000000000000000000001F3FFE7918000600000000000000",
      INIT_51 => X"000000000000000000001E3FFE68052004000000000000000000000000002CBF",
      INIT_52 => X"000026FFDE7C468000000000000000000000000000001E3FFE7A05C008000000",
      INIT_53 => X"02000000000000000000000000000E3FFE7C2600020000000000000000000000",
      INIT_54 => X"0000000000001F1FBE7F0D0004000000000000000000000000000E7FFE7C2400",
      INIT_55 => X"FE7F4F8001000000000000000000000000001F3FFE3F09004100000000000000",
      INIT_56 => X"0000000000000000000017CFFE7F8780030000000000000000000000000007AF",
      INIT_57 => X"000003DFFE1FAD80060000000000000000000000000007DFFE1F068083000000",
      INIT_58 => X"06008000000000000000000000000BDFFE2FCF80070000000000000000000000",
      INIT_59 => X"0000000000000BCFFA047F800E000000000000000000000000000BCFFE0FCE00",
      INIT_5A => X"FC02E10000000000000000000000000000000FE6FE06F9000000000000000000",
      INIT_5B => X"0000000000000000000005D7FC40E100000000000000000000000000000005B6",
      INIT_5C => X"000003EFFE70CA00000000000000000000000000000005DFFE40E00008000000",
      INIT_5D => X"000000000000000000000000000003F7FE704800000000000000000000000000",
      INIT_5E => X"00000000000003C3FC384000000000000000000000000000000003F7FE784000",
      INIT_5F => X"F45C0100000000000000000000000000000001D7FC7C01000000000000000000",
      INIT_60 => X"00000000000000000000019EFC7E018100000000000000000000000000000196",
      INIT_61 => X"000000DAFC3FC000000000000000000000000000000001CEFC3F000000000000",
      INIT_62 => X"000000000000000000000000000000D7F03FC004000000000000000000000000",
      INIT_63 => X"000000000000006CD83FE000200000000000000000000000000000EDF83FE000",
      INIT_64 => X"907FF0000000000000000000000000000000004FD83DF0000000000000000000",
      INIT_65 => X"00000000000000000000002CD03FF00000100000000000000000000000000068",
      INIT_66 => X"0000003F203F7A000020000000000000000000000000003C803CF00020000000",
      INIT_67 => X"0000000000000000000000000000001FE03FFA00000000000000000000000000",
      INIT_68 => X"000000000000001FC03FFD800000000000000000000000000000001FE03FFB00",
      INIT_69 => X"001EFF800000000000000000000000000000000B801FFF800000000000000000",
      INIT_6A => X"000000000000000000000000000EFFE000000000000000000000000000000006",
      INIT_6B => X"00000000404FFFB000000000000000000000000000000000001FFFE000000000",
      INIT_6C => X"00000000000000000000000000000000C04FFFF0000000000000000000000000",
      INIT_6D => X"0000000000000000000FFFB000000000000000000000000000000000800FFE7C",
      INIT_6E => X"200FFFE000000000000000000000000000000000000FFFE00000000000000000",
      INIT_6F => X"000000000000000000000001200FFFF800200000000000000000000000000000",
      INIT_70 => X"00000001202DFF7C04000000000000000000000000000001200FFFF800200000",
      INIT_71 => X"00000000000000000000000000000001201DFF7C000000000000000000000000",
      INIT_72 => X"0000000000000001F0264BBE0020000000000000000000000000000160145FF6",
      INIT_73 => X"B0CE095C0000000000147F800000000000000001D05E1B7D00000000000C0C00",
      INIT_74 => X"00038038000000000000000110FE0B7C001000000003C1F00000000000000001",
      INIT_75 => X"00000003196E1D7E001000000002000400000000000000015D7E193C00100000",
      INIT_76 => X"0400000000220003000000000000000381FE903B800000000000000600000000",
      INIT_77 => X"0000000000000003A5FC04F9A000000000220001000000000000000385FC00B1",
      INIT_78 => X"3F3E0C5A00000000008600000000000000000003AFFE4C7E8010000000460000",
      INIT_79 => X"010E0010000000000000000737BE0C7A00000000018E00000000000000000007",
      INIT_7A => X"0000000FBFDC093D80000000020E040000000000000000033BFE0CBD00000000",
      INIT_7B => X"0000000004000000000000000000000EFDFC0ABF800000000600000000000000",
      INIT_7C => X"000000000000000EC77C123C1000000008000000000000000000000EEDEC0ABF",
      INIT_7D => X"EFFC0F3C2000000000003560000000000000000ED7FC9B3E0000000018002040",
      INIT_7E => X"206020310000000000000017D7DC1FBC4000000020602020000000000000001D",
      INIT_7F => X"0000001FD2EE0F244000000020002011000000000000001FC7EC07BC00000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_mydogs_greyscale_2of4_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_mydogs_greyscale_2of4_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_mydogs_greyscale_2of4_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \rom_mydogs_greyscale_2of4_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"55259696AAA55554400000000000000006AAAAAAA6A569AA0000000000000000",
      INIT_01 => X"400000000000000006AAAAAAA6A9696A0000000000000000000000000000025E",
      INIT_02 => X"0AAAA6AAAA65696A0000000000000000000000000000025E55149996AA955554",
      INIT_03 => X"0000000000000000000000000000019A5124A595AAA555544000000000000000",
      INIT_04 => X"0000000000000A5668161599AA95695400000000000000001AAA56AA9A95596A",
      INIT_05 => X"A8150595A995655404000000000000001AAA56AA9A95555A0000000000000000",
      INIT_06 => X"00400000000000006AAA5AAA9A96555A0000000000000000000000000000069A",
      INIT_07 => X"6AAA6AAA9AAA955A00000000000000000000000000000A8AAA195565A5556540",
      INIT_08 => X"000000000000000000000000000009569A155565A99655500000000000000000",
      INIT_09 => X"00000000000019D98A255D56A965A55000000000000000006AAAA9A96AAA9AAA",
      INIT_0A => X"46255755AA6566550000000000000000AAA9A9A96A699AAA0000000000000000",
      INIT_0B => X"0000000000000001AAA9A9A96A959AAA00000000000000000000000000001ADA",
      INIT_0C => X"AAA9A9AAAA956A6A000000000000000000000000000016DB46155755A6655554",
      INIT_0D => X"00000000000000000000000000005796461555D5666659540000000000000001",
      INIT_0E => X"0000000000005A55D61555B666A595540000000000000001AAAAAAA6A956A69A",
      INIT_0F => X"D215557A55AAA6400000000000000002AAAAAAAAA95A569A0000000000000000",
      INIT_10 => X"0000000000000006AAAAAAAAFA5A5A9600000000000000000000000000005E55",
      INIT_11 => X"AAA9AAAABA6A5A9600000000000000000000000000015951E615555E456A6540",
      INIT_12 => X"00000000000000000000000000055951E655542B1556A5404000000000000006",
      INIT_13 => X"0000000000059901A655501A155555400000000000000006AAAAAAAAAAAA9A95",
      INIT_14 => X"A255541A3F959500000000000000000AAAAAA9AAAAAAAAA90000000000000000",
      INIT_15 => X"100000000000000AAAAAAAAAAAAAAAAA00000000000000000000000000155940",
      INIT_16 => X"AAAAAAAAAAAAAAAA00000000000000000000000000556880A255542A6AD56500",
      INIT_17 => X"0000000000000000000000000055AC906255542A5AF56400040000000000000A",
      INIT_18 => X"0000000001555D545255502A9A959555400000000000000AAAAAAEAA6AA6AAAA",
      INIT_19 => X"7255502A9AAD5555000400000000001AAAAAAEA96AA6AAAA0000000000000000",
      INIT_1A => X"000400000000001AAAAA6EAA6AA6AAAA00000000000000000000000005595D54",
      INIT_1B => X"A9AA6AAA5AA5A9AA00000000000000000000000015699D546695502A969E5550",
      INIT_1C => X"00000000000000000000000055AA99546195402A669B8140001400000000001A",
      INIT_1D => X"00000001559A99546051502A9FF56950005000000000001AAAAA6AAA96A9AA6A",
      INIT_1E => X"6055402A97D56A50015000000000001AAA9A5AAA56A9A9AA0000000000000000",
      INIT_1F => X"054000000000002AAAAA5AAA95AAA9AA000000000000000000000001556A5954",
      INIT_20 => X"AAAA5AAAA56AA9AA00000000000000000000000555AA9E146455502A55565A80",
      INIT_21 => X"00000000000000000000001555AA9B14A455502A55568540150000000000002A",
      INIT_22 => X"0000001555AA9B54A055406A55558A55540000000000002AAAAA9AEAA559AAAA",
      INIT_23 => X"A055506A55545A45540000000000002AAAAAA6AAA555A6AA0000000000000000",
      INIT_24 => X"500000000000006AAAAAA6A9A955A6AA000000000000000000000055559A8755",
      INIT_25 => X"AAAAA6AAAA5696AA00000000000000000000005555AA8755601540A955551540",
      INIT_26 => X"0000000000000000000001555AAA9655641440A955551554400000000000006A",
      INIT_27 => X"0000015556A6A5D5941500A955551500000000000000006A5AAAA5AAAA9596AA",
      INIT_28 => X"950540A955551500000000000000006A6AAAA9AA6AAA96AA0000000000000000",
      INIT_29 => X"000000000000006AAAAAA9AA6AA596AA000000000000000000000555555AA5F5",
      INIT_2A => X"AAAAAAAAAAA69AAA000000000000000000001555595AA579950150A555592500",
      INIT_2B => X"000000000000000000001555699AA16ED94550A555591500000040000000006A",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(13 downto 1) => addra(12 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(1 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_mydogs_greyscale_2of4_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_mydogs_greyscale_2of4_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_mydogs_greyscale_2of4_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \rom_mydogs_greyscale_2of4_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000200000000000000000000000000000000000000000",
      INIT_04 => X"0000003000000000000020000000000000000000000000200000000000000000",
      INIT_05 => X"0007E800000000000000000000000010000000000007C0000000000000000000",
      INIT_06 => X"000000000000000000000000000FFD8000000000000000000000000000000000",
      INIT_07 => X"00000000001FFFFE00000000000000000000000000000000001FFF9800000000",
      INIT_08 => X"00000000000000000000000000000000003FFFFE000000000000000000000000",
      INIT_09 => X"0000000000000000002DFFFF00000000000000000000000000000000001FFFFE",
      INIT_0A => X"003F8DFF00000000000000000000000000000000001DDDFF0000000000000000",
      INIT_0B => X"000000000000000000000000007B84DF80000000000000000000000000000000",
      INIT_0C => X"0000000000FF00DFC0000000000000000000000000000000007F849FC0000000",
      INIT_0D => X"E000000000000000000000000000000002FF40DFC00000000000000000000000",
      INIT_0E => X"000000000000000000FE0011E000000000000000000000000000000001FE001B",
      INIT_0F => X"01FF0011E003800000000000000000000000000001FE0009C003000000000000",
      INIT_10 => X"00000000000000000000000003FF0011C0038000000000000000000000000000",
      INIT_11 => X"0000000003DC802BC001C00000000000000000000000000003FF0230E001C000",
      INIT_12 => X"E003C00000000000000000000000000003DD0021C001C0000000000000000000",
      INIT_13 => X"000000000000000183D9002B6003C00000000000000000000000000103DD0023",
      INIT_14 => X"83B307356003000000000000000000000000000103F7821C6003800000000000",
      INIT_15 => X"00000000000000000000000383BF053760010000000000000000000000000003",
      INIT_16 => X"0000007787F1903F7C000400000000000000000000000003837B002D64000800",
      INIT_17 => X"7C0004000000000000000000000000FF87E0803E7C0004000000000000000000",
      INIT_18 => X"00000000000000FF06E080266C000C000000000000000000000000FF07E0803E",
      INIT_19 => X"87E0053C0A0000000000000000000000000000FE86E2002C0000000000000000",
      INIT_1A => X"0000000000000000000000FE87E04514000000000000000000000000000000FE",
      INIT_1B => X"0000004D85E005B8000006800000000000000000000000EC85E0013800000000",
      INIT_1C => X"0000068000000000000000000000001C85E005BC000006800000000000000000",
      INIT_1D => X"00000000000000188DE0071C000003C000000000000000000000001C85E007BC",
      INIT_1E => X"8C000398000001F00000000000000000000000180F600398000001E000000000",
      INIT_1F => X"00000000000000000000001208000718000100F000000000000000000000001A",
      INIT_20 => X"000000528000078C0001001800000000000000000000001208000798000000F0",
      INIT_21 => X"000080380000000000000000000000D280000794000100180000000000000000",
      INIT_22 => X"00000000000000DC800007C4000080380000000000000000000000D6800007C4",
      INIT_23 => X"800007F6000080780000000000000000000000E4880007B60000007800000000",
      INIT_24 => X"0000000000000000000001C0800007FE000080FC0000000000000000000000E0",
      INIT_25 => X"000000D000400FF8000043F8000000000000000000000140008007FE000001FC",
      INIT_26 => X"000043FC0000000000000000000000F100400FF8000043FA0000000000000000",
      INIT_27 => X"000000000000007100B00FF8000043FC00000000000000000000017100B00FF8",
      INIT_28 => X"00001FDC000061BE00000000000000000000017000080FE8000043FC00000000",
      INIT_29 => X"00000000000000000000033040000FF8000063BE000000000000000000000330",
      INIT_2A => X"00000D8000AD1FC80000000400000000000000000000036140221FD800002706",
      INIT_2B => X"00000104000000000000000000000D8000251F8A0000000C0000000000000000",
      INIT_2C => X"0000000000000F80020F17EC000007C4000000000000000000000F00000B1F88",
      INIT_2D => X"0001FFF000000FCE00000000000000000000138000099FF000000FCC00000000",
      INIT_2E => X"0000000000000000000011802001F7F000000FEE000000000000000000001380",
      INIT_2F => X"000000000100D7F0000007E20000000000000000000001800101D7F000000FFE",
      INIT_30 => X"000001CC0000000000000000000000800101E7F0000003AC0000000000000000",
      INIT_31 => X"00000000000000000081EFF8000000E40000000000000000000001A00081EFF8",
      INIT_32 => X"00C0CFE0000000382000000000000000000000800081EFF20000006800000000",
      INIT_33 => X"20000000000000000000408000C0CFE000000038200000000000000000002080",
      INIT_34 => X"0000400003656FEC0000001000000000000000000000400800C0CFE000000038",
      INIT_35 => X"0000000800000000000000000000C04801670FFC000000180000000000000000",
      INIT_36 => X"000000000000504000634FBC0000000000000000000000000000C04802630FBC",
      INIT_37 => X"003A0F36000000000000000000000000000090C0003B0F160000000080000000",
      INIT_38 => X"000000000000000000000048000B0F0C00000000000000000000000000008041",
      INIT_39 => X"00011000003F1F020000000000000000000000000001104000129F0600000000",
      INIT_3A => X"00000000000000000000000000011040003F0F02000000000000000000000000",
      INIT_3B => X"000000000001004000179F120000000000000000000000000001004400171F02",
      INIT_3C => X"00161F010000000000000000000000000000004400161F000000000000000000",
      INIT_3D => X"00000000000000000002480000173F0000000000000000000000000000036800",
      INIT_3E => X"000050A00017360080000000000000000000000000024800001B3E0180000000",
      INIT_3F => X"400000000000000000000000000000A000173C00C00000000000000000000000",
      INIT_40 => X"000000000000008000163C000000000000000000000000000000088000173C00",
      INIT_41 => X"001E380000000000000000000000000000010700004E38000000000000000000",
      INIT_42 => X"0000000000000000000106000018780000000000000000000000000000000700",
      INIT_43 => X"0000040000667900000000000000000000000000000002800008780000000000",
      INIT_44 => X"0000000000000000000000000000008000687800000000000000000000000000",
      INIT_45 => X"0000000000014400002070800000000000000000000000000001040000607000",
      INIT_46 => X"004070F000000000000000000000000000010580005A71CC0000000000000000",
      INIT_47 => X"0000000000000000000104800062F0E800000000000000000000000000011480",
      INIT_48 => X"000003600056F0A0000000000000000000000000000104800024F1FC00000000",
      INIT_49 => X"000000000000000000000000000001000034F080000000000000000000000000",
      INIT_4A => X"0000000000004680002EF00000000000000000000000000000000000002EE000",
      INIT_4B => X"003EF00000000000000000000000000000000680003EF0000000000000000000",
      INIT_4C => X"000000000000000000004200000EF00000000000000000000000000000004200",
      INIT_4D => X"00004080000EE80000000000000000000000000000004000002EF00000000000",
      INIT_4E => X"000000000000000000000000000060800006B800000000000000000000000000",
      INIT_4F => X"00000000000003800006F800000000000000000000000000000061800006F800",
      INIT_50 => X"0015F800000000000000000000000000000020C00006E0000000000000000000",
      INIT_51 => X"0000000000000000000021C00015F80000000000000000000000000000001340",
      INIT_52 => X"000019002001B800000000000000000000000000000021C00005F80000000000",
      INIT_53 => X"000000000000000000000000000011C00001D800000000000000000000000000",
      INIT_54 => X"00000000000000E04000F200000000000000000000000000000011800001DA00",
      INIT_55 => X"0000B000000000000000000000000000000000C00000F6000000000000000000",
      INIT_56 => X"0000000000000000000008300000780000000000000000000000000000001850",
      INIT_57 => X"00000C2000005000000000000000000000000000000008200000F80000000000",
      INIT_58 => X"0000000000000000000000000000042000003000000000000000000000000000",
      INIT_59 => X"0000000000000430000080000000000000000000000000000000043000003000",
      INIT_5A => X"0200000000000000000000000000000000000019000000000000000000000000",
      INIT_5B => X"0000000000000000000002280200000000000000000000000000000000000249",
      INIT_5C => X"0000001000000000000000000000000000000000000002200000000000000000",
      INIT_5D => X"0000000000000000000000000000000800000000000000000000000000000000",
      INIT_5E => X"000000000000003C000000000000000000000000000000000000000800000000",
      INIT_5F => X"0800000000000000000000000000000000000028000000000000000000000000",
      INIT_60 => X"0000000000000000000000610000000000000000000000000000000000000069",
      INIT_61 => X"0000002500000000000000000000000000000000000000310000000000000000",
      INIT_62 => X"0000000000000000000000000000002808000000000000000000000000000000",
      INIT_63 => X"0000000000000013200000000000000000000000000000000000001200000000",
      INIT_64 => X"6000000000000000000000000000000000000030200200000000000000000000",
      INIT_65 => X"0000000000000000000000132000000000000000000000000000000000000017",
      INIT_66 => X"00000000C0008000000000000000000000000000000000037003000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0001000000000000000000000000000000000004000000000000000000000000",
      INIT_6A => X"0000000000000000000000000001000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000020080000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000020080000000000000000000000000",
      INIT_72 => X"00000000000000000001B440000000000000000000000000000000000003A000",
      INIT_73 => X"0001F6A0000000000008000000000000000000000001E4800000000000000000",
      INIT_74 => X"001C7FC000000000000000000001F48000000000001C3E000000000000000000",
      INIT_75 => X"000000000001E28000000000001DFFF800000000000000000001E6C000000000",
      INIT_76 => X"00000000001DFFFC000000000000000000016FC000000000001FFFF800000000",
      INIT_77 => X"00000000000000000003FB0000000000001DFFFE00000000000000000003FF48",
      INIT_78 => X"00C1F3A0000000000079FFFF00000000000000000001B380000000000039FFFF",
      INIT_79 => X"00F1FFEF00000000000000000041F380000000000071FFFF0000000000000000",
      INIT_7A => X"000000004023F6C00000000001F1FBFF00000000000000040401F34000000000",
      INIT_7B => X"0000000003FFFFFF00000000000000010203F5400000000001FFFFFF00000000",
      INIT_7C => X"00000000000000011883EDC00000000007FFFFFF00000000000000011213F540",
      INIT_7D => X"1003F0C0000000001FFFCA9F0000000000000001080364C00000000007FFDFBF",
      INIT_7E => X"1F9FDFCE000000000000000A0023E040000000001F9FDFDF0000000000000002",
      INIT_7F => X"000000020511F0D0000000001FFFDFEE00000000000000021013F84000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_2of4_blk_mem_gen_prim_width is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_mydogs_greyscale_2of4_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end rom_mydogs_greyscale_2of4_blk_mem_gen_prim_width;

architecture STRUCTURE of rom_mydogs_greyscale_2of4_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.rom_mydogs_greyscale_2of4_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_mydogs_greyscale_2of4_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_mydogs_greyscale_2of4_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \rom_mydogs_greyscale_2of4_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \rom_mydogs_greyscale_2of4_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\rom_mydogs_greyscale_2of4_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      DOADO(0) => DOADO(0),
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_mydogs_greyscale_2of4_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_mydogs_greyscale_2of4_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \rom_mydogs_greyscale_2of4_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \rom_mydogs_greyscale_2of4_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\rom_mydogs_greyscale_2of4_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_mydogs_greyscale_2of4_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_mydogs_greyscale_2of4_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \rom_mydogs_greyscale_2of4_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \rom_mydogs_greyscale_2of4_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\rom_mydogs_greyscale_2of4_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1 downto 0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_mydogs_greyscale_2of4_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_mydogs_greyscale_2of4_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \rom_mydogs_greyscale_2of4_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \rom_mydogs_greyscale_2of4_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\rom_mydogs_greyscale_2of4_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_2of4_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_mydogs_greyscale_2of4_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end rom_mydogs_greyscale_2of4_blk_mem_gen_generic_cstr;

architecture STRUCTURE of rom_mydogs_greyscale_2of4_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal ram_douta : STD_LOGIC;
  signal ram_ena_n_0 : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.rom_mydogs_greyscale_2of4_bindec
     port map (
      addra(2 downto 0) => addra(15 downto 13),
      ena => ena,
      ena_array(0) => ena_array(4)
    );
\has_mux_a.A\: entity work.rom_mydogs_greyscale_2of4_blk_mem_gen_mux
     port map (
      DOADO(0) => \ramloop[1].ram.r_n_0\,
      addra(2 downto 0) => addra(15 downto 13),
      clka => clka,
      douta(2 downto 0) => douta(2 downto 0),
      \douta[0]\(0) => ram_douta,
      \douta[1]\(0) => \ramloop[2].ram.r_n_0\,
      \douta[2]\(1) => \ramloop[3].ram.r_n_0\,
      \douta[2]\(0) => \ramloop[3].ram.r_n_1\,
      \douta[2]_0\(0) => \ramloop[4].ram.r_n_0\,
      ena => ena
    );
ram_ena: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => addra(15),
      I1 => ena,
      O => ram_ena_n_0
    );
\ramloop[0].ram.r\: entity work.rom_mydogs_greyscale_2of4_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => ram_douta,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => ram_ena_n_0,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[1].ram.r\: entity work.\rom_mydogs_greyscale_2of4_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOADO(0) => \ramloop[1].ram.r_n_0\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[2].ram.r\: entity work.\rom_mydogs_greyscale_2of4_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => ram_ena_n_0,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[3].ram.r\: entity work.\rom_mydogs_greyscale_2of4_blk_mem_gen_prim_width__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0) => \ramloop[3].ram.r_n_1\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(4)
    );
\ramloop[4].ram.r\: entity work.\rom_mydogs_greyscale_2of4_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => ram_ena_n_0,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_2of4_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_mydogs_greyscale_2of4_blk_mem_gen_top : entity is "blk_mem_gen_top";
end rom_mydogs_greyscale_2of4_blk_mem_gen_top;

architecture STRUCTURE of rom_mydogs_greyscale_2of4_blk_mem_gen_top is
begin
\valid.cstr\: entity work.rom_mydogs_greyscale_2of4_blk_mem_gen_generic_cstr
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(2 downto 0) => douta(2 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.rom_mydogs_greyscale_2of4_blk_mem_gen_top
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(2 downto 0) => douta(2 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 2 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 2 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 2 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 16;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 16;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is "2";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     6.011362 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is "rom_mydogs_greyscale_2of4.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is "rom_mydogs_greyscale_2of4.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 38400;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 38400;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 38400;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 38400;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 : entity is "yes";
end rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4;

architecture STRUCTURE of rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4_synth
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(2 downto 0) => douta(2 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_2of4 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of rom_mydogs_greyscale_2of4 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of rom_mydogs_greyscale_2of4 : entity is "rom_mydogs_greyscale_2of4,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_mydogs_greyscale_2of4 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of rom_mydogs_greyscale_2of4 : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end rom_mydogs_greyscale_2of4;

architecture STRUCTURE of rom_mydogs_greyscale_2of4 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 16;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 16;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "2";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     6.011362 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "rom_mydogs_greyscale_2of4.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "rom_mydogs_greyscale_2of4.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 38400;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 38400;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 3;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 3;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 38400;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 38400;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 3;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 3;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.rom_mydogs_greyscale_2of4_blk_mem_gen_v8_4_4
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => B"0000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(2 downto 0) => B"000",
      dinb(2 downto 0) => B"000",
      douta(2 downto 0) => douta(2 downto 0),
      doutb(2 downto 0) => NLW_U0_doutb_UNCONNECTED(2 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(15 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(15 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(15 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(15 downto 0),
      s_axi_rdata(2 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(2 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(2 downto 0) => B"000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
