INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_4_1/lab2_4_1.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_4_1/lab2_4_1.srcs/sources_1/imports/new/fulladder_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_4_1/lab2_4_1.srcs/sources_1/imports/new/lab2_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_4_1/lab2_4_1.srcs/sim_1/new/lab2_3_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_3_1_tb
