MODULE ww
INPUT
  0, 1, 2;
OUTPUT  3;
STRUCTURE
  4 = not(0);
  5 = not(1);
  6 = not(2);
  7 = not(3);
  3 = ite(0, 1, 2);
  3 = ite(0, 1, 6);
  3 = ite(0, 5, 2);
  3 = ite(0, 5, 6);
  3 = ite(4, 1, 2);
  3 = ite(4, 1, 6);
  3 = ite(4, 5, 2);
  3 = ite(4, 5, 6);
  1 = ite(0, 3, 2);
  1 = ite(0, 3, 6);
  1 = ite(0, 7, 2);
  1 = ite(0, 7, 6);
  1 = ite(4, 3, 2);
  1 = ite(4, 3, 6);
  1 = ite(4, 7, 2);
  1 = ite(4, 7, 6);
  0 = ite(3, 1, 2);
  0 = ite(3, 1, 6);
  0 = ite(3, 5, 2);
  0 = ite(3, 5, 6);
  0 = ite(7, 1, 2);
  0 = ite(7, 1, 6);
  0 = ite(7, 5, 2);
  0 = ite(7, 5, 6);
  2 = ite(0, 1, 3);
  2 = ite(0, 1, 7);
  2 = ite(0, 5, 3);
  2 = ite(0, 5, 7);
  2 = ite(4, 1, 3);
  2 = ite(4, 1, 7);
  2 = ite(4, 5, 3);
  2 = ite(4, 5, 7);
ENDMODULE
