C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula008/a008e_shift_reg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula008/a008e_shift_reg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity a008e_shift_reg
-- Compiling architecture rtl of a008e_shift_reg

} {} {}} C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula009/a009c_timer_proc.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula009/a009c_timer_proc.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity a009c_timer_proc
-- Compiling architecture rtl of a009c_timer_proc

} {} {}} C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula010/a010a_display_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula010/a010a_display_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package display
-- Compiling package body display
-- Loading package display
-- Compiling entity counter
-- Compiling architecture behavioral of counter

} {} {}} C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula009/a009b_timer_tb.vhd {0 {vcom -work work -2002 -explicit -stats=none C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula009/a009b_timer_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity a009b_timer_tb
-- Compiling architecture sim of a009b_timer_tb
** Error: (vcom-11) Could not find work.a18_timer.
** Error (suppressible): C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula009/a009b_timer_tb.vhd(19): (vcom-1195) Cannot find expanded name "work.a18_timer".
** Error: C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula009/a009b_timer_tb.vhd(19): Unknown expanded name.
** Error: C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula009/a009b_timer_tb.vhd(38): VHDL Compiler exiting

} {8.0 9.0 10.0 12.0} {}} C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula008/a008b_flipFlop_tb.vhd {0 {vcom -work work -2002 -explicit -stats=none C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula008/a008b_flipFlop_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity a008b_flipFlop_tb
-- Compiling architecture sim of a008b_flipFlop_tb
** Error: (vcom-11) Could not find work.a17_flipflop.
** Error (suppressible): C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula008/a008b_flipFlop_tb.vhd(21): (vcom-1195) Cannot find expanded name "work.a17_flipFlop".
** Error: C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula008/a008b_flipFlop_tb.vhd(21): Unknown expanded name.
** Error: C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula008/a008b_flipFlop_tb.vhd(45): VHDL Compiler exiting

} {8.0 9.0 10.0 12.0} {}} C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula009/a009e_timer_proc_top.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula009/a009e_timer_proc_top.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity a009e_timer_proc_top
-- Compiling architecture main of a009e_timer_proc_top
-- Loading entity a009d_decod
-- Loading entity a009c_timer_proc

} {} {}} C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula008/a008c_contador.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula008/a008c_contador.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity a008c_contador
-- Compiling architecture rtl of a008c_contador

} {} {}} C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula009/a009f_timer_proc_tb.vhd {0 {vcom -work work -2002 -explicit -stats=none C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula009/a009f_timer_proc_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity a009f_timer_proc_tb
-- Compiling architecture sim of a009f_timer_proc_tb
** Error: (vcom-11) Could not find work.a19_timer.
** Error (suppressible): C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula009/a009f_timer_proc_tb.vhd(19): (vcom-1195) Cannot find expanded name "work.a19_timer".
** Error: C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula009/a009f_timer_proc_tb.vhd(19): Unknown expanded name.
** Error: C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula009/a009f_timer_proc_tb.vhd(38): VHDL Compiler exiting

} {8.0 9.0 10.0 12.0} {}} C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula008/a008f_generic_shift_reg.vhdl {1 {vcom -work work -2002 -explicit -stats=none C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula008/a008f_generic_shift_reg.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity a008f_generic_shift_reg
-- Compiling architecture behavioral of a008f_generic_shift_reg

} {} {}} C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula010/a010b_maquina_estados.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula010/a010b_maquina_estados.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity a010b_maquina_estados
-- Compiling architecture Behavioral of a010b_maquina_estados

} {} {}} C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula009/a009j_vga.vhd {0 {vcom -work work -2002 -explicit -stats=none C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula009/a009j_vga.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity a009j_vga
-- Compiling architecture rtl of a009j_vga
** Error: C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula009/a009j_vga.vhd(105): (vcom-1030) Subprogram "incrementa" signal formal "contador" bounds do not match those of actual.
** Error: C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula009/a009j_vga.vhd(106): (vcom-1030) Subprogram "incrementa" signal formal "contador" bounds do not match those of actual.
** Error: C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula009/a009j_vga.vhd(127): VHDL Compiler exiting

} {9.0 12.0} {}} C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula008/a008d_contador_tb.vhd {0 {vcom -work work -2002 -explicit -stats=none C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula008/a008d_contador_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity a008d_contador_tb
-- Compiling architecture sim of a008d_contador_tb
** Error: (vcom-11) Could not find work.a17b_contador.
** Error (suppressible): C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula008/a008d_contador_tb.vhd(25): (vcom-1195) Cannot find expanded name "work.a17b_contador".
** Error: C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula008/a008d_contador_tb.vhd(25): Unknown expanded name.
** Error: C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula008/a008d_contador_tb.vhd(39): VHDL Compiler exiting

} {9.0 10.0 11.0 13.0} {}} C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula009/a009a_timer.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula009/a009a_timer.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity a009a_timer
-- Compiling architecture rtl of a009a_timer

} {} {}} C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula009/a009d_decod.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula009/a009d_decod.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity a009d_decod
-- Compiling architecture rtl of a009d_decod

} {} {}} C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula008/a008a_flipFlop.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/fpfir/OneDrive/Documentos/GitHub/turma2022-2_vhdl/Aulas/Aula008/a008a_flipFlop.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity a008a_flipFlop
-- Compiling architecture rtl of a008a_flipFlop

} {} {}}
