// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_process_ipv4_512_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        s_axis_rx_data_internal_dout,
        s_axis_rx_data_internal_num_data_valid,
        s_axis_rx_data_internal_fifo_cap,
        s_axis_rx_data_internal_empty_n,
        s_axis_rx_data_internal_read,
        rx_process2dropFifo_din,
        rx_process2dropFifo_num_data_valid,
        rx_process2dropFifo_fifo_cap,
        rx_process2dropFifo_full_n,
        rx_process2dropFifo_write,
        rx_process2dropLengthFifo_din,
        rx_process2dropLengthFifo_num_data_valid,
        rx_process2dropLengthFifo_fifo_cap,
        rx_process2dropLengthFifo_full_n,
        rx_process2dropLengthFifo_write,
        rx_ip2udpMetaFifo_din,
        rx_ip2udpMetaFifo_num_data_valid,
        rx_ip2udpMetaFifo_fifo_cap,
        rx_ip2udpMetaFifo_full_n,
        rx_ip2udpMetaFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [1023:0] s_axis_rx_data_internal_dout;
input  [1:0] s_axis_rx_data_internal_num_data_valid;
input  [1:0] s_axis_rx_data_internal_fifo_cap;
input   s_axis_rx_data_internal_empty_n;
output   s_axis_rx_data_internal_read;
output  [1023:0] rx_process2dropFifo_din;
input  [3:0] rx_process2dropFifo_num_data_valid;
input  [3:0] rx_process2dropFifo_fifo_cap;
input   rx_process2dropFifo_full_n;
output   rx_process2dropFifo_write;
output  [3:0] rx_process2dropLengthFifo_din;
input  [1:0] rx_process2dropLengthFifo_num_data_valid;
input  [1:0] rx_process2dropLengthFifo_fifo_cap;
input   rx_process2dropLengthFifo_full_n;
output   rx_process2dropLengthFifo_write;
output  [63:0] rx_ip2udpMetaFifo_din;
input  [1:0] rx_ip2udpMetaFifo_num_data_valid;
input  [1:0] rx_ip2udpMetaFifo_fifo_cap;
input   rx_ip2udpMetaFifo_full_n;
output   rx_ip2udpMetaFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg s_axis_rx_data_internal_read;
reg rx_process2dropFifo_write;
reg rx_process2dropLengthFifo_write;
reg rx_ip2udpMetaFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_72_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_i_reg_291;
reg   [0:0] metaWritten_3_load_reg_313;
reg    ap_predicate_op55_write_state2;
reg    ap_predicate_op61_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] header_ready;
reg   [15:0] header_idx;
reg   [159:0] header_header_V;
reg   [0:0] metaWritten_3;
reg    s_axis_rx_data_internal_blk_n;
wire    ap_block_pp0_stage0;
reg    rx_process2dropFifo_blk_n;
reg    rx_process2dropLengthFifo_blk_n;
reg    rx_ip2udpMetaFifo_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [1023:0] s_axis_rx_data_internal_read_reg_295;
wire   [127:0] trunc_ln55_fu_168_p1;
wire   [127:0] trunc_ln368_fu_183_p1;
wire   [0:0] header_ready_load_load_fu_156_p1;
wire   [0:0] metaWritten_3_load_load_fu_193_p1;
reg   [0:0] ap_phi_mux_header_ready_flag_0_i_phi_fu_110_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_header_ready_flag_0_i_reg_107;
reg   [15:0] ap_phi_mux_header_idx_new_0_i_phi_fu_121_p4;
wire   [15:0] add_ln67_fu_176_p2;
wire   [15:0] ap_phi_reg_pp0_iter0_header_idx_new_0_i_reg_118;
reg   [0:0] ap_phi_mux_metaWritten_5_flag_0_i_phi_fu_131_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_metaWritten_5_flag_0_i_reg_128;
wire   [127:0] ap_phi_reg_pp0_iter0_p_Val2_35_in_i_in_reg_139;
reg   [127:0] ap_phi_reg_pp0_iter1_p_Val2_35_in_i_in_reg_139;
wire   [0:0] xor_ln63_fu_203_p2;
wire   [0:0] or_ln63_fu_197_p2;
wire   [15:0] select_ln63_fu_209_p3;
wire   [159:0] tmp_fu_172_p1;
wire   [0:0] or_ln63_1_fu_217_p2;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] currWord_last_V_fu_148_p3;
wire   [7:0] tmp_182_i_fu_266_p4;
wire   [7:0] tmp_181_i_fu_256_p4;
wire   [31:0] tmp_180_i_fu_246_p4;
wire   [47:0] tmp_300_i_fu_276_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_143;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 header_ready = 1'd0;
#0 header_idx = 16'd0;
#0 header_header_V = 160'd1180591620717411303493;
#0 metaWritten_3 = 1'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_143)) begin
        if (((tmp_i_nbreadreq_fu_72_p3 == 1'd1) & (header_ready_load_load_fu_156_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_Val2_35_in_i_in_reg_139 <= trunc_ln368_fu_183_p1;
        end else if (((tmp_i_nbreadreq_fu_72_p3 == 1'd1) & (header_ready_load_load_fu_156_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_p_Val2_35_in_i_in_reg_139 <= trunc_ln55_fu_168_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_Val2_35_in_i_in_reg_139 <= ap_phi_reg_pp0_iter0_p_Val2_35_in_i_in_reg_139;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_72_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (header_ready_load_load_fu_156_p1 == 1'd0))) begin
        header_header_V <= tmp_fu_172_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_72_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln63_fu_197_p2 == 1'd1))) begin
        header_idx <= select_ln63_fu_209_p3;
        header_ready <= xor_ln63_fu_203_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_72_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln63_1_fu_217_p2 == 1'd1))) begin
        metaWritten_3 <= xor_ln63_fu_203_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_72_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        metaWritten_3_load_reg_313 <= metaWritten_3;
        s_axis_rx_data_internal_read_reg_295 <= s_axis_rx_data_internal_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_reg_291 <= tmp_i_nbreadreq_fu_72_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_nbreadreq_fu_72_p3 == 1'd1) & (header_ready_load_load_fu_156_p1 == 1'd0))) begin
        ap_phi_mux_header_idx_new_0_i_phi_fu_121_p4 = add_ln67_fu_176_p2;
    end else begin
        ap_phi_mux_header_idx_new_0_i_phi_fu_121_p4 = ap_phi_reg_pp0_iter0_header_idx_new_0_i_reg_118;
    end
end

always @ (*) begin
    if ((tmp_i_nbreadreq_fu_72_p3 == 1'd1)) begin
        if ((header_ready_load_load_fu_156_p1 == 1'd0)) begin
            ap_phi_mux_header_ready_flag_0_i_phi_fu_110_p4 = 1'd1;
        end else if ((header_ready_load_load_fu_156_p1 == 1'd1)) begin
            ap_phi_mux_header_ready_flag_0_i_phi_fu_110_p4 = 1'd0;
        end else begin
            ap_phi_mux_header_ready_flag_0_i_phi_fu_110_p4 = ap_phi_reg_pp0_iter0_header_ready_flag_0_i_reg_107;
        end
    end else begin
        ap_phi_mux_header_ready_flag_0_i_phi_fu_110_p4 = ap_phi_reg_pp0_iter0_header_ready_flag_0_i_reg_107;
    end
end

always @ (*) begin
    if ((tmp_i_nbreadreq_fu_72_p3 == 1'd1)) begin
        if ((metaWritten_3_load_load_fu_193_p1 == 1'd0)) begin
            ap_phi_mux_metaWritten_5_flag_0_i_phi_fu_131_p4 = 1'd1;
        end else if ((metaWritten_3_load_load_fu_193_p1 == 1'd1)) begin
            ap_phi_mux_metaWritten_5_flag_0_i_phi_fu_131_p4 = 1'd0;
        end else begin
            ap_phi_mux_metaWritten_5_flag_0_i_phi_fu_131_p4 = ap_phi_reg_pp0_iter0_metaWritten_5_flag_0_i_reg_128;
        end
    end else begin
        ap_phi_mux_metaWritten_5_flag_0_i_phi_fu_131_p4 = ap_phi_reg_pp0_iter0_metaWritten_5_flag_0_i_reg_128;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op61_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_ip2udpMetaFifo_blk_n = rx_ip2udpMetaFifo_full_n;
    end else begin
        rx_ip2udpMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op61_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_ip2udpMetaFifo_write = 1'b1;
    end else begin
        rx_ip2udpMetaFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_i_reg_291 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_process2dropFifo_blk_n = rx_process2dropFifo_full_n;
    end else begin
        rx_process2dropFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_291 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_process2dropFifo_write = 1'b1;
    end else begin
        rx_process2dropFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op55_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_process2dropLengthFifo_blk_n = rx_process2dropLengthFifo_full_n;
    end else begin
        rx_process2dropLengthFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op55_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_process2dropLengthFifo_write = 1'b1;
    end else begin
        rx_process2dropLengthFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_72_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        s_axis_rx_data_internal_blk_n = s_axis_rx_data_internal_empty_n;
    end else begin
        s_axis_rx_data_internal_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_72_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        s_axis_rx_data_internal_read = 1'b1;
    end else begin
        s_axis_rx_data_internal_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln67_fu_176_p2 = (header_idx + 16'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op61_write_state2 == 1'b1) & (rx_ip2udpMetaFifo_full_n == 1'b0)) | ((ap_predicate_op55_write_state2 == 1'b1) & (rx_process2dropLengthFifo_full_n == 1'b0)) | ((tmp_i_reg_291 == 1'd1) & (rx_process2dropFifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_72_p3 == 1'd1) & (s_axis_rx_data_internal_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op61_write_state2 == 1'b1) & (rx_ip2udpMetaFifo_full_n == 1'b0)) | ((ap_predicate_op55_write_state2 == 1'b1) & (rx_process2dropLengthFifo_full_n == 1'b0)) | ((tmp_i_reg_291 == 1'd1) & (rx_process2dropFifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_72_p3 == 1'd1) & (s_axis_rx_data_internal_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op61_write_state2 == 1'b1) & (rx_ip2udpMetaFifo_full_n == 1'b0)) | ((ap_predicate_op55_write_state2 == 1'b1) & (rx_process2dropLengthFifo_full_n == 1'b0)) | ((tmp_i_reg_291 == 1'd1) & (rx_process2dropFifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_72_p3 == 1'd1) & (s_axis_rx_data_internal_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_72_p3 == 1'd1) & (s_axis_rx_data_internal_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((ap_predicate_op61_write_state2 == 1'b1) & (rx_ip2udpMetaFifo_full_n == 1'b0)) | ((ap_predicate_op55_write_state2 == 1'b1) & (rx_process2dropLengthFifo_full_n == 1'b0)) | ((tmp_i_reg_291 == 1'd1) & (rx_process2dropFifo_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_143 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_header_idx_new_0_i_reg_118 = 'bx;

assign ap_phi_reg_pp0_iter0_header_ready_flag_0_i_reg_107 = 'bx;

assign ap_phi_reg_pp0_iter0_metaWritten_5_flag_0_i_reg_128 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_35_in_i_in_reg_139 = 'bx;

always @ (*) begin
    ap_predicate_op55_write_state2 = ((metaWritten_3_load_reg_313 == 1'd0) & (tmp_i_reg_291 == 1'd1));
end

always @ (*) begin
    ap_predicate_op61_write_state2 = ((metaWritten_3_load_reg_313 == 1'd0) & (tmp_i_reg_291 == 1'd1));
end

assign currWord_last_V_fu_148_p3 = s_axis_rx_data_internal_dout[1024'd576];

assign header_ready_load_load_fu_156_p1 = header_ready;

assign metaWritten_3_load_load_fu_193_p1 = metaWritten_3;

assign or_ln63_1_fu_217_p2 = (currWord_last_V_fu_148_p3 | ap_phi_mux_metaWritten_5_flag_0_i_phi_fu_131_p4);

assign or_ln63_fu_197_p2 = (currWord_last_V_fu_148_p3 | ap_phi_mux_header_ready_flag_0_i_phi_fu_110_p4);

assign rx_ip2udpMetaFifo_din = tmp_300_i_fu_276_p4;

assign rx_process2dropFifo_din = s_axis_rx_data_internal_read_reg_295;

assign rx_process2dropLengthFifo_din = ap_phi_reg_pp0_iter1_p_Val2_35_in_i_in_reg_139[3:0];

assign select_ln63_fu_209_p3 = ((currWord_last_V_fu_148_p3[0:0] == 1'b1) ? 16'd0 : ap_phi_mux_header_idx_new_0_i_phi_fu_121_p4);

assign tmp_180_i_fu_246_p4 = {{ap_phi_reg_pp0_iter1_p_Val2_35_in_i_in_reg_139[127:96]}};

assign tmp_181_i_fu_256_p4 = {{ap_phi_reg_pp0_iter1_p_Val2_35_in_i_in_reg_139[31:24]}};

assign tmp_182_i_fu_266_p4 = {{ap_phi_reg_pp0_iter1_p_Val2_35_in_i_in_reg_139[23:16]}};

assign tmp_300_i_fu_276_p4 = {{{tmp_182_i_fu_266_p4}, {tmp_181_i_fu_256_p4}}, {tmp_180_i_fu_246_p4}};

assign tmp_fu_172_p1 = s_axis_rx_data_internal_dout[159:0];

assign tmp_i_nbreadreq_fu_72_p3 = s_axis_rx_data_internal_empty_n;

assign trunc_ln368_fu_183_p1 = s_axis_rx_data_internal_dout[127:0];

assign trunc_ln55_fu_168_p1 = header_header_V[127:0];

assign xor_ln63_fu_203_p2 = (currWord_last_V_fu_148_p3 ^ 1'd1);

endmodule //rocev2_top_process_ipv4_512_s
