<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcu280-fsvh2892-2L-e</Part>
        <TopModelName>forward</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.812</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>29109455</Best-caseLatency>
            <Average-caseLatency>29109455</Average-caseLatency>
            <Worst-caseLatency>29109455</Worst-caseLatency>
            <Best-caseRealTimeLatency>96.934 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>96.934 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>96.934 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>28901391</DataflowPipelineThroughput>
            <Interval-min>28901391</Interval-min>
            <Interval-max>28901391</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>src/ResidualBlock.cpp:23</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>620</BRAM_18K>
            <DSP>20</DSP>
            <FF>4828</FF>
            <LUT>6943</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>v0_address0</name>
            <Object>v0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_ce0</name>
            <Object>v0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_d0</name>
            <Object>v0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_q0</name>
            <Object>v0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_we0</name>
            <Object>v0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_address1</name>
            <Object>v0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_ce1</name>
            <Object>v0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_d1</name>
            <Object>v0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_q1</name>
            <Object>v0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_we1</name>
            <Object>v0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_address0</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_ce0</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_d0</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_q0</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_we0</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_address1</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_ce1</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_d1</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_q1</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_we1</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_address0</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_ce0</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_d0</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_q0</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_we0</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_address1</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_ce1</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_d1</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_q1</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_we1</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_address0</name>
            <Object>v3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_ce0</name>
            <Object>v3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_d0</name>
            <Object>v3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_q0</name>
            <Object>v3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_we0</name>
            <Object>v3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_address1</name>
            <Object>v3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_ce1</name>
            <Object>v3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_d1</name>
            <Object>v3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_q1</name>
            <Object>v3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_we1</name>
            <Object>v3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>forward</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>Loop_loop0_proc_U0</InstName>
                    <ModuleName>Loop_loop0_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>86</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Loop_loop0_proc_Pipeline_loop0_loop1_loop2_fu_24</InstName>
                            <ModuleName>Loop_loop0_proc_Pipeline_loop0_loop1_loop2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>24</ID>
                            <BindInstances>add_ln25_1_fu_118_p2 add_ln25_fu_136_p2 add_ln26_fu_182_p2 mul_5ns_7ns_11_1_1_U1 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U2 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U2 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U2 add_ln27_fu_220_p2 add_ln26_1_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Loop_loop0_proc_Pipeline_loop3_loop4_loop5_fu_30</InstName>
                            <ModuleName>Loop_loop0_proc_Pipeline_loop3_loop4_loop5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>30</ID>
                            <BindInstances>add_ln34_1_fu_154_p2 add_ln34_fu_172_p2 indvars_iv_next18318_fu_192_p2 indvars_iv_next183_dup_fu_232_p2 indvars_iv_next183_mid1_fu_252_p2 mul_5ns_7ns_11_1_1_U6 sub_ln39_fu_351_p2 add_ln39_fu_364_p2 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U7 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U7 add_ln40_fu_284_p2 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U7 add_ln35_fu_290_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>Loop_loop6_proc1_U0</InstName>
                    <ModuleName>Loop_loop6_proc1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>94</ID>
                    <BindInstances>v12_U add_ln47_1_fu_331_p2 add_ln47_fu_346_p2 add_ln48_fu_781_p2 add_ln49_fu_1034_p2 add_ln50_fu_542_p2 add_ln51_fu_806_p2 empty_34_fu_1074_p2 empty_35_fu_1087_p2 mul_5ns_7ns_11_1_1_U14 add_ln56_fu_848_p2 empty_39_fu_896_p2 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U15 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U15 add_ln55_fu_1136_p2 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U15 fmul_32ns_32ns_32_4_max_dsp_1_U13 fadd_32ns_32ns_32_5_no_dsp_1_U12 add_ln52_fu_960_p2 add_ln51_1_fu_682_p2 add_ln50_1_fu_696_p2 add_ln49_1_fu_710_p2 add_ln48_1_fu_724_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Loop_loop12_proc2_U0</InstName>
                    <ModuleName>Loop_loop12_proc2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>102</ID>
                    <BindInstances>add_ln76_fu_81_p2 fmul_32ns_32ns_32_4_max_dsp_1_U22</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Loop_loop15_proc3_U0</InstName>
                    <ModuleName>Loop_loop15_proc3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>108</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Loop_loop15_proc3_Pipeline_loop15_loop16_loop17_fu_20</InstName>
                            <ModuleName>Loop_loop15_proc3_Pipeline_loop15_loop16_loop17</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>20</ID>
                            <BindInstances>add_ln94_1_fu_118_p2 add_ln94_fu_136_p2 add_ln95_fu_182_p2 mul_5ns_7ns_11_1_1_U27 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U28 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U28 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U28 add_ln96_fu_220_p2 add_ln95_1_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Loop_loop15_proc3_Pipeline_loop18_loop19_loop20_fu_26</InstName>
                            <ModuleName>Loop_loop15_proc3_Pipeline_loop18_loop19_loop20</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>26</ID>
                            <BindInstances>add_ln103_1_fu_133_p2 add_ln103_fu_151_p2 indvars_iv_next13923_fu_171_p2 indvars_iv_next139_dup_fu_211_p2 indvars_iv_next139_mid1_fu_217_p2 mul_5ns_7ns_11_1_1_U30 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U31 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U31 add_ln109_2_fu_249_p2 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U31 add_ln104_fu_269_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>Loop_loop21_proc4_U0</InstName>
                    <ModuleName>Loop_loop21_proc4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>114</ID>
                    <BindInstances>v46_U add_ln116_1_fu_331_p2 add_ln116_fu_346_p2 add_ln117_fu_781_p2 add_ln118_fu_1034_p2 add_ln119_fu_542_p2 add_ln120_fu_806_p2 empty_40_fu_1074_p2 empty_41_fu_1087_p2 mul_5ns_7ns_11_1_1_U38 add_ln125_fu_848_p2 empty_45_fu_896_p2 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U39 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U39 add_ln124_fu_1136_p2 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U39 fmul_32ns_32ns_32_4_max_dsp_1_U37 fadd_32ns_32ns_32_5_no_dsp_1_U36 add_ln121_fu_960_p2 add_ln120_1_fu_682_p2 add_ln119_1_fu_696_p2 add_ln118_1_fu_710_p2 add_ln117_1_fu_724_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Loop_loop27_proc5_U0</InstName>
                    <ModuleName>Loop_loop27_proc5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>122</ID>
                    <BindInstances>add_ln145_1_fu_178_p2 add_ln145_fu_201_p2 add_ln146_fu_247_p2 sub_ln151_fu_341_p2 add_ln151_fu_354_p2 fmul_32ns_32ns_32_4_max_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U43 add_ln147_fu_279_p2 add_ln146_1_fu_285_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Loop_loop30_proc6_U0</InstName>
                    <ModuleName>Loop_loop30_proc6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>130</ID>
                    <BindInstances>add_ln164_1_fu_139_p2 add_ln164_fu_157_p2 add_ln165_fu_203_p2 sub_ln170_fu_298_p2 add_ln170_fu_311_p2 add_ln166_fu_231_p2 add_ln165_1_fu_237_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>v4_U v13_U v26_U v38_U v47_U v60_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Loop_loop0_proc_Pipeline_loop0_loop1_loop2</Name>
            <Loops>
                <loop0_loop1_loop2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.692</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>53829</Best-caseLatency>
                    <Average-caseLatency>53829</Average-caseLatency>
                    <Worst-caseLatency>53829</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.179 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.179 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.179 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>53829</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop0_loop1_loop2>
                        <Name>loop0_loop1_loop2</Name>
                        <Slack>2.43</Slack>
                        <TripCount>53824</TripCount>
                        <Latency>53827</Latency>
                        <AbsoluteTimeLatency>0.179 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop0_loop1_loop2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/ResidualBlock.cpp:27</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop0_loop1_loop2>
                            <Name>loop0_loop1_loop2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/ResidualBlock.cpp:25</SourceLocation>
                        </loop0_loop1_loop2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>142</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>315</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_1_fu_118_p2" SOURCE="src/ResidualBlock.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_136_p2" SOURCE="src/ResidualBlock.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_182_p2" SOURCE="src/ResidualBlock.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U1" SOURCE="src/ResidualBlock.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U2" SOURCE="src/ResidualBlock.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop0_loop1_loop2" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U2" SOURCE="src/ResidualBlock.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U2" SOURCE="src/ResidualBlock.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_220_p2" SOURCE="src/ResidualBlock.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_1_fu_226_p2" SOURCE="src/ResidualBlock.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_loop0_proc_Pipeline_loop3_loop4_loop5</Name>
            <Loops>
                <loop3_loop4_loop5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.692</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>50181</Best-caseLatency>
                    <Average-caseLatency>50181</Average-caseLatency>
                    <Worst-caseLatency>50181</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.167 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.167 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.167 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>50181</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop3_loop4_loop5>
                        <Name>loop3_loop4_loop5</Name>
                        <Slack>2.43</Slack>
                        <TripCount>50176</TripCount>
                        <Latency>50179</Latency>
                        <AbsoluteTimeLatency>0.167 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop3_loop4_loop5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/ResidualBlock.cpp:36</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop3_loop4_loop5>
                            <Name>loop3_loop4_loop5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/ResidualBlock.cpp:34</SourceLocation>
                        </loop3_loop4_loop5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>207</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>424</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop3_loop4_loop5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_1_fu_154_p2" SOURCE="src/ResidualBlock.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop3_loop4_loop5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_172_p2" SOURCE="src/ResidualBlock.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop3_loop4_loop5" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next18318_fu_192_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next18318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop3_loop4_loop5" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next183_dup_fu_232_p2" SOURCE="src/ResidualBlock.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next183_dup"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop3_loop4_loop5" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next183_mid1_fu_252_p2" SOURCE="src/ResidualBlock.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next183_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop3_loop4_loop5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U6" SOURCE="src/ResidualBlock.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop3_loop4_loop5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln39_fu_351_p2" SOURCE="src/ResidualBlock.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop3_loop4_loop5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_364_p2" SOURCE="src/ResidualBlock.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop3_loop4_loop5" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U7" SOURCE="src/ResidualBlock.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop3_loop4_loop5" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U7" SOURCE="src/ResidualBlock.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop3_loop4_loop5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_284_p2" SOURCE="src/ResidualBlock.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop3_loop4_loop5" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U7" SOURCE="src/ResidualBlock.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop3_loop4_loop5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_290_p2" SOURCE="src/ResidualBlock.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_loop0_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.692</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>104013</Best-caseLatency>
                    <Average-caseLatency>104013</Average-caseLatency>
                    <Worst-caseLatency>104013</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.346 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.346 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.346 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>104013</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>356</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>832</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Loop_loop6_proc1</Name>
            <Loops>
                <loop6_loop7_loop8_loop9_loop10_loop11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.697</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28901390</Best-caseLatency>
                    <Average-caseLatency>28901390</Average-caseLatency>
                    <Worst-caseLatency>28901390</Worst-caseLatency>
                    <Best-caseRealTimeLatency>96.242 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>96.242 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>96.242 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28901390</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop6_loop7_loop8_loop9_loop10_loop11>
                        <Name>loop6_loop7_loop8_loop9_loop10_loop11</Name>
                        <Slack>2.43</Slack>
                        <TripCount>7225344</TripCount>
                        <Latency>28901388</Latency>
                        <AbsoluteTimeLatency>96.242 ms</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop6_loop7_loop8_loop9_loop10_loop11>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/ResidualBlock.cpp:52</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop6_loop7_loop8_loop9_loop10_loop11>
                            <Name>loop6_loop7_loop8_loop9_loop10_loop11</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>src/ResidualBlock.cpp:50</SourceLocation>
                        </loop6_loop7_loop8_loop9_loop10_loop11>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>98</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1289</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1838</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="98" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v12_U" SOURCE="src/ResidualBlock.cpp:44" STORAGESIZE="32 50176 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_1_fu_331_p2" SOURCE="src/ResidualBlock.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_346_p2" SOURCE="src/ResidualBlock.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_781_p2" SOURCE="src/ResidualBlock.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_1034_p2" SOURCE="src/ResidualBlock.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_542_p2" SOURCE="src/ResidualBlock.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_806_p2" SOURCE="src/ResidualBlock.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="sub" PRAGMA="" RTLNAME="empty_34_fu_1074_p2" SOURCE="src/ResidualBlock.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="empty_35_fu_1087_p2" SOURCE="src/ResidualBlock.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U14" SOURCE="src/ResidualBlock.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_848_p2" SOURCE="src/ResidualBlock.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="empty_39_fu_896_p2" SOURCE="src/ResidualBlock.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U15" SOURCE="src/ResidualBlock.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U15" SOURCE="src/ResidualBlock.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_1136_p2" SOURCE="src/ResidualBlock.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U15" SOURCE="src/ResidualBlock.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U13" SOURCE="src/ResidualBlock.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="v23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U12" SOURCE="src/ResidualBlock.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="v24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_960_p2" SOURCE="src/ResidualBlock.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_1_fu_682_p2" SOURCE="src/ResidualBlock.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_1_fu_696_p2" SOURCE="src/ResidualBlock.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_1_fu_710_p2" SOURCE="src/ResidualBlock.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_1_fu_724_p2" SOURCE="src/ResidualBlock.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_loop12_proc2</Name>
            <Loops>
                <loop12_loop13_loop14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.322</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>50185</Best-caseLatency>
                    <Average-caseLatency>50185</Average-caseLatency>
                    <Worst-caseLatency>50185</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.167 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.167 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.167 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>50185</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop12_loop13_loop14>
                        <Name>loop12_loop13_loop14</Name>
                        <Slack>2.43</Slack>
                        <TripCount>50176</TripCount>
                        <Latency>50183</Latency>
                        <AbsoluteTimeLatency>0.167 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop12_loop13_loop14>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/ResidualBlock.cpp:76</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop12_loop13_loop14>
                            <Name>loop12_loop13_loop14</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/ResidualBlock.cpp:76</SourceLocation>
                        </loop12_loop13_loop14>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>305</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_81_p2" SOURCE="src/ResidualBlock.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop12_loop13_loop14" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U22" SOURCE="src/ResidualBlock.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="v34"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_loop15_proc3_Pipeline_loop15_loop16_loop17</Name>
            <Loops>
                <loop15_loop16_loop17/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.692</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>53829</Best-caseLatency>
                    <Average-caseLatency>53829</Average-caseLatency>
                    <Worst-caseLatency>53829</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.179 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.179 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.179 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>53829</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop15_loop16_loop17>
                        <Name>loop15_loop16_loop17</Name>
                        <Slack>2.43</Slack>
                        <TripCount>53824</TripCount>
                        <Latency>53827</Latency>
                        <AbsoluteTimeLatency>0.179 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop15_loop16_loop17>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/ResidualBlock.cpp:96</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop15_loop16_loop17>
                            <Name>loop15_loop16_loop17</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/ResidualBlock.cpp:94</SourceLocation>
                        </loop15_loop16_loop17>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>142</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>315</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_1_fu_118_p2" SOURCE="src/ResidualBlock.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln94_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_136_p2" SOURCE="src/ResidualBlock.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_182_p2" SOURCE="src/ResidualBlock.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop15_loop16_loop17" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U27" SOURCE="src/ResidualBlock.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U28" SOURCE="src/ResidualBlock.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop15_loop16_loop17" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U28" SOURCE="src/ResidualBlock.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U28" SOURCE="src/ResidualBlock.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_220_p2" SOURCE="src/ResidualBlock.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_1_fu_226_p2" SOURCE="src/ResidualBlock.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln95_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_loop15_proc3_Pipeline_loop18_loop19_loop20</Name>
            <Loops>
                <loop18_loop19_loop20/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.692</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>50181</Best-caseLatency>
                    <Average-caseLatency>50181</Average-caseLatency>
                    <Worst-caseLatency>50181</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.167 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.167 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.167 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>50181</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop18_loop19_loop20>
                        <Name>loop18_loop19_loop20</Name>
                        <Slack>2.43</Slack>
                        <TripCount>50176</TripCount>
                        <Latency>50179</Latency>
                        <AbsoluteTimeLatency>0.167 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop18_loop19_loop20>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/ResidualBlock.cpp:105</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop18_loop19_loop20>
                            <Name>loop18_loop19_loop20</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/ResidualBlock.cpp:103</SourceLocation>
                        </loop18_loop19_loop20>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>174</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>364</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_1_fu_133_p2" SOURCE="src/ResidualBlock.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_151_p2" SOURCE="src/ResidualBlock.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next13923_fu_171_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next13923"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next139_dup_fu_211_p2" SOURCE="src/ResidualBlock.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next139_dup"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next139_mid1_fu_217_p2" SOURCE="src/ResidualBlock.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next139_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U30" SOURCE="src/ResidualBlock.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop18_loop19_loop20" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U31" SOURCE="src/ResidualBlock.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop18_loop19_loop20" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U31" SOURCE="src/ResidualBlock.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_2_fu_249_p2" SOURCE="src/ResidualBlock.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop18_loop19_loop20" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U31" SOURCE="src/ResidualBlock.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_269_p2" SOURCE="src/ResidualBlock.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_loop15_proc3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.692</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>104013</Best-caseLatency>
                    <Average-caseLatency>104013</Average-caseLatency>
                    <Worst-caseLatency>104013</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.346 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.346 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.346 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>104013</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>323</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>781</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Loop_loop21_proc4</Name>
            <Loops>
                <loop21_loop22_loop23_loop24_loop25_loop26/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.697</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28901390</Best-caseLatency>
                    <Average-caseLatency>28901390</Average-caseLatency>
                    <Worst-caseLatency>28901390</Worst-caseLatency>
                    <Best-caseRealTimeLatency>96.242 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>96.242 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>96.242 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28901390</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop21_loop22_loop23_loop24_loop25_loop26>
                        <Name>loop21_loop22_loop23_loop24_loop25_loop26</Name>
                        <Slack>2.43</Slack>
                        <TripCount>7225344</TripCount>
                        <Latency>28901388</Latency>
                        <AbsoluteTimeLatency>96.242 ms</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop21_loop22_loop23_loop24_loop25_loop26>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/ResidualBlock.cpp:121</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop21_loop22_loop23_loop24_loop25_loop26>
                            <Name>loop21_loop22_loop23_loop24_loop25_loop26</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>src/ResidualBlock.cpp:119</SourceLocation>
                        </loop21_loop22_loop23_loop24_loop25_loop26>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>98</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1288</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1829</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="98" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v46_U" SOURCE="src/ResidualBlock.cpp:113" STORAGESIZE="32 50176 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_1_fu_331_p2" SOURCE="src/ResidualBlock.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_346_p2" SOURCE="src/ResidualBlock.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_781_p2" SOURCE="src/ResidualBlock.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_1034_p2" SOURCE="src/ResidualBlock.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_542_p2" SOURCE="src/ResidualBlock.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_806_p2" SOURCE="src/ResidualBlock.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="sub" PRAGMA="" RTLNAME="empty_40_fu_1074_p2" SOURCE="src/ResidualBlock.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="empty_41_fu_1087_p2" SOURCE="src/ResidualBlock.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U38" SOURCE="src/ResidualBlock.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_fu_848_p2" SOURCE="src/ResidualBlock.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="empty_45_fu_896_p2" SOURCE="src/ResidualBlock.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U39" SOURCE="src/ResidualBlock.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln124_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U39" SOURCE="src/ResidualBlock.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_1136_p2" SOURCE="src/ResidualBlock.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U39" SOURCE="src/ResidualBlock.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln124_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U37" SOURCE="src/ResidualBlock.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="v57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U36" SOURCE="src/ResidualBlock.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="v58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_960_p2" SOURCE="src/ResidualBlock.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_1_fu_682_p2" SOURCE="src/ResidualBlock.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln120_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_1_fu_696_p2" SOURCE="src/ResidualBlock.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln119_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_1_fu_710_p2" SOURCE="src/ResidualBlock.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln118_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_1_fu_724_p2" SOURCE="src/ResidualBlock.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_loop27_proc5</Name>
            <Loops>
                <loop27_loop28_loop29/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.812</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>50192</Best-caseLatency>
                    <Average-caseLatency>50192</Average-caseLatency>
                    <Worst-caseLatency>50192</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.167 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.167 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.167 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>50192</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop27_loop28_loop29>
                        <Name>loop27_loop28_loop29</Name>
                        <Slack>2.43</Slack>
                        <TripCount>50176</TripCount>
                        <Latency>50190</Latency>
                        <AbsoluteTimeLatency>0.167 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>16</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop27_loop28_loop29>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/ResidualBlock.cpp:147</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop27_loop28_loop29>
                            <Name>loop27_loop28_loop29</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/ResidualBlock.cpp:145</SourceLocation>
                        </loop27_loop28_loop29>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>768</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>698</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop27_loop28_loop29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_1_fu_178_p2" SOURCE="src/ResidualBlock.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln145_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop27_loop28_loop29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_fu_201_p2" SOURCE="src/ResidualBlock.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop27_loop28_loop29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln146_fu_247_p2" SOURCE="src/ResidualBlock.cpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop27_loop28_loop29" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln151_fu_341_p2" SOURCE="src/ResidualBlock.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop27_loop28_loop29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_fu_354_p2" SOURCE="src/ResidualBlock.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop27_loop28_loop29" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U44" SOURCE="src/ResidualBlock.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="v69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop27_loop28_loop29" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="src/ResidualBlock.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="v71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop27_loop28_loop29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_fu_279_p2" SOURCE="src/ResidualBlock.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop27_loop28_loop29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln146_1_fu_285_p2" SOURCE="src/ResidualBlock.cpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln146_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_loop30_proc6</Name>
            <Loops>
                <loop30_loop31_loop32/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.812</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>50179</Best-caseLatency>
                    <Average-caseLatency>50179</Average-caseLatency>
                    <Worst-caseLatency>50179</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.167 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.167 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.167 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>50179</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop30_loop31_loop32>
                        <Name>loop30_loop31_loop32</Name>
                        <Slack>2.43</Slack>
                        <TripCount>50176</TripCount>
                        <Latency>50177</Latency>
                        <AbsoluteTimeLatency>0.167 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop30_loop31_loop32>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/ResidualBlock.cpp:166</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop30_loop31_loop32>
                            <Name>loop30_loop31_loop32</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/ResidualBlock.cpp:164</SourceLocation>
                        </loop30_loop31_loop32>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>115</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>370</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop30_loop31_loop32" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_1_fu_139_p2" SOURCE="src/ResidualBlock.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln164_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop30_loop31_loop32" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_fu_157_p2" SOURCE="src/ResidualBlock.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop30_loop31_loop32" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_fu_203_p2" SOURCE="src/ResidualBlock.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop30_loop31_loop32" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln170_fu_298_p2" SOURCE="src/ResidualBlock.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop30_loop31_loop32" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_fu_311_p2" SOURCE="src/ResidualBlock.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop30_loop31_loop32" OPTYPE="add" PRAGMA="" RTLNAME="add_ln166_fu_231_p2" SOURCE="src/ResidualBlock.cpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop30_loop31_loop32" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_1_fu_237_p2" SOURCE="src/ResidualBlock.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln165_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.812</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>29109455</Best-caseLatency>
                    <Average-caseLatency>29109455</Average-caseLatency>
                    <Worst-caseLatency>29109455</Worst-caseLatency>
                    <Best-caseRealTimeLatency>96.934 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>96.934 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>96.934 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>28901391</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>28901391</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/ResidualBlock.cpp:23</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>620</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>15</UTIL_BRAM>
                    <DSP>20</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4828</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6943</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="210" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v4_U" SOURCE="src/ResidualBlock.cpp:24" STORAGESIZE="32 53824 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="v4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v13_U" SOURCE="src/ResidualBlock.cpp:45" STORAGESIZE="32 50176 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v26_U" SOURCE="src/ResidualBlock.cpp:74" STORAGESIZE="32 50176 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v26"/>
                <BindNode BINDTYPE="storage" BRAM="210" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v38_U" SOURCE="src/ResidualBlock.cpp:93" STORAGESIZE="32 53824 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="v38"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v47_U" SOURCE="src/ResidualBlock.cpp:114" STORAGESIZE="32 50176 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v47"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v60_U" SOURCE="src/ResidualBlock.cpp:143" STORAGESIZE="32 50176 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v60"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>v13_U</Name>
            <ParentInst/>
            <StaticDepth>50176</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v26_U</Name>
            <ParentInst/>
            <StaticDepth>50176</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v47_U</Name>
            <ParentInst/>
            <StaticDepth>50176</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v60_U</Name>
            <ParentInst/>
            <StaticDepth>50176</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_compile unsafe_math_optimizations="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="v0" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v0_address0" name="v0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v0_ce0" name="v0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v0_d0" name="v0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v0_q0" name="v0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v0_we0" name="v0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v0_address1" name="v0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v0_ce1" name="v0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v0_d1" name="v0_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v0_q1" name="v0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v0_we1" name="v0_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v1" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v1_address0" name="v1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v1_ce0" name="v1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v1_d0" name="v1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v1_q0" name="v1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v1_we0" name="v1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v1_address1" name="v1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v1_ce1" name="v1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v1_d1" name="v1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v1_q1" name="v1_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v1_we1" name="v1_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v2" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v2_address0" name="v2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v2_ce0" name="v2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v2_d0" name="v2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v2_q0" name="v2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v2_we0" name="v2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v2_address1" name="v2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v2_ce1" name="v2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v2_d1" name="v2_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v2_q1" name="v2_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v2_we1" name="v2_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v3" index="3" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v3_address0" name="v3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_ce0" name="v3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_d0" name="v3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_q0" name="v3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_we0" name="v3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_address1" name="v3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_ce1" name="v3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_d1" name="v3_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_q1" name="v3_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_we1" name="v3_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="v0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v0_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v2_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v2_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="v0_address0">out, 16</column>
                    <column name="v0_address1">out, 16</column>
                    <column name="v0_d0">out, 32</column>
                    <column name="v0_d1">out, 32</column>
                    <column name="v0_q0">in, 32</column>
                    <column name="v0_q1">in, 32</column>
                    <column name="v1_address0">out, 12</column>
                    <column name="v1_address1">out, 12</column>
                    <column name="v1_d0">out, 32</column>
                    <column name="v1_d1">out, 32</column>
                    <column name="v1_q0">in, 32</column>
                    <column name="v1_q1">in, 32</column>
                    <column name="v2_address0">out, 12</column>
                    <column name="v2_address1">out, 12</column>
                    <column name="v2_d0">out, 32</column>
                    <column name="v2_d1">out, 32</column>
                    <column name="v2_q0">in, 32</column>
                    <column name="v2_q1">in, 32</column>
                    <column name="v3_address0">out, 16</column>
                    <column name="v3_address1">out, 16</column>
                    <column name="v3_d0">out, 32</column>
                    <column name="v3_d1">out, 32</column>
                    <column name="v3_q0">in, 32</column>
                    <column name="v3_q1">in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="v0">in, float*</column>
                    <column name="v1">in, float*</column>
                    <column name="v2">in, float*</column>
                    <column name="v3">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="v0">v0_address0, port, offset</column>
                    <column name="v0">v0_ce0, port, </column>
                    <column name="v0">v0_d0, port, </column>
                    <column name="v0">v0_q0, port, </column>
                    <column name="v0">v0_we0, port, </column>
                    <column name="v0">v0_address1, port, offset</column>
                    <column name="v0">v0_ce1, port, </column>
                    <column name="v0">v0_d1, port, </column>
                    <column name="v0">v0_q1, port, </column>
                    <column name="v0">v0_we1, port, </column>
                    <column name="v1">v1_address0, port, offset</column>
                    <column name="v1">v1_ce0, port, </column>
                    <column name="v1">v1_d0, port, </column>
                    <column name="v1">v1_q0, port, </column>
                    <column name="v1">v1_we0, port, </column>
                    <column name="v1">v1_address1, port, offset</column>
                    <column name="v1">v1_ce1, port, </column>
                    <column name="v1">v1_d1, port, </column>
                    <column name="v1">v1_q1, port, </column>
                    <column name="v1">v1_we1, port, </column>
                    <column name="v2">v2_address0, port, offset</column>
                    <column name="v2">v2_ce0, port, </column>
                    <column name="v2">v2_d0, port, </column>
                    <column name="v2">v2_q0, port, </column>
                    <column name="v2">v2_we0, port, </column>
                    <column name="v2">v2_address1, port, offset</column>
                    <column name="v2">v2_ce1, port, </column>
                    <column name="v2">v2_d1, port, </column>
                    <column name="v2">v2_q1, port, </column>
                    <column name="v2">v2_we1, port, </column>
                    <column name="v3">v3_address0, port, offset</column>
                    <column name="v3">v3_ce0, port, </column>
                    <column name="v3">v3_d0, port, </column>
                    <column name="v3">v3_q0, port, </column>
                    <column name="v3">v3_we0, port, </column>
                    <column name="v3">v3_address1, port, offset</column>
                    <column name="v3">v3_ce1, port, </column>
                    <column name="v3">v3_d1, port, </column>
                    <column name="v3">v3_q1, port, </column>
                    <column name="v3">v3_we1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="dataflow" location="src/ResidualBlock.cpp:23" status="warning" parentFunction="forward" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
            <Msg msg_id="214-169" msg_severity="WARNING" msg_body="There are a total of 9 such instances of non-canonical statements in the dataflow region"/>
        </Pragma>
        <Pragma type="pipeline" location="src/ResidualBlock.cpp:28" status="valid" parentFunction="forward" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/ResidualBlock.cpp:29" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/ResidualBlock.cpp:37" status="valid" parentFunction="forward" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/ResidualBlock.cpp:38" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="src/ResidualBlock.cpp:46" status="valid" parentFunction="forward" variable="v13" isDirective="0" options="variable=v13 depth=50176"/>
        <Pragma type="pipeline" location="src/ResidualBlock.cpp:53" status="valid" parentFunction="forward" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/ResidualBlock.cpp:54" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="src/ResidualBlock.cpp:75" status="valid" parentFunction="forward" variable="v26" isDirective="0" options="variable=v26 depth=50176"/>
        <Pragma type="pipeline" location="src/ResidualBlock.cpp:79" status="valid" parentFunction="forward" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/ResidualBlock.cpp:80" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/ResidualBlock.cpp:97" status="valid" parentFunction="forward" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/ResidualBlock.cpp:98" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/ResidualBlock.cpp:106" status="valid" parentFunction="forward" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/ResidualBlock.cpp:107" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="src/ResidualBlock.cpp:115" status="valid" parentFunction="forward" variable="v47" isDirective="0" options="variable=v47 depth=50176"/>
        <Pragma type="pipeline" location="src/ResidualBlock.cpp:122" status="valid" parentFunction="forward" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/ResidualBlock.cpp:123" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="src/ResidualBlock.cpp:144" status="valid" parentFunction="forward" variable="v60" isDirective="0" options="variable=v60 depth=50176"/>
        <Pragma type="pipeline" location="src/ResidualBlock.cpp:148" status="valid" parentFunction="forward" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/ResidualBlock.cpp:149" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/ResidualBlock.cpp:167" status="valid" parentFunction="forward" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/ResidualBlock.cpp:168" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

