// SPDX-FileCopyrightText: Â© 2025 Tenstorrent AI ULC
//
// SPDX-License-Identifier: Apache-2.0

#include "device_fixture.hpp"
#include "tt_metal/test_utils/comparison.hpp"
#include "tt_metal/test_utils/stimulus.hpp"
#include "tt_metal/test_utils/print_helpers.hpp"
#include "dm_common.hpp"

namespace tt::tt_metal {

using namespace std;
using namespace tt;
using namespace tt::test_utils;

namespace unit_tests::dm::one_packet {
// Test config, i.e. test parameters
struct OnePacketConfig {
    uint32_t test_id = 0;
    CoreCoord master_core_coord = CoreCoord();
    CoreCoord subordinate_core_coord = CoreCoord();
    uint32_t num_packets = 0;
    uint32_t packet_size_bytes = 0;
    bool read = true;
};

/// @brief Does OneToOne or OneFromOne but with one_packet read/write
/// @param device
/// @param test_config - Configuration of the test -- see struct
/// @return
bool run_dm(IDevice* device, const OnePacketConfig& test_config) {
    // Program
    Program program = CreateProgram();

    // (Logical) Core Coordinates and ranges
    CoreRangeSet master_core_set({CoreRange(test_config.master_core_coord)});

    // Obtain L1 Address for Storing Data
    // NOTE: We don't know if the whole block of memory is actually available.
    //       This is something that could probably be checked
    L1AddressInfo master_l1_info =
        tt::tt_metal::unit_tests::dm::get_l1_address_and_size(device, test_config.master_core_coord);
    L1AddressInfo subordinate_l1_info =
        tt::tt_metal::unit_tests::dm::get_l1_address_and_size(device, test_config.subordinate_core_coord);
    // Checks that both master and subordinate cores have the same L1 base address and size
    if (master_l1_info.base_address != subordinate_l1_info.base_address ||
        master_l1_info.size != subordinate_l1_info.size) {
        log_error(tt::LogTest, "Mismatch in L1 address or size between master and subordinate cores");
        return false;
    }
    // Check if the L1 size is sufficient for the test configuration
    if (master_l1_info.size < test_config.packet_size_bytes) {
        log_error(tt::LogTest, "Insufficient L1 size for the test configuration");
        return false;
    }

    uint32_t master_l1_address = master_l1_info.base_address;
    uint32_t subordinate_l1_address = subordinate_l1_info.base_address;

    // Compile-time arguments for kernels
    vector<uint32_t> compile_args = {
        (uint32_t)test_config.num_packets, (uint32_t)test_config.packet_size_bytes, (uint32_t)test_config.test_id};

    // Kernel
    tt::tt_metal::KernelHandle kernel;
    if (test_config.read) {
        kernel = CreateKernel(
            program,
            "tests/tt_metal/tt_metal/data_movement/one_packet/kernels/read_one_packet.cpp",
            master_core_set,
            DataMovementConfig{
                .processor = DataMovementProcessor::RISCV_1,
                .noc = NOC::RISCV_1_default,
                .compile_args = compile_args});
    } else {
        kernel = CreateKernel(
            program,
            "tests/tt_metal/tt_metal/data_movement/one_packet/kernels/write_one_packet.cpp",
            master_core_set,
            DataMovementConfig{
                .processor = DataMovementProcessor::RISCV_0,
                .noc = NOC::RISCV_0_default,
                .compile_args = compile_args});
    }

    // Runtime Arguments
    CoreCoord physical_subordinate_core = device->worker_core_from_logical_core(test_config.subordinate_core_coord);
    SetRuntimeArgs(
        program,
        kernel,
        master_core_set,
        {master_l1_address, subordinate_l1_address, physical_subordinate_core.x, physical_subordinate_core.y});

    // Assign unique id
    log_info(tt::LogTest, "Running Test ID: {}, Run ID: {}", test_config.test_id, unit_tests::dm::runtime_host_id);
    program.set_runtime_id(unit_tests::dm::runtime_host_id++);

    // Input
    vector<uint32_t> packed_input = generate_packed_uniform_random_vector<uint32_t, bfloat16>(
        -100.0f,
        100.0f,
        test_config.packet_size_bytes / bfloat16::SIZEOF,
        chrono::system_clock::now().time_since_epoch().count());

    // Golden output
    vector<uint32_t> packed_golden = packed_input;
    vector<uint32_t> packed_output;

    // Launch program and record outputs
    if (test_config.read) {
        detail::WriteToDeviceL1(device, test_config.subordinate_core_coord, subordinate_l1_address, packed_input);
        MetalContext::instance().get_cluster().l1_barrier(device->id());
        detail::LaunchProgram(device, program);
        detail::ReadFromDeviceL1(
            device, test_config.master_core_coord, master_l1_address, test_config.packet_size_bytes, packed_output);
    } else {
        detail::WriteToDeviceL1(device, test_config.master_core_coord, master_l1_address, packed_input);
        MetalContext::instance().get_cluster().l1_barrier(device->id());
        detail::LaunchProgram(device, program);
        detail::ReadFromDeviceL1(
            device,
            test_config.subordinate_core_coord,
            subordinate_l1_address,
            test_config.packet_size_bytes,
            packed_output);
    }

    // Results comparison
    bool pcc = is_close_packed_vectors<bfloat16, uint32_t>(
        packed_output, packed_golden, [&](const bfloat16& a, const bfloat16& b) { return is_close(a, b); });

    if (!pcc) {
        log_error(tt::LogTest, "PCC Check failed");
        log_info(tt::LogTest, "Golden vector");
        print_vector<uint32_t>(packed_golden);
        log_info(tt::LogTest, "Output vector");
        print_vector<uint32_t>(packed_output);
    }

    return pcc;
}
}  // namespace unit_tests::dm::one_packet

/* ========== Test case for reading varying number of packets and packet sizes; Test id = 80 ========== */
TEST_F(DeviceFixture, TensixDataMovementOnePacketReadSizes) {
    // Physical Constraints
    auto [page_size_bytes, max_transmittable_bytes, max_transmittable_pages] =
        tt::tt_metal::unit_tests::dm::compute_physical_constraints(arch_, devices_.at(0));

    // Parameters
    uint32_t max_packet_size_bytes = arch_ == tt::ARCH::BLACKHOLE ? 16 * 1024 : 8 * 1024;  // 16 kB for BH, 8 kB for WH
    uint32_t max_packets = 256;

    // Cores
    CoreCoord master_core_coord = {0, 0};
    CoreCoord subordinate_core_coord = {0, 1};

    for (uint32_t num_packets = 1; num_packets <= max_packets; num_packets *= 4) {
        for (uint32_t packet_size_bytes = page_size_bytes; packet_size_bytes <= max_packet_size_bytes;
             packet_size_bytes *= 2) {
            // Test config
            unit_tests::dm::one_packet::OnePacketConfig test_config = {
                .test_id = 80,
                .master_core_coord = master_core_coord,
                .subordinate_core_coord = subordinate_core_coord,
                .num_packets = num_packets,
                .packet_size_bytes = packet_size_bytes,
                .read = true,
            };

            // Run
            for (unsigned int id = 0; id < num_devices_; id++) {
                EXPECT_TRUE(run_dm(devices_.at(id), test_config));
            }
        }
    }
}

/* ========== Test case for writing varying number of packets and packet sizes; Test id = 81 ========== */
TEST_F(DeviceFixture, TensixDataMovementOnePacketWriteSizes) {
    // Physical Constraints
    auto [page_size_bytes, max_transmittable_bytes, max_transmittable_pages] =
        tt::tt_metal::unit_tests::dm::compute_physical_constraints(arch_, devices_.at(0));

    // Parameters
    uint32_t max_packet_size_bytes = arch_ == tt::ARCH::BLACKHOLE ? 16 * 1024 : 8 * 1024;  // 16 kB for BH, 8 kB for WH
    uint32_t max_packets = 256;
    // Cores
    CoreCoord master_core_coord = {0, 0};
    CoreCoord subordinate_core_coord = {0, 1};

    for (uint32_t num_packets = 1; num_packets <= max_packets; num_packets *= 4) {
        for (uint32_t packet_size_bytes = page_size_bytes; packet_size_bytes <= max_packet_size_bytes;
             packet_size_bytes *= 2) {
            // Test config
            unit_tests::dm::one_packet::OnePacketConfig test_config = {
                .test_id = 81,
                .master_core_coord = master_core_coord,
                .subordinate_core_coord = subordinate_core_coord,
                .num_packets = num_packets,
                .packet_size_bytes = packet_size_bytes,
                .read = false,
            };

            // Run
            for (unsigned int id = 0; id < num_devices_; id++) {
                EXPECT_TRUE(run_dm(devices_.at(id), test_config));
            }
        }
    }
}

/* ========== Directed Ideal Test Case; Test id = 82 ========== */
TEST_F(DeviceFixture, TensixDataMovementOnePacketReadDirectedIdeal) {
    auto [page_size_bytes, max_transmittable_bytes, max_transmittable_pages] =
        tt::tt_metal::unit_tests::dm::compute_physical_constraints(arch_, devices_.at(0));

    // Parameters
    uint32_t packet_size_bytes = page_size_bytes * 256;  // max packet size = 256 flits
    uint32_t num_packets = max_transmittable_bytes / packet_size_bytes;

    // Cores
    /*
        Any two cores that are next to each other on the torus
         - May be worth considering the performance of this test with different pairs of adjacent cores
    */
    CoreCoord master_core_coord = {0, 0};
    CoreCoord subordinate_core_coord = {0, 1};

    // Test Config
    unit_tests::dm::one_packet::OnePacketConfig test_config = {
        .test_id = 82,
        .master_core_coord = master_core_coord,
        .subordinate_core_coord = subordinate_core_coord,
        .num_packets = num_packets,
        .packet_size_bytes = packet_size_bytes,
        .read = true,
    };

    // Run
    for (unsigned int id = 0; id < num_devices_; id++) {
        EXPECT_TRUE(run_dm(devices_.at(id), test_config));
    }
}

/* ========== Directed Ideal Test Case; Test id = 83 ========== */
TEST_F(DeviceFixture, TensixDataMovementOnePacketWriteDirectedIdeal) {
    auto [page_size_bytes, max_transmittable_bytes, max_transmittable_pages] =
        tt::tt_metal::unit_tests::dm::compute_physical_constraints(arch_, devices_.at(0));

    // Parameters
    uint32_t packet_size_bytes = page_size_bytes * 256;  // max packet size = 256 flits
    uint32_t num_packets = max_transmittable_bytes / packet_size_bytes;

    // Cores
    /*
        Any two cores that are next to each other on the torus
         - May be worth considering the performance of this test with different pairs of adjacent cores
    */
    CoreCoord master_core_coord = {0, 0};
    CoreCoord subordinate_core_coord = {0, 1};

    // Test Config
    unit_tests::dm::one_packet::OnePacketConfig test_config = {
        .test_id = 83,
        .master_core_coord = master_core_coord,
        .subordinate_core_coord = subordinate_core_coord,
        .num_packets = num_packets,
        .packet_size_bytes = packet_size_bytes,
        .read = false,
    };

    // Run
    for (unsigned int id = 0; id < num_devices_; id++) {
        EXPECT_TRUE(run_dm(devices_.at(id), test_config));
    }
}

}  // namespace tt::tt_metal
