/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Dec  4 14:00:54 2014
 *                 Full Compile MD5 Checksum  7f8620d6db569529bdb0529f9fa1fcf2
 *                     (minus title and desc)
 *                 MD5 Checksum               48c8fdf2af4291bac0fa2b0d5245d05c
 *
 * Compiled with:  RDB Utility                unknown
 *                 RDB.pm                     15262
 *                 generate_int_id.pl         1.0
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#include "bchp.h"
#include "bchp_xpt_wdma_btp_intr_l2.h"

#ifndef BCHP_INT_ID_XPT_WDMA_BTP_INTR_L2_H__
#define BCHP_INT_ID_XPT_WDMA_BTP_INTR_L2_H__

#define BCHP_INT_ID_XPT_WDMA_BTP_INTR_L2_WDMA_CHAN_00_INTR BCHP_INT_ID_CREATE(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS, BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS_WDMA_CHAN_00_INTR_SHIFT)
#define BCHP_INT_ID_XPT_WDMA_BTP_INTR_L2_WDMA_CHAN_01_INTR BCHP_INT_ID_CREATE(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS, BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS_WDMA_CHAN_01_INTR_SHIFT)
#define BCHP_INT_ID_XPT_WDMA_BTP_INTR_L2_WDMA_CHAN_02_INTR BCHP_INT_ID_CREATE(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS, BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS_WDMA_CHAN_02_INTR_SHIFT)
#define BCHP_INT_ID_XPT_WDMA_BTP_INTR_L2_WDMA_CHAN_03_INTR BCHP_INT_ID_CREATE(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS, BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS_WDMA_CHAN_03_INTR_SHIFT)
#define BCHP_INT_ID_XPT_WDMA_BTP_INTR_L2_WDMA_CHAN_04_INTR BCHP_INT_ID_CREATE(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS, BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS_WDMA_CHAN_04_INTR_SHIFT)
#define BCHP_INT_ID_XPT_WDMA_BTP_INTR_L2_WDMA_CHAN_05_INTR BCHP_INT_ID_CREATE(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS, BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS_WDMA_CHAN_05_INTR_SHIFT)
#define BCHP_INT_ID_XPT_WDMA_BTP_INTR_L2_WDMA_CHAN_06_INTR BCHP_INT_ID_CREATE(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS, BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS_WDMA_CHAN_06_INTR_SHIFT)
#define BCHP_INT_ID_XPT_WDMA_BTP_INTR_L2_WDMA_CHAN_07_INTR BCHP_INT_ID_CREATE(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS, BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS_WDMA_CHAN_07_INTR_SHIFT)
#define BCHP_INT_ID_XPT_WDMA_BTP_INTR_L2_WDMA_CHAN_08_INTR BCHP_INT_ID_CREATE(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS, BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS_WDMA_CHAN_08_INTR_SHIFT)
#define BCHP_INT_ID_XPT_WDMA_BTP_INTR_L2_WDMA_CHAN_09_INTR BCHP_INT_ID_CREATE(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS, BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS_WDMA_CHAN_09_INTR_SHIFT)
#define BCHP_INT_ID_XPT_WDMA_BTP_INTR_L2_WDMA_CHAN_10_INTR BCHP_INT_ID_CREATE(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS, BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS_WDMA_CHAN_10_INTR_SHIFT)
#define BCHP_INT_ID_XPT_WDMA_BTP_INTR_L2_WDMA_CHAN_11_INTR BCHP_INT_ID_CREATE(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS, BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS_WDMA_CHAN_11_INTR_SHIFT)
#define BCHP_INT_ID_XPT_WDMA_BTP_INTR_L2_WDMA_CHAN_12_INTR BCHP_INT_ID_CREATE(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS, BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS_WDMA_CHAN_12_INTR_SHIFT)
#define BCHP_INT_ID_XPT_WDMA_BTP_INTR_L2_WDMA_CHAN_13_INTR BCHP_INT_ID_CREATE(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS, BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS_WDMA_CHAN_13_INTR_SHIFT)
#define BCHP_INT_ID_XPT_WDMA_BTP_INTR_L2_WDMA_CHAN_14_INTR BCHP_INT_ID_CREATE(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS, BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS_WDMA_CHAN_14_INTR_SHIFT)
#define BCHP_INT_ID_XPT_WDMA_BTP_INTR_L2_WDMA_CHAN_15_INTR BCHP_INT_ID_CREATE(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS, BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS_WDMA_CHAN_15_INTR_SHIFT)
#define BCHP_INT_ID_XPT_WDMA_BTP_INTR_L2_WDMA_CHAN_16_INTR BCHP_INT_ID_CREATE(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS, BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS_WDMA_CHAN_16_INTR_SHIFT)
#define BCHP_INT_ID_XPT_WDMA_BTP_INTR_L2_WDMA_CHAN_17_INTR BCHP_INT_ID_CREATE(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS, BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS_WDMA_CHAN_17_INTR_SHIFT)
#define BCHP_INT_ID_XPT_WDMA_BTP_INTR_L2_WDMA_CHAN_18_INTR BCHP_INT_ID_CREATE(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS, BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS_WDMA_CHAN_18_INTR_SHIFT)
#define BCHP_INT_ID_XPT_WDMA_BTP_INTR_L2_WDMA_CHAN_19_INTR BCHP_INT_ID_CREATE(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS, BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS_WDMA_CHAN_19_INTR_SHIFT)
#define BCHP_INT_ID_XPT_WDMA_BTP_INTR_L2_WDMA_CHAN_20_INTR BCHP_INT_ID_CREATE(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS, BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS_WDMA_CHAN_20_INTR_SHIFT)
#define BCHP_INT_ID_XPT_WDMA_BTP_INTR_L2_WDMA_CHAN_21_INTR BCHP_INT_ID_CREATE(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS, BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS_WDMA_CHAN_21_INTR_SHIFT)
#define BCHP_INT_ID_XPT_WDMA_BTP_INTR_L2_WDMA_CHAN_22_INTR BCHP_INT_ID_CREATE(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS, BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS_WDMA_CHAN_22_INTR_SHIFT)
#define BCHP_INT_ID_XPT_WDMA_BTP_INTR_L2_WDMA_CHAN_23_INTR BCHP_INT_ID_CREATE(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS, BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS_WDMA_CHAN_23_INTR_SHIFT)
#define BCHP_INT_ID_XPT_WDMA_BTP_INTR_L2_WDMA_CHAN_24_INTR BCHP_INT_ID_CREATE(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS, BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS_WDMA_CHAN_24_INTR_SHIFT)
#define BCHP_INT_ID_XPT_WDMA_BTP_INTR_L2_WDMA_CHAN_25_INTR BCHP_INT_ID_CREATE(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS, BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS_WDMA_CHAN_25_INTR_SHIFT)
#define BCHP_INT_ID_XPT_WDMA_BTP_INTR_L2_WDMA_CHAN_26_INTR BCHP_INT_ID_CREATE(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS, BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS_WDMA_CHAN_26_INTR_SHIFT)
#define BCHP_INT_ID_XPT_WDMA_BTP_INTR_L2_WDMA_CHAN_27_INTR BCHP_INT_ID_CREATE(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS, BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS_WDMA_CHAN_27_INTR_SHIFT)
#define BCHP_INT_ID_XPT_WDMA_BTP_INTR_L2_WDMA_CHAN_28_INTR BCHP_INT_ID_CREATE(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS, BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS_WDMA_CHAN_28_INTR_SHIFT)
#define BCHP_INT_ID_XPT_WDMA_BTP_INTR_L2_WDMA_CHAN_29_INTR BCHP_INT_ID_CREATE(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS, BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS_WDMA_CHAN_29_INTR_SHIFT)
#define BCHP_INT_ID_XPT_WDMA_BTP_INTR_L2_WDMA_CHAN_30_INTR BCHP_INT_ID_CREATE(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS, BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS_WDMA_CHAN_30_INTR_SHIFT)
#define BCHP_INT_ID_XPT_WDMA_BTP_INTR_L2_WDMA_CHAN_31_INTR BCHP_INT_ID_CREATE(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS, BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS_WDMA_CHAN_31_INTR_SHIFT)

#endif /* #ifndef BCHP_INT_ID_XPT_WDMA_BTP_INTR_L2_H__ */

/* End of File */
