*$
* TPS62134C
*****************************************************************************
* (C) Copyright 2014 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS62134C
* Date: 24NOV2014
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: TPS62134xEVM-595
* EVM Users Guide: SLVUA82 - July 2014
* Datasheet: SLVSC20 - JUNE 2013â€“REVISED OCT 2013
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
.SUBCKT TPS62134C_TRANS AGND AVIN EN PAD FBS LPM_N PG PGND_1 PGND_2 PVIN_1 PVIN_2
+  SS SW_1 SW_2 VID0 VID1 VOS  
R_R11         VIN AVIN  1m  
V_U3_V5         U3_N11301 0 1.2
I_U3_I1         U3_N11301 U3_N10915 DC 6.4u  
X_U3_U10         U3_N10915 U3_N11301 D_D1
X_U3_U11         DRVL_PRE U3_N12733 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U3_C2         0 U3_N10915  480f  
X_U3_S1    U3_N12733 0 U3_N10915 0 Mintoff_U3_S1 
X_U3_U9         U3_N14024 U3_N10915 MIN_TOFF COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U1_U27         SDWN U1_N321010 U1_N321661 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U12         EN_LOGIC U1_N321010 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_S129    U1_N321661 0 VOS 0 TPS62134A_Toplevel_U1_S1 
V_U3_V4         U3_N14024 0 667m
R_R15         SW_1 SW  1m  
X_U6_U17         U6_N16592 U6_N17195 D_D1
X_U6_U14         U6_N15145 DRVH_PRE CAPRIO N20512 srlatchrhp_basic_gen PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U6_U20         U6_N16390 U6_N16592 U6_N26794 PAUSE AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U6_V1         U6_N23722 0 1.5m
C_U6_C4         0 U6_N16592  1n  
X_U6_U19         VIN U6_N25747 U6_N26794 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U6_U18         DRVH_PRE DRVL_PRE U6_N17195 NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U6_U12         U6_N23722 ISENSE_LS U6_N14289 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
E_U6_ABM1         U6_N26428 0 VALUE { (V(VOS) * 1.15)    }
R_U6_R4         U6_N26428 U6_N25747  1  
R_U6_R3         U6_N17195 U6_N16592  1.44k  
X_U6_U16         MODE_LOGIC U6_N16390 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U6_U13         DRVL_PRE U6_N14289 U6_N15145 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U6_C5         0 U6_N25747  1n  
E_U5_ABM4         U5_N20257 0 VALUE { IF(V(VOS) < 0.4, 1.2, 3.2)    }
V_U5_V3         U5_N12138 0  
+PULSE 0 1 1n 10n 10n 1000 2000
X_U5_U15         U5_N38320 CLIMIT_LS BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U5_R5         U5_N20257 U5_LSLIMIT_THRESH  1  
X_U5_U3         ISENSE_HS U5_HSLIMIT_THRESH U5_N36255 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_U5_C5         0 U5_LSLIMIT_THRESH  1n  
E_U5_ABM6         U5_N166020571 0 VALUE { IF(V(U5_CL_MASK) > 0.5, 2.5, 4)    }
V_U5_V2         U5_N16601605 0 0.1Vdc
E_U5_ABM2         U5_N145201 0 VALUE { (V(U5_N06443) + 2.9)    }
R_U5_R6         U5_N166020571 U5_N16603052  1  
X_U5_U1         U5_LSLIMIT_THRESH ISENSE_LS U5_N25875 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U5_R3         U5_N145201 U5_N03743  1  
C_U5_C6         0 U5_N16603052  1n  
V_U5_V4         U5_N16601629 0 0.4Vdc
C_U5_C3         0 U5_N03743  1n  
R_U5_R10         U5_N16597757 U5_HSLIMIT_THRESH  1  
X_U5_U5         VIN U5_N03743 UVLO_OUT COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
C_U5_C10         0 U5_HSLIMIT_THRESH  1n  
X_U5_U16         PAUSE DRVL_PRE U5_CL_MASK N47303 srlatchrhp_basic_gen PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U5_U2         DRVL_PRE U5_N25875 U5_N38308 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U5_R2         U5_N06376 U5_N06443  1  
C_U5_C9         0 U5_N38320  1n  
X_U5_U13         U5_N35681 CLIMIT_HS BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U5_U4         U5_N36255 DRVH_PRE U5_N35669 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U5_C8         0 U5_N35681  1n  
R_U5_R9         U5_N38308 U5_N38320  4  
C_U5_C2         0 U5_N06443  1n  
R_U5_R8         U5_N35669 U5_N35681  25  
E_U5_ABM1         U5_N06376 0 VALUE { (V(UVLO_OUT) * -200m)    }
E_U5_ABM5         U5_N16597757 0 VALUE { IF(V(U5_N16601645) > 0.5,  
+ V(U5_N16603052), 1.6)   }
X_U5_U14         U5_N38320 U5_N38308 D_D1
X_U5_U9         UVLO_OUT EN_LOGIC U5_N12138 SDWN_N AND3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U12         U5_N35681 U5_N35669 D_D1
X_U5_U614         VOS U5_N16601629 U5_N16601605 U5_N16601645 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U4         MIN_TOFF MIN_TOFF_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R8         0 PGND_2  1m  
X_U4_S4    U4_N24397 0 VID1 0 LogicTrans_U4_S4 
R_U4_R2         U4_N15867 MODE_LOGIC  1  
E_U4_ABM4         U4_N17314 0 VALUE { IF(V(VID0) > 0.8,1,0)    }
E_U4_ABM2         U4_N15867 0 VALUE { IF(V(MODE) > 0.8,1,0)    }
X_U4_S1    U4_N18546 0 EN 0 LogicTrans_U4_S1 
C_U4_C4         0 U4_VID0_LOGIC  1n  
X_U4_U1         EN_LOGIC U4_N18546 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U4_ABM1         U4_N15535 0 VALUE { IF(V(EN) > 0.895,1,0)    }
X_U4_S3    U4_N19391 0 VID0 0 LogicTrans_U4_S3 
C_U4_C1         0 EN_LOGIC  1n  
X_U4_U4         U4_VID1_LOGIC U4_N24397 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_S2    U4_N19171 0 LPM_N 0 LogicTrans_U4_S2 
R_U4_R1         U4_N15535 EN_LOGIC  1  
C_U4_C2         0 MODE_LOGIC  1n  
V_U4_V1         U4_N31591 0 1Vdc
R_U4_R3         U4_N16997 LPM_LOGIC  1  
X_U4_U3         U4_VID0_LOGIC U4_N19391 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U4_R5         U4_N24235 U4_VID1_LOGIC  1  
E_U4_ABM6         REF_VALUE 0 VALUE { if( V(U4_N31591) < 0.5 , 0 ,   
+ if (V(U4_VID0_LOGIC) >0.5 & V(U4_VID1_LOGIC) >0.5 , 1.050 , if
+  (V(U4_VID0_LOGIC) <0.5 & V(U4_VID1_LOGIC) >0.5  , 1.0   
+ , if(V(U4_VID0_LOGIC) >0.5 & V(U4_VID1_LOGIC) <0.5 , 0.950 , 0.8 ))))   }
E_U4_ABM3         U4_N16997 0 VALUE { IF(V(LPM_N) > 0.8,1,0)    }
E_U4_ABM5         U4_N24235 0 VALUE { IF(V(VID1) > 0.8,1,0)    }
X_U4_U2         LPM_LOGIC U4_N19171 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U4_C3         0 LPM_LOGIC  1n  
C_U4_C5         0 U4_VID1_LOGIC  1n  
R_U4_R4         U4_N17314 U4_VID0_LOGIC  1  
X_U3         MIN_TON MIN_TON_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U9         U2_N14396 U2_N10867 MIN_TON COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_U2_V5         U2_N19572 0 1.2
R_U2_R2         U2_N15695 U2_N14396  1.3MEG  
E_U2_E1         U2_N15695 0 SWBY4 0 1
C_U2_C2         0 U2_N10867  4.0p  
V_U2_V4         U2_N19580 0 667m
R_U2_R1         U2_N10867 VIN  719k  
I_U2_I1         U2_N19572 U2_N19824 DC 4.7m  
X_U2_U11         DRVH_PRE U2_N12733 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U10         U2_N19824 U2_N19572 D_D1
X_U2_U12         DRVH_PRE U2_N19880 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U2_C4         0 U2_N19824  480p  
X_U2_S2    U2_N19880 0 U2_N19824 0 Minton_U2_S2 
X_U2_S1    U2_N12733 0 U2_N10867 0 Minton_U2_S1 
X_U2_U13         U2_N19580 U2_N19824 MIN_TON_ABS COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
C_U2_C3         0 U2_N14396  5p  
E_GAIN1         N73876 0 VALUE {1 * V(HS_ON)}
R_R12         SW_2 SW  1m  
V_V1         MODE 0 0Vdc
X_U8_U27         U8_N123495 U8_N97725 N127397 U8_N129154 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U8_U9         U8_PWM U8_N96933 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U20         LS_ON U8_LS_ON_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U799         U8_N109134 SDWN U8_N96973 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U797         U8_N97687 U8_N97707 SDWN_N U8_LDRV_PBIAS U8_LS_SET
+  AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U23         CLIMIT_HS U8_N97725 CL_DET U8_N129006 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U8_U29         PWMIN U8_N129006 U8_N129154 U8_PWM AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U22         MIN_TOFF_N U8_PWM U8_N96977 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U800         DRVL_PRE U8_N125193 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=40n
R_U8_R1         U8_N96973 U8_HS_RST  800  
X_U8_U28         U8_N125193 DRVL_PRE U8_N123495 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_U798         CAPRIO SDWN U8_N96977 U8_LDRV_PBIASBAR U8_LS_RST
+  OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U26         U8_N96933 MIN_TON_N MIN_TON_ABS_N U8_N109134 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U14         HS_ON U8_HS_ON_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U18         U8_LS_SET U8_LS_RST U8_N97631 U8_LS_ON_PRE
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U8_U17         CAPRIO U8_N97707 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U7         U8_LS_ON_PRE SDWN_N U8_PWM U8_HS_SET AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U795         PWMIN SDWN U8_LDRV_PBIAS U8_LDRV_PBIASBAR
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U8_C1         0 U8_HS_RST  10p  
X_U8_U25         CLIMIT_LS SDWN U8_N97725 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U8         U8_HS_SET U8_HS_RST HS_ON N96925 srlatchrhp_basic_gen PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U8_U12         U8_N96973 U8_HS_RST D_D1
X_U8_U13         U8_HS_ON_N U8_N96933 U8_N97687 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_U15         U8_HS_ON_N U8_N97631 LS_ON AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R4         0 EN  160MEG  
X_U26         N73924 P100 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_V2         N184131 0 7.4
X_U7_U7         DRVH_PRE LPM_LOGIC U7_N242543 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U7_V2         SW U7_N37456 320m
X_U7_H2    U7_N33844 0 0 ISENSE_LS Driver_U7_H2 
X_U7_U6         U7_N37456 U7_N33952 d_d1special PARAMS:
V_U7_V1         U7_N754010 SW 320m
X_U7_U8         DRVL_PRE LPM_LOGIC U7_N242620 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U7_H1    PVIN U7_N33952 ISENSE_HS 0 Driver_U7_H1 
X_U7_U4         LS_ON U7_N33808 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=14n
X_U7_U2         HS_ON U7_N33764 DRVH_PRE AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7_S3    U7_N242543 0 U7_N33952 SW Driver_U7_S3 
X_U7_U3         LS_ON U7_N33808 DRVL_PRE AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7_U5         U7_N33844 U7_N754010 d_d1special PARAMS:
X_U7_U1         HS_ON U7_N33764 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=14n
X_U7_S4    U7_N242620 0 SW U7_N33844 Driver_U7_S4 
R_R7         0 AGND  1m  
E_ABM1         N128939 0 VALUE { IF(V(VIN) > 6V, 6, V(VIN))    }
V_U11_V1         U11_N221204 0 3
E_U11_ABM6         U11_N222011 0 VALUE { (LIMIT(V(SS), 0, V(REF_VALUE)  
+ ))   }
R_U11_R10         U11_N222011 U11_N222353  1  
E_U11_ABM5         U11_N231653 0 VALUE { V(U11_N222353) *  
+ (1+V(P100)*5m)   }
C_U11_C5         0 U11_N222353  1n  
X_U11_S1    U11_N243003 0 SS 0 SoftStart_U11_S1 
R_U11_R9         U11_N220353 U11_N220347  1  
E_U11_ABM1         U11_N220347 0 VALUE { IF(V(SDWN_N) < 0.5,0,1)    }
X_U11_U9         SDWN_N U11_N243003 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U11_C4         0 U11_N220353  1n  
R_U11_R11         U11_N231653 INT_VREF  1  
X_U11_U8         SS U11_N221204 D_D1
C_U11_C6         0 INT_VREF  1n  
G_U11_ABMII1         U11_N221204 SS VALUE { V(U11_N220353)*2.5u    }
C_U11_C7         0 SS  5p  
X_U6         SDWN_N SDWN INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_C3         0 VIN_LDO  1n  
R_R9         0 PGND_1  1m  
R_R10         PVIN PVIN_2  1m  
E_U1_ABM4         U1_N273241 0 VALUE { LIMIT(((V(INT_VREF) -V(FBS))*5.3u),  
+ 500n,-500n)   }
R_U1_R3         U1_N147083 SW  643k  
R_U1_R7         0 U1_N147163  5k  
R_U1_R11         U1_INNER_REF 0  2.4G  
X_U1_U2         U1_INNER_REF U1_INNER_FB U1_N264687 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U1_U3         FBS U1_N147219 U1_N147271 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_U1_ABM10         U1_INNER_REF_CLAMP 0 VALUE { MIN(V(VIN),5)    }
X_U1_U8         PAUSE P100 U1_FBREF_SHORT OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U1_ABMII2         U1_N147365 U1_N147247 VALUE {
+  (V(U1_VCTRLM)*(-0.025*V(VIN)**2+1.233*V(VIN)+8.9998)/5e6)*V(LPM_LOGIC)    }
X_U1_S3    SDWN_N 0 U1_INNER_FB U1_INNER_REF ErrorAmp_U1_S3 
C_U1_C10         0 U1_VCTRLM  1n  
V_U1_V6         U1_N194447 0 0.744
X_U1_U11         U1_N264687 U1_N265822 PAUSE PWMIN MUX2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_U1_R20         0 U1_N265822  50  
R_U1_R15         U1_N148765 U1_N195543  1  
V_U1_V2         U1_N147219 0 0.76
X_U1_U10         FBS U1_N194447 U1_N194443 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
T_U1_T1         U1_N264687 0 U1_N265822 0 Z0=50 TD=300n  
R_U1_R12         U1_N147133 U1_N148771  1  
G_U1_ABM3I1         0 U1_INNER_REF VALUE { IF((V(SDWN_N) < 0.5) |  
+ (V(CL_DET) > 0.5),0,  
+ V(U1_N148405))  }
X_U1_U6         U1_INNER_REF U1_INNER_REF_CLAMP D_D1
C_U1_C9         0 U1_N148765  1n  
V_U1_V1         U1_N147365 0 50m
R_U1_R8         SWBY4 U1_N147083  793.4k  
C_U1_C1         VOS U1_INNER_FB  20p  
X_U1_U5         SDWN_N U1_N147377 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U1         U1_N147247 U1_N147365 D_D1
R_U1_R19         U1_N180936 U1_VCTRLM  1  
X_U1_U4         U1_N147271 U1_N147377 N148783 U1_SOFTSTART srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U1_R17         0 SWBY4  476k  
E_U1_ABM8         U1_N195543 0 VALUE { IF(V(U1_N194443) > 0.5,V(U1_VCLAMP),  
+ 125n)   }
R_U1_R6         U1_INNER_REF U1_ISINK  750k  
R_U1_R1         U1_INNER_FB U1_N147083  1.478MEG  
C_U1_C6         0 U1_N148771  1n  
R_U1_R13         U1_VCLAMP U1_N273241  1  
C_U1_C3         U1_N147163 U1_INNER_REF  10p  
G_U1_ABMII3         U1_ISINK 0 VALUE { IF(V(CL_DET) > 0.5,125n,0)    }
X_U1_U9         0 U1_INNER_REF D_D1
X_U1_S2    HS_ON 0 U1_N147247 U1_N147163 ErrorAmp_U1_S2 
X_U1_U7         U1_N148765 U1_N148771 U1_SOFTSTART U1_N148405 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_S1    U1_FBREF_SHORT 0 U1_INNER_FB U1_ISINK ErrorAmp_U1_S1 
C_U1_C7         0 U1_VCLAMP  1n  
E_U1_ABM6         U1_N180936 0 VALUE { IF(V(HS_ON) > 0.5,1,0)    }
E_U1_ABM3         U1_N147133 0 VALUE { IF(V(U1_VCLAMP) > 125n, 125n,  
+ IF (V(U1_VCLAMP) <-125n,  
+ -125n,V(U1_VCLAMP)))  }
X_U20         VOS N184131 D_D1
X_U9         MIN_TON_ABS MIN_TON_ABS_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R5         N128939 VIN_LDO  1  
C_C4         FBS VOS  25p  
R_R16         0 PAD  1m  
R_R3         N73876 N73924  200k  
R_R14         PVIN PVIN_1  1m  
C_C2         0 N73924  1n  
V_U10_V2         U10_N16606844 0 40mVdc
X_U10_U35         U10_N16771147 U10_N16764546 delay PARAMS: T=1
X_U10_U326         U10_N16767428 U10_N16767552 U10_N16769166 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U614         VOS U10_N234171 U10_N16606844 U10_N16764644
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U10_U615         U10_N16766404 U10_N16766451 U10_N16769166 U10_N225626
+  NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U31         LPM_LOGIC U10_N16767428 delay PARAMS: T=1
X_U10_U327         EN_LOGIC UVLO_OUT U10_N16766451 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U10_U32         LPM_LOGIC U10_N16767252 D_D1
X_U10_U33         U10_N16767252 U10_N16767552 delay PARAMS: T=500000
X_U10_S1    U10_N225626 0 PG 0 PG_SGND_U10_S1 
X_U10_U34         U10_N16764644 U10_N16764586 delay PARAMS: T=1
X_U10_U325         U10_N16764586 U10_N16764546 U10_N16766404 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U10_V1         U10_N234171 0 760mVdc
X_U10_U29         U10_N16764644 U10_N16771147 D_D1
X_U19         N73924 N73876 D_D1
.ENDS TPS62134C_TRANS
*$
.subckt TPS62134A_Toplevel_U1_S1 1 2 3 4  
S_U1_S1         3 4 1 2 _U1_S1
RS_U1_S1         1 2 1G
.MODEL         _U1_S1 VSWITCH Roff=1e9 Ron=20k Voff=0.25V Von=0.75V
.ends TPS62134A_Toplevel_U1_S1
*$
.subckt Mintoff_U3_S1 1 2 3 4  
S_U3_S1         3 4 1 2 _U3_S1
RS_U3_S1         1 2 1G
.MODEL         _U3_S1 VSWITCH Roff=10e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Mintoff_U3_S1
*$
.subckt LogicTrans_U4_S4 1 2 3 4  
S_U4_S4         3 4 1 2 _U4_S4
RS_U4_S4         1 2 1G
.MODEL         _U4_S4 VSWITCH Roff=100e6 Ron=400k Voff=0.2 Von=0.8
.ends LogicTrans_U4_S4
*$
.subckt LogicTrans_U4_S1 1 2 3 4  
S_U4_S1         3 4 1 2 _U4_S1
RS_U4_S1         1 2 1G
.MODEL         _U4_S1 VSWITCH Roff=100e6 Ron=400k Voff=0.2 Von=0.8
.ends LogicTrans_U4_S1
*$
.subckt LogicTrans_U4_S3 1 2 3 4  
S_U4_S3         3 4 1 2 _U4_S3
RS_U4_S3         1 2 1G
.MODEL         _U4_S3 VSWITCH Roff=100e6 Ron=400k Voff=0.2 Von=0.8
.ends LogicTrans_U4_S3
*$
.subckt LogicTrans_U4_S2 1 2 3 4  
S_U4_S2         3 4 1 2 _U4_S2
RS_U4_S2         1 2 1G
.MODEL         _U4_S2 VSWITCH Roff=100e6 Ron=400k Voff=0.2 Von=0.8
.ends LogicTrans_U4_S2
*$
.subckt Minton_U2_S2 1 2 3 4  
S_U2_S2         3 4 1 2 _U2_S2
RS_U2_S2         1 2 1G
.MODEL         _U2_S2 VSWITCH Roff=10e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Minton_U2_S2
*$
.subckt Minton_U2_S1 1 2 3 4  
S_U2_S1         3 4 1 2 _U2_S1
RS_U2_S1         1 2 1G
.MODEL         _U2_S1 VSWITCH Roff=100e6 Ron=1 Voff=0.2 Von=0.8
.ends Minton_U2_S1
*$
.subckt Driver_U7_H2 1 2 3 4  
H_U7_H2         3 4 VH_U7_H2 1
VH_U7_H2         1 2 0V
.ends Driver_U7_H2
*$
.subckt Driver_U7_H1 1 2 3 4  
H_U7_H1         3 4 VH_U7_H1 1
VH_U7_H1         1 2 0V
.ends Driver_U7_H1
*$
.subckt Driver_U7_S3 1 2 3 4  
S_U7_S3         3 4 1 2 _U7_S3
RS_U7_S3         1 2 1G
.MODEL         _U7_S3 VSWITCH Roff=10e6 Ron=90m Voff=0.2 Von=0.8
.ends Driver_U7_S3
*$
.subckt Driver_U7_S4 1 2 3 4  
S_U7_S4         3 4 1 2 _U7_S4
RS_U7_S4         1 2 1G
.MODEL         _U7_S4 VSWITCH Roff=10e6 Ron=40m Voff=0.2 Von=0.8
.ends Driver_U7_S4
*$
.subckt SoftStart_U11_S1 1 2 3 4  
S_U11_S1         3 4 1 2 _U11_S1
RS_U11_S1         1 2 1G
.MODEL         _U11_S1 VSWITCH Roff=1e9 Ron=100 Voff=0.2 Von=0.8
.ends SoftStart_U11_S1
*$
.subckt ErrorAmp_U1_S3 1 2 3 4  
S_U1_S3         3 4 1 2 _U1_S3
RS_U1_S3         1 2 1G
.MODEL         _U1_S3 VSWITCH Roff=1 Ron=10G Voff=0.2V Von=0.9V
.ends ErrorAmp_U1_S3
*$

.subckt ErrorAmp_U1_S2 1 2 3 4  
S_U1_S2         3 4 1 2 _U1_S2
RS_U1_S2         1 2 1G
.MODEL         _U1_S2 VSWITCH Roff=100e6 Ron=1m Voff=0.4V Von=0.8V
.ends ErrorAmp_U1_S2
*$
.subckt ErrorAmp_U1_S1 1 2 3 4  
S_U1_S1         3 4 1 2 _U1_S1
RS_U1_S1         1 2 1G
.MODEL         _U1_S1 VSWITCH Roff=1000e6 Ron=1 Voff=0.4V Von=0.8V
.ends ErrorAmp_U1_S1
*$
.subckt PG_SGND_U10_S1 1 2 3 4  
S_U10_S1         3 4 1 2 _U10_S1
RS_U10_S1         1 2 1G
.MODEL         _U10_S1 VSWITCH Roff=30e6 Ron=150 Voff=0.2V Von=0.8
.ends PG_SGND_U10_S1
*$
.subckt d_d1special 1 2
d1 1 2 dd1spec
.model dd1spec d
+ is=1e-015
+ tt=1e-011
+ rs=0.8
+ n=0.1
.ends d_d1special
*$
.subckt srlatchrhp_basic_gen s r q qb params: vdd=1 vss=0 vthresh=0.5 
rs s 0 1e11
rr r 0 1e11
gq 0 qint value = {if(v(r) > {vthresh},-5,if(v(s)>{vthresh},5, 0))}
cqint qint 0 1n
rqint qint 0 1000meg
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buffer_ps
rqq qqqd1 q 1
eqb qbr 0 value = {if( v(q) > {vthresh}, {vss},{vdd})}
rqb qbr qb 1 
cdummy1 q 0 10p 
cdummy2 qb 0 10p
.ic v(qint) {vss}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.ends srlatchrhp_basic_gen
*$
.SUBCKT DELAY IN OUT
+ PARAMs:  T=100
S_S1         MEAS 0 RESET2 0 S1
E_ABM1         CH 0 VALUE { if( V(IN)>0.5,1,0)    }
E_ABM3         OUT 0 VALUE { if( V(MEAS)>0.5 & V(CH)>0.5,1,0)    }
R_R1         MEAS CH  {T} 
C_C1         0 MEAS  1.4427n  
E_ABM2         RESET 0 VALUE { if(V(CH)<0.5,1,0)    }
R_R2         RESET2 RESET  0.1  
C_C2         0 RESET2  1.4427n  
.MODEL         S1 VSWITCH Roff=1e9 Ron=1.0 Voff=0.25V Von=0.75V
.ENDS DELAY
*$
.SUBCKT BUFFER_PS A Y PARAMS: vhi=1 vlo=0 vthresh=500e-3 tplh=1e-9
+ tphl=1e-9 tr=1e-9 tf=1e-9
RA A 0 1e11
CA A 0 0.01pF
VS VSUP 0 DC 1
EBUF1 Ypp 0 VALUE={IF(V(A) > ({vthresh}), 1, 0)}
ROUTpp Ypp 0 1e11
XNSW1 OUTp Ypp 0 NSW_PS PARAMS: RONval={(tplh+1e-15)/(1e-12*0.693)}
+ VTHval=0.5
XPSW1 OUTp Ypp VSUP PSW_PS PARAMS: RONval={(tphl+1e-15)/(1e-12*0.693)}
+ VTHval=0.5
CDEL1 OUTp 0 1pF
ETHRESH Yp 0 VALUE={IF(V(OUTp) > 0.5, 1, 0)}
ROUTp Yp 0 1e11
XNSW2 OUTr Yp 0 NSW_PS PARAMS: RONval={(tf+1e-15)/(1e-12*2.3)} VTHval=0.5
XPSW2 OUTr Yp VSUP PSW_PS PARAMS: RONval={(tr+1e-15)/(1e-12*2.3)} VTHval=0.5
CDEL2 OUTr 0 1pF
EOUT OUTf 0 VALUE={V(OUTr)*({vhi} - {vlo})+{vlo}}
RDR OUTf Y  1000
RO Y 0 1e11
.ENDS BUFFER_PS
*$
.SUBCKT NSW_PS D G S PARAMS: RONval=10k VTHval=0.7 VCHARval=0.01
+ CGval=0.01pF CDval=0.01pF 
RDDUM D 0 1e11
RSDUM S 0 1e11
RGDUM G 0 1e11
CG G D {CGval}
CD D S {CDval}
EEXP F1 0 VALUE={LIMIT(((V(G,S)-VTHval)/VCHARval),-80,80)} 
GOUT D S VALUE={V(D,S)/(RONval*(1+EXP(-LIMIT(((V(G,S)-VTHval)/VCHARval)
+,-80,80))))}
.ENDS NSW_PS
*$
.SUBCKT PSW_PS D G S PARAMS: RONval=10k VTHval=0.7 VCHARval=0.01
+ CGval=0.01pF CDval=0.01pF 
RDDUM D 0 1e11
RSDUM S 0 1e11
RGDUM G 0 1e11
CG G D {CGval}
CD D S {CDval}
EEXP F1 0 VALUE={LIMIT(((V(S,G)-VTHval)/VCHARval),-80,80)} 
GOUT S D VALUE={V(S,D)/(RONval*(1+EXP(-LIMIT(((V(S,G)-VTHval)/VCHARval)
+,-80,80))))}
.ENDS PSW_PS
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=5 VSS=0 VTHRESH=2.5
+ DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT FALLING_DELAY IN OUT PARAMS: DELAY=100n VDD=1 VSS=0 VTHRESH=0.5
X_U1         INT OUT BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH=
+ {VTHRESH}
R_R1         IN INT  {DELAY/(0.693 * 1E-9)}  
C_C1         0 INT  1n  
D_D1         IN INT DD 
.MODEL DD D( IS=1F N=0.01 TT = 10p )
.ENDS FALLING_DELAY
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > + V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.subckt d_d1 1 2
d1 1 2 dd1
.model dd1 d
+ is=1e-015
+ tt=1e-011
+ rs=1m
+ n=0.01
.ends d_d1
*$
.SUBCKT COMPHYS2_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
+ T=10
EIN INP1 INM1 INP INM 1 
EHYS INM2 INM1 VALUE { IF( V(1) > {VTHRESH},-V(HYS)/2,V(HYS)/2) }
EOUT OUT 0 VALUE { IF( V(INP1)>V(INM2), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 {T*1e-9}
RINP1 INP1 0 10K
RINM2 INM2 0 10K
.ENDS COMPHYS2_BASIC_GEN
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 IC=0
C	IN 1  {C} IC={IC}
RESR	1 OUT {ESR}
.ENDS CESR
*$
.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L	IN 1  {L} IC={IC}
RDCR	1 OUT {DCR}
.ENDS LDCR
*$
