// Seed: 58463076
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_7 = 1'd0 ? id_3 : id_2[1];
  assign id_5 = 1;
  wire id_8;
  wire id_9;
  module_0(
      id_1, id_9
  ); id_10(
      .id_0(1), .id_1(id_4 & ""), .id_2(1), .id_3(1 - 1)
  );
  wire id_11;
endmodule
