Information: Updating design information... (UID-85)
Warning: Design 'Hw_wrapper' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Hw_wrapper
Version: H-2013.03-SP1
Date   : Thu Aug 23 06:56:39 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p7vn40c   Library: saed32hvt_ss0p7vn40c
Wire Load Model Mode: enclosed

  Startpoint: R1/L1/reg_out_reg/out_reg[127]
              (rising edge-triggered flip-flop)
  Endpoint: password_enc[127]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Hw_wrapper         280000                saed32hvt_ss0p7vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  R1/L1/reg_out_reg/out_reg[127]/CLK (DFFARX1_HVT)        0.00 #     0.00 r
  R1/L1/reg_out_reg/out_reg[127]/Q (DFFARX1_HVT)          2.28       2.28 r
  R1/L1/reg_out_reg/out[127] (reg_D_1)                    0.00       2.28 r
  R1/L1/final_output[127] (cde)                           0.00       2.28 r
  R1/password_enc[127] (Top_level)                        0.00       2.28 r
  password_enc[127] (out)                                 0.19       2.47 r
  data arrival time                                                  2.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
