

================================================================
== Vitis HLS Report for 'dct_Pipeline_WR_Loop_Row_WR_Loop_Col'
================================================================
* Date:           Wed Jul 23 16:03:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_hls_solution
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       69|       69|  0.690 us|  0.690 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WR_Loop_Row_WR_Loop_Col  |       67|       67|         5|          1|          1|    64|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.04>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [dct.cpp:81->dct.cpp:107]   --->   Operation 8 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [dct.cpp:81->dct.cpp:107]   --->   Operation 9 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten20"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln81 = store i4 0, i4 %r" [dct.cpp:81->dct.cpp:107]   --->   Operation 14 'store' 'store_ln81' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln81 = store i4 0, i4 %c" [dct.cpp:81->dct.cpp:107]   --->   Operation 15 'store' 'store_ln81' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i9"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i7 %indvar_flatten20" [dct.cpp:84->dct.cpp:107]   --->   Operation 17 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.87ns)   --->   "%icmp_ln84 = icmp_eq  i7 %indvar_flatten20_load, i7 64" [dct.cpp:84->dct.cpp:107]   --->   Operation 18 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.87ns)   --->   "%add_ln84_1 = add i7 %indvar_flatten20_load, i7 1" [dct.cpp:84->dct.cpp:107]   --->   Operation 19 'add' 'add_ln84_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %for.inc8.i12, void %_Z10write_dataPA8_sPs.exit.exitStub" [dct.cpp:84->dct.cpp:107]   --->   Operation 20 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln84 = store i7 %add_ln84_1, i7 %indvar_flatten20" [dct.cpp:84->dct.cpp:107]   --->   Operation 21 'store' 'store_ln84' <Predicate = (!icmp_ln84)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.08>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%c_load = load i4 %c" [dct.cpp:86->dct.cpp:107]   --->   Operation 22 'load' 'c_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%r_load = load i4 %r" [dct.cpp:84->dct.cpp:107]   --->   Operation 23 'load' 'r_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.73ns)   --->   "%add_ln84 = add i4 %r_load, i4 1" [dct.cpp:84->dct.cpp:107]   --->   Operation 24 'add' 'add_ln84' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.73ns)   --->   "%icmp_ln86 = icmp_eq  i4 %c_load, i4 8" [dct.cpp:86->dct.cpp:107]   --->   Operation 25 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.02ns)   --->   "%select_ln81 = select i1 %icmp_ln86, i4 0, i4 %c_load" [dct.cpp:81->dct.cpp:107]   --->   Operation 26 'select' 'select_ln81' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.02ns)   --->   "%select_ln84 = select i1 %icmp_ln86, i4 %add_ln84, i4 %r_load" [dct.cpp:84->dct.cpp:107]   --->   Operation 27 'select' 'select_ln84' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i4 %select_ln84" [dct.cpp:88->dct.cpp:107]   --->   Operation 28 'trunc' 'trunc_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln88, i3 0" [dct.cpp:88->dct.cpp:107]   --->   Operation 29 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i4 %select_ln81" [dct.cpp:88->dct.cpp:107]   --->   Operation 30 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.82ns)   --->   "%add_ln88 = add i6 %tmp_s, i6 %zext_ln88" [dct.cpp:88->dct.cpp:107]   --->   Operation 31 'add' 'add_ln88' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.73ns)   --->   "%add_ln86 = add i4 %select_ln81, i4 1" [dct.cpp:86->dct.cpp:107]   --->   Operation 32 'add' 'add_ln86' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln81 = store i4 %select_ln84, i4 %r" [dct.cpp:81->dct.cpp:107]   --->   Operation 33 'store' 'store_ln81' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln81 = store i4 %add_ln86, i4 %c" [dct.cpp:81->dct.cpp:107]   --->   Operation 34 'store' 'store_ln81' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i6 %add_ln88" [dct.cpp:88->dct.cpp:107]   --->   Operation 35 'zext' 'zext_ln88_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%buf_2d_out_addr = getelementptr i16 %buf_2d_out, i64 0, i64 %zext_ln88_1" [dct.cpp:88->dct.cpp:107]   --->   Operation 36 'getelementptr' 'buf_2d_out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (3.25ns)   --->   "%buf_2d_out_load = load i6 %buf_2d_out_addr" [dct.cpp:88->dct.cpp:107]   --->   Operation 37 'load' 'buf_2d_out_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 38 [1/2] ( I:3.25ns O:3.25ns )   --->   "%buf_2d_out_load = load i6 %buf_2d_out_addr" [dct.cpp:88->dct.cpp:107]   --->   Operation 38 'load' 'buf_2d_out_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i16 %output_r, i64 0, i64 %zext_ln88_1" [dct.cpp:88->dct.cpp:107]   --->   Operation 39 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [2/2] (3.25ns)   --->   "%store_ln88 = store i16 %buf_2d_out_load, i6 %output_r_addr" [dct.cpp:88->dct.cpp:107]   --->   Operation 40 'store' 'store_ln88' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 46 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln84)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WR_Loop_Row_WR_Loop_Col_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln87 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [dct.cpp:87->dct.cpp:107]   --->   Operation 43 'specpipeline' 'specpipeline_ln87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/2] ( I:3.25ns O:3.25ns )   --->   "%store_ln88 = store i16 %buf_2d_out_load, i6 %output_r_addr" [dct.cpp:88->dct.cpp:107]   --->   Operation 44 'store' 'store_ln88' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln86 = br void %for.inc.i9" [dct.cpp:86->dct.cpp:107]   --->   Operation 45 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.046ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten20' [8]  (1.588 ns)
	'load' operation 7 bit ('indvar_flatten20_load', dct.cpp:84->dct.cpp:107) on local variable 'indvar_flatten20' [13]  (0.000 ns)
	'add' operation 7 bit ('add_ln84_1', dct.cpp:84->dct.cpp:107) [15]  (1.870 ns)
	'store' operation 0 bit ('store_ln84', dct.cpp:84->dct.cpp:107) of variable 'add_ln84_1', dct.cpp:84->dct.cpp:107 on local variable 'indvar_flatten20' [37]  (1.588 ns)

 <State 2>: 6.082ns
The critical path consists of the following:
	'load' operation 4 bit ('c_load', dct.cpp:86->dct.cpp:107) on local variable 'c', dct.cpp:81->dct.cpp:107 [18]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', dct.cpp:86->dct.cpp:107) [23]  (1.735 ns)
	'select' operation 4 bit ('select_ln81', dct.cpp:81->dct.cpp:107) [24]  (1.024 ns)
	'add' operation 4 bit ('add_ln86', dct.cpp:86->dct.cpp:107) [36]  (1.735 ns)
	'store' operation 0 bit ('store_ln81', dct.cpp:81->dct.cpp:107) of variable 'add_ln86', dct.cpp:86->dct.cpp:107 on local variable 'c', dct.cpp:81->dct.cpp:107 [39]  (1.588 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('buf_2d_out_addr', dct.cpp:88->dct.cpp:107) [31]  (0.000 ns)
	'load' operation 16 bit ('buf_2d_out_load', dct.cpp:88->dct.cpp:107) on array 'buf_2d_out' [33]  (3.254 ns)

 <State 4>: 6.508ns
The critical path consists of the following:
	'load' operation 16 bit ('buf_2d_out_load', dct.cpp:88->dct.cpp:107) on array 'buf_2d_out' [33]  (3.254 ns)
	'store' operation 0 bit ('store_ln88', dct.cpp:88->dct.cpp:107) of variable 'buf_2d_out_load', dct.cpp:88->dct.cpp:107 on array 'output_r' [35]  (3.254 ns)

 <State 5>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln88', dct.cpp:88->dct.cpp:107) of variable 'buf_2d_out_load', dct.cpp:88->dct.cpp:107 on array 'output_r' [35]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
