Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Dec 20 08:03:11 2023
| Host         : Senku running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    4           
TIMING-20  Warning   Non-clocked latch               53          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1105)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (61)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1105)
---------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/y_norm_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/y_norm_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/y_norm_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/y_norm_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/y_norm_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/y_norm_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/y_norm_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/y_norm_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/y_norm_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/y_norm_reg[9]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[0]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[10]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[1]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[3]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[4]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[5]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[6]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[7]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[8]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[9]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[0]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[1]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[3]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[4]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[5]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[6]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[7]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[8]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (61)
-------------------------------------------------
 There are 61 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.010        0.000                      0                   94        0.221        0.000                      0                   94        3.000        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 6.734}      13.468          74.250          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        5.010        0.000                      0                   94        0.221        0.000                      0                   94        6.234        0.000                       0                    58  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/green_out_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.765ns  (logic 1.676ns (21.583%)  route 6.089ns (78.417%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 12.031 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.707    -0.833    vga_driver/clk_out1
    SLICE_X83Y115        FDRE                                         r  vga_driver/pixel_row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  vga_driver/pixel_row_reg[8]/Q
                         net (fo=9, routed)           1.291     0.914    vga_driver/S_pixel_row[8]
    SLICE_X80Y113        LUT4 (Prop_lut4_I2_O)        0.146     1.060 r  vga_driver/space_reg[2]_i_14/O
                         net (fo=1, routed)           0.478     1.538    vga_driver/space_reg[2]_i_14_n_0
    SLICE_X80Y114        LUT5 (Prop_lut5_I4_O)        0.328     1.866 r  vga_driver/space_reg[2]_i_4/O
                         net (fo=2, routed)           0.921     2.787    vga_driver/space_reg[2]_i_4_n_0
    SLICE_X76Y116        LUT2 (Prop_lut2_I1_O)        0.150     2.937 f  vga_driver/y_norm_reg[5]_i_3/O
                         net (fo=9, routed)           0.628     3.565    vga_driver/y_norm_reg[5]_i_3_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I2_O)        0.348     3.913 f  vga_driver/space_reg[2]_i_3/O
                         net (fo=9, routed)           0.644     4.558    vga_driver/res__0
    SLICE_X80Y115        LUT3 (Prop_lut3_I2_O)        0.124     4.682 f  vga_driver/word_reg[27]_i_2/O
                         net (fo=27, routed)          1.480     6.161    my_gpu/wh1/letter/red_out_reg[3]
    SLICE_X86Y123        LUT6 (Prop_lut6_I4_O)        0.124     6.285 r  my_gpu/wh1/letter/red_out[3]_i_1/O
                         net (fo=12, routed)          0.647     6.932    vga_driver/red_out0[0]
    SLICE_X88Y121        FDSE                                         r  vga_driver/green_out_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.041    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.584    12.031    vga_driver/clk_out1
    SLICE_X88Y121        FDSE                                         r  vga_driver/green_out_reg[3]/C
                         clock pessimism              0.560    12.591    
                         clock uncertainty           -0.125    12.466    
    SLICE_X88Y121        FDSE (Setup_fdse_C_S)       -0.524    11.942    vga_driver/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         11.942    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.066ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/red_out_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.172ns  (logic 1.676ns (20.508%)  route 6.496ns (79.492%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 12.031 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.707    -0.833    vga_driver/clk_out1
    SLICE_X83Y115        FDRE                                         r  vga_driver/pixel_row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  vga_driver/pixel_row_reg[8]/Q
                         net (fo=9, routed)           1.291     0.914    vga_driver/S_pixel_row[8]
    SLICE_X80Y113        LUT4 (Prop_lut4_I2_O)        0.146     1.060 r  vga_driver/space_reg[2]_i_14/O
                         net (fo=1, routed)           0.478     1.538    vga_driver/space_reg[2]_i_14_n_0
    SLICE_X80Y114        LUT5 (Prop_lut5_I4_O)        0.328     1.866 r  vga_driver/space_reg[2]_i_4/O
                         net (fo=2, routed)           0.921     2.787    vga_driver/space_reg[2]_i_4_n_0
    SLICE_X76Y116        LUT2 (Prop_lut2_I1_O)        0.150     2.937 f  vga_driver/y_norm_reg[5]_i_3/O
                         net (fo=9, routed)           0.628     3.565    vga_driver/y_norm_reg[5]_i_3_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I2_O)        0.348     3.913 f  vga_driver/space_reg[2]_i_3/O
                         net (fo=9, routed)           0.644     4.558    vga_driver/res__0
    SLICE_X80Y115        LUT3 (Prop_lut3_I2_O)        0.124     4.682 f  vga_driver/word_reg[27]_i_2/O
                         net (fo=27, routed)          1.480     6.161    my_gpu/wh1/letter/red_out_reg[3]
    SLICE_X86Y123        LUT6 (Prop_lut6_I4_O)        0.124     6.285 r  my_gpu/wh1/letter/red_out[3]_i_1/O
                         net (fo=12, routed)          1.054     7.339    vga_driver/red_out0[0]
    SLICE_X89Y128        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.041    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.584    12.031    vga_driver/clk_out1
    SLICE_X89Y128        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica_2/C
                         clock pessimism              0.560    12.591    
                         clock uncertainty           -0.125    12.466    
    SLICE_X89Y128        FDRE (Setup_fdre_C_D)       -0.061    12.405    vga_driver/red_out_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         12.405    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                  5.066    

Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/blue_out_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.788ns  (logic 1.676ns (21.520%)  route 6.112ns (78.480%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 12.032 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.707    -0.833    vga_driver/clk_out1
    SLICE_X83Y115        FDRE                                         r  vga_driver/pixel_row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  vga_driver/pixel_row_reg[8]/Q
                         net (fo=9, routed)           1.291     0.914    vga_driver/S_pixel_row[8]
    SLICE_X80Y113        LUT4 (Prop_lut4_I2_O)        0.146     1.060 r  vga_driver/space_reg[2]_i_14/O
                         net (fo=1, routed)           0.478     1.538    vga_driver/space_reg[2]_i_14_n_0
    SLICE_X80Y114        LUT5 (Prop_lut5_I4_O)        0.328     1.866 r  vga_driver/space_reg[2]_i_4/O
                         net (fo=2, routed)           0.921     2.787    vga_driver/space_reg[2]_i_4_n_0
    SLICE_X76Y116        LUT2 (Prop_lut2_I1_O)        0.150     2.937 f  vga_driver/y_norm_reg[5]_i_3/O
                         net (fo=9, routed)           0.628     3.565    vga_driver/y_norm_reg[5]_i_3_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I2_O)        0.348     3.913 f  vga_driver/space_reg[2]_i_3/O
                         net (fo=9, routed)           0.644     4.558    vga_driver/res__0
    SLICE_X80Y115        LUT3 (Prop_lut3_I2_O)        0.124     4.682 f  vga_driver/word_reg[27]_i_2/O
                         net (fo=27, routed)          1.480     6.161    my_gpu/wh1/letter/red_out_reg[3]
    SLICE_X86Y123        LUT6 (Prop_lut6_I4_O)        0.124     6.285 r  my_gpu/wh1/letter/red_out[3]_i_1/O
                         net (fo=12, routed)          0.670     6.955    vga_driver/red_out0[0]
    SLICE_X86Y119        FDSE                                         r  vga_driver/blue_out_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.041    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.585    12.032    vga_driver/clk_out1
    SLICE_X86Y119        FDSE                                         r  vga_driver/blue_out_reg[0]/C
                         clock pessimism              0.560    12.592    
                         clock uncertainty           -0.125    12.467    
    SLICE_X86Y119        FDSE (Setup_fdse_C_S)       -0.429    12.038    vga_driver/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.038    
                         arrival time                          -6.955    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/blue_out_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.788ns  (logic 1.676ns (21.520%)  route 6.112ns (78.480%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 12.032 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.707    -0.833    vga_driver/clk_out1
    SLICE_X83Y115        FDRE                                         r  vga_driver/pixel_row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  vga_driver/pixel_row_reg[8]/Q
                         net (fo=9, routed)           1.291     0.914    vga_driver/S_pixel_row[8]
    SLICE_X80Y113        LUT4 (Prop_lut4_I2_O)        0.146     1.060 r  vga_driver/space_reg[2]_i_14/O
                         net (fo=1, routed)           0.478     1.538    vga_driver/space_reg[2]_i_14_n_0
    SLICE_X80Y114        LUT5 (Prop_lut5_I4_O)        0.328     1.866 r  vga_driver/space_reg[2]_i_4/O
                         net (fo=2, routed)           0.921     2.787    vga_driver/space_reg[2]_i_4_n_0
    SLICE_X76Y116        LUT2 (Prop_lut2_I1_O)        0.150     2.937 f  vga_driver/y_norm_reg[5]_i_3/O
                         net (fo=9, routed)           0.628     3.565    vga_driver/y_norm_reg[5]_i_3_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I2_O)        0.348     3.913 f  vga_driver/space_reg[2]_i_3/O
                         net (fo=9, routed)           0.644     4.558    vga_driver/res__0
    SLICE_X80Y115        LUT3 (Prop_lut3_I2_O)        0.124     4.682 f  vga_driver/word_reg[27]_i_2/O
                         net (fo=27, routed)          1.480     6.161    my_gpu/wh1/letter/red_out_reg[3]
    SLICE_X86Y123        LUT6 (Prop_lut6_I4_O)        0.124     6.285 r  my_gpu/wh1/letter/red_out[3]_i_1/O
                         net (fo=12, routed)          0.670     6.955    vga_driver/red_out0[0]
    SLICE_X86Y119        FDSE                                         r  vga_driver/blue_out_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.041    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.585    12.032    vga_driver/clk_out1
    SLICE_X86Y119        FDSE                                         r  vga_driver/blue_out_reg[3]/C
                         clock pessimism              0.560    12.592    
                         clock uncertainty           -0.125    12.467    
    SLICE_X86Y119        FDSE (Setup_fdse_C_S)       -0.429    12.038    vga_driver/blue_out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.038    
                         arrival time                          -6.955    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/green_out_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.788ns  (logic 1.676ns (21.520%)  route 6.112ns (78.480%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 12.032 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.707    -0.833    vga_driver/clk_out1
    SLICE_X83Y115        FDRE                                         r  vga_driver/pixel_row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  vga_driver/pixel_row_reg[8]/Q
                         net (fo=9, routed)           1.291     0.914    vga_driver/S_pixel_row[8]
    SLICE_X80Y113        LUT4 (Prop_lut4_I2_O)        0.146     1.060 r  vga_driver/space_reg[2]_i_14/O
                         net (fo=1, routed)           0.478     1.538    vga_driver/space_reg[2]_i_14_n_0
    SLICE_X80Y114        LUT5 (Prop_lut5_I4_O)        0.328     1.866 r  vga_driver/space_reg[2]_i_4/O
                         net (fo=2, routed)           0.921     2.787    vga_driver/space_reg[2]_i_4_n_0
    SLICE_X76Y116        LUT2 (Prop_lut2_I1_O)        0.150     2.937 f  vga_driver/y_norm_reg[5]_i_3/O
                         net (fo=9, routed)           0.628     3.565    vga_driver/y_norm_reg[5]_i_3_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I2_O)        0.348     3.913 f  vga_driver/space_reg[2]_i_3/O
                         net (fo=9, routed)           0.644     4.558    vga_driver/res__0
    SLICE_X80Y115        LUT3 (Prop_lut3_I2_O)        0.124     4.682 f  vga_driver/word_reg[27]_i_2/O
                         net (fo=27, routed)          1.480     6.161    my_gpu/wh1/letter/red_out_reg[3]
    SLICE_X86Y123        LUT6 (Prop_lut6_I4_O)        0.124     6.285 r  my_gpu/wh1/letter/red_out[3]_i_1/O
                         net (fo=12, routed)          0.670     6.955    vga_driver/red_out0[0]
    SLICE_X86Y119        FDSE                                         r  vga_driver/green_out_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.041    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.585    12.032    vga_driver/clk_out1
    SLICE_X86Y119        FDSE                                         r  vga_driver/green_out_reg[0]/C
                         clock pessimism              0.560    12.592    
                         clock uncertainty           -0.125    12.467    
    SLICE_X86Y119        FDSE (Setup_fdse_C_S)       -0.429    12.038    vga_driver/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.038    
                         arrival time                          -6.955    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/green_out_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.788ns  (logic 1.676ns (21.520%)  route 6.112ns (78.480%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 12.032 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.707    -0.833    vga_driver/clk_out1
    SLICE_X83Y115        FDRE                                         r  vga_driver/pixel_row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  vga_driver/pixel_row_reg[8]/Q
                         net (fo=9, routed)           1.291     0.914    vga_driver/S_pixel_row[8]
    SLICE_X80Y113        LUT4 (Prop_lut4_I2_O)        0.146     1.060 r  vga_driver/space_reg[2]_i_14/O
                         net (fo=1, routed)           0.478     1.538    vga_driver/space_reg[2]_i_14_n_0
    SLICE_X80Y114        LUT5 (Prop_lut5_I4_O)        0.328     1.866 r  vga_driver/space_reg[2]_i_4/O
                         net (fo=2, routed)           0.921     2.787    vga_driver/space_reg[2]_i_4_n_0
    SLICE_X76Y116        LUT2 (Prop_lut2_I1_O)        0.150     2.937 f  vga_driver/y_norm_reg[5]_i_3/O
                         net (fo=9, routed)           0.628     3.565    vga_driver/y_norm_reg[5]_i_3_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I2_O)        0.348     3.913 f  vga_driver/space_reg[2]_i_3/O
                         net (fo=9, routed)           0.644     4.558    vga_driver/res__0
    SLICE_X80Y115        LUT3 (Prop_lut3_I2_O)        0.124     4.682 f  vga_driver/word_reg[27]_i_2/O
                         net (fo=27, routed)          1.480     6.161    my_gpu/wh1/letter/red_out_reg[3]
    SLICE_X86Y123        LUT6 (Prop_lut6_I4_O)        0.124     6.285 r  my_gpu/wh1/letter/red_out[3]_i_1/O
                         net (fo=12, routed)          0.670     6.955    vga_driver/red_out0[0]
    SLICE_X86Y119        FDSE                                         r  vga_driver/green_out_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.041    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.585    12.032    vga_driver/clk_out1
    SLICE_X86Y119        FDSE                                         r  vga_driver/green_out_reg[1]/C
                         clock pessimism              0.560    12.592    
                         clock uncertainty           -0.125    12.467    
    SLICE_X86Y119        FDSE (Setup_fdse_C_S)       -0.429    12.038    vga_driver/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.038    
                         arrival time                          -6.955    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/green_out_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.788ns  (logic 1.676ns (21.520%)  route 6.112ns (78.480%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 12.032 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.707    -0.833    vga_driver/clk_out1
    SLICE_X83Y115        FDRE                                         r  vga_driver/pixel_row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  vga_driver/pixel_row_reg[8]/Q
                         net (fo=9, routed)           1.291     0.914    vga_driver/S_pixel_row[8]
    SLICE_X80Y113        LUT4 (Prop_lut4_I2_O)        0.146     1.060 r  vga_driver/space_reg[2]_i_14/O
                         net (fo=1, routed)           0.478     1.538    vga_driver/space_reg[2]_i_14_n_0
    SLICE_X80Y114        LUT5 (Prop_lut5_I4_O)        0.328     1.866 r  vga_driver/space_reg[2]_i_4/O
                         net (fo=2, routed)           0.921     2.787    vga_driver/space_reg[2]_i_4_n_0
    SLICE_X76Y116        LUT2 (Prop_lut2_I1_O)        0.150     2.937 f  vga_driver/y_norm_reg[5]_i_3/O
                         net (fo=9, routed)           0.628     3.565    vga_driver/y_norm_reg[5]_i_3_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I2_O)        0.348     3.913 f  vga_driver/space_reg[2]_i_3/O
                         net (fo=9, routed)           0.644     4.558    vga_driver/res__0
    SLICE_X80Y115        LUT3 (Prop_lut3_I2_O)        0.124     4.682 f  vga_driver/word_reg[27]_i_2/O
                         net (fo=27, routed)          1.480     6.161    my_gpu/wh1/letter/red_out_reg[3]
    SLICE_X86Y123        LUT6 (Prop_lut6_I4_O)        0.124     6.285 r  my_gpu/wh1/letter/red_out[3]_i_1/O
                         net (fo=12, routed)          0.670     6.955    vga_driver/red_out0[0]
    SLICE_X86Y119        FDSE                                         r  vga_driver/green_out_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.041    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.585    12.032    vga_driver/clk_out1
    SLICE_X86Y119        FDSE                                         r  vga_driver/green_out_reg[2]/C
                         clock pessimism              0.560    12.592    
                         clock uncertainty           -0.125    12.467    
    SLICE_X86Y119        FDSE (Setup_fdse_C_S)       -0.429    12.038    vga_driver/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.038    
                         arrival time                          -6.955    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.088ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/blue_out_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.784ns  (logic 1.676ns (21.532%)  route 6.108ns (78.468%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 12.032 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.707    -0.833    vga_driver/clk_out1
    SLICE_X83Y115        FDRE                                         r  vga_driver/pixel_row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  vga_driver/pixel_row_reg[8]/Q
                         net (fo=9, routed)           1.291     0.914    vga_driver/S_pixel_row[8]
    SLICE_X80Y113        LUT4 (Prop_lut4_I2_O)        0.146     1.060 r  vga_driver/space_reg[2]_i_14/O
                         net (fo=1, routed)           0.478     1.538    vga_driver/space_reg[2]_i_14_n_0
    SLICE_X80Y114        LUT5 (Prop_lut5_I4_O)        0.328     1.866 r  vga_driver/space_reg[2]_i_4/O
                         net (fo=2, routed)           0.921     2.787    vga_driver/space_reg[2]_i_4_n_0
    SLICE_X76Y116        LUT2 (Prop_lut2_I1_O)        0.150     2.937 f  vga_driver/y_norm_reg[5]_i_3/O
                         net (fo=9, routed)           0.628     3.565    vga_driver/y_norm_reg[5]_i_3_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I2_O)        0.348     3.913 f  vga_driver/space_reg[2]_i_3/O
                         net (fo=9, routed)           0.644     4.558    vga_driver/res__0
    SLICE_X80Y115        LUT3 (Prop_lut3_I2_O)        0.124     4.682 f  vga_driver/word_reg[27]_i_2/O
                         net (fo=27, routed)          1.480     6.161    my_gpu/wh1/letter/red_out_reg[3]
    SLICE_X86Y123        LUT6 (Prop_lut6_I4_O)        0.124     6.285 r  my_gpu/wh1/letter/red_out[3]_i_1/O
                         net (fo=12, routed)          0.666     6.951    vga_driver/red_out0[0]
    SLICE_X87Y119        FDSE                                         r  vga_driver/blue_out_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.041    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.585    12.032    vga_driver/clk_out1
    SLICE_X87Y119        FDSE                                         r  vga_driver/blue_out_reg[1]/C
                         clock pessimism              0.560    12.592    
                         clock uncertainty           -0.125    12.467    
    SLICE_X87Y119        FDSE (Setup_fdse_C_S)       -0.429    12.038    vga_driver/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.038    
                         arrival time                          -6.951    
  -------------------------------------------------------------------
                         slack                                  5.088    

Slack (MET) :             5.088ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/blue_out_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.784ns  (logic 1.676ns (21.532%)  route 6.108ns (78.468%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 12.032 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.707    -0.833    vga_driver/clk_out1
    SLICE_X83Y115        FDRE                                         r  vga_driver/pixel_row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  vga_driver/pixel_row_reg[8]/Q
                         net (fo=9, routed)           1.291     0.914    vga_driver/S_pixel_row[8]
    SLICE_X80Y113        LUT4 (Prop_lut4_I2_O)        0.146     1.060 r  vga_driver/space_reg[2]_i_14/O
                         net (fo=1, routed)           0.478     1.538    vga_driver/space_reg[2]_i_14_n_0
    SLICE_X80Y114        LUT5 (Prop_lut5_I4_O)        0.328     1.866 r  vga_driver/space_reg[2]_i_4/O
                         net (fo=2, routed)           0.921     2.787    vga_driver/space_reg[2]_i_4_n_0
    SLICE_X76Y116        LUT2 (Prop_lut2_I1_O)        0.150     2.937 f  vga_driver/y_norm_reg[5]_i_3/O
                         net (fo=9, routed)           0.628     3.565    vga_driver/y_norm_reg[5]_i_3_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I2_O)        0.348     3.913 f  vga_driver/space_reg[2]_i_3/O
                         net (fo=9, routed)           0.644     4.558    vga_driver/res__0
    SLICE_X80Y115        LUT3 (Prop_lut3_I2_O)        0.124     4.682 f  vga_driver/word_reg[27]_i_2/O
                         net (fo=27, routed)          1.480     6.161    my_gpu/wh1/letter/red_out_reg[3]
    SLICE_X86Y123        LUT6 (Prop_lut6_I4_O)        0.124     6.285 r  my_gpu/wh1/letter/red_out[3]_i_1/O
                         net (fo=12, routed)          0.666     6.951    vga_driver/red_out0[0]
    SLICE_X87Y119        FDSE                                         r  vga_driver/blue_out_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.041    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.585    12.032    vga_driver/clk_out1
    SLICE_X87Y119        FDSE                                         r  vga_driver/blue_out_reg[2]/C
                         clock pessimism              0.560    12.592    
                         clock uncertainty           -0.125    12.467    
    SLICE_X87Y119        FDSE (Setup_fdse_C_S)       -0.429    12.038    vga_driver/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.038    
                         arrival time                          -6.951    
  -------------------------------------------------------------------
                         slack                                  5.088    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/red_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.083ns  (logic 1.676ns (20.734%)  route 6.407ns (79.266%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 12.031 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.707    -0.833    vga_driver/clk_out1
    SLICE_X83Y115        FDRE                                         r  vga_driver/pixel_row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  vga_driver/pixel_row_reg[8]/Q
                         net (fo=9, routed)           1.291     0.914    vga_driver/S_pixel_row[8]
    SLICE_X80Y113        LUT4 (Prop_lut4_I2_O)        0.146     1.060 r  vga_driver/space_reg[2]_i_14/O
                         net (fo=1, routed)           0.478     1.538    vga_driver/space_reg[2]_i_14_n_0
    SLICE_X80Y114        LUT5 (Prop_lut5_I4_O)        0.328     1.866 r  vga_driver/space_reg[2]_i_4/O
                         net (fo=2, routed)           0.921     2.787    vga_driver/space_reg[2]_i_4_n_0
    SLICE_X76Y116        LUT2 (Prop_lut2_I1_O)        0.150     2.937 f  vga_driver/y_norm_reg[5]_i_3/O
                         net (fo=9, routed)           0.628     3.565    vga_driver/y_norm_reg[5]_i_3_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I2_O)        0.348     3.913 f  vga_driver/space_reg[2]_i_3/O
                         net (fo=9, routed)           0.644     4.558    vga_driver/res__0
    SLICE_X80Y115        LUT3 (Prop_lut3_I2_O)        0.124     4.682 f  vga_driver/word_reg[27]_i_2/O
                         net (fo=27, routed)          1.480     6.161    my_gpu/wh1/letter/red_out_reg[3]
    SLICE_X86Y123        LUT6 (Prop_lut6_I4_O)        0.124     6.285 r  my_gpu/wh1/letter/red_out[3]_i_1/O
                         net (fo=12, routed)          0.965     7.250    vga_driver/red_out0[0]
    SLICE_X89Y128        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.041    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     8.717 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    10.356    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.447 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.584    12.031    vga_driver/clk_out1
    SLICE_X89Y128        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica/C
                         clock pessimism              0.560    12.591    
                         clock uncertainty           -0.125    12.466    
    SLICE_X89Y128        FDRE (Setup_fdre_C_D)       -0.081    12.385    vga_driver/red_out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.385    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                  5.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/pixel_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.274%)  route 0.164ns (53.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.597    -0.567    vga_driver/clk_out1
    SLICE_X82Y112        FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=11, routed)          0.164    -0.262    vga_driver/v_cnt_reg[0]
    SLICE_X82Y113        FDRE                                         r  vga_driver/pixel_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.866    -0.806    vga_driver/clk_out1
    SLICE_X82Y113        FDRE                                         r  vga_driver/pixel_row_reg[0]/C
                         clock pessimism              0.253    -0.553    
    SLICE_X82Y113        FDRE (Hold_fdre_C_D)         0.070    -0.483    vga_driver/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/pixel_col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.376%)  route 0.157ns (52.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.575    vga_driver/clk_out1
    SLICE_X75Y111        FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=10, routed)          0.157    -0.278    vga_driver/h_cnt_reg[4]
    SLICE_X76Y112        FDRE                                         r  vga_driver/pixel_col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.813    vga_driver/clk_out1
    SLICE_X76Y112        FDRE                                         r  vga_driver/pixel_col_reg[4]/C
                         clock pessimism              0.252    -0.561    
    SLICE_X76Y112        FDRE (Hold_fdre_C_D)         0.052    -0.509    vga_driver/pixel_col_reg[4]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/pixel_col_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.669%)  route 0.147ns (47.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.575    vga_driver/clk_out1
    SLICE_X76Y111        FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=9, routed)           0.147    -0.264    vga_driver/h_cnt_reg[6]
    SLICE_X76Y112        FDRE                                         r  vga_driver/pixel_col_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.813    vga_driver/clk_out1
    SLICE_X76Y112        FDRE                                         r  vga_driver/pixel_col_reg[6]/C
                         clock pessimism              0.252    -0.561    
    SLICE_X76Y112        FDRE (Hold_fdre_C_D)         0.063    -0.498    vga_driver/pixel_col_reg[6]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/pixel_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.804%)  route 0.135ns (45.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.596    -0.568    vga_driver/clk_out1
    SLICE_X84Y114        FDRE                                         r  vga_driver/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  vga_driver/v_cnt_reg[3]/Q
                         net (fo=8, routed)           0.135    -0.269    vga_driver/v_cnt_reg[3]
    SLICE_X82Y113        FDRE                                         r  vga_driver/pixel_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.866    -0.806    vga_driver/clk_out1
    SLICE_X82Y113        FDRE                                         r  vga_driver/pixel_row_reg[3]/C
                         clock pessimism              0.253    -0.553    
    SLICE_X82Y113        FDRE (Hold_fdre_C_D)         0.047    -0.506    vga_driver/pixel_row_reg[3]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.227ns (67.878%)  route 0.107ns (32.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.596    -0.568    vga_driver/clk_out1
    SLICE_X82Y114        FDRE                                         r  vga_driver/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y114        FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  vga_driver/v_cnt_reg[2]/Q
                         net (fo=9, routed)           0.107    -0.333    vga_driver/v_cnt_reg[2]
    SLICE_X82Y114        LUT6 (Prop_lut6_I3_O)        0.099    -0.234 r  vga_driver/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    vga_driver/plusOp[5]
    SLICE_X82Y114        FDRE                                         r  vga_driver/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.866    -0.806    vga_driver/clk_out1
    SLICE_X82Y114        FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.238    -0.568    
    SLICE_X82Y114        FDRE (Hold_fdre_C_D)         0.091    -0.477    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/v_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.184ns (50.213%)  route 0.182ns (49.787%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.596    -0.568    vga_driver/clk_out1
    SLICE_X83Y113        FDRE                                         r  vga_driver/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  vga_driver/v_cnt_reg[6]/Q
                         net (fo=8, routed)           0.182    -0.245    vga_driver/v_cnt_reg[6]
    SLICE_X83Y113        LUT5 (Prop_lut5_I3_O)        0.043    -0.202 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    vga_driver/plusOp[8]
    SLICE_X83Y113        FDRE                                         r  vga_driver/v_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.866    -0.806    vga_driver/clk_out1
    SLICE_X83Y113        FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.238    -0.568    
    SLICE_X83Y113        FDRE (Hold_fdre_C_D)         0.107    -0.461    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.639%)  route 0.174ns (45.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.575    vga_driver/clk_out1
    SLICE_X74Y111        FDRE                                         r  vga_driver/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  vga_driver/h_cnt_reg[5]/Q
                         net (fo=10, routed)          0.174    -0.238    vga_driver/h_cnt_reg[5]
    SLICE_X74Y111        LUT6 (Prop_lut6_I0_O)        0.045    -0.193 r  vga_driver/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    vga_driver/plusOp__0[5]
    SLICE_X74Y111        FDRE                                         r  vga_driver/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.862    -0.811    vga_driver/clk_out1
    SLICE_X74Y111        FDRE                                         r  vga_driver/h_cnt_reg[5]/C
                         clock pessimism              0.236    -0.575    
    SLICE_X74Y111        FDRE (Hold_fdre_C_D)         0.121    -0.454    vga_driver/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.226ns (63.156%)  route 0.132ns (36.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.596    -0.568    vga_driver/clk_out1
    SLICE_X83Y113        FDRE                                         r  vga_driver/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y113        FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  vga_driver/v_cnt_reg[8]/Q
                         net (fo=7, routed)           0.132    -0.308    vga_driver/v_cnt_reg[8]
    SLICE_X83Y113        LUT6 (Prop_lut6_I5_O)        0.098    -0.210 r  vga_driver/v_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.210    vga_driver/plusOp[9]
    SLICE_X83Y113        FDRE                                         r  vga_driver/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.866    -0.806    vga_driver/clk_out1
    SLICE_X83Y113        FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism              0.238    -0.568    
    SLICE_X83Y113        FDRE (Hold_fdre_C_D)         0.092    -0.476    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/pixel_row_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.148ns (49.298%)  route 0.152ns (50.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.596    -0.568    vga_driver/clk_out1
    SLICE_X84Y114        FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y114        FDRE (Prop_fdre_C_Q)         0.148    -0.420 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=7, routed)           0.152    -0.268    vga_driver/v_cnt_reg[4]
    SLICE_X83Y115        FDRE                                         r  vga_driver/pixel_row_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.866    -0.807    vga_driver/clk_out1
    SLICE_X83Y115        FDRE                                         r  vga_driver/pixel_row_reg[4]/C
                         clock pessimism              0.253    -0.554    
    SLICE_X83Y115        FDRE (Hold_fdre_C_D)         0.016    -0.538    vga_driver/pixel_row_reg[4]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/h_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.242%)  route 0.184ns (46.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.575    vga_driver/clk_out1
    SLICE_X76Y111        FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=9, routed)           0.184    -0.228    vga_driver/h_cnt_reg[6]
    SLICE_X76Y111        LUT6 (Prop_lut6_I1_O)        0.045    -0.183 r  vga_driver/h_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    vga_driver/plusOp__0[8]
    SLICE_X76Y111        FDRE                                         r  vga_driver/h_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.862    -0.811    vga_driver/clk_out1
    SLICE_X76Y111        FDRE                                         r  vga_driver/h_cnt_reg[8]/C
                         clock pessimism              0.236    -0.575    
    SLICE_X76Y111        FDRE (Hold_fdre_C_D)         0.121    -0.454    vga_driver/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y16   clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         13.468      12.468     SLICE_X86Y119    vga_driver/blue_out_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         13.468      12.468     SLICE_X87Y119    vga_driver/blue_out_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         13.468      12.468     SLICE_X87Y119    vga_driver/blue_out_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         13.468      12.468     SLICE_X86Y119    vga_driver/blue_out_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         13.468      12.468     SLICE_X86Y119    vga_driver/green_out_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         13.468      12.468     SLICE_X86Y119    vga_driver/green_out_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         13.468      12.468     SLICE_X86Y119    vga_driver/green_out_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         13.468      12.468     SLICE_X88Y121    vga_driver/green_out_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X86Y119    vga_driver/blue_out_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X86Y119    vga_driver/blue_out_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X87Y119    vga_driver/blue_out_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X87Y119    vga_driver/blue_out_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X87Y119    vga_driver/blue_out_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X87Y119    vga_driver/blue_out_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X86Y119    vga_driver/blue_out_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X86Y119    vga_driver/blue_out_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X86Y119    vga_driver/green_out_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X86Y119    vga_driver/green_out_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X86Y119    vga_driver/blue_out_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X86Y119    vga_driver/blue_out_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X87Y119    vga_driver/blue_out_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X87Y119    vga_driver/blue_out_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X87Y119    vga_driver/blue_out_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X87Y119    vga_driver/blue_out_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X86Y119    vga_driver/blue_out_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X86Y119    vga_driver/blue_out_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X86Y119    vga_driver/green_out_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X86Y119    vga_driver/green_out_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_gpu/x_norm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/g1/sq/color_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.441ns  (logic 2.727ns (28.885%)  route 6.714ns (71.115%))
  Logic Levels:           10  (CARRY4=3 LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y116        LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[8]/G
    SLICE_X77Y116        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  my_gpu/x_norm_reg[8]/Q
                         net (fo=36, routed)          2.258     2.817    my_gpu/g1/i___15_carry_i_1[8]
    SLICE_X79Y119        LUT4 (Prop_lut4_I3_O)        0.124     2.941 r  my_gpu/g1/i__carry_i_1__13/O
                         net (fo=1, routed)           0.000     2.941    my_gpu/g1/i__carry_i_1__13_n_0
    SLICE_X79Y119        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     3.189 r  my_gpu/g1/ARG_inferred__0/i__carry/O[3]
                         net (fo=5, routed)           1.084     4.273    my_gpu/g1/sq/O[3]
    SLICE_X82Y119        LUT2 (Prop_lut2_I0_O)        0.306     4.579 r  my_gpu/g1/sq/color3__14_carry_i_1/O
                         net (fo=1, routed)           0.000     4.579    my_gpu/g1/sq/color3__14_carry_i_1_n_0
    SLICE_X82Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.980 r  my_gpu/g1/sq/color3__14_carry/CO[3]
                         net (fo=1, routed)           0.000     4.980    my_gpu/g1/sq/color3__14_carry_n_0
    SLICE_X82Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.202 f  my_gpu/g1/sq/color3__14_carry__0/O[0]
                         net (fo=1, routed)           0.989     6.191    my_gpu/g1/sq/color3__14_carry__0_n_7
    SLICE_X83Y118        LUT5 (Prop_lut5_I3_O)        0.299     6.490 r  my_gpu/g1/sq/color_reg[7]_i_9/O
                         net (fo=6, routed)           1.120     7.610    my_gpu/g1/sq/color_reg[7]_i_9_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.734 f  my_gpu/g1/sq/color_reg[5]_i_5/O
                         net (fo=2, routed)           0.427     8.161    my_gpu/g1/sq/color_reg[5]_i_5_n_0
    SLICE_X86Y118        LUT3 (Prop_lut3_I0_O)        0.118     8.279 r  my_gpu/g1/sq/color_reg[5]_i_2/O
                         net (fo=2, routed)           0.457     8.735    my_gpu/g1/sq/color_reg[5]_i_2_n_0
    SLICE_X86Y118        LUT6 (Prop_lut6_I1_O)        0.326     9.061 r  my_gpu/g1/sq/color_reg[5]_i_1/O
                         net (fo=1, routed)           0.379     9.441    my_gpu/g1/sq/color_reg[5]_i_1_n_0
    SLICE_X86Y118        LDCE                                         r  my_gpu/g1/sq/color_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/g1/sq/color_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.405ns  (logic 2.727ns (28.994%)  route 6.678ns (71.006%))
  Logic Levels:           10  (CARRY4=3 LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y116        LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[8]/G
    SLICE_X77Y116        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  my_gpu/x_norm_reg[8]/Q
                         net (fo=36, routed)          2.258     2.817    my_gpu/g1/i___15_carry_i_1[8]
    SLICE_X79Y119        LUT4 (Prop_lut4_I3_O)        0.124     2.941 r  my_gpu/g1/i__carry_i_1__13/O
                         net (fo=1, routed)           0.000     2.941    my_gpu/g1/i__carry_i_1__13_n_0
    SLICE_X79Y119        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     3.189 r  my_gpu/g1/ARG_inferred__0/i__carry/O[3]
                         net (fo=5, routed)           1.084     4.273    my_gpu/g1/sq/O[3]
    SLICE_X82Y119        LUT2 (Prop_lut2_I0_O)        0.306     4.579 r  my_gpu/g1/sq/color3__14_carry_i_1/O
                         net (fo=1, routed)           0.000     4.579    my_gpu/g1/sq/color3__14_carry_i_1_n_0
    SLICE_X82Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.980 r  my_gpu/g1/sq/color3__14_carry/CO[3]
                         net (fo=1, routed)           0.000     4.980    my_gpu/g1/sq/color3__14_carry_n_0
    SLICE_X82Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.202 f  my_gpu/g1/sq/color3__14_carry__0/O[0]
                         net (fo=1, routed)           0.989     6.191    my_gpu/g1/sq/color3__14_carry__0_n_7
    SLICE_X83Y118        LUT5 (Prop_lut5_I3_O)        0.299     6.490 r  my_gpu/g1/sq/color_reg[7]_i_9/O
                         net (fo=6, routed)           1.120     7.610    my_gpu/g1/sq/color_reg[7]_i_9_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.734 f  my_gpu/g1/sq/color_reg[5]_i_5/O
                         net (fo=2, routed)           0.427     8.161    my_gpu/g1/sq/color_reg[5]_i_5_n_0
    SLICE_X86Y118        LUT3 (Prop_lut3_I0_O)        0.118     8.279 r  my_gpu/g1/sq/color_reg[5]_i_2/O
                         net (fo=2, routed)           0.328     8.607    my_gpu/g1/sq/color_reg[5]_i_2_n_0
    SLICE_X88Y117        LUT6 (Prop_lut6_I1_O)        0.326     8.933 r  my_gpu/g1/sq/color_reg[1]_i_1/O
                         net (fo=1, routed)           0.472     9.405    my_gpu/g1/sq/color_reg[1]_i_1_n_0
    SLICE_X86Y117        LDCE                                         r  my_gpu/g1/sq/color_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/g1/sq/color_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.179ns  (logic 2.407ns (26.222%)  route 6.772ns (73.778%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y116        LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[8]/G
    SLICE_X77Y116        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  my_gpu/x_norm_reg[8]/Q
                         net (fo=36, routed)          2.258     2.817    my_gpu/g1/i___15_carry_i_1[8]
    SLICE_X79Y119        LUT4 (Prop_lut4_I3_O)        0.124     2.941 r  my_gpu/g1/i__carry_i_1__13/O
                         net (fo=1, routed)           0.000     2.941    my_gpu/g1/i__carry_i_1__13_n_0
    SLICE_X79Y119        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     3.189 r  my_gpu/g1/ARG_inferred__0/i__carry/O[3]
                         net (fo=5, routed)           1.084     4.273    my_gpu/g1/sq/O[3]
    SLICE_X82Y119        LUT2 (Prop_lut2_I0_O)        0.306     4.579 r  my_gpu/g1/sq/color3__14_carry_i_1/O
                         net (fo=1, routed)           0.000     4.579    my_gpu/g1/sq/color3__14_carry_i_1_n_0
    SLICE_X82Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.980 r  my_gpu/g1/sq/color3__14_carry/CO[3]
                         net (fo=1, routed)           0.000     4.980    my_gpu/g1/sq/color3__14_carry_n_0
    SLICE_X82Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.202 f  my_gpu/g1/sq/color3__14_carry__0/O[0]
                         net (fo=1, routed)           0.989     6.191    my_gpu/g1/sq/color3__14_carry__0_n_7
    SLICE_X83Y118        LUT5 (Prop_lut5_I3_O)        0.299     6.490 r  my_gpu/g1/sq/color_reg[7]_i_9/O
                         net (fo=6, routed)           0.756     7.247    my_gpu/g1/sq/color_reg[7]_i_9_n_0
    SLICE_X86Y118        LUT4 (Prop_lut4_I1_O)        0.124     7.371 f  my_gpu/g1/sq/color_reg[6]_i_3/O
                         net (fo=2, routed)           0.747     8.118    my_gpu/g1/sq/color_reg[6]_i_3_n_0
    SLICE_X85Y116        LUT6 (Prop_lut6_I3_O)        0.124     8.242 r  my_gpu/g1/sq/color_reg[2]_i_1/O
                         net (fo=1, routed)           0.937     9.179    my_gpu/g1/sq/color_reg[2]_i_1_n_0
    SLICE_X85Y117        LDCE                                         r  my_gpu/g1/sq/color_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/g1/sq/color_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.900ns  (logic 2.407ns (27.045%)  route 6.493ns (72.955%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y116        LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[8]/G
    SLICE_X77Y116        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  my_gpu/x_norm_reg[8]/Q
                         net (fo=36, routed)          2.258     2.817    my_gpu/g1/i___15_carry_i_1[8]
    SLICE_X79Y119        LUT4 (Prop_lut4_I3_O)        0.124     2.941 r  my_gpu/g1/i__carry_i_1__13/O
                         net (fo=1, routed)           0.000     2.941    my_gpu/g1/i__carry_i_1__13_n_0
    SLICE_X79Y119        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     3.189 r  my_gpu/g1/ARG_inferred__0/i__carry/O[3]
                         net (fo=5, routed)           1.084     4.273    my_gpu/g1/sq/O[3]
    SLICE_X82Y119        LUT2 (Prop_lut2_I0_O)        0.306     4.579 r  my_gpu/g1/sq/color3__14_carry_i_1/O
                         net (fo=1, routed)           0.000     4.579    my_gpu/g1/sq/color3__14_carry_i_1_n_0
    SLICE_X82Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.980 r  my_gpu/g1/sq/color3__14_carry/CO[3]
                         net (fo=1, routed)           0.000     4.980    my_gpu/g1/sq/color3__14_carry_n_0
    SLICE_X82Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.202 r  my_gpu/g1/sq/color3__14_carry__0/O[0]
                         net (fo=1, routed)           0.989     6.191    my_gpu/g1/sq/color3__14_carry__0_n_7
    SLICE_X83Y118        LUT5 (Prop_lut5_I3_O)        0.299     6.490 f  my_gpu/g1/sq/color_reg[7]_i_9/O
                         net (fo=6, routed)           1.117     7.608    my_gpu/g1/sq/color_reg[7]_i_9_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I0_O)        0.124     7.732 r  my_gpu/g1/sq/color_reg[5]_i_3/O
                         net (fo=4, routed)           0.660     8.391    my_gpu/g1/sq/color_reg[5]_i_3_n_0
    SLICE_X86Y118        LUT6 (Prop_lut6_I3_O)        0.124     8.515 r  my_gpu/g1/sq/color_reg[4]_i_1/O
                         net (fo=1, routed)           0.385     8.900    my_gpu/g1/sq/color_reg[4]_i_1_n_0
    SLICE_X86Y118        LDCE                                         r  my_gpu/g1/sq/color_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/g1/sq/color_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.796ns  (logic 2.531ns (28.776%)  route 6.265ns (71.224%))
  Logic Levels:           10  (CARRY4=3 LDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y116        LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[8]/G
    SLICE_X77Y116        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  my_gpu/x_norm_reg[8]/Q
                         net (fo=36, routed)          2.258     2.817    my_gpu/g1/i___15_carry_i_1[8]
    SLICE_X79Y119        LUT4 (Prop_lut4_I3_O)        0.124     2.941 r  my_gpu/g1/i__carry_i_1__13/O
                         net (fo=1, routed)           0.000     2.941    my_gpu/g1/i__carry_i_1__13_n_0
    SLICE_X79Y119        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     3.189 r  my_gpu/g1/ARG_inferred__0/i__carry/O[3]
                         net (fo=5, routed)           1.084     4.273    my_gpu/g1/sq/O[3]
    SLICE_X82Y119        LUT2 (Prop_lut2_I0_O)        0.306     4.579 r  my_gpu/g1/sq/color3__14_carry_i_1/O
                         net (fo=1, routed)           0.000     4.579    my_gpu/g1/sq/color3__14_carry_i_1_n_0
    SLICE_X82Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.980 r  my_gpu/g1/sq/color3__14_carry/CO[3]
                         net (fo=1, routed)           0.000     4.980    my_gpu/g1/sq/color3__14_carry_n_0
    SLICE_X82Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.202 f  my_gpu/g1/sq/color3__14_carry__0/O[0]
                         net (fo=1, routed)           0.989     6.191    my_gpu/g1/sq/color3__14_carry__0_n_7
    SLICE_X83Y118        LUT5 (Prop_lut5_I3_O)        0.299     6.490 r  my_gpu/g1/sq/color_reg[7]_i_9/O
                         net (fo=6, routed)           1.120     7.610    my_gpu/g1/sq/color_reg[7]_i_9_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.734 f  my_gpu/g1/sq/color_reg[5]_i_5/O
                         net (fo=2, routed)           0.173     7.907    my_gpu/g1/sq/color_reg[5]_i_5_n_0
    SLICE_X86Y117        LUT2 (Prop_lut2_I1_O)        0.124     8.031 r  my_gpu/g1/sq/color_reg[4]_i_2/O
                         net (fo=2, routed)           0.310     8.341    my_gpu/g1/sq/color_reg[4]_i_2_n_0
    SLICE_X88Y117        LUT6 (Prop_lut6_I4_O)        0.124     8.465 r  my_gpu/g1/sq/color_reg[0]_i_1/O
                         net (fo=1, routed)           0.330     8.796    my_gpu/g1/sq/color_reg[0]_i_1_n_0
    SLICE_X86Y117        LDCE                                         r  my_gpu/g1/sq/color_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/g1/sq/color_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.793ns  (logic 2.407ns (27.375%)  route 6.386ns (72.625%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y116        LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[8]/G
    SLICE_X77Y116        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  my_gpu/x_norm_reg[8]/Q
                         net (fo=36, routed)          2.258     2.817    my_gpu/g1/i___15_carry_i_1[8]
    SLICE_X79Y119        LUT4 (Prop_lut4_I3_O)        0.124     2.941 r  my_gpu/g1/i__carry_i_1__13/O
                         net (fo=1, routed)           0.000     2.941    my_gpu/g1/i__carry_i_1__13_n_0
    SLICE_X79Y119        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     3.189 r  my_gpu/g1/ARG_inferred__0/i__carry/O[3]
                         net (fo=5, routed)           1.084     4.273    my_gpu/g1/sq/O[3]
    SLICE_X82Y119        LUT2 (Prop_lut2_I0_O)        0.306     4.579 r  my_gpu/g1/sq/color3__14_carry_i_1/O
                         net (fo=1, routed)           0.000     4.579    my_gpu/g1/sq/color3__14_carry_i_1_n_0
    SLICE_X82Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.980 r  my_gpu/g1/sq/color3__14_carry/CO[3]
                         net (fo=1, routed)           0.000     4.980    my_gpu/g1/sq/color3__14_carry_n_0
    SLICE_X82Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.202 f  my_gpu/g1/sq/color3__14_carry__0/O[0]
                         net (fo=1, routed)           0.989     6.191    my_gpu/g1/sq/color3__14_carry__0_n_7
    SLICE_X83Y118        LUT5 (Prop_lut5_I3_O)        0.299     6.490 r  my_gpu/g1/sq/color_reg[7]_i_9/O
                         net (fo=6, routed)           0.756     7.247    my_gpu/g1/sq/color_reg[7]_i_9_n_0
    SLICE_X86Y118        LUT4 (Prop_lut4_I1_O)        0.124     7.371 f  my_gpu/g1/sq/color_reg[6]_i_3/O
                         net (fo=2, routed)           0.821     8.191    my_gpu/g1/sq/color_reg[6]_i_3_n_0
    SLICE_X84Y118        LUT6 (Prop_lut6_I3_O)        0.124     8.315 r  my_gpu/g1/sq/color_reg[6]_i_1/O
                         net (fo=1, routed)           0.477     8.793    my_gpu/g1/sq/color_reg[6]_i_1_n_0
    SLICE_X86Y118        LDCE                                         r  my_gpu/g1/sq/color_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/g1/sq/color_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.215ns  (logic 1.853ns (29.814%)  route 4.362ns (70.186%))
  Logic Levels:           7  (CARRY4=2 LDCE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y116        LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[8]/G
    SLICE_X77Y116        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  my_gpu/x_norm_reg[8]/Q
                         net (fo=36, routed)          2.258     2.817    my_gpu/g1/i___15_carry_i_1[8]
    SLICE_X79Y119        LUT4 (Prop_lut4_I3_O)        0.124     2.941 r  my_gpu/g1/i__carry_i_1__13/O
                         net (fo=1, routed)           0.000     2.941    my_gpu/g1/i__carry_i_1__13_n_0
    SLICE_X79Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.342 r  my_gpu/g1/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.342    my_gpu/g1/ARG_inferred__0/i__carry_n_0
    SLICE_X79Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.564 f  my_gpu/g1/ARG_inferred__0/i__carry__0/O[0]
                         net (fo=3, routed)           0.832     4.396    my_gpu/g1/sq/color_reg[7]_i_6_0[0]
    SLICE_X83Y118        LUT4 (Prop_lut4_I3_O)        0.299     4.695 f  my_gpu/g1/sq/color_reg[7]_i_10/O
                         net (fo=4, routed)           0.167     4.862    my_gpu/g1/sq/color_reg[7]_i_10_n_0
    SLICE_X83Y118        LUT5 (Prop_lut5_I0_O)        0.124     4.986 f  my_gpu/g1/sq/color_reg[7]_i_13/O
                         net (fo=2, routed)           0.591     5.577    my_gpu/g1/sq/color_reg[7]_i_13_n_0
    SLICE_X84Y118        LUT6 (Prop_lut6_I5_O)        0.124     5.701 f  my_gpu/g1/sq/color_reg[7]_i_3/O
                         net (fo=8, routed)           0.514     6.215    my_gpu/g1/sq/color_reg[7]_i_3_n_0
    SLICE_X86Y117        LDCE                                         f  my_gpu/g1/sq/color_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/g1/sq/color_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.215ns  (logic 1.853ns (29.814%)  route 4.362ns (70.186%))
  Logic Levels:           7  (CARRY4=2 LDCE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y116        LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[8]/G
    SLICE_X77Y116        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  my_gpu/x_norm_reg[8]/Q
                         net (fo=36, routed)          2.258     2.817    my_gpu/g1/i___15_carry_i_1[8]
    SLICE_X79Y119        LUT4 (Prop_lut4_I3_O)        0.124     2.941 r  my_gpu/g1/i__carry_i_1__13/O
                         net (fo=1, routed)           0.000     2.941    my_gpu/g1/i__carry_i_1__13_n_0
    SLICE_X79Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.342 r  my_gpu/g1/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.342    my_gpu/g1/ARG_inferred__0/i__carry_n_0
    SLICE_X79Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.564 f  my_gpu/g1/ARG_inferred__0/i__carry__0/O[0]
                         net (fo=3, routed)           0.832     4.396    my_gpu/g1/sq/color_reg[7]_i_6_0[0]
    SLICE_X83Y118        LUT4 (Prop_lut4_I3_O)        0.299     4.695 f  my_gpu/g1/sq/color_reg[7]_i_10/O
                         net (fo=4, routed)           0.167     4.862    my_gpu/g1/sq/color_reg[7]_i_10_n_0
    SLICE_X83Y118        LUT5 (Prop_lut5_I0_O)        0.124     4.986 f  my_gpu/g1/sq/color_reg[7]_i_13/O
                         net (fo=2, routed)           0.591     5.577    my_gpu/g1/sq/color_reg[7]_i_13_n_0
    SLICE_X84Y118        LUT6 (Prop_lut6_I5_O)        0.124     5.701 f  my_gpu/g1/sq/color_reg[7]_i_3/O
                         net (fo=8, routed)           0.514     6.215    my_gpu/g1/sq/color_reg[7]_i_3_n_0
    SLICE_X86Y117        LDCE                                         f  my_gpu/g1/sq/color_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/g1/sq/color_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.074ns  (logic 1.853ns (30.506%)  route 4.221ns (69.494%))
  Logic Levels:           7  (CARRY4=2 LDCE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y116        LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[8]/G
    SLICE_X77Y116        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  my_gpu/x_norm_reg[8]/Q
                         net (fo=36, routed)          2.258     2.817    my_gpu/g1/i___15_carry_i_1[8]
    SLICE_X79Y119        LUT4 (Prop_lut4_I3_O)        0.124     2.941 r  my_gpu/g1/i__carry_i_1__13/O
                         net (fo=1, routed)           0.000     2.941    my_gpu/g1/i__carry_i_1__13_n_0
    SLICE_X79Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.342 r  my_gpu/g1/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.342    my_gpu/g1/ARG_inferred__0/i__carry_n_0
    SLICE_X79Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.564 f  my_gpu/g1/ARG_inferred__0/i__carry__0/O[0]
                         net (fo=3, routed)           0.832     4.396    my_gpu/g1/sq/color_reg[7]_i_6_0[0]
    SLICE_X83Y118        LUT4 (Prop_lut4_I3_O)        0.299     4.695 f  my_gpu/g1/sq/color_reg[7]_i_10/O
                         net (fo=4, routed)           0.167     4.862    my_gpu/g1/sq/color_reg[7]_i_10_n_0
    SLICE_X83Y118        LUT5 (Prop_lut5_I0_O)        0.124     4.986 f  my_gpu/g1/sq/color_reg[7]_i_13/O
                         net (fo=2, routed)           0.591     5.577    my_gpu/g1/sq/color_reg[7]_i_13_n_0
    SLICE_X84Y118        LUT6 (Prop_lut6_I5_O)        0.124     5.701 f  my_gpu/g1/sq/color_reg[7]_i_3/O
                         net (fo=8, routed)           0.373     6.074    my_gpu/g1/sq/color_reg[7]_i_3_n_0
    SLICE_X86Y118        LDCE                                         f  my_gpu/g1/sq/color_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/g1/sq/color_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.074ns  (logic 1.853ns (30.506%)  route 4.221ns (69.494%))
  Logic Levels:           7  (CARRY4=2 LDCE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y116        LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[8]/G
    SLICE_X77Y116        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  my_gpu/x_norm_reg[8]/Q
                         net (fo=36, routed)          2.258     2.817    my_gpu/g1/i___15_carry_i_1[8]
    SLICE_X79Y119        LUT4 (Prop_lut4_I3_O)        0.124     2.941 r  my_gpu/g1/i__carry_i_1__13/O
                         net (fo=1, routed)           0.000     2.941    my_gpu/g1/i__carry_i_1__13_n_0
    SLICE_X79Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.342 r  my_gpu/g1/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.342    my_gpu/g1/ARG_inferred__0/i__carry_n_0
    SLICE_X79Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.564 f  my_gpu/g1/ARG_inferred__0/i__carry__0/O[0]
                         net (fo=3, routed)           0.832     4.396    my_gpu/g1/sq/color_reg[7]_i_6_0[0]
    SLICE_X83Y118        LUT4 (Prop_lut4_I3_O)        0.299     4.695 f  my_gpu/g1/sq/color_reg[7]_i_10/O
                         net (fo=4, routed)           0.167     4.862    my_gpu/g1/sq/color_reg[7]_i_10_n_0
    SLICE_X83Y118        LUT5 (Prop_lut5_I0_O)        0.124     4.986 f  my_gpu/g1/sq/color_reg[7]_i_13/O
                         net (fo=2, routed)           0.591     5.577    my_gpu/g1/sq/color_reg[7]_i_13_n_0
    SLICE_X84Y118        LUT6 (Prop_lut6_I5_O)        0.124     5.701 f  my_gpu/g1/sq/color_reg[7]_i_3/O
                         net (fo=8, routed)           0.373     6.074    my_gpu/g1/sq/color_reg[7]_i_3_n_0
    SLICE_X86Y118        LDCE                                         f  my_gpu/g1/sq/color_reg[5]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_gpu/x_norm_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/g1/sq/color_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.808ns  (logic 0.203ns (25.139%)  route 0.605ns (74.861%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y116        LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[4]/G
    SLICE_X77Y116        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/x_norm_reg[4]/Q
                         net (fo=45, routed)          0.464     0.622    my_gpu/g1/sq/ARG_inferred__0/i__carry__0[4]
    SLICE_X84Y118        LUT6 (Prop_lut6_I1_O)        0.045     0.667 f  my_gpu/g1/sq/color_reg[7]_i_3/O
                         net (fo=8, routed)           0.140     0.808    my_gpu/g1/sq/color_reg[7]_i_3_n_0
    SLICE_X85Y117        LDCE                                         f  my_gpu/g1/sq/color_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/g1/sq/color_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.808ns  (logic 0.203ns (25.139%)  route 0.605ns (74.861%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y116        LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[4]/G
    SLICE_X77Y116        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/x_norm_reg[4]/Q
                         net (fo=45, routed)          0.464     0.622    my_gpu/g1/sq/ARG_inferred__0/i__carry__0[4]
    SLICE_X84Y118        LUT6 (Prop_lut6_I1_O)        0.045     0.667 f  my_gpu/g1/sq/color_reg[7]_i_3/O
                         net (fo=8, routed)           0.140     0.808    my_gpu/g1/sq/color_reg[7]_i_3_n_0
    SLICE_X85Y117        LDCE                                         f  my_gpu/g1/sq/color_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/g1/sq/color_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.815ns  (logic 0.203ns (24.894%)  route 0.612ns (75.106%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y116        LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[4]/G
    SLICE_X77Y116        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/x_norm_reg[4]/Q
                         net (fo=45, routed)          0.464     0.622    my_gpu/g1/sq/ARG_inferred__0/i__carry__0[4]
    SLICE_X84Y118        LUT6 (Prop_lut6_I1_O)        0.045     0.667 f  my_gpu/g1/sq/color_reg[7]_i_3/O
                         net (fo=8, routed)           0.148     0.815    my_gpu/g1/sq/color_reg[7]_i_3_n_0
    SLICE_X86Y118        LDCE                                         f  my_gpu/g1/sq/color_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/g1/sq/color_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.815ns  (logic 0.203ns (24.894%)  route 0.612ns (75.106%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y116        LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[4]/G
    SLICE_X77Y116        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/x_norm_reg[4]/Q
                         net (fo=45, routed)          0.464     0.622    my_gpu/g1/sq/ARG_inferred__0/i__carry__0[4]
    SLICE_X84Y118        LUT6 (Prop_lut6_I1_O)        0.045     0.667 f  my_gpu/g1/sq/color_reg[7]_i_3/O
                         net (fo=8, routed)           0.148     0.815    my_gpu/g1/sq/color_reg[7]_i_3_n_0
    SLICE_X86Y118        LDCE                                         f  my_gpu/g1/sq/color_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/g1/sq/color_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.815ns  (logic 0.203ns (24.894%)  route 0.612ns (75.106%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y116        LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[4]/G
    SLICE_X77Y116        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/x_norm_reg[4]/Q
                         net (fo=45, routed)          0.464     0.622    my_gpu/g1/sq/ARG_inferred__0/i__carry__0[4]
    SLICE_X84Y118        LUT6 (Prop_lut6_I1_O)        0.045     0.667 f  my_gpu/g1/sq/color_reg[7]_i_3/O
                         net (fo=8, routed)           0.148     0.815    my_gpu/g1/sq/color_reg[7]_i_3_n_0
    SLICE_X86Y118        LDCE                                         f  my_gpu/g1/sq/color_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/g1/sq/color_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.815ns  (logic 0.203ns (24.894%)  route 0.612ns (75.106%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y116        LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[4]/G
    SLICE_X77Y116        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/x_norm_reg[4]/Q
                         net (fo=45, routed)          0.464     0.622    my_gpu/g1/sq/ARG_inferred__0/i__carry__0[4]
    SLICE_X84Y118        LUT6 (Prop_lut6_I1_O)        0.045     0.667 f  my_gpu/g1/sq/color_reg[7]_i_3/O
                         net (fo=8, routed)           0.148     0.815    my_gpu/g1/sq/color_reg[7]_i_3_n_0
    SLICE_X86Y118        LDCE                                         f  my_gpu/g1/sq/color_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/g1/sq/color_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.869ns  (logic 0.203ns (23.351%)  route 0.666ns (76.649%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y116        LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[4]/G
    SLICE_X77Y116        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/x_norm_reg[4]/Q
                         net (fo=45, routed)          0.464     0.622    my_gpu/g1/sq/ARG_inferred__0/i__carry__0[4]
    SLICE_X84Y118        LUT6 (Prop_lut6_I1_O)        0.045     0.667 f  my_gpu/g1/sq/color_reg[7]_i_3/O
                         net (fo=8, routed)           0.202     0.869    my_gpu/g1/sq/color_reg[7]_i_3_n_0
    SLICE_X86Y117        LDCE                                         f  my_gpu/g1/sq/color_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/g1/sq/color_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.869ns  (logic 0.203ns (23.351%)  route 0.666ns (76.649%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y116        LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[4]/G
    SLICE_X77Y116        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/x_norm_reg[4]/Q
                         net (fo=45, routed)          0.464     0.622    my_gpu/g1/sq/ARG_inferred__0/i__carry__0[4]
    SLICE_X84Y118        LUT6 (Prop_lut6_I1_O)        0.045     0.667 f  my_gpu/g1/sq/color_reg[7]_i_3/O
                         net (fo=8, routed)           0.202     0.869    my_gpu/g1/sq/color_reg[7]_i_3_n_0
    SLICE_X86Y117        LDCE                                         f  my_gpu/g1/sq/color_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/g1/sq/color_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.945ns  (logic 0.268ns (28.367%)  route 0.677ns (71.633%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[1]/G
    SLICE_X78Y115        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  my_gpu/x_norm_reg[1]/Q
                         net (fo=39, routed)          0.403     0.581    my_gpu/g1/sq/ARG_inferred__0/i__carry__0[1]
    SLICE_X84Y118        LUT5 (Prop_lut5_I3_O)        0.045     0.626 f  my_gpu/g1/sq/color_reg[7]_i_5/O
                         net (fo=7, routed)           0.157     0.783    my_gpu/g1/sq/color_reg[7]_i_5_n_0
    SLICE_X86Y118        LUT6 (Prop_lut6_I4_O)        0.045     0.828 r  my_gpu/g1/sq/color_reg[5]_i_1/O
                         net (fo=1, routed)           0.116     0.945    my_gpu/g1/sq/color_reg[5]_i_1_n_0
    SLICE_X86Y118        LDCE                                         r  my_gpu/g1/sq/color_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/g1/sq/color_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.948ns  (logic 0.220ns (23.208%)  route 0.728ns (76.792%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y115        LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[5]/G
    SLICE_X76Y115        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  my_gpu/x_norm_reg[5]/Q
                         net (fo=44, routed)          0.460     0.638    my_gpu/g1/sq/ARG_inferred__0/i__carry__0[5]
    SLICE_X83Y117        LUT2 (Prop_lut2_I0_O)        0.042     0.680 r  my_gpu/g1/sq/color_reg[3]_i_1/O
                         net (fo=1, routed)           0.268     0.948    my_gpu/g1/sq/color_reg[3]_i_1_n_0
    SLICE_X85Y117        LDCE                                         r  my_gpu/g1/sq/color_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.905ns  (logic 4.021ns (45.157%)  route 4.884ns (54.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.709    -0.831    vga_driver/clk_out1
    SLICE_X83Y114        FDRE                                         r  vga_driver/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  vga_driver/vsync_reg/Q
                         net (fo=1, routed)           4.884     4.509    vga_vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565     8.074 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     8.074    vga_vsync
    B12                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/x_norm_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.765ns  (logic 1.686ns (19.235%)  route 7.079ns (80.765%))
  Logic Levels:           6  (LUT2=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.707    -0.833    vga_driver/clk_out1
    SLICE_X83Y115        FDRE                                         r  vga_driver/pixel_row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  vga_driver/pixel_row_reg[8]/Q
                         net (fo=9, routed)           1.291     0.914    vga_driver/S_pixel_row[8]
    SLICE_X80Y113        LUT2 (Prop_lut2_I0_O)        0.124     1.038 r  vga_driver/space_reg[2]_i_11/O
                         net (fo=3, routed)           0.695     1.733    vga_driver/space_reg[2]_i_11_n_0
    SLICE_X80Y113        LUT6 (Prop_lut6_I0_O)        0.124     1.857 r  vga_driver/space_reg[2]_i_13/O
                         net (fo=5, routed)           0.845     2.702    vga_driver/space_reg[2]_i_13_n_0
    SLICE_X79Y114        LUT2 (Prop_lut2_I1_O)        0.124     2.826 f  vga_driver/word_reg[19]_i_2/O
                         net (fo=11, routed)          1.338     4.164    vga_driver/word_reg[19]_i_2_n_0
    SLICE_X74Y115        LUT5 (Prop_lut5_I2_O)        0.153     4.317 f  vga_driver/x_norm_reg[7]_i_6/O
                         net (fo=5, routed)           1.021     5.338    vga_driver/x_norm_reg[7]_i_6_n_0
    SLICE_X76Y115        LUT5 (Prop_lut5_I1_O)        0.357     5.695 f  vga_driver/x_norm_reg[6]_i_4/O
                         net (fo=1, routed)           1.209     6.904    vga_driver/x_norm_reg[6]_i_4_n_0
    SLICE_X77Y115        LUT6 (Prop_lut6_I3_O)        0.348     7.252 r  vga_driver/x_norm_reg[6]_i_1/O
                         net (fo=1, routed)           0.680     7.932    my_gpu/D[6]
    SLICE_X77Y116        LDCE                                         r  my_gpu/x_norm_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.481ns  (logic 4.021ns (47.408%)  route 4.460ns (52.592%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.694    -0.846    vga_driver/clk_out1
    SLICE_X72Y113        FDRE                                         r  vga_driver/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  vga_driver/hsync_reg/Q
                         net (fo=1, routed)           4.460     4.070    vga_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565     7.635 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     7.635    vga_hsync
    B11                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/x_norm_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.677ns  (logic 1.436ns (18.704%)  route 6.241ns (81.296%))
  Logic Levels:           6  (LUT2=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.707    -0.833    vga_driver/clk_out1
    SLICE_X83Y115        FDRE                                         r  vga_driver/pixel_row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  vga_driver/pixel_row_reg[8]/Q
                         net (fo=9, routed)           1.291     0.914    vga_driver/S_pixel_row[8]
    SLICE_X80Y113        LUT2 (Prop_lut2_I0_O)        0.124     1.038 f  vga_driver/space_reg[2]_i_11/O
                         net (fo=3, routed)           0.695     1.733    vga_driver/space_reg[2]_i_11_n_0
    SLICE_X80Y113        LUT6 (Prop_lut6_I0_O)        0.124     1.857 f  vga_driver/space_reg[2]_i_13/O
                         net (fo=5, routed)           0.845     2.702    vga_driver/space_reg[2]_i_13_n_0
    SLICE_X79Y114        LUT2 (Prop_lut2_I1_O)        0.124     2.826 r  vga_driver/word_reg[19]_i_2/O
                         net (fo=11, routed)          1.338     4.164    vga_driver/word_reg[19]_i_2_n_0
    SLICE_X74Y115        LUT5 (Prop_lut5_I2_O)        0.153     4.317 r  vga_driver/x_norm_reg[7]_i_6/O
                         net (fo=5, routed)           1.023     5.340    vga_driver/x_norm_reg[7]_i_6_n_0
    SLICE_X76Y115        LUT5 (Prop_lut5_I0_O)        0.331     5.671 r  vga_driver/x_norm_reg[5]_i_2/O
                         net (fo=1, routed)           0.670     6.341    vga_driver/x_norm_reg[5]_i_2_n_0
    SLICE_X76Y115        LUT6 (Prop_lut6_I0_O)        0.124     6.465 r  vga_driver/x_norm_reg[5]_i_1/O
                         net (fo=1, routed)           0.379     6.844    my_gpu/D[5]
    SLICE_X76Y115        LDCE                                         r  my_gpu/x_norm_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/x_norm_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.505ns  (logic 1.436ns (19.133%)  route 6.069ns (80.867%))
  Logic Levels:           6  (LUT2=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.707    -0.833    vga_driver/clk_out1
    SLICE_X83Y115        FDRE                                         r  vga_driver/pixel_row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  vga_driver/pixel_row_reg[8]/Q
                         net (fo=9, routed)           1.291     0.914    vga_driver/S_pixel_row[8]
    SLICE_X80Y113        LUT2 (Prop_lut2_I0_O)        0.124     1.038 f  vga_driver/space_reg[2]_i_11/O
                         net (fo=3, routed)           0.695     1.733    vga_driver/space_reg[2]_i_11_n_0
    SLICE_X80Y113        LUT6 (Prop_lut6_I0_O)        0.124     1.857 f  vga_driver/space_reg[2]_i_13/O
                         net (fo=5, routed)           0.845     2.702    vga_driver/space_reg[2]_i_13_n_0
    SLICE_X79Y114        LUT2 (Prop_lut2_I1_O)        0.124     2.826 r  vga_driver/word_reg[19]_i_2/O
                         net (fo=11, routed)          1.338     4.164    vga_driver/word_reg[19]_i_2_n_0
    SLICE_X74Y115        LUT5 (Prop_lut5_I2_O)        0.153     4.317 r  vga_driver/x_norm_reg[7]_i_6/O
                         net (fo=5, routed)           0.512     4.829    vga_driver/x_norm_reg[7]_i_6_n_0
    SLICE_X75Y115        LUT5 (Prop_lut5_I0_O)        0.331     5.160 r  vga_driver/x_norm_reg[7]_i_2/O
                         net (fo=1, routed)           0.925     6.085    vga_driver/x_norm_reg[7]_i_2_n_0
    SLICE_X75Y115        LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  vga_driver/x_norm_reg[7]_i_1/O
                         net (fo=1, routed)           0.463     6.672    my_gpu/D[7]
    SLICE_X77Y116        LDCE                                         r  my_gpu/x_norm_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/x_norm_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.434ns  (logic 1.906ns (25.639%)  route 5.528ns (74.361%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.707    -0.833    vga_driver/clk_out1
    SLICE_X83Y115        FDRE                                         r  vga_driver/pixel_row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  vga_driver/pixel_row_reg[8]/Q
                         net (fo=9, routed)           1.291     0.914    vga_driver/S_pixel_row[8]
    SLICE_X80Y113        LUT4 (Prop_lut4_I2_O)        0.146     1.060 r  vga_driver/space_reg[2]_i_14/O
                         net (fo=1, routed)           0.478     1.538    vga_driver/space_reg[2]_i_14_n_0
    SLICE_X80Y114        LUT5 (Prop_lut5_I4_O)        0.328     1.866 r  vga_driver/space_reg[2]_i_4/O
                         net (fo=2, routed)           0.921     2.787    vga_driver/space_reg[2]_i_4_n_0
    SLICE_X76Y116        LUT2 (Prop_lut2_I1_O)        0.150     2.937 f  vga_driver/y_norm_reg[5]_i_3/O
                         net (fo=9, routed)           0.628     3.565    vga_driver/y_norm_reg[5]_i_3_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I2_O)        0.348     3.913 f  vga_driver/space_reg[2]_i_3/O
                         net (fo=9, routed)           0.644     4.558    vga_driver/res__0
    SLICE_X80Y115        LUT4 (Prop_lut4_I1_O)        0.150     4.708 r  vga_driver/x_norm_reg[9]_i_4/O
                         net (fo=3, routed)           0.926     5.634    vga_driver/x_norm_reg[9]_i_4_n_0
    SLICE_X77Y114        LUT6 (Prop_lut6_I1_O)        0.328     5.962 r  vga_driver/x_norm_reg[9]_i_1/O
                         net (fo=1, routed)           0.639     6.601    my_gpu/D[9]
    SLICE_X78Y116        LDCE                                         r  my_gpu/x_norm_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/x_norm_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.235ns  (logic 1.702ns (23.525%)  route 5.533ns (76.475%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.707    -0.833    vga_driver/clk_out1
    SLICE_X83Y115        FDRE                                         r  vga_driver/pixel_row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  vga_driver/pixel_row_reg[8]/Q
                         net (fo=9, routed)           1.291     0.914    vga_driver/S_pixel_row[8]
    SLICE_X80Y113        LUT4 (Prop_lut4_I2_O)        0.146     1.060 r  vga_driver/space_reg[2]_i_14/O
                         net (fo=1, routed)           0.478     1.538    vga_driver/space_reg[2]_i_14_n_0
    SLICE_X80Y114        LUT5 (Prop_lut5_I4_O)        0.328     1.866 r  vga_driver/space_reg[2]_i_4/O
                         net (fo=2, routed)           0.921     2.787    vga_driver/space_reg[2]_i_4_n_0
    SLICE_X76Y116        LUT2 (Prop_lut2_I1_O)        0.150     2.937 f  vga_driver/y_norm_reg[5]_i_3/O
                         net (fo=9, routed)           0.476     3.413    vga_driver/y_norm_reg[5]_i_3_n_0
    SLICE_X74Y115        LUT3 (Prop_lut3_I2_O)        0.348     3.761 f  vga_driver/word_reg[19]_i_3/O
                         net (fo=4, routed)           1.019     4.779    vga_driver/word_reg[19]_i_3_n_0
    SLICE_X73Y115        LUT6 (Prop_lut6_I4_O)        0.124     4.903 r  vga_driver/x_norm_reg[5]_i_3/O
                         net (fo=4, routed)           0.966     5.869    vga_driver/x_norm_reg[5]_i_3_n_0
    SLICE_X78Y115        LUT5 (Prop_lut5_I1_O)        0.150     6.019 r  vga_driver/x_norm_reg[3]_i_1/O
                         net (fo=1, routed)           0.382     6.402    my_gpu/D[3]
    SLICE_X78Y115        LDCE                                         r  my_gpu/x_norm_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/x_norm_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.219ns  (logic 1.704ns (23.604%)  route 5.515ns (76.396%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.707    -0.833    vga_driver/clk_out1
    SLICE_X83Y115        FDRE                                         r  vga_driver/pixel_row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  vga_driver/pixel_row_reg[8]/Q
                         net (fo=9, routed)           1.291     0.914    vga_driver/S_pixel_row[8]
    SLICE_X80Y113        LUT4 (Prop_lut4_I2_O)        0.146     1.060 r  vga_driver/space_reg[2]_i_14/O
                         net (fo=1, routed)           0.478     1.538    vga_driver/space_reg[2]_i_14_n_0
    SLICE_X80Y114        LUT5 (Prop_lut5_I4_O)        0.328     1.866 r  vga_driver/space_reg[2]_i_4/O
                         net (fo=2, routed)           0.921     2.787    vga_driver/space_reg[2]_i_4_n_0
    SLICE_X76Y116        LUT2 (Prop_lut2_I1_O)        0.150     2.937 f  vga_driver/y_norm_reg[5]_i_3/O
                         net (fo=9, routed)           0.476     3.413    vga_driver/y_norm_reg[5]_i_3_n_0
    SLICE_X74Y115        LUT3 (Prop_lut3_I2_O)        0.348     3.761 f  vga_driver/word_reg[19]_i_3/O
                         net (fo=4, routed)           1.019     4.779    vga_driver/word_reg[19]_i_3_n_0
    SLICE_X73Y115        LUT6 (Prop_lut6_I4_O)        0.124     4.903 r  vga_driver/x_norm_reg[5]_i_3/O
                         net (fo=4, routed)           0.995     5.898    vga_driver/x_norm_reg[5]_i_3_n_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I1_O)        0.152     6.050 r  vga_driver/x_norm_reg[1]_i_1/O
                         net (fo=1, routed)           0.336     6.386    my_gpu/D[1]
    SLICE_X78Y115        LDCE                                         r  my_gpu/x_norm_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/x_norm_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.205ns  (logic 1.906ns (26.456%)  route 5.299ns (73.544%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.707    -0.833    vga_driver/clk_out1
    SLICE_X83Y115        FDRE                                         r  vga_driver/pixel_row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  vga_driver/pixel_row_reg[8]/Q
                         net (fo=9, routed)           1.291     0.914    vga_driver/S_pixel_row[8]
    SLICE_X80Y113        LUT4 (Prop_lut4_I2_O)        0.146     1.060 r  vga_driver/space_reg[2]_i_14/O
                         net (fo=1, routed)           0.478     1.538    vga_driver/space_reg[2]_i_14_n_0
    SLICE_X80Y114        LUT5 (Prop_lut5_I4_O)        0.328     1.866 r  vga_driver/space_reg[2]_i_4/O
                         net (fo=2, routed)           0.921     2.787    vga_driver/space_reg[2]_i_4_n_0
    SLICE_X76Y116        LUT2 (Prop_lut2_I1_O)        0.150     2.937 f  vga_driver/y_norm_reg[5]_i_3/O
                         net (fo=9, routed)           0.628     3.565    vga_driver/y_norm_reg[5]_i_3_n_0
    SLICE_X78Y115        LUT6 (Prop_lut6_I2_O)        0.348     3.913 f  vga_driver/space_reg[2]_i_3/O
                         net (fo=9, routed)           0.644     4.558    vga_driver/res__0
    SLICE_X80Y115        LUT4 (Prop_lut4_I1_O)        0.150     4.708 r  vga_driver/x_norm_reg[9]_i_4/O
                         net (fo=3, routed)           1.005     5.713    vga_driver/x_norm_reg[9]_i_4_n_0
    SLICE_X77Y115        LUT6 (Prop_lut6_I0_O)        0.328     6.041 r  vga_driver/x_norm_reg[8]_i_1/O
                         net (fo=1, routed)           0.331     6.371    my_gpu/D[8]
    SLICE_X77Y116        LDCE                                         r  my_gpu/x_norm_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/x_norm_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.159ns  (logic 1.676ns (23.412%)  route 5.483ns (76.588%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.707    -0.833    vga_driver/clk_out1
    SLICE_X83Y115        FDRE                                         r  vga_driver/pixel_row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  vga_driver/pixel_row_reg[8]/Q
                         net (fo=9, routed)           1.291     0.914    vga_driver/S_pixel_row[8]
    SLICE_X80Y113        LUT4 (Prop_lut4_I2_O)        0.146     1.060 r  vga_driver/space_reg[2]_i_14/O
                         net (fo=1, routed)           0.478     1.538    vga_driver/space_reg[2]_i_14_n_0
    SLICE_X80Y114        LUT5 (Prop_lut5_I4_O)        0.328     1.866 r  vga_driver/space_reg[2]_i_4/O
                         net (fo=2, routed)           0.921     2.787    vga_driver/space_reg[2]_i_4_n_0
    SLICE_X76Y116        LUT2 (Prop_lut2_I1_O)        0.150     2.937 f  vga_driver/y_norm_reg[5]_i_3/O
                         net (fo=9, routed)           0.476     3.413    vga_driver/y_norm_reg[5]_i_3_n_0
    SLICE_X74Y115        LUT3 (Prop_lut3_I2_O)        0.348     3.761 f  vga_driver/word_reg[19]_i_3/O
                         net (fo=4, routed)           1.019     4.779    vga_driver/word_reg[19]_i_3_n_0
    SLICE_X73Y115        LUT6 (Prop_lut6_I4_O)        0.124     4.903 r  vga_driver/x_norm_reg[5]_i_3/O
                         net (fo=4, routed)           0.966     5.869    vga_driver/x_norm_reg[5]_i_3_n_0
    SLICE_X78Y115        LUT4 (Prop_lut4_I0_O)        0.124     5.993 r  vga_driver/x_norm_reg[2]_i_1/O
                         net (fo=1, routed)           0.332     6.326    my_gpu/D[2]
    SLICE_X78Y116        LDCE                                         r  my_gpu/x_norm_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/pixel_col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/x_norm_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.824ns  (logic 0.418ns (50.706%)  route 0.406ns (49.294%))
  Logic Levels:           0  
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.577    -1.444    vga_driver/clk_out1
    SLICE_X76Y112        FDRE                                         r  vga_driver/pixel_col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y112        FDRE (Prop_fdre_C_Q)         0.418    -1.026 r  vga_driver/pixel_col_reg[0]/Q
                         net (fo=2, routed)           0.406    -0.620    my_gpu/D[0]
    SLICE_X76Y115        LDCE                                         r  my_gpu/x_norm_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/y_norm_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.150ns  (logic 0.467ns (40.620%)  route 0.683ns (59.380%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.589    -1.432    vga_driver/clk_out1
    SLICE_X82Y113        FDRE                                         r  vga_driver/pixel_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y113        FDRE (Prop_fdre_C_Q)         0.367    -1.065 r  vga_driver/pixel_row_reg[1]/Q
                         net (fo=8, routed)           0.286    -0.779    vga_driver/S_pixel_row[1]
    SLICE_X82Y114        LUT6 (Prop_lut6_I3_O)        0.100    -0.679 r  vga_driver/y_norm_reg[3]_i_1/O
                         net (fo=1, routed)           0.396    -0.282    my_gpu/i__carry__1_i_1__2_1[3]
    SLICE_X82Y115        LDCE                                         r  my_gpu/y_norm_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/y_norm_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.174ns  (logic 0.467ns (39.791%)  route 0.707ns (60.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.588    -1.433    vga_driver/clk_out1
    SLICE_X83Y115        FDRE                                         r  vga_driver/pixel_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDRE (Prop_fdre_C_Q)         0.367    -1.066 r  vga_driver/pixel_row_reg[4]/Q
                         net (fo=15, routed)          0.707    -0.359    vga_driver/S_pixel_row[4]
    SLICE_X80Y115        LUT6 (Prop_lut6_I4_O)        0.100    -0.259 r  vga_driver/y_norm_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    my_gpu/i__carry__1_i_1__2_1[4]
    SLICE_X80Y115        LDCE                                         r  my_gpu/y_norm_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/y_norm_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.174ns  (logic 0.576ns (49.049%)  route 0.598ns (50.951%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.589    -1.432    vga_driver/clk_out1
    SLICE_X82Y113        FDRE                                         r  vga_driver/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y113        FDRE (Prop_fdre_C_Q)         0.337    -1.095 r  vga_driver/pixel_row_reg[6]/Q
                         net (fo=14, routed)          0.319    -0.776    vga_driver/S_pixel_row[6]
    SLICE_X82Y114        LUT5 (Prop_lut5_I1_O)        0.239    -0.537 r  vga_driver/y_norm_reg[7]_i_1/O
                         net (fo=1, routed)           0.280    -0.258    my_gpu/i__carry__1_i_1__2_1[7]
    SLICE_X82Y115        LDCE                                         r  my_gpu/y_norm_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_col_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/x_norm_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.246ns  (logic 0.518ns (41.558%)  route 0.728ns (58.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.576    -1.445    vga_driver/clk_out1
    SLICE_X76Y113        FDRE                                         r  vga_driver/pixel_col_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y113        FDRE (Prop_fdre_C_Q)         0.418    -1.027 r  vga_driver/pixel_col_reg[7]/Q
                         net (fo=15, routed)          0.452    -0.575    vga_driver/S_pixel_col[7]
    SLICE_X77Y115        LUT6 (Prop_lut6_I4_O)        0.100    -0.475 r  vga_driver/x_norm_reg[8]_i_1/O
                         net (fo=1, routed)           0.277    -0.198    my_gpu/D[8]
    SLICE_X77Y116        LDCE                                         r  my_gpu/x_norm_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_col_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/x_norm_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.267ns  (logic 0.467ns (36.858%)  route 0.800ns (63.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.577    -1.444    vga_driver/clk_out1
    SLICE_X75Y112        FDRE                                         r  vga_driver/pixel_col_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y112        FDRE (Prop_fdre_C_Q)         0.367    -1.077 r  vga_driver/pixel_col_reg[5]/Q
                         net (fo=22, routed)          0.483    -0.594    vga_driver/S_pixel_col[5]
    SLICE_X76Y115        LUT6 (Prop_lut6_I3_O)        0.100    -0.494 r  vga_driver/x_norm_reg[5]_i_1/O
                         net (fo=1, routed)           0.317    -0.177    my_gpu/D[5]
    SLICE_X76Y115        LDCE                                         r  my_gpu/x_norm_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/y_norm_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.376ns  (logic 0.489ns (35.532%)  route 0.887ns (64.468%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.589    -1.432    vga_driver/clk_out1
    SLICE_X82Y113        FDRE                                         r  vga_driver/pixel_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y113        FDRE (Prop_fdre_C_Q)         0.367    -1.065 r  vga_driver/pixel_row_reg[0]/Q
                         net (fo=9, routed)           0.562    -0.503    vga_driver/S_pixel_row[0]
    SLICE_X82Y114        LUT5 (Prop_lut5_I4_O)        0.122    -0.381 r  vga_driver/y_norm_reg[2]_i_1/O
                         net (fo=1, routed)           0.325    -0.056    my_gpu/i__carry__1_i_1__2_1[2]
    SLICE_X82Y115        LDCE                                         r  my_gpu/y_norm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/y_norm_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.382ns  (logic 0.467ns (33.789%)  route 0.915ns (66.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.588    -1.433    vga_driver/clk_out1
    SLICE_X83Y115        FDRE                                         r  vga_driver/pixel_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDRE (Prop_fdre_C_Q)         0.367    -1.066 r  vga_driver/pixel_row_reg[5]/Q
                         net (fo=15, routed)          0.915    -0.151    vga_driver/S_pixel_row[5]
    SLICE_X79Y115        LUT6 (Prop_lut6_I2_O)        0.100    -0.051 r  vga_driver/y_norm_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.051    my_gpu/i__carry__1_i_1__2_1[5]
    SLICE_X79Y115        LDCE                                         r  my_gpu/y_norm_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/y_norm_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.440ns  (logic 0.467ns (32.435%)  route 0.973ns (67.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.588    -1.433    vga_driver/clk_out1
    SLICE_X83Y115        FDRE                                         r  vga_driver/pixel_row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDRE (Prop_fdre_C_Q)         0.367    -1.066 r  vga_driver/pixel_row_reg[8]/Q
                         net (fo=9, routed)           0.695    -0.371    vga_driver/S_pixel_row[8]
    SLICE_X81Y114        LUT6 (Prop_lut6_I5_O)        0.100    -0.271 r  vga_driver/y_norm_reg[8]_i_1/O
                         net (fo=1, routed)           0.278     0.007    my_gpu/i__carry__1_i_1__2_1[8]
    SLICE_X81Y115        LDCE                                         r  my_gpu/y_norm_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/y_norm_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.459ns  (logic 0.578ns (39.621%)  route 0.881ns (60.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.589    -1.432    vga_driver/clk_out1
    SLICE_X82Y113        FDRE                                         r  vga_driver/pixel_row_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y113        FDRE (Prop_fdre_C_Q)         0.337    -1.095 r  vga_driver/pixel_row_reg[9]/Q
                         net (fo=7, routed)           0.604    -0.491    vga_driver/S_pixel_row[9]
    SLICE_X81Y114        LUT6 (Prop_lut6_I4_O)        0.241    -0.250 r  vga_driver/y_norm_reg[9]_i_1/O
                         net (fo=1, routed)           0.277     0.027    my_gpu/i__carry__1_i_1__2_1[9]
    SLICE_X81Y115        LDCE                                         r  my_gpu/y_norm_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480    20.918    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163    17.755 f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    18.298    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    18.327 f  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           0.824    19.151    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_gpu/space_reg[3]/L7/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/red_out_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.598ns  (logic 6.600ns (29.206%)  route 15.998ns (70.794%))
  Logic Levels:           22  (CARRY4=9 LDCE=1 LUT2=5 LUT4=2 LUT6=5)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        LDCE                         0.000     0.000 r  my_gpu/space_reg[3]/L7/G
    SLICE_X82Y116        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  my_gpu/space_reg[3]/L7/Q
                         net (fo=79, routed)          2.200     2.759    my_gpu/wh1/letter/space[1]
    SLICE_X77Y125        LUT2 (Prop_lut2_I1_O)        0.124     2.883 r  my_gpu/wh1/letter/x_norm2_carry_i_11/O
                         net (fo=1, routed)           0.000     2.883    my_gpu/wh1/letter/x_norm2_carry_i_11_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.130 r  my_gpu/wh1/letter/x_norm2_carry_i_9/O[0]
                         net (fo=27, routed)          1.182     4.311    my_gpu/wh1/multOp[3]
    SLICE_X73Y124        LUT2 (Prop_lut2_I1_O)        0.299     4.610 r  my_gpu/wh1/i__carry_i_17__0/O
                         net (fo=1, routed)           0.000     4.610    my_gpu/wh1/i__carry_i_17__0_n_0
    SLICE_X73Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.160 r  my_gpu/wh1/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.009     5.169    my_gpu/wh1/letter/i__carry_i_5__5[0]
    SLICE_X73Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.503 r  my_gpu/wh1/letter/i__carry_i_9/O[1]
                         net (fo=5, routed)           1.175     6.678    my_gpu/wh1/letter_n_8
    SLICE_X74Y123        LUT4 (Prop_lut4_I2_O)        0.303     6.981 r  my_gpu/wh1/i__carry_i_5__9/O
                         net (fo=1, routed)           0.000     6.981    my_gpu/wh1/i__carry_i_5__9_n_0
    SLICE_X74Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.357 r  my_gpu/wh1/x_norm2_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.357    my_gpu/wh1/x_norm2_inferred__5/i__carry_n_0
    SLICE_X74Y124        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.611 r  my_gpu/wh1/x_norm2_inferred__5/i__carry__0/CO[0]
                         net (fo=17, routed)          1.353     8.964    my_gpu/wh1/letter/i___0_carry__0_i_1_1[0]
    SLICE_X76Y120        LUT4 (Prop_lut4_I3_O)        0.389     9.353 f  my_gpu/wh1/letter/i___0_carry__0_i_7/O
                         net (fo=7, routed)           1.614    10.967    my_gpu/wh1/letter_n_25
    SLICE_X74Y116        LUT6 (Prop_lut6_I1_O)        0.328    11.295 r  my_gpu/wh1/i___0_carry__0_i_1/O
                         net (fo=9, routed)           1.126    12.421    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_0
    SLICE_X77Y119        LUT2 (Prop_lut2_I1_O)        0.124    12.545 r  my_gpu/wh1/letter/i___0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.545    my_gpu/wh1/letter/i___0_carry_i_7_n_0
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.792 r  my_gpu/wh1/letter/multOp_inferred__0/i___0_carry/O[0]
                         net (fo=1, routed)           0.786    13.578    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_n_7
    SLICE_X80Y118        LUT2 (Prop_lut2_I1_O)        0.299    13.877 r  my_gpu/wh1/letter/ARG_carry_i_2__0/O
                         net (fo=1, routed)           0.000    13.877    my_gpu/wh1/letter/ARG_carry_i_2__0_n_0
    SLICE_X80Y118        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    14.132 r  my_gpu/wh1/letter/ARG_carry/O[3]
                         net (fo=2, routed)           1.294    15.426    my_gpu/wh1/letter/PCOUT[3]
    SLICE_X80Y121        LUT6 (Prop_lut6_I5_O)        0.307    15.733 r  my_gpu/wh1/letter/i__carry_i_1__12/O
                         net (fo=1, routed)           0.000    15.733    my_gpu/wh1/letter/i__carry_i_1__12_n_0
    SLICE_X80Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.109 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.109    my_gpu/wh1/letter/ARG_inferred__0/i__carry_n_0
    SLICE_X80Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.432 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry__0/O[1]
                         net (fo=21, routed)          1.515    17.946    my_gpu/wh1/letter/ARG_inferred__0/i__carry__0_n_6
    SLICE_X87Y125        LUT2 (Prop_lut2_I1_O)        0.332    18.278 r  my_gpu/wh1/letter/red_out[3]_i_39/O
                         net (fo=1, routed)           0.883    19.161    my_gpu/wh1/letter/red_out[3]_i_39_n_0
    SLICE_X86Y124        LUT6 (Prop_lut6_I0_O)        0.326    19.487 f  my_gpu/wh1/letter/red_out[3]_i_17/O
                         net (fo=1, routed)           0.840    20.327    my_gpu/wh1/letter/red_out[3]_i_17_n_0
    SLICE_X86Y125        LUT6 (Prop_lut6_I2_O)        0.124    20.451 r  my_gpu/wh1/letter/red_out[3]_i_4/O
                         net (fo=1, routed)           0.969    21.420    my_gpu/wh1/letter/red_out[3]_i_4_n_0
    SLICE_X86Y123        LUT6 (Prop_lut6_I2_O)        0.124    21.544 r  my_gpu/wh1/letter/red_out[3]_i_1/O
                         net (fo=12, routed)          1.054    22.598    vga_driver/red_out0[0]
    SLICE_X89Y128        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.584    -1.437    vga_driver/clk_out1
    SLICE_X89Y128        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica_2/C

Slack:                    inf
  Source:                 my_gpu/space_reg[3]/L7/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/red_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.509ns  (logic 6.600ns (29.322%)  route 15.909ns (70.678%))
  Logic Levels:           22  (CARRY4=9 LDCE=1 LUT2=5 LUT4=2 LUT6=5)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        LDCE                         0.000     0.000 r  my_gpu/space_reg[3]/L7/G
    SLICE_X82Y116        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  my_gpu/space_reg[3]/L7/Q
                         net (fo=79, routed)          2.200     2.759    my_gpu/wh1/letter/space[1]
    SLICE_X77Y125        LUT2 (Prop_lut2_I1_O)        0.124     2.883 r  my_gpu/wh1/letter/x_norm2_carry_i_11/O
                         net (fo=1, routed)           0.000     2.883    my_gpu/wh1/letter/x_norm2_carry_i_11_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.130 r  my_gpu/wh1/letter/x_norm2_carry_i_9/O[0]
                         net (fo=27, routed)          1.182     4.311    my_gpu/wh1/multOp[3]
    SLICE_X73Y124        LUT2 (Prop_lut2_I1_O)        0.299     4.610 r  my_gpu/wh1/i__carry_i_17__0/O
                         net (fo=1, routed)           0.000     4.610    my_gpu/wh1/i__carry_i_17__0_n_0
    SLICE_X73Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.160 r  my_gpu/wh1/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.009     5.169    my_gpu/wh1/letter/i__carry_i_5__5[0]
    SLICE_X73Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.503 r  my_gpu/wh1/letter/i__carry_i_9/O[1]
                         net (fo=5, routed)           1.175     6.678    my_gpu/wh1/letter_n_8
    SLICE_X74Y123        LUT4 (Prop_lut4_I2_O)        0.303     6.981 r  my_gpu/wh1/i__carry_i_5__9/O
                         net (fo=1, routed)           0.000     6.981    my_gpu/wh1/i__carry_i_5__9_n_0
    SLICE_X74Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.357 r  my_gpu/wh1/x_norm2_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.357    my_gpu/wh1/x_norm2_inferred__5/i__carry_n_0
    SLICE_X74Y124        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.611 r  my_gpu/wh1/x_norm2_inferred__5/i__carry__0/CO[0]
                         net (fo=17, routed)          1.353     8.964    my_gpu/wh1/letter/i___0_carry__0_i_1_1[0]
    SLICE_X76Y120        LUT4 (Prop_lut4_I3_O)        0.389     9.353 f  my_gpu/wh1/letter/i___0_carry__0_i_7/O
                         net (fo=7, routed)           1.614    10.967    my_gpu/wh1/letter_n_25
    SLICE_X74Y116        LUT6 (Prop_lut6_I1_O)        0.328    11.295 r  my_gpu/wh1/i___0_carry__0_i_1/O
                         net (fo=9, routed)           1.126    12.421    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_0
    SLICE_X77Y119        LUT2 (Prop_lut2_I1_O)        0.124    12.545 r  my_gpu/wh1/letter/i___0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.545    my_gpu/wh1/letter/i___0_carry_i_7_n_0
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.792 r  my_gpu/wh1/letter/multOp_inferred__0/i___0_carry/O[0]
                         net (fo=1, routed)           0.786    13.578    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_n_7
    SLICE_X80Y118        LUT2 (Prop_lut2_I1_O)        0.299    13.877 r  my_gpu/wh1/letter/ARG_carry_i_2__0/O
                         net (fo=1, routed)           0.000    13.877    my_gpu/wh1/letter/ARG_carry_i_2__0_n_0
    SLICE_X80Y118        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    14.132 r  my_gpu/wh1/letter/ARG_carry/O[3]
                         net (fo=2, routed)           1.294    15.426    my_gpu/wh1/letter/PCOUT[3]
    SLICE_X80Y121        LUT6 (Prop_lut6_I5_O)        0.307    15.733 r  my_gpu/wh1/letter/i__carry_i_1__12/O
                         net (fo=1, routed)           0.000    15.733    my_gpu/wh1/letter/i__carry_i_1__12_n_0
    SLICE_X80Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.109 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.109    my_gpu/wh1/letter/ARG_inferred__0/i__carry_n_0
    SLICE_X80Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.432 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry__0/O[1]
                         net (fo=21, routed)          1.515    17.946    my_gpu/wh1/letter/ARG_inferred__0/i__carry__0_n_6
    SLICE_X87Y125        LUT2 (Prop_lut2_I1_O)        0.332    18.278 r  my_gpu/wh1/letter/red_out[3]_i_39/O
                         net (fo=1, routed)           0.883    19.161    my_gpu/wh1/letter/red_out[3]_i_39_n_0
    SLICE_X86Y124        LUT6 (Prop_lut6_I0_O)        0.326    19.487 f  my_gpu/wh1/letter/red_out[3]_i_17/O
                         net (fo=1, routed)           0.840    20.327    my_gpu/wh1/letter/red_out[3]_i_17_n_0
    SLICE_X86Y125        LUT6 (Prop_lut6_I2_O)        0.124    20.451 r  my_gpu/wh1/letter/red_out[3]_i_4/O
                         net (fo=1, routed)           0.969    21.420    my_gpu/wh1/letter/red_out[3]_i_4_n_0
    SLICE_X86Y123        LUT6 (Prop_lut6_I2_O)        0.124    21.544 r  my_gpu/wh1/letter/red_out[3]_i_1/O
                         net (fo=12, routed)          0.965    22.509    vga_driver/red_out0[0]
    SLICE_X89Y128        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.584    -1.437    vga_driver/clk_out1
    SLICE_X89Y128        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 my_gpu/space_reg[3]/L7/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/red_out_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.461ns  (logic 6.600ns (29.384%)  route 15.861ns (70.616%))
  Logic Levels:           22  (CARRY4=9 LDCE=1 LUT2=5 LUT4=2 LUT6=5)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        LDCE                         0.000     0.000 r  my_gpu/space_reg[3]/L7/G
    SLICE_X82Y116        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  my_gpu/space_reg[3]/L7/Q
                         net (fo=79, routed)          2.200     2.759    my_gpu/wh1/letter/space[1]
    SLICE_X77Y125        LUT2 (Prop_lut2_I1_O)        0.124     2.883 r  my_gpu/wh1/letter/x_norm2_carry_i_11/O
                         net (fo=1, routed)           0.000     2.883    my_gpu/wh1/letter/x_norm2_carry_i_11_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.130 r  my_gpu/wh1/letter/x_norm2_carry_i_9/O[0]
                         net (fo=27, routed)          1.182     4.311    my_gpu/wh1/multOp[3]
    SLICE_X73Y124        LUT2 (Prop_lut2_I1_O)        0.299     4.610 r  my_gpu/wh1/i__carry_i_17__0/O
                         net (fo=1, routed)           0.000     4.610    my_gpu/wh1/i__carry_i_17__0_n_0
    SLICE_X73Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.160 r  my_gpu/wh1/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.009     5.169    my_gpu/wh1/letter/i__carry_i_5__5[0]
    SLICE_X73Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.503 r  my_gpu/wh1/letter/i__carry_i_9/O[1]
                         net (fo=5, routed)           1.175     6.678    my_gpu/wh1/letter_n_8
    SLICE_X74Y123        LUT4 (Prop_lut4_I2_O)        0.303     6.981 r  my_gpu/wh1/i__carry_i_5__9/O
                         net (fo=1, routed)           0.000     6.981    my_gpu/wh1/i__carry_i_5__9_n_0
    SLICE_X74Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.357 r  my_gpu/wh1/x_norm2_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.357    my_gpu/wh1/x_norm2_inferred__5/i__carry_n_0
    SLICE_X74Y124        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.611 r  my_gpu/wh1/x_norm2_inferred__5/i__carry__0/CO[0]
                         net (fo=17, routed)          1.353     8.964    my_gpu/wh1/letter/i___0_carry__0_i_1_1[0]
    SLICE_X76Y120        LUT4 (Prop_lut4_I3_O)        0.389     9.353 f  my_gpu/wh1/letter/i___0_carry__0_i_7/O
                         net (fo=7, routed)           1.614    10.967    my_gpu/wh1/letter_n_25
    SLICE_X74Y116        LUT6 (Prop_lut6_I1_O)        0.328    11.295 r  my_gpu/wh1/i___0_carry__0_i_1/O
                         net (fo=9, routed)           1.126    12.421    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_0
    SLICE_X77Y119        LUT2 (Prop_lut2_I1_O)        0.124    12.545 r  my_gpu/wh1/letter/i___0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.545    my_gpu/wh1/letter/i___0_carry_i_7_n_0
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.792 r  my_gpu/wh1/letter/multOp_inferred__0/i___0_carry/O[0]
                         net (fo=1, routed)           0.786    13.578    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_n_7
    SLICE_X80Y118        LUT2 (Prop_lut2_I1_O)        0.299    13.877 r  my_gpu/wh1/letter/ARG_carry_i_2__0/O
                         net (fo=1, routed)           0.000    13.877    my_gpu/wh1/letter/ARG_carry_i_2__0_n_0
    SLICE_X80Y118        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    14.132 r  my_gpu/wh1/letter/ARG_carry/O[3]
                         net (fo=2, routed)           1.294    15.426    my_gpu/wh1/letter/PCOUT[3]
    SLICE_X80Y121        LUT6 (Prop_lut6_I5_O)        0.307    15.733 r  my_gpu/wh1/letter/i__carry_i_1__12/O
                         net (fo=1, routed)           0.000    15.733    my_gpu/wh1/letter/i__carry_i_1__12_n_0
    SLICE_X80Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.109 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.109    my_gpu/wh1/letter/ARG_inferred__0/i__carry_n_0
    SLICE_X80Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.432 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry__0/O[1]
                         net (fo=21, routed)          1.515    17.946    my_gpu/wh1/letter/ARG_inferred__0/i__carry__0_n_6
    SLICE_X87Y125        LUT2 (Prop_lut2_I1_O)        0.332    18.278 r  my_gpu/wh1/letter/red_out[3]_i_39/O
                         net (fo=1, routed)           0.883    19.161    my_gpu/wh1/letter/red_out[3]_i_39_n_0
    SLICE_X86Y124        LUT6 (Prop_lut6_I0_O)        0.326    19.487 f  my_gpu/wh1/letter/red_out[3]_i_17/O
                         net (fo=1, routed)           0.840    20.327    my_gpu/wh1/letter/red_out[3]_i_17_n_0
    SLICE_X86Y125        LUT6 (Prop_lut6_I2_O)        0.124    20.451 r  my_gpu/wh1/letter/red_out[3]_i_4/O
                         net (fo=1, routed)           0.969    21.420    my_gpu/wh1/letter/red_out[3]_i_4_n_0
    SLICE_X86Y123        LUT6 (Prop_lut6_I2_O)        0.124    21.544 r  my_gpu/wh1/letter/red_out[3]_i_1/O
                         net (fo=12, routed)          0.918    22.461    vga_driver/red_out0[0]
    SLICE_X89Y128        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.584    -1.437    vga_driver/clk_out1
    SLICE_X89Y128        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica_3/C

Slack:                    inf
  Source:                 my_gpu/space_reg[3]/L7/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.320ns  (logic 6.600ns (29.571%)  route 15.720ns (70.430%))
  Logic Levels:           22  (CARRY4=9 LDCE=1 LUT2=5 LUT4=2 LUT6=5)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        LDCE                         0.000     0.000 r  my_gpu/space_reg[3]/L7/G
    SLICE_X82Y116        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  my_gpu/space_reg[3]/L7/Q
                         net (fo=79, routed)          2.200     2.759    my_gpu/wh1/letter/space[1]
    SLICE_X77Y125        LUT2 (Prop_lut2_I1_O)        0.124     2.883 r  my_gpu/wh1/letter/x_norm2_carry_i_11/O
                         net (fo=1, routed)           0.000     2.883    my_gpu/wh1/letter/x_norm2_carry_i_11_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.130 r  my_gpu/wh1/letter/x_norm2_carry_i_9/O[0]
                         net (fo=27, routed)          1.182     4.311    my_gpu/wh1/multOp[3]
    SLICE_X73Y124        LUT2 (Prop_lut2_I1_O)        0.299     4.610 r  my_gpu/wh1/i__carry_i_17__0/O
                         net (fo=1, routed)           0.000     4.610    my_gpu/wh1/i__carry_i_17__0_n_0
    SLICE_X73Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.160 r  my_gpu/wh1/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.009     5.169    my_gpu/wh1/letter/i__carry_i_5__5[0]
    SLICE_X73Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.503 r  my_gpu/wh1/letter/i__carry_i_9/O[1]
                         net (fo=5, routed)           1.175     6.678    my_gpu/wh1/letter_n_8
    SLICE_X74Y123        LUT4 (Prop_lut4_I2_O)        0.303     6.981 r  my_gpu/wh1/i__carry_i_5__9/O
                         net (fo=1, routed)           0.000     6.981    my_gpu/wh1/i__carry_i_5__9_n_0
    SLICE_X74Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.357 r  my_gpu/wh1/x_norm2_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.357    my_gpu/wh1/x_norm2_inferred__5/i__carry_n_0
    SLICE_X74Y124        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.611 r  my_gpu/wh1/x_norm2_inferred__5/i__carry__0/CO[0]
                         net (fo=17, routed)          1.353     8.964    my_gpu/wh1/letter/i___0_carry__0_i_1_1[0]
    SLICE_X76Y120        LUT4 (Prop_lut4_I3_O)        0.389     9.353 f  my_gpu/wh1/letter/i___0_carry__0_i_7/O
                         net (fo=7, routed)           1.614    10.967    my_gpu/wh1/letter_n_25
    SLICE_X74Y116        LUT6 (Prop_lut6_I1_O)        0.328    11.295 r  my_gpu/wh1/i___0_carry__0_i_1/O
                         net (fo=9, routed)           1.126    12.421    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_0
    SLICE_X77Y119        LUT2 (Prop_lut2_I1_O)        0.124    12.545 r  my_gpu/wh1/letter/i___0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.545    my_gpu/wh1/letter/i___0_carry_i_7_n_0
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.792 r  my_gpu/wh1/letter/multOp_inferred__0/i___0_carry/O[0]
                         net (fo=1, routed)           0.786    13.578    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_n_7
    SLICE_X80Y118        LUT2 (Prop_lut2_I1_O)        0.299    13.877 r  my_gpu/wh1/letter/ARG_carry_i_2__0/O
                         net (fo=1, routed)           0.000    13.877    my_gpu/wh1/letter/ARG_carry_i_2__0_n_0
    SLICE_X80Y118        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    14.132 r  my_gpu/wh1/letter/ARG_carry/O[3]
                         net (fo=2, routed)           1.294    15.426    my_gpu/wh1/letter/PCOUT[3]
    SLICE_X80Y121        LUT6 (Prop_lut6_I5_O)        0.307    15.733 r  my_gpu/wh1/letter/i__carry_i_1__12/O
                         net (fo=1, routed)           0.000    15.733    my_gpu/wh1/letter/i__carry_i_1__12_n_0
    SLICE_X80Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.109 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.109    my_gpu/wh1/letter/ARG_inferred__0/i__carry_n_0
    SLICE_X80Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.432 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry__0/O[1]
                         net (fo=21, routed)          1.515    17.946    my_gpu/wh1/letter/ARG_inferred__0/i__carry__0_n_6
    SLICE_X87Y125        LUT2 (Prop_lut2_I1_O)        0.332    18.278 r  my_gpu/wh1/letter/red_out[3]_i_39/O
                         net (fo=1, routed)           0.883    19.161    my_gpu/wh1/letter/red_out[3]_i_39_n_0
    SLICE_X86Y124        LUT6 (Prop_lut6_I0_O)        0.326    19.487 f  my_gpu/wh1/letter/red_out[3]_i_17/O
                         net (fo=1, routed)           0.840    20.327    my_gpu/wh1/letter/red_out[3]_i_17_n_0
    SLICE_X86Y125        LUT6 (Prop_lut6_I2_O)        0.124    20.451 r  my_gpu/wh1/letter/red_out[3]_i_4/O
                         net (fo=1, routed)           0.969    21.420    my_gpu/wh1/letter/red_out[3]_i_4_n_0
    SLICE_X86Y123        LUT6 (Prop_lut6_I2_O)        0.124    21.544 r  my_gpu/wh1/letter/red_out[3]_i_1/O
                         net (fo=12, routed)          0.776    22.320    vga_driver/red_out0[0]
    SLICE_X89Y128        FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.584    -1.437    vga_driver/clk_out1
    SLICE_X89Y128        FDRE                                         r  vga_driver/red_out_reg[3]/C

Slack:                    inf
  Source:                 my_gpu/space_reg[3]/L7/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/blue_out_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.214ns  (logic 6.600ns (29.711%)  route 15.614ns (70.289%))
  Logic Levels:           22  (CARRY4=9 LDCE=1 LUT2=5 LUT4=2 LUT6=5)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        LDCE                         0.000     0.000 r  my_gpu/space_reg[3]/L7/G
    SLICE_X82Y116        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  my_gpu/space_reg[3]/L7/Q
                         net (fo=79, routed)          2.200     2.759    my_gpu/wh1/letter/space[1]
    SLICE_X77Y125        LUT2 (Prop_lut2_I1_O)        0.124     2.883 r  my_gpu/wh1/letter/x_norm2_carry_i_11/O
                         net (fo=1, routed)           0.000     2.883    my_gpu/wh1/letter/x_norm2_carry_i_11_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.130 r  my_gpu/wh1/letter/x_norm2_carry_i_9/O[0]
                         net (fo=27, routed)          1.182     4.311    my_gpu/wh1/multOp[3]
    SLICE_X73Y124        LUT2 (Prop_lut2_I1_O)        0.299     4.610 r  my_gpu/wh1/i__carry_i_17__0/O
                         net (fo=1, routed)           0.000     4.610    my_gpu/wh1/i__carry_i_17__0_n_0
    SLICE_X73Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.160 r  my_gpu/wh1/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.009     5.169    my_gpu/wh1/letter/i__carry_i_5__5[0]
    SLICE_X73Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.503 r  my_gpu/wh1/letter/i__carry_i_9/O[1]
                         net (fo=5, routed)           1.175     6.678    my_gpu/wh1/letter_n_8
    SLICE_X74Y123        LUT4 (Prop_lut4_I2_O)        0.303     6.981 r  my_gpu/wh1/i__carry_i_5__9/O
                         net (fo=1, routed)           0.000     6.981    my_gpu/wh1/i__carry_i_5__9_n_0
    SLICE_X74Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.357 r  my_gpu/wh1/x_norm2_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.357    my_gpu/wh1/x_norm2_inferred__5/i__carry_n_0
    SLICE_X74Y124        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.611 r  my_gpu/wh1/x_norm2_inferred__5/i__carry__0/CO[0]
                         net (fo=17, routed)          1.353     8.964    my_gpu/wh1/letter/i___0_carry__0_i_1_1[0]
    SLICE_X76Y120        LUT4 (Prop_lut4_I3_O)        0.389     9.353 f  my_gpu/wh1/letter/i___0_carry__0_i_7/O
                         net (fo=7, routed)           1.614    10.967    my_gpu/wh1/letter_n_25
    SLICE_X74Y116        LUT6 (Prop_lut6_I1_O)        0.328    11.295 r  my_gpu/wh1/i___0_carry__0_i_1/O
                         net (fo=9, routed)           1.126    12.421    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_0
    SLICE_X77Y119        LUT2 (Prop_lut2_I1_O)        0.124    12.545 r  my_gpu/wh1/letter/i___0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.545    my_gpu/wh1/letter/i___0_carry_i_7_n_0
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.792 r  my_gpu/wh1/letter/multOp_inferred__0/i___0_carry/O[0]
                         net (fo=1, routed)           0.786    13.578    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_n_7
    SLICE_X80Y118        LUT2 (Prop_lut2_I1_O)        0.299    13.877 r  my_gpu/wh1/letter/ARG_carry_i_2__0/O
                         net (fo=1, routed)           0.000    13.877    my_gpu/wh1/letter/ARG_carry_i_2__0_n_0
    SLICE_X80Y118        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    14.132 r  my_gpu/wh1/letter/ARG_carry/O[3]
                         net (fo=2, routed)           1.294    15.426    my_gpu/wh1/letter/PCOUT[3]
    SLICE_X80Y121        LUT6 (Prop_lut6_I5_O)        0.307    15.733 r  my_gpu/wh1/letter/i__carry_i_1__12/O
                         net (fo=1, routed)           0.000    15.733    my_gpu/wh1/letter/i__carry_i_1__12_n_0
    SLICE_X80Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.109 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.109    my_gpu/wh1/letter/ARG_inferred__0/i__carry_n_0
    SLICE_X80Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.432 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry__0/O[1]
                         net (fo=21, routed)          1.515    17.946    my_gpu/wh1/letter/ARG_inferred__0/i__carry__0_n_6
    SLICE_X87Y125        LUT2 (Prop_lut2_I1_O)        0.332    18.278 r  my_gpu/wh1/letter/red_out[3]_i_39/O
                         net (fo=1, routed)           0.883    19.161    my_gpu/wh1/letter/red_out[3]_i_39_n_0
    SLICE_X86Y124        LUT6 (Prop_lut6_I0_O)        0.326    19.487 f  my_gpu/wh1/letter/red_out[3]_i_17/O
                         net (fo=1, routed)           0.840    20.327    my_gpu/wh1/letter/red_out[3]_i_17_n_0
    SLICE_X86Y125        LUT6 (Prop_lut6_I2_O)        0.124    20.451 r  my_gpu/wh1/letter/red_out[3]_i_4/O
                         net (fo=1, routed)           0.969    21.420    my_gpu/wh1/letter/red_out[3]_i_4_n_0
    SLICE_X86Y123        LUT6 (Prop_lut6_I2_O)        0.124    21.544 r  my_gpu/wh1/letter/red_out[3]_i_1/O
                         net (fo=12, routed)          0.670    22.214    vga_driver/red_out0[0]
    SLICE_X86Y119        FDSE                                         r  vga_driver/blue_out_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.585    -1.436    vga_driver/clk_out1
    SLICE_X86Y119        FDSE                                         r  vga_driver/blue_out_reg[0]/C

Slack:                    inf
  Source:                 my_gpu/space_reg[3]/L7/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/blue_out_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.214ns  (logic 6.600ns (29.711%)  route 15.614ns (70.289%))
  Logic Levels:           22  (CARRY4=9 LDCE=1 LUT2=5 LUT4=2 LUT6=5)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        LDCE                         0.000     0.000 r  my_gpu/space_reg[3]/L7/G
    SLICE_X82Y116        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  my_gpu/space_reg[3]/L7/Q
                         net (fo=79, routed)          2.200     2.759    my_gpu/wh1/letter/space[1]
    SLICE_X77Y125        LUT2 (Prop_lut2_I1_O)        0.124     2.883 r  my_gpu/wh1/letter/x_norm2_carry_i_11/O
                         net (fo=1, routed)           0.000     2.883    my_gpu/wh1/letter/x_norm2_carry_i_11_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.130 r  my_gpu/wh1/letter/x_norm2_carry_i_9/O[0]
                         net (fo=27, routed)          1.182     4.311    my_gpu/wh1/multOp[3]
    SLICE_X73Y124        LUT2 (Prop_lut2_I1_O)        0.299     4.610 r  my_gpu/wh1/i__carry_i_17__0/O
                         net (fo=1, routed)           0.000     4.610    my_gpu/wh1/i__carry_i_17__0_n_0
    SLICE_X73Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.160 r  my_gpu/wh1/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.009     5.169    my_gpu/wh1/letter/i__carry_i_5__5[0]
    SLICE_X73Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.503 r  my_gpu/wh1/letter/i__carry_i_9/O[1]
                         net (fo=5, routed)           1.175     6.678    my_gpu/wh1/letter_n_8
    SLICE_X74Y123        LUT4 (Prop_lut4_I2_O)        0.303     6.981 r  my_gpu/wh1/i__carry_i_5__9/O
                         net (fo=1, routed)           0.000     6.981    my_gpu/wh1/i__carry_i_5__9_n_0
    SLICE_X74Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.357 r  my_gpu/wh1/x_norm2_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.357    my_gpu/wh1/x_norm2_inferred__5/i__carry_n_0
    SLICE_X74Y124        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.611 r  my_gpu/wh1/x_norm2_inferred__5/i__carry__0/CO[0]
                         net (fo=17, routed)          1.353     8.964    my_gpu/wh1/letter/i___0_carry__0_i_1_1[0]
    SLICE_X76Y120        LUT4 (Prop_lut4_I3_O)        0.389     9.353 f  my_gpu/wh1/letter/i___0_carry__0_i_7/O
                         net (fo=7, routed)           1.614    10.967    my_gpu/wh1/letter_n_25
    SLICE_X74Y116        LUT6 (Prop_lut6_I1_O)        0.328    11.295 r  my_gpu/wh1/i___0_carry__0_i_1/O
                         net (fo=9, routed)           1.126    12.421    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_0
    SLICE_X77Y119        LUT2 (Prop_lut2_I1_O)        0.124    12.545 r  my_gpu/wh1/letter/i___0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.545    my_gpu/wh1/letter/i___0_carry_i_7_n_0
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.792 r  my_gpu/wh1/letter/multOp_inferred__0/i___0_carry/O[0]
                         net (fo=1, routed)           0.786    13.578    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_n_7
    SLICE_X80Y118        LUT2 (Prop_lut2_I1_O)        0.299    13.877 r  my_gpu/wh1/letter/ARG_carry_i_2__0/O
                         net (fo=1, routed)           0.000    13.877    my_gpu/wh1/letter/ARG_carry_i_2__0_n_0
    SLICE_X80Y118        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    14.132 r  my_gpu/wh1/letter/ARG_carry/O[3]
                         net (fo=2, routed)           1.294    15.426    my_gpu/wh1/letter/PCOUT[3]
    SLICE_X80Y121        LUT6 (Prop_lut6_I5_O)        0.307    15.733 r  my_gpu/wh1/letter/i__carry_i_1__12/O
                         net (fo=1, routed)           0.000    15.733    my_gpu/wh1/letter/i__carry_i_1__12_n_0
    SLICE_X80Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.109 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.109    my_gpu/wh1/letter/ARG_inferred__0/i__carry_n_0
    SLICE_X80Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.432 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry__0/O[1]
                         net (fo=21, routed)          1.515    17.946    my_gpu/wh1/letter/ARG_inferred__0/i__carry__0_n_6
    SLICE_X87Y125        LUT2 (Prop_lut2_I1_O)        0.332    18.278 r  my_gpu/wh1/letter/red_out[3]_i_39/O
                         net (fo=1, routed)           0.883    19.161    my_gpu/wh1/letter/red_out[3]_i_39_n_0
    SLICE_X86Y124        LUT6 (Prop_lut6_I0_O)        0.326    19.487 f  my_gpu/wh1/letter/red_out[3]_i_17/O
                         net (fo=1, routed)           0.840    20.327    my_gpu/wh1/letter/red_out[3]_i_17_n_0
    SLICE_X86Y125        LUT6 (Prop_lut6_I2_O)        0.124    20.451 r  my_gpu/wh1/letter/red_out[3]_i_4/O
                         net (fo=1, routed)           0.969    21.420    my_gpu/wh1/letter/red_out[3]_i_4_n_0
    SLICE_X86Y123        LUT6 (Prop_lut6_I2_O)        0.124    21.544 r  my_gpu/wh1/letter/red_out[3]_i_1/O
                         net (fo=12, routed)          0.670    22.214    vga_driver/red_out0[0]
    SLICE_X86Y119        FDSE                                         r  vga_driver/blue_out_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.585    -1.436    vga_driver/clk_out1
    SLICE_X86Y119        FDSE                                         r  vga_driver/blue_out_reg[3]/C

Slack:                    inf
  Source:                 my_gpu/space_reg[3]/L7/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/green_out_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.214ns  (logic 6.600ns (29.711%)  route 15.614ns (70.289%))
  Logic Levels:           22  (CARRY4=9 LDCE=1 LUT2=5 LUT4=2 LUT6=5)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        LDCE                         0.000     0.000 r  my_gpu/space_reg[3]/L7/G
    SLICE_X82Y116        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  my_gpu/space_reg[3]/L7/Q
                         net (fo=79, routed)          2.200     2.759    my_gpu/wh1/letter/space[1]
    SLICE_X77Y125        LUT2 (Prop_lut2_I1_O)        0.124     2.883 r  my_gpu/wh1/letter/x_norm2_carry_i_11/O
                         net (fo=1, routed)           0.000     2.883    my_gpu/wh1/letter/x_norm2_carry_i_11_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.130 r  my_gpu/wh1/letter/x_norm2_carry_i_9/O[0]
                         net (fo=27, routed)          1.182     4.311    my_gpu/wh1/multOp[3]
    SLICE_X73Y124        LUT2 (Prop_lut2_I1_O)        0.299     4.610 r  my_gpu/wh1/i__carry_i_17__0/O
                         net (fo=1, routed)           0.000     4.610    my_gpu/wh1/i__carry_i_17__0_n_0
    SLICE_X73Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.160 r  my_gpu/wh1/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.009     5.169    my_gpu/wh1/letter/i__carry_i_5__5[0]
    SLICE_X73Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.503 r  my_gpu/wh1/letter/i__carry_i_9/O[1]
                         net (fo=5, routed)           1.175     6.678    my_gpu/wh1/letter_n_8
    SLICE_X74Y123        LUT4 (Prop_lut4_I2_O)        0.303     6.981 r  my_gpu/wh1/i__carry_i_5__9/O
                         net (fo=1, routed)           0.000     6.981    my_gpu/wh1/i__carry_i_5__9_n_0
    SLICE_X74Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.357 r  my_gpu/wh1/x_norm2_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.357    my_gpu/wh1/x_norm2_inferred__5/i__carry_n_0
    SLICE_X74Y124        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.611 r  my_gpu/wh1/x_norm2_inferred__5/i__carry__0/CO[0]
                         net (fo=17, routed)          1.353     8.964    my_gpu/wh1/letter/i___0_carry__0_i_1_1[0]
    SLICE_X76Y120        LUT4 (Prop_lut4_I3_O)        0.389     9.353 f  my_gpu/wh1/letter/i___0_carry__0_i_7/O
                         net (fo=7, routed)           1.614    10.967    my_gpu/wh1/letter_n_25
    SLICE_X74Y116        LUT6 (Prop_lut6_I1_O)        0.328    11.295 r  my_gpu/wh1/i___0_carry__0_i_1/O
                         net (fo=9, routed)           1.126    12.421    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_0
    SLICE_X77Y119        LUT2 (Prop_lut2_I1_O)        0.124    12.545 r  my_gpu/wh1/letter/i___0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.545    my_gpu/wh1/letter/i___0_carry_i_7_n_0
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.792 r  my_gpu/wh1/letter/multOp_inferred__0/i___0_carry/O[0]
                         net (fo=1, routed)           0.786    13.578    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_n_7
    SLICE_X80Y118        LUT2 (Prop_lut2_I1_O)        0.299    13.877 r  my_gpu/wh1/letter/ARG_carry_i_2__0/O
                         net (fo=1, routed)           0.000    13.877    my_gpu/wh1/letter/ARG_carry_i_2__0_n_0
    SLICE_X80Y118        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    14.132 r  my_gpu/wh1/letter/ARG_carry/O[3]
                         net (fo=2, routed)           1.294    15.426    my_gpu/wh1/letter/PCOUT[3]
    SLICE_X80Y121        LUT6 (Prop_lut6_I5_O)        0.307    15.733 r  my_gpu/wh1/letter/i__carry_i_1__12/O
                         net (fo=1, routed)           0.000    15.733    my_gpu/wh1/letter/i__carry_i_1__12_n_0
    SLICE_X80Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.109 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.109    my_gpu/wh1/letter/ARG_inferred__0/i__carry_n_0
    SLICE_X80Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.432 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry__0/O[1]
                         net (fo=21, routed)          1.515    17.946    my_gpu/wh1/letter/ARG_inferred__0/i__carry__0_n_6
    SLICE_X87Y125        LUT2 (Prop_lut2_I1_O)        0.332    18.278 r  my_gpu/wh1/letter/red_out[3]_i_39/O
                         net (fo=1, routed)           0.883    19.161    my_gpu/wh1/letter/red_out[3]_i_39_n_0
    SLICE_X86Y124        LUT6 (Prop_lut6_I0_O)        0.326    19.487 f  my_gpu/wh1/letter/red_out[3]_i_17/O
                         net (fo=1, routed)           0.840    20.327    my_gpu/wh1/letter/red_out[3]_i_17_n_0
    SLICE_X86Y125        LUT6 (Prop_lut6_I2_O)        0.124    20.451 r  my_gpu/wh1/letter/red_out[3]_i_4/O
                         net (fo=1, routed)           0.969    21.420    my_gpu/wh1/letter/red_out[3]_i_4_n_0
    SLICE_X86Y123        LUT6 (Prop_lut6_I2_O)        0.124    21.544 r  my_gpu/wh1/letter/red_out[3]_i_1/O
                         net (fo=12, routed)          0.670    22.214    vga_driver/red_out0[0]
    SLICE_X86Y119        FDSE                                         r  vga_driver/green_out_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.585    -1.436    vga_driver/clk_out1
    SLICE_X86Y119        FDSE                                         r  vga_driver/green_out_reg[0]/C

Slack:                    inf
  Source:                 my_gpu/space_reg[3]/L7/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/green_out_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.214ns  (logic 6.600ns (29.711%)  route 15.614ns (70.289%))
  Logic Levels:           22  (CARRY4=9 LDCE=1 LUT2=5 LUT4=2 LUT6=5)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        LDCE                         0.000     0.000 r  my_gpu/space_reg[3]/L7/G
    SLICE_X82Y116        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  my_gpu/space_reg[3]/L7/Q
                         net (fo=79, routed)          2.200     2.759    my_gpu/wh1/letter/space[1]
    SLICE_X77Y125        LUT2 (Prop_lut2_I1_O)        0.124     2.883 r  my_gpu/wh1/letter/x_norm2_carry_i_11/O
                         net (fo=1, routed)           0.000     2.883    my_gpu/wh1/letter/x_norm2_carry_i_11_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.130 r  my_gpu/wh1/letter/x_norm2_carry_i_9/O[0]
                         net (fo=27, routed)          1.182     4.311    my_gpu/wh1/multOp[3]
    SLICE_X73Y124        LUT2 (Prop_lut2_I1_O)        0.299     4.610 r  my_gpu/wh1/i__carry_i_17__0/O
                         net (fo=1, routed)           0.000     4.610    my_gpu/wh1/i__carry_i_17__0_n_0
    SLICE_X73Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.160 r  my_gpu/wh1/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.009     5.169    my_gpu/wh1/letter/i__carry_i_5__5[0]
    SLICE_X73Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.503 r  my_gpu/wh1/letter/i__carry_i_9/O[1]
                         net (fo=5, routed)           1.175     6.678    my_gpu/wh1/letter_n_8
    SLICE_X74Y123        LUT4 (Prop_lut4_I2_O)        0.303     6.981 r  my_gpu/wh1/i__carry_i_5__9/O
                         net (fo=1, routed)           0.000     6.981    my_gpu/wh1/i__carry_i_5__9_n_0
    SLICE_X74Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.357 r  my_gpu/wh1/x_norm2_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.357    my_gpu/wh1/x_norm2_inferred__5/i__carry_n_0
    SLICE_X74Y124        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.611 r  my_gpu/wh1/x_norm2_inferred__5/i__carry__0/CO[0]
                         net (fo=17, routed)          1.353     8.964    my_gpu/wh1/letter/i___0_carry__0_i_1_1[0]
    SLICE_X76Y120        LUT4 (Prop_lut4_I3_O)        0.389     9.353 f  my_gpu/wh1/letter/i___0_carry__0_i_7/O
                         net (fo=7, routed)           1.614    10.967    my_gpu/wh1/letter_n_25
    SLICE_X74Y116        LUT6 (Prop_lut6_I1_O)        0.328    11.295 r  my_gpu/wh1/i___0_carry__0_i_1/O
                         net (fo=9, routed)           1.126    12.421    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_0
    SLICE_X77Y119        LUT2 (Prop_lut2_I1_O)        0.124    12.545 r  my_gpu/wh1/letter/i___0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.545    my_gpu/wh1/letter/i___0_carry_i_7_n_0
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.792 r  my_gpu/wh1/letter/multOp_inferred__0/i___0_carry/O[0]
                         net (fo=1, routed)           0.786    13.578    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_n_7
    SLICE_X80Y118        LUT2 (Prop_lut2_I1_O)        0.299    13.877 r  my_gpu/wh1/letter/ARG_carry_i_2__0/O
                         net (fo=1, routed)           0.000    13.877    my_gpu/wh1/letter/ARG_carry_i_2__0_n_0
    SLICE_X80Y118        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    14.132 r  my_gpu/wh1/letter/ARG_carry/O[3]
                         net (fo=2, routed)           1.294    15.426    my_gpu/wh1/letter/PCOUT[3]
    SLICE_X80Y121        LUT6 (Prop_lut6_I5_O)        0.307    15.733 r  my_gpu/wh1/letter/i__carry_i_1__12/O
                         net (fo=1, routed)           0.000    15.733    my_gpu/wh1/letter/i__carry_i_1__12_n_0
    SLICE_X80Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.109 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.109    my_gpu/wh1/letter/ARG_inferred__0/i__carry_n_0
    SLICE_X80Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.432 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry__0/O[1]
                         net (fo=21, routed)          1.515    17.946    my_gpu/wh1/letter/ARG_inferred__0/i__carry__0_n_6
    SLICE_X87Y125        LUT2 (Prop_lut2_I1_O)        0.332    18.278 r  my_gpu/wh1/letter/red_out[3]_i_39/O
                         net (fo=1, routed)           0.883    19.161    my_gpu/wh1/letter/red_out[3]_i_39_n_0
    SLICE_X86Y124        LUT6 (Prop_lut6_I0_O)        0.326    19.487 f  my_gpu/wh1/letter/red_out[3]_i_17/O
                         net (fo=1, routed)           0.840    20.327    my_gpu/wh1/letter/red_out[3]_i_17_n_0
    SLICE_X86Y125        LUT6 (Prop_lut6_I2_O)        0.124    20.451 r  my_gpu/wh1/letter/red_out[3]_i_4/O
                         net (fo=1, routed)           0.969    21.420    my_gpu/wh1/letter/red_out[3]_i_4_n_0
    SLICE_X86Y123        LUT6 (Prop_lut6_I2_O)        0.124    21.544 r  my_gpu/wh1/letter/red_out[3]_i_1/O
                         net (fo=12, routed)          0.670    22.214    vga_driver/red_out0[0]
    SLICE_X86Y119        FDSE                                         r  vga_driver/green_out_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.585    -1.436    vga_driver/clk_out1
    SLICE_X86Y119        FDSE                                         r  vga_driver/green_out_reg[1]/C

Slack:                    inf
  Source:                 my_gpu/space_reg[3]/L7/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/green_out_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.214ns  (logic 6.600ns (29.711%)  route 15.614ns (70.289%))
  Logic Levels:           22  (CARRY4=9 LDCE=1 LUT2=5 LUT4=2 LUT6=5)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        LDCE                         0.000     0.000 r  my_gpu/space_reg[3]/L7/G
    SLICE_X82Y116        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  my_gpu/space_reg[3]/L7/Q
                         net (fo=79, routed)          2.200     2.759    my_gpu/wh1/letter/space[1]
    SLICE_X77Y125        LUT2 (Prop_lut2_I1_O)        0.124     2.883 r  my_gpu/wh1/letter/x_norm2_carry_i_11/O
                         net (fo=1, routed)           0.000     2.883    my_gpu/wh1/letter/x_norm2_carry_i_11_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.130 r  my_gpu/wh1/letter/x_norm2_carry_i_9/O[0]
                         net (fo=27, routed)          1.182     4.311    my_gpu/wh1/multOp[3]
    SLICE_X73Y124        LUT2 (Prop_lut2_I1_O)        0.299     4.610 r  my_gpu/wh1/i__carry_i_17__0/O
                         net (fo=1, routed)           0.000     4.610    my_gpu/wh1/i__carry_i_17__0_n_0
    SLICE_X73Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.160 r  my_gpu/wh1/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.009     5.169    my_gpu/wh1/letter/i__carry_i_5__5[0]
    SLICE_X73Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.503 r  my_gpu/wh1/letter/i__carry_i_9/O[1]
                         net (fo=5, routed)           1.175     6.678    my_gpu/wh1/letter_n_8
    SLICE_X74Y123        LUT4 (Prop_lut4_I2_O)        0.303     6.981 r  my_gpu/wh1/i__carry_i_5__9/O
                         net (fo=1, routed)           0.000     6.981    my_gpu/wh1/i__carry_i_5__9_n_0
    SLICE_X74Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.357 r  my_gpu/wh1/x_norm2_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.357    my_gpu/wh1/x_norm2_inferred__5/i__carry_n_0
    SLICE_X74Y124        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.611 r  my_gpu/wh1/x_norm2_inferred__5/i__carry__0/CO[0]
                         net (fo=17, routed)          1.353     8.964    my_gpu/wh1/letter/i___0_carry__0_i_1_1[0]
    SLICE_X76Y120        LUT4 (Prop_lut4_I3_O)        0.389     9.353 f  my_gpu/wh1/letter/i___0_carry__0_i_7/O
                         net (fo=7, routed)           1.614    10.967    my_gpu/wh1/letter_n_25
    SLICE_X74Y116        LUT6 (Prop_lut6_I1_O)        0.328    11.295 r  my_gpu/wh1/i___0_carry__0_i_1/O
                         net (fo=9, routed)           1.126    12.421    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_0
    SLICE_X77Y119        LUT2 (Prop_lut2_I1_O)        0.124    12.545 r  my_gpu/wh1/letter/i___0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.545    my_gpu/wh1/letter/i___0_carry_i_7_n_0
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.792 r  my_gpu/wh1/letter/multOp_inferred__0/i___0_carry/O[0]
                         net (fo=1, routed)           0.786    13.578    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_n_7
    SLICE_X80Y118        LUT2 (Prop_lut2_I1_O)        0.299    13.877 r  my_gpu/wh1/letter/ARG_carry_i_2__0/O
                         net (fo=1, routed)           0.000    13.877    my_gpu/wh1/letter/ARG_carry_i_2__0_n_0
    SLICE_X80Y118        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    14.132 r  my_gpu/wh1/letter/ARG_carry/O[3]
                         net (fo=2, routed)           1.294    15.426    my_gpu/wh1/letter/PCOUT[3]
    SLICE_X80Y121        LUT6 (Prop_lut6_I5_O)        0.307    15.733 r  my_gpu/wh1/letter/i__carry_i_1__12/O
                         net (fo=1, routed)           0.000    15.733    my_gpu/wh1/letter/i__carry_i_1__12_n_0
    SLICE_X80Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.109 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.109    my_gpu/wh1/letter/ARG_inferred__0/i__carry_n_0
    SLICE_X80Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.432 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry__0/O[1]
                         net (fo=21, routed)          1.515    17.946    my_gpu/wh1/letter/ARG_inferred__0/i__carry__0_n_6
    SLICE_X87Y125        LUT2 (Prop_lut2_I1_O)        0.332    18.278 r  my_gpu/wh1/letter/red_out[3]_i_39/O
                         net (fo=1, routed)           0.883    19.161    my_gpu/wh1/letter/red_out[3]_i_39_n_0
    SLICE_X86Y124        LUT6 (Prop_lut6_I0_O)        0.326    19.487 f  my_gpu/wh1/letter/red_out[3]_i_17/O
                         net (fo=1, routed)           0.840    20.327    my_gpu/wh1/letter/red_out[3]_i_17_n_0
    SLICE_X86Y125        LUT6 (Prop_lut6_I2_O)        0.124    20.451 r  my_gpu/wh1/letter/red_out[3]_i_4/O
                         net (fo=1, routed)           0.969    21.420    my_gpu/wh1/letter/red_out[3]_i_4_n_0
    SLICE_X86Y123        LUT6 (Prop_lut6_I2_O)        0.124    21.544 r  my_gpu/wh1/letter/red_out[3]_i_1/O
                         net (fo=12, routed)          0.670    22.214    vga_driver/red_out0[0]
    SLICE_X86Y119        FDSE                                         r  vga_driver/green_out_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.585    -1.436    vga_driver/clk_out1
    SLICE_X86Y119        FDSE                                         r  vga_driver/green_out_reg[2]/C

Slack:                    inf
  Source:                 my_gpu/space_reg[3]/L7/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/blue_out_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.209ns  (logic 6.600ns (29.717%)  route 15.609ns (70.283%))
  Logic Levels:           22  (CARRY4=9 LDCE=1 LUT2=5 LUT4=2 LUT6=5)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        LDCE                         0.000     0.000 r  my_gpu/space_reg[3]/L7/G
    SLICE_X82Y116        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  my_gpu/space_reg[3]/L7/Q
                         net (fo=79, routed)          2.200     2.759    my_gpu/wh1/letter/space[1]
    SLICE_X77Y125        LUT2 (Prop_lut2_I1_O)        0.124     2.883 r  my_gpu/wh1/letter/x_norm2_carry_i_11/O
                         net (fo=1, routed)           0.000     2.883    my_gpu/wh1/letter/x_norm2_carry_i_11_n_0
    SLICE_X77Y125        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.130 r  my_gpu/wh1/letter/x_norm2_carry_i_9/O[0]
                         net (fo=27, routed)          1.182     4.311    my_gpu/wh1/multOp[3]
    SLICE_X73Y124        LUT2 (Prop_lut2_I1_O)        0.299     4.610 r  my_gpu/wh1/i__carry_i_17__0/O
                         net (fo=1, routed)           0.000     4.610    my_gpu/wh1/i__carry_i_17__0_n_0
    SLICE_X73Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.160 r  my_gpu/wh1/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.009     5.169    my_gpu/wh1/letter/i__carry_i_5__5[0]
    SLICE_X73Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.503 r  my_gpu/wh1/letter/i__carry_i_9/O[1]
                         net (fo=5, routed)           1.175     6.678    my_gpu/wh1/letter_n_8
    SLICE_X74Y123        LUT4 (Prop_lut4_I2_O)        0.303     6.981 r  my_gpu/wh1/i__carry_i_5__9/O
                         net (fo=1, routed)           0.000     6.981    my_gpu/wh1/i__carry_i_5__9_n_0
    SLICE_X74Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.357 r  my_gpu/wh1/x_norm2_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.357    my_gpu/wh1/x_norm2_inferred__5/i__carry_n_0
    SLICE_X74Y124        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.611 r  my_gpu/wh1/x_norm2_inferred__5/i__carry__0/CO[0]
                         net (fo=17, routed)          1.353     8.964    my_gpu/wh1/letter/i___0_carry__0_i_1_1[0]
    SLICE_X76Y120        LUT4 (Prop_lut4_I3_O)        0.389     9.353 f  my_gpu/wh1/letter/i___0_carry__0_i_7/O
                         net (fo=7, routed)           1.614    10.967    my_gpu/wh1/letter_n_25
    SLICE_X74Y116        LUT6 (Prop_lut6_I1_O)        0.328    11.295 r  my_gpu/wh1/i___0_carry__0_i_1/O
                         net (fo=9, routed)           1.126    12.421    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_0
    SLICE_X77Y119        LUT2 (Prop_lut2_I1_O)        0.124    12.545 r  my_gpu/wh1/letter/i___0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.545    my_gpu/wh1/letter/i___0_carry_i_7_n_0
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.792 r  my_gpu/wh1/letter/multOp_inferred__0/i___0_carry/O[0]
                         net (fo=1, routed)           0.786    13.578    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_n_7
    SLICE_X80Y118        LUT2 (Prop_lut2_I1_O)        0.299    13.877 r  my_gpu/wh1/letter/ARG_carry_i_2__0/O
                         net (fo=1, routed)           0.000    13.877    my_gpu/wh1/letter/ARG_carry_i_2__0_n_0
    SLICE_X80Y118        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    14.132 r  my_gpu/wh1/letter/ARG_carry/O[3]
                         net (fo=2, routed)           1.294    15.426    my_gpu/wh1/letter/PCOUT[3]
    SLICE_X80Y121        LUT6 (Prop_lut6_I5_O)        0.307    15.733 r  my_gpu/wh1/letter/i__carry_i_1__12/O
                         net (fo=1, routed)           0.000    15.733    my_gpu/wh1/letter/i__carry_i_1__12_n_0
    SLICE_X80Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.109 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.109    my_gpu/wh1/letter/ARG_inferred__0/i__carry_n_0
    SLICE_X80Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.432 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry__0/O[1]
                         net (fo=21, routed)          1.515    17.946    my_gpu/wh1/letter/ARG_inferred__0/i__carry__0_n_6
    SLICE_X87Y125        LUT2 (Prop_lut2_I1_O)        0.332    18.278 r  my_gpu/wh1/letter/red_out[3]_i_39/O
                         net (fo=1, routed)           0.883    19.161    my_gpu/wh1/letter/red_out[3]_i_39_n_0
    SLICE_X86Y124        LUT6 (Prop_lut6_I0_O)        0.326    19.487 f  my_gpu/wh1/letter/red_out[3]_i_17/O
                         net (fo=1, routed)           0.840    20.327    my_gpu/wh1/letter/red_out[3]_i_17_n_0
    SLICE_X86Y125        LUT6 (Prop_lut6_I2_O)        0.124    20.451 r  my_gpu/wh1/letter/red_out[3]_i_4/O
                         net (fo=1, routed)           0.969    21.420    my_gpu/wh1/letter/red_out[3]_i_4_n_0
    SLICE_X86Y123        LUT6 (Prop_lut6_I2_O)        0.124    21.544 r  my_gpu/wh1/letter/red_out[3]_i_1/O
                         net (fo=12, routed)          0.666    22.209    vga_driver/red_out0[0]
    SLICE_X87Y119        FDSE                                         r  vga_driver/blue_out_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.585    -1.436    vga_driver/clk_out1
    SLICE_X87Y119        FDSE                                         r  vga_driver/blue_out_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_gpu/g1/sq/color_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/blue_out_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.203ns (50.720%)  route 0.197ns (49.280%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y117        LDCE                         0.000     0.000 r  my_gpu/g1/sq/color_reg[1]/G
    SLICE_X86Y117        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/g1/sq/color_reg[1]/Q
                         net (fo=1, routed)           0.197     0.355    vga_driver/Q[1]
    SLICE_X87Y119        LUT3 (Prop_lut3_I2_O)        0.045     0.400 r  vga_driver/blue_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.400    vga_driver/blue_out[1]_i_1_n_0
    SLICE_X87Y119        FDSE                                         r  vga_driver/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.862    -0.810    vga_driver/clk_out1
    SLICE_X87Y119        FDSE                                         r  vga_driver/blue_out_reg[1]/C

Slack:                    inf
  Source:                 my_gpu/g1/sq/color_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/blue_out_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.417ns  (logic 0.203ns (48.684%)  route 0.214ns (51.316%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y117        LDCE                         0.000     0.000 r  my_gpu/g1/sq/color_reg[3]/G
    SLICE_X85Y117        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/g1/sq/color_reg[3]/Q
                         net (fo=1, routed)           0.214     0.372    vga_driver/Q[3]
    SLICE_X86Y119        LUT3 (Prop_lut3_I2_O)        0.045     0.417 r  vga_driver/blue_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.417    vga_driver/blue_out[3]_i_1_n_0
    SLICE_X86Y119        FDSE                                         r  vga_driver/blue_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.862    -0.810    vga_driver/clk_out1
    SLICE_X86Y119        FDSE                                         r  vga_driver/blue_out_reg[3]/C

Slack:                    inf
  Source:                 my_gpu/g1/sq/color_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/blue_out_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.203ns (47.766%)  route 0.222ns (52.234%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y117        LDCE                         0.000     0.000 r  my_gpu/g1/sq/color_reg[0]/G
    SLICE_X86Y117        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/g1/sq/color_reg[0]/Q
                         net (fo=1, routed)           0.222     0.380    vga_driver/Q[0]
    SLICE_X86Y119        LUT3 (Prop_lut3_I2_O)        0.045     0.425 r  vga_driver/blue_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.425    vga_driver/blue_out[0]_i_1_n_0
    SLICE_X86Y119        FDSE                                         r  vga_driver/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.862    -0.810    vga_driver/clk_out1
    SLICE_X86Y119        FDSE                                         r  vga_driver/blue_out_reg[0]/C

Slack:                    inf
  Source:                 my_gpu/g1/sq/color_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/blue_out_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.206ns (47.330%)  route 0.229ns (52.670%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y117        LDCE                         0.000     0.000 r  my_gpu/g1/sq/color_reg[2]/G
    SLICE_X85Y117        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/g1/sq/color_reg[2]/Q
                         net (fo=1, routed)           0.229     0.387    vga_driver/Q[2]
    SLICE_X87Y119        LUT3 (Prop_lut3_I2_O)        0.048     0.435 r  vga_driver/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.435    vga_driver/blue_out[2]_i_1_n_0
    SLICE_X87Y119        FDSE                                         r  vga_driver/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.862    -0.810    vga_driver/clk_out1
    SLICE_X87Y119        FDSE                                         r  vga_driver/blue_out_reg[2]/C

Slack:                    inf
  Source:                 my_gpu/g1/sq/color_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/green_out_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.485ns  (logic 0.203ns (41.883%)  route 0.282ns (58.117%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        LDCE                         0.000     0.000 r  my_gpu/g1/sq/color_reg[5]/G
    SLICE_X86Y118        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/g1/sq/color_reg[5]/Q
                         net (fo=1, routed)           0.282     0.440    vga_driver/Q[5]
    SLICE_X86Y119        LUT3 (Prop_lut3_I2_O)        0.045     0.485 r  vga_driver/green_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.485    vga_driver/green_out[1]_i_1_n_0
    SLICE_X86Y119        FDSE                                         r  vga_driver/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.862    -0.810    vga_driver/clk_out1
    SLICE_X86Y119        FDSE                                         r  vga_driver/green_out_reg[1]/C

Slack:                    inf
  Source:                 my_gpu/g1/sq/color_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/green_out_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.487ns  (logic 0.201ns (41.239%)  route 0.286ns (58.761%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        LDCE                         0.000     0.000 r  my_gpu/g1/sq/color_reg[6]/G
    SLICE_X86Y118        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/g1/sq/color_reg[6]/Q
                         net (fo=1, routed)           0.286     0.444    vga_driver/Q[6]
    SLICE_X86Y119        LUT3 (Prop_lut3_I2_O)        0.043     0.487 r  vga_driver/green_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.487    vga_driver/green_out[2]_i_1_n_0
    SLICE_X86Y119        FDSE                                         r  vga_driver/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.862    -0.810    vga_driver/clk_out1
    SLICE_X86Y119        FDSE                                         r  vga_driver/green_out_reg[2]/C

Slack:                    inf
  Source:                 my_gpu/g1/sq/color_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/green_out_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.541ns  (logic 0.202ns (37.346%)  route 0.339ns (62.654%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        LDCE                         0.000     0.000 r  my_gpu/g1/sq/color_reg[4]/G
    SLICE_X86Y118        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/g1/sq/color_reg[4]/Q
                         net (fo=1, routed)           0.339     0.497    vga_driver/Q[4]
    SLICE_X86Y119        LUT3 (Prop_lut3_I2_O)        0.044     0.541 r  vga_driver/green_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.541    vga_driver/green_out[0]_i_1_n_0
    SLICE_X86Y119        FDSE                                         r  vga_driver/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.862    -0.810    vga_driver/clk_out1
    SLICE_X86Y119        FDSE                                         r  vga_driver/green_out_reg[0]/C

Slack:                    inf
  Source:                 my_gpu/g1/sq/color_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.578ns  (logic 0.200ns (34.598%)  route 0.378ns (65.402%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        LDCE                         0.000     0.000 r  my_gpu/g1/sq/color_reg[7]/G
    SLICE_X86Y118        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/g1/sq/color_reg[7]/Q
                         net (fo=1, routed)           0.217     0.375    vga_driver/Q[7]
    SLICE_X86Y119        LUT3 (Prop_lut3_I2_O)        0.042     0.417 r  vga_driver/green_out[3]_i_1/O
                         net (fo=1, routed)           0.161     0.578    vga_driver/green_out[3]_i_1_n_0
    SLICE_X88Y121        FDSE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.812    vga_driver/clk_out1
    SLICE_X88Y121        FDSE                                         r  vga_driver/green_out_reg[3]/C

Slack:                    inf
  Source:                 my_gpu/space_reg[2]/L7/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/green_out_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.718ns  (logic 0.575ns (33.479%)  route 1.143ns (66.521%))
  Logic Levels:           7  (CARRY4=3 LDCE=1 LUT6=3)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y117        LDCE                         0.000     0.000 r  my_gpu/space_reg[2]/L7/G
    SLICE_X78Y117        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  my_gpu/space_reg[2]/L7/Q
                         net (fo=98, routed)          0.480     0.658    my_gpu/wh1/letter/space[0]
    SLICE_X80Y121        LUT6 (Prop_lut6_I3_O)        0.045     0.703 r  my_gpu/wh1/letter/i__carry_i_1__12/O
                         net (fo=1, routed)           0.000     0.703    my_gpu/wh1/letter/i__carry_i_1__12_n_0
    SLICE_X80Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.812 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.812    my_gpu/wh1/letter/ARG_inferred__0/i__carry_n_0
    SLICE_X80Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.852 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.852    my_gpu/wh1/letter/ARG_inferred__0/i__carry__0_n_0
    SLICE_X80Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.905 f  my_gpu/wh1/letter/ARG_inferred__0/i__carry__1/O[0]
                         net (fo=3, routed)           0.216     1.121    my_gpu/wh1/letter/ARG_inferred__0/i__carry__1_n_7
    SLICE_X82Y123        LUT6 (Prop_lut6_I2_O)        0.105     1.226 r  my_gpu/wh1/letter/red_out[3]_i_5/O
                         net (fo=1, routed)           0.206     1.432    my_gpu/wh1/letter/red_out[3]_i_5_n_0
    SLICE_X86Y123        LUT6 (Prop_lut6_I3_O)        0.045     1.477 r  my_gpu/wh1/letter/red_out[3]_i_1/O
                         net (fo=12, routed)          0.240     1.718    vga_driver/red_out0[0]
    SLICE_X88Y121        FDSE                                         r  vga_driver/green_out_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.860    -0.812    vga_driver/clk_out1
    SLICE_X88Y121        FDSE                                         r  vga_driver/green_out_reg[3]/C

Slack:                    inf
  Source:                 my_gpu/space_reg[2]/L7/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/blue_out_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.741ns  (logic 0.575ns (33.025%)  route 1.166ns (66.975%))
  Logic Levels:           7  (CARRY4=3 LDCE=1 LUT6=3)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y117        LDCE                         0.000     0.000 r  my_gpu/space_reg[2]/L7/G
    SLICE_X78Y117        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  my_gpu/space_reg[2]/L7/Q
                         net (fo=98, routed)          0.480     0.658    my_gpu/wh1/letter/space[0]
    SLICE_X80Y121        LUT6 (Prop_lut6_I3_O)        0.045     0.703 r  my_gpu/wh1/letter/i__carry_i_1__12/O
                         net (fo=1, routed)           0.000     0.703    my_gpu/wh1/letter/i__carry_i_1__12_n_0
    SLICE_X80Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.812 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.812    my_gpu/wh1/letter/ARG_inferred__0/i__carry_n_0
    SLICE_X80Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.852 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.852    my_gpu/wh1/letter/ARG_inferred__0/i__carry__0_n_0
    SLICE_X80Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.905 f  my_gpu/wh1/letter/ARG_inferred__0/i__carry__1/O[0]
                         net (fo=3, routed)           0.216     1.121    my_gpu/wh1/letter/ARG_inferred__0/i__carry__1_n_7
    SLICE_X82Y123        LUT6 (Prop_lut6_I2_O)        0.105     1.226 r  my_gpu/wh1/letter/red_out[3]_i_5/O
                         net (fo=1, routed)           0.206     1.432    my_gpu/wh1/letter/red_out[3]_i_5_n_0
    SLICE_X86Y123        LUT6 (Prop_lut6_I3_O)        0.045     1.477 r  my_gpu/wh1/letter/red_out[3]_i_1/O
                         net (fo=12, routed)          0.264     1.741    vga_driver/red_out0[0]
    SLICE_X87Y119        FDSE                                         r  vga_driver/blue_out_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.862    -0.810    vga_driver/clk_out1
    SLICE_X87Y119        FDSE                                         r  vga_driver/blue_out_reg[1]/C





