REG_00
||||||

.. _table_mipi_rx_phy_0x0a0d0600_reg_00:
.. table:: REG_00, Offset Address: 0x000
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 1:0  | reg_sensor_mode      | R/W   | Sensor mode select     | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b00: CSI             |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b01: Sub-LVDS &      |      |
	|      |                      |       | HiSPi                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b10: SLVSEC          |      |
	+------+----------------------+-------+------------------------+------+
	| 31:2 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_04
||||||

.. _table_mipi_rx_phy_0x0a0d0600_reg_04:
.. table:: REG_04, Offset Address: 0x004
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 1:0  | reg_csi_lane_d0_sel  | R/W   | Data lane 0 select     | 0x1  |
	+------+----------------------+-------+------------------------+------+
	| 3:2  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 5:4  | reg_csi_lane_d1_sel  | R/W   | Data lane 1 select     | 0x2  |
	+------+----------------------+-------+------------------------+------+
	| 31:6 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_08
||||||

.. _table_mipi_rx_phy_0x0a0d0600_reg_08:
.. table:: REG_08, Offset Address: 0x008
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 1:0  | reg_csi_lane_ck_sel  | R/W   | Clock lane select      | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 3:2  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | reg_csi_lane_ck\     | R/W   | Clock lane pn swap     | 0x0  |
	|      | _pnswap              |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 7:5  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 8    | reg_csi_lane_d0\     | R/W   | Data lane 0 pn swap    | 0x0  |
	|      | _pnswap              |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 9    | reg_csi_lane_d1\     | R/W   | Data lane 1 pn swap    | 0x0  |
	|      | _pnswap              |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 15:10| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 23:16| reg_csi_ck_phase     | R/W   | Clock lane phase       | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_0C
||||||

.. _table_mipi_rx_phy_0x0a0d0600_reg_0c:
.. table:: REG_0C, Offset Address: 0x00c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 1:0  | reg_deskew_lane_en   | R/W   | Deskew lane enable     | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | 2'h0: No lane          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'h1: 1-lane           |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'h3: 2-lane           |      |
	+------+----------------------+-------+------------------------+------+
	| 31:2 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_20
||||||

.. _table_mipi_rx_phy_0x0a0d0600_reg_20:
.. table:: REG_20, Offset Address: 0x020
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_slvds_inv_en     | R/W   | Sub-LVDS bit reverse   | 0x1  |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b0: LSB first        |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b1: MSB first        |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 3:2  | reg_slvds_bit_mode   | R/W   | Sub-LVDS bit mode      | 0x2  |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b00: 8-bit           |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b01: 10-bit          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b10: 12-bit          |      |
	+------+----------------------+-------+------------------------+------+
	| 5:4  | reg_slvds_lane_en    | R/W   | Sub-LVDS lane enable   | 0x0  |
	|      |                      |       | Set this register to   |      |
	|      |                      |       | start finding sync     |      |
	|      |                      |       | code                   |      |
	+------+----------------------+-------+------------------------+------+
	| 31:6 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_D0_0
||||||||

.. _table_mipi_rx_phy_0x0a0d0600_reg_d0_0:
.. table:: REG_D0_0, Offset Address: 0x100
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_d0_prbs9_en      | R/W   | Manual PRBS9 enable    | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_d0_prbs9_clr_err | R/W   | PRBS9 clear error      | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 2    | reg_d0_prbs9_source  | R/W   | PRBS9 source select    | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b0: after sync code  |      |
	|      |                      |       | shift                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b1: direct from      |      |
	|      |                      |       | input                  |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | reg_d0\_\            | R/W   | PRBS9 error count      | 0x0  |
	|      | prbs9_stop_when_done |       | accumalation           |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b0: still count      |      |
	|      |                      |       | after test time done   |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b1: do not count     |      |
	|      |                      |       | after test time done   |      |
	+------+----------------------+-------+------------------------+------+
	| 7:4  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 15:8 | reg_d0_calib_max     | R/W   | Calibration max step   | 0x1f |
	+------+----------------------+-------+------------------------+------+
	| 23:16| reg_d0_calib_step    | R/W   | Calibration one step   | 0x1  |
	|      |                      |       | value                  |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| reg_d0_calib_pattern | R/W   | Calibration golden     | 0xaa |
	|      |                      |       | pattern                |      |
	+------+----------------------+-------+------------------------+------+

REG_D0_1
||||||||

.. _table_mipi_rx_phy_0x0a0d0600_reg_d0_1:
.. table:: REG_D0_1, Offset Address: 0x104
	:widths: 1 3 1 4 1


	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_d0_calib_en      | R/W   | Calibration software   | 0x0  |
	|      |                      |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_d0_calib_source  | R/W   | Calibration source     | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b0: normal position  |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b1: direct from      |      |
	|      |                      |       | analog                 |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | reg_d0_calib_mode    | R/W   | Calibration software   | 0x0  |
	|      |                      |       | mode                   |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b0: use identical    |      |
	|      |                      |       | calibration pattern    |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b1: use PRBS9        |      |
	|      |                      |       | pattern                |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | reg_d0_calib_ignore  | R/W   | Ignore calibration     | 0x0  |
	|      |                      |       | command                |      |
	+------+----------------------+-------+------------------------+------+
	| 31:4 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_D0_3
||||||||

.. _table_mipi_rx_phy_0x0a0d0600_reg_d0_3:
.. table:: REG_D0_3, Offset Address: 0x10c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_d0\              | RO    | Calibration result     |      |
	|      | _skew_calib_result_0 |       | phase 0~31             |      |
	+------+----------------------+-------+------------------------+------+

REG_D0_4
||||||||

.. _table_mipi_rx_phy_0x0a0d0600_reg_d0_4:
.. table:: REG_D0_4, Offset Address: 0x110
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_d0\              | RO    | Calibration result     |      |
	|      | _skew_calib_result_1 |       | phase 32~63            |      |
	+------+----------------------+-------+------------------------+------+

REG_D0_5
||||||||

.. _table_mipi_rx_phy_0x0a0d0600_reg_d0_5:
.. table:: REG_D0_5, Offset Address: 0x114
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_d0\              | RO    | Calibration result     |      |
	|      | _skew_calib_result_2 |       | phase 64~95            |      |
	+------+----------------------+-------+------------------------+------+

REG_D0_6
||||||||

.. _table_mipi_rx_phy_0x0a0d0600_reg_d0_6:
.. table:: REG_D0_6, Offset Address: 0x118
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_d0\              | RO    | Calibration result     |      |
	|      | _skew_calib_result_3 |       | phase 96~127           |      |
	+------+----------------------+-------+------------------------+------+

REG_D0_7
||||||||

.. _table_mipi_rx_phy_0x0a0d0600_reg_d0_7:
.. table:: REG_D0_7, Offset Address: 0x11c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_d0               | RO    | Calibration result     |      |
	|      | _skew_calib_result_4 |       | phase 128~159          |      |
	+------+----------------------+-------+------------------------+------+

REG_D0_8
||||||||

.. _table_mipi_rx_phy_0x0a0d0600_reg_d0_8:
.. table:: REG_D0_8, Offset Address: 0x120
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_d0\              | RO    | Calibration result     |      |
	|      | _skew_calib_result_5 |       | phase 160~191          |      |
	+------+----------------------+-------+------------------------+------+

REG_D0_9
||||||||

.. _table_mipi_rx_phy_0x0a0d0600_reg_d0_9:
.. table:: REG_D0_9, Offset Address: 0x124
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_d0\              | RO    | Calibration result     |      |
	|      | _skew_calib_result_6 |       | phase 192~223          |      |
	+------+----------------------+-------+------------------------+------+

REG_D0_A
||||||||

.. _table_mipi_rx_phy_0x0a0d0600_reg_d0_a:
.. table:: REG_D0_A, Offset Address: 0x128
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_d0\              | RO    | Calibration result     |      |
	|      | _skew_calib_result_7 |       | phase 224~255          |      |
	+------+----------------------+-------+------------------------+------+

REG_D1_0
||||||||

.. _table_mipi_rx_phy_0x0a0d0600_reg_d1_0:
.. table:: REG_D1_0, Offset Address: 0x140
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_d1_prbs9_en      | R/W   | Manual PRBS9 enable    | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_d1_prbs9_clr_err | R/W   | PRBS9 clear error      | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 2    | reg_d1_prbs9_source  | R/W   | PRBS9 source select    | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b0: after sync code  |      |
	|      |                      |       | shift                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b1: direct from      |      |
	|      |                      |       | input                  |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | reg_d1_prbs9_stop\   | R/W   | PRBS9 error count      | 0x0  |
	|      | _when_done           |       | accumalation           |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b0: still count      |      |
	|      |                      |       | after test time done   |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b1: do not count     |      |
	|      |                      |       | after test time done   |      |
	+------+----------------------+-------+------------------------+------+
	| 7:4  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 15:8 | reg_d1_calib_max     | R/W   | Calibration max step   | 0x1f |
	+------+----------------------+-------+------------------------+------+
	| 23:16| reg_d1_calib_step    | R/W   | Calibration one step   | 0x1  |
	|      |                      |       | value                  |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| reg_d1_calib_pattern | R/W   | Calibration golden     | 0xaa |
	|      |                      |       | pattern                |      |
	+------+----------------------+-------+------------------------+------+

REG_D1_1
||||||||

.. _table_mipi_rx_phy_0x0a0d0600_reg_d1_1:
.. table:: REG_D1_1, Offset Address: 0x144
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_d1_calib_en      | R/W   | Calibration software   | 0x0  |
	|      |                      |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_d1_calib_source  | R/W   | Calibration source     | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b0: normal position  |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b1: direct from      |      |
	|      |                      |       | analog                 |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | reg_d1_calib_mode    | R/W   | Calibration software   | 0x0  |
	|      |                      |       | mode                   |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b0: use identical    |      |
	|      |                      |       | calibration pattern    |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b1: use PRBS9        |      |
	|      |                      |       | pattern                |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | reg_d1_calib_ignore  | R/W   | Ignore calibration     | 0x0  |
	|      |                      |       | command                |      |
	+------+----------------------+-------+------------------------+------+
	| 31:4 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_D1_3
||||||||

.. _table_mipi_rx_phy_0x0a0d0600_reg_d1_3:
.. table:: REG_D1_3, Offset Address: 0x14c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_d1_skew_calib\   | RO    | Calibration result     |      |
	|      | _result_0            |       | phase 0~31             |      |
	+------+----------------------+-------+------------------------+------+

REG_D1_4
||||||||

.. _table_mipi_rx_phy_0x0a0d0600_reg_d1_4:
.. table:: REG_D1_4, Offset Address: 0x150
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_d1_skew_calib\   | RO    | Calibration result     |      |
	|      | _result_1            |       | phase 32~63            |      |
	+------+----------------------+-------+------------------------+------+

REG_D1_5
||||||||

.. _table_mipi_rx_phy_0x0a0d0600_reg_d1_5:
.. table:: REG_D1_5, Offset Address: 0x154
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_d1_skew_calib\   | RO    | Calibration result     |      |
	|      | _result_2            |       | phase 64~95            |      |
	+------+----------------------+-------+------------------------+------+

REG_D1_6
||||||||

.. _table_mipi_rx_phy_0x0a0d0600_reg_d1_6:
.. table:: REG_D1_6, Offset Address: 0x158
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_d1_skew_calib\   | RO    | Calibration result     |      |
	|      | _result_3            |       | phase 96~127           |      |
	+------+----------------------+-------+------------------------+------+

REG_D1_7
||||||||

.. _table_mipi_rx_phy_0x0a0d0600_reg_d1_7:
.. table:: REG_D1_7, Offset Address: 0x15c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_d1_skew_calib\   | RO    | Calibration result     |      |
	|      | _result_4            |       | phase 128~159          |      |
	+------+----------------------+-------+------------------------+------+

REG_D1_8
||||||||

.. _table_mipi_rx_phy_0x0a0d0600_reg_d1_8:
.. table:: REG_D1_8, Offset Address: 0x160
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_d1_skew_calib\   | RO    | Calibration result     |      |
	|      | _result_5            |       | phase 160~191          |      |
	+------+----------------------+-------+------------------------+------+

REG_D1_9
||||||||

.. _table_mipi_rx_phy_0x0a0d0600_reg_d1_9:
.. table:: REG_D1_9, Offset Address: 0x164
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_d1_skew_calib\   | RO    | Calibration result     |      |
	|      | _result_6            |       | phase 192~223          |      |
	+------+----------------------+-------+------------------------+------+

REG_D1_A
||||||||

.. _table_mipi_rx_phy_0x0a0d0600_reg_d1_a:
.. table:: REG_D1_A, Offset Address: 0x168
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_d1_skew_calib\   | RO    | Calibration result     |      |
	|      | _result_7            |       | phase 224~255          |      |
	+------+----------------------+-------+------------------------+------+
