{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700087553143 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700087553144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 15 19:32:32 2023 " "Processing started: Wed Nov 15 19:32:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700087553144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700087553144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bloco2_sprits -c bloco2_sprits " "Command: quartus_map --read_settings_files=on --write_settings_files=off bloco2_sprits -c bloco2_sprits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700087553145 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700087555172 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700087555173 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" count_px_clk.v(7) " "Verilog HDL syntax error at count_px_clk.v(7) near text: \";\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "count_px_clk.v" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/count_px_clk.v" 7 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1700087600067 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "count_px_clk count_px_clk.v(1) " "Ignored design unit \"count_px_clk\" at count_px_clk.v(1) due to previous errors" {  } { { "count_px_clk.v" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/count_px_clk.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1700087600072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_px_clk.v 0 0 " "Found 0 design units, including 0 entities, in source file count_px_clk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700087600075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_h_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file count_h_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_h_sync " "Found entity 1: count_h_sync" {  } { { "count_h_sync.v" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/count_h_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700087600101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700087600101 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" sprits_main.v(8) " "Verilog HDL syntax error at sprits_main.v(8) near text: \";\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "sprits_main.v" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/sprits_main.v" 8 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1700087600111 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"63\";  expecting \"\{\" sprits_main.v(245) " "Verilog HDL syntax error at sprits_main.v(245) near text: \"63\";  expecting \"\{\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "sprits_main.v" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/sprits_main.v" 245 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1700087600113 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sprits_main.v(260) " "Verilog HDL Expression warning at sprits_main.v(260): truncated literal to match 2 bits" {  } { { "sprits_main.v" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/sprits_main.v" 260 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1700087600114 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sprits_main.v(261) " "Verilog HDL Expression warning at sprits_main.v(261): truncated literal to match 2 bits" {  } { { "sprits_main.v" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/sprits_main.v" 261 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1700087600115 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sprits_main.v(262) " "Verilog HDL Expression warning at sprits_main.v(262): truncated literal to match 2 bits" {  } { { "sprits_main.v" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/sprits_main.v" 262 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1700087600115 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sprits_main.v(263) " "Verilog HDL Expression warning at sprits_main.v(263): truncated literal to match 2 bits" {  } { { "sprits_main.v" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/sprits_main.v" 263 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1700087600115 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sprits_main.v(264) " "Verilog HDL Expression warning at sprits_main.v(264): truncated literal to match 2 bits" {  } { { "sprits_main.v" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/sprits_main.v" 264 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1700087600116 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sprits_main.v(265) " "Verilog HDL Expression warning at sprits_main.v(265): truncated literal to match 2 bits" {  } { { "sprits_main.v" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/sprits_main.v" 265 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1700087600116 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sprits_main.v(266) " "Verilog HDL Expression warning at sprits_main.v(266): truncated literal to match 2 bits" {  } { { "sprits_main.v" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/sprits_main.v" 266 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1700087600116 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sprits_main.v(267) " "Verilog HDL Expression warning at sprits_main.v(267): truncated literal to match 2 bits" {  } { { "sprits_main.v" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/sprits_main.v" 267 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1700087600116 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sprits_main.v(268) " "Verilog HDL Expression warning at sprits_main.v(268): truncated literal to match 2 bits" {  } { { "sprits_main.v" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/sprits_main.v" 268 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1700087600116 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sprits_main.v(269) " "Verilog HDL Expression warning at sprits_main.v(269): truncated literal to match 2 bits" {  } { { "sprits_main.v" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/sprits_main.v" 269 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1700087600117 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sprits_main.v(270) " "Verilog HDL Expression warning at sprits_main.v(270): truncated literal to match 2 bits" {  } { { "sprits_main.v" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/sprits_main.v" 270 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1700087600117 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sprits_main.v(271) " "Verilog HDL Expression warning at sprits_main.v(271): truncated literal to match 2 bits" {  } { { "sprits_main.v" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/sprits_main.v" 271 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1700087600117 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sprits_main.v(285) " "Verilog HDL information at sprits_main.v(285): always construct contains both blocking and non-blocking assignments" {  } { { "sprits_main.v" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/sprits_main.v" 285 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1700087600117 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "sprits_main sprits_main.v(3) " "Ignored design unit \"sprits_main\" at sprits_main.v(3) due to previous errors" {  } { { "sprits_main.v" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/sprits_main.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1700087600118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprits_main.v 0 0 " "Found 0 design units, including 0 entities, in source file sprits_main.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700087600119 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "id_sprite_0 arquivo_parametros.vh(6) " "Verilog HDL Declaration error at arquivo_parametros.vh(6): identifier \"id_sprite_0\" is already declared in the present scope" {  } { { "arquivo_parametros.vh" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/arquivo_parametros.vh" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1700087600125 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "id_sprite_1 arquivo_parametros.vh(7) " "Verilog HDL Declaration error at arquivo_parametros.vh(7): identifier \"id_sprite_1\" is already declared in the present scope" {  } { { "arquivo_parametros.vh" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/arquivo_parametros.vh" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1700087600126 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "id_sprite_2 arquivo_parametros.vh(8) " "Verilog HDL Declaration error at arquivo_parametros.vh(8): identifier \"id_sprite_2\" is already declared in the present scope" {  } { { "arquivo_parametros.vh" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/arquivo_parametros.vh" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1700087600126 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "id_sprite_3 arquivo_parametros.vh(9) " "Verilog HDL Declaration error at arquivo_parametros.vh(9): identifier \"id_sprite_3\" is already declared in the present scope" {  } { { "arquivo_parametros.vh" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/arquivo_parametros.vh" 9 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1700087600126 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "id_sprite_4 arquivo_parametros.vh(10) " "Verilog HDL Declaration error at arquivo_parametros.vh(10): identifier \"id_sprite_4\" is already declared in the present scope" {  } { { "arquivo_parametros.vh" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/arquivo_parametros.vh" 10 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1700087600126 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "id_sprite_5 arquivo_parametros.vh(11) " "Verilog HDL Declaration error at arquivo_parametros.vh(11): identifier \"id_sprite_5\" is already declared in the present scope" {  } { { "arquivo_parametros.vh" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/arquivo_parametros.vh" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1700087600126 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "id_sprite_6 arquivo_parametros.vh(12) " "Verilog HDL Declaration error at arquivo_parametros.vh(12): identifier \"id_sprite_6\" is already declared in the present scope" {  } { { "arquivo_parametros.vh" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/arquivo_parametros.vh" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1700087600127 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "id_sprite_7 arquivo_parametros.vh(13) " "Verilog HDL Declaration error at arquivo_parametros.vh(13): identifier \"id_sprite_7\" is already declared in the present scope" {  } { { "arquivo_parametros.vh" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/arquivo_parametros.vh" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1700087600127 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "id_sprite_8 arquivo_parametros.vh(14) " "Verilog HDL Declaration error at arquivo_parametros.vh(14): identifier \"id_sprite_8\" is already declared in the present scope" {  } { { "arquivo_parametros.vh" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/arquivo_parametros.vh" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1700087600127 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "id_sprite_9 arquivo_parametros.vh(15) " "Verilog HDL Declaration error at arquivo_parametros.vh(15): identifier \"id_sprite_9\" is already declared in the present scope" {  } { { "arquivo_parametros.vh" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/arquivo_parametros.vh" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1700087600127 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "id_sprite_10 arquivo_parametros.vh(16) " "Verilog HDL Declaration error at arquivo_parametros.vh(16): identifier \"id_sprite_10\" is already declared in the present scope" {  } { { "arquivo_parametros.vh" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/arquivo_parametros.vh" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1700087600127 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "id_sprite_11 arquivo_parametros.vh(17) " "Verilog HDL Declaration error at arquivo_parametros.vh(17): identifier \"id_sprite_11\" is already declared in the present scope" {  } { { "arquivo_parametros.vh" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/arquivo_parametros.vh" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1700087600127 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "id_sprite_12 arquivo_parametros.vh(18) " "Verilog HDL Declaration error at arquivo_parametros.vh(18): identifier \"id_sprite_12\" is already declared in the present scope" {  } { { "arquivo_parametros.vh" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/arquivo_parametros.vh" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1700087600128 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "id_sprite_13 arquivo_parametros.vh(19) " "Verilog HDL Declaration error at arquivo_parametros.vh(19): identifier \"id_sprite_13\" is already declared in the present scope" {  } { { "arquivo_parametros.vh" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/arquivo_parametros.vh" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1700087600128 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "id_sprite_14 arquivo_parametros.vh(20) " "Verilog HDL Declaration error at arquivo_parametros.vh(20): identifier \"id_sprite_14\" is already declared in the present scope" {  } { { "arquivo_parametros.vh" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/arquivo_parametros.vh" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1700087600128 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "id_sprite_15 arquivo_parametros.vh(21) " "Verilog HDL Declaration error at arquivo_parametros.vh(21): identifier \"id_sprite_15\" is already declared in the present scope" {  } { { "arquivo_parametros.vh" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/arquivo_parametros.vh" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1700087600128 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "id_sprite_16 arquivo_parametros.vh(22) " "Verilog HDL Declaration error at arquivo_parametros.vh(22): identifier \"id_sprite_16\" is already declared in the present scope" {  } { { "arquivo_parametros.vh" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/arquivo_parametros.vh" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1700087600128 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "id_sprite_17 arquivo_parametros.vh(23) " "Verilog HDL Declaration error at arquivo_parametros.vh(23): identifier \"id_sprite_17\" is already declared in the present scope" {  } { { "arquivo_parametros.vh" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/arquivo_parametros.vh" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1700087600129 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "id_sprite_18 arquivo_parametros.vh(24) " "Verilog HDL Declaration error at arquivo_parametros.vh(24): identifier \"id_sprite_18\" is already declared in the present scope" {  } { { "arquivo_parametros.vh" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/arquivo_parametros.vh" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1700087600129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprits_finder_position.v 0 0 " "Found 0 design units, including 0 entities, in source file sprits_finder_position.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700087600136 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/output_files/bloco2_sprits.map.smsg " "Generated suppressed messages file C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/output_files/bloco2_sprits.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700087600258 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 24 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 24 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700087600504 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 15 19:33:20 2023 " "Processing ended: Wed Nov 15 19:33:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700087600504 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700087600504 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700087600504 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700087600504 ""}
