{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555078267171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555078267172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 19:41:07 2019 " "Processing started: Fri Apr 12 19:41:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555078267172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555078267172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mult -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off mult -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555078267172 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555078267312 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555078267313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278638 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555078278638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mult.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult-Behave " "Found design unit 1: mult-Behave" {  } { { "mult.vhdl" "" { Text "/home/gaurav/Desktop/lab7/mult.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278639 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.vhdl" "" { Text "/home/gaurav/Desktop/lab7/mult.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555078278639 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX Gates.vhdl " "Entity \"MUX\" obtained from \"Gates.vhdl\" instead of from Quartus Prime megafunction library" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 177 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1555078278640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Gates.vhdl 35 17 " "Found 35 design units, including 17 entities, in source file Gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278640 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278640 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278640 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278640 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 112 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278640 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 123 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278640 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278640 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 146 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278640 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 157 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278640 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 FULL_ADDER-Equations " "Found design unit 10: FULL_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 169 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278640 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 MUX-Equations " "Found design unit 11: MUX-Equations" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 181 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278640 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 allzero-eqn " "Found design unit 12: allzero-eqn" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 199 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278640 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 leftone-Easy " "Found design unit 13: leftone-Easy" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 220 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278640 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 lefttwo-Easy " "Found design unit 14: lefttwo-Easy" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 239 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278640 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 leftfour-Easy " "Found design unit 15: leftfour-Easy" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 258 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278640 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 rightfour-Easy " "Found design unit 16: rightfour-Easy" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 277 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278640 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 righttwo-Easy " "Found design unit 17: righttwo-Easy" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 296 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278640 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 rightone-Easy " "Found design unit 18: rightone-Easy" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 316 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278640 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278640 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278640 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278640 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278640 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278640 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278640 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278640 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278640 ""} { "Info" "ISGN_ENTITY_NAME" "9 FULL_ADDER " "Found entity 9: FULL_ADDER" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278640 ""} { "Info" "ISGN_ENTITY_NAME" "10 MUX " "Found entity 10: MUX" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278640 ""} { "Info" "ISGN_ENTITY_NAME" "11 allzero " "Found entity 11: allzero" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278640 ""} { "Info" "ISGN_ENTITY_NAME" "12 leftone " "Found entity 12: leftone" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 215 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278640 ""} { "Info" "ISGN_ENTITY_NAME" "13 lefttwo " "Found entity 13: lefttwo" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278640 ""} { "Info" "ISGN_ENTITY_NAME" "14 leftfour " "Found entity 14: leftfour" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278640 ""} { "Info" "ISGN_ENTITY_NAME" "15 rightfour " "Found entity 15: rightfour" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278640 ""} { "Info" "ISGN_ENTITY_NAME" "16 righttwo " "Found entity 16: righttwo" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 291 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278640 ""} { "Info" "ISGN_ENTITY_NAME" "17 rightone " "Found entity 17: rightone" {  } { { "Gates.vhdl" "" { Text "/home/gaurav/Desktop/lab7/Gates.vhdl" 311 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555078278640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DUT.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file DUT.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "/home/gaurav/Desktop/lab7/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278642 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "/home/gaurav/Desktop/lab7/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555078278642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555078278642 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555078278691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult mult:add_instance " "Elaborating entity \"mult\" for hierarchy \"mult:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "/home/gaurav/Desktop/lab7/DUT.vhdl" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555078278696 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum mult.vhdl(52) " "VHDL Process Statement warning at mult.vhdl(52): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mult.vhdl" "" { Text "/home/gaurav/Desktop/lab7/mult.vhdl" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1555078278697 "|DUT|mult:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start mult.vhdl(58) " "VHDL Process Statement warning at mult.vhdl(58): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mult.vhdl" "" { Text "/home/gaurav/Desktop/lab7/mult.vhdl" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1555078278698 "|DUT|mult:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b mult.vhdl(61) " "VHDL Process Statement warning at mult.vhdl(61): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mult.vhdl" "" { Text "/home/gaurav/Desktop/lab7/mult.vhdl" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1555078278698 "|DUT|mult:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a mult.vhdl(64) " "VHDL Process Statement warning at mult.vhdl(64): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mult.vhdl" "" { Text "/home/gaurav/Desktop/lab7/mult.vhdl" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1555078278698 "|DUT|mult:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a mult.vhdl(67) " "VHDL Process Statement warning at mult.vhdl(67): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mult.vhdl" "" { Text "/home/gaurav/Desktop/lab7/mult.vhdl" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1555078278698 "|DUT|mult:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b mult.vhdl(69) " "VHDL Process Statement warning at mult.vhdl(69): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mult.vhdl" "" { Text "/home/gaurav/Desktop/lab7/mult.vhdl" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1555078278698 "|DUT|mult:add_instance"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555078278967 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555078278967 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555078278967 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555078278967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "946 " "Peak virtual memory: 946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555078278999 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 19:41:18 2019 " "Processing ended: Fri Apr 12 19:41:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555078278999 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555078278999 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555078278999 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555078278999 ""}
