$date
	Sat Nov 10 21:49:17 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module simu_bch $end
$var wire 1 ! PCSrc $end
$var reg 2 " bch [1:0] $end
$var reg 1 # eq $end
$scope module test_bch $end
$var wire 1 ! PCSrc $end
$var wire 2 $ bch [1:0] $end
$var wire 1 # eq $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 $
1#
b10 "
1!
$end
#20000
0!
b11 "
b11 $
#40000
0#
b10 "
b10 $
#60000
1!
b11 "
b11 $
#100000
