

================================================================
== Vivado HLS Report for 'sha256d'
================================================================
* Date:           Sat Jul 27 10:56:54 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        sha256d
* Solution:       solution1
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.796 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1872|     1872| 18.720 us | 18.720 us |  1872|  1872|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |                            |                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance          |      Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sha256_update_fu_372    |sha256_update    |      906|      906| 9.060 us | 9.060 us |  906|  906|   none  |
        |grp_sha256_update_1_fu_381  |sha256_update_1  |      906|      906| 9.060 us | 9.060 us |  906|  906|   none  |
        +----------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       24|       24|         3|          -|          -|     8|    no    |
        |- Loop 2  |       24|       24|         3|          -|          -|     8|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      76|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        6|      -|    1882|    4080|    0|
|Memory           |        5|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     642|    -|
|Register         |        -|      -|      79|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       11|      0|    1961|    4798|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        3|      0|   ~0   |       4|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------+---------+-------+-----+------+-----+
    |          Instance          |      Module     | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +----------------------------+-----------------+---------+-------+-----+------+-----+
    |grp_sha256_update_fu_372    |sha256_update    |        3|      0|  941|  2040|    0|
    |grp_sha256_update_1_fu_381  |sha256_update_1  |        3|      0|  941|  2040|    0|
    +----------------------------+-----------------+---------+-------+-----+------+-----+
    |Total                       |                 |        6|      0| 1882|  4080|    0|
    +----------------------------+-----------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |hash1_V_U    |sha256d_hash1_V    |        1|  0|   0|    0|    32|    8|     1|          256|
    |state_V_1_U  |sha256d_state_V_1  |        2|  0|   0|    0|     8|   32|     1|          256|
    |state_V_U    |sha256d_state_V_1  |        2|  0|   0|    0|     8|   32|     1|          256|
    +-------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                   |        5|  0|   0|    0|    48|   72|     3|          768|
    +-------------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_495_p2           |     +    |      0|  0|  12|           4|           1|
    |i_fu_395_p2             |     +    |      0|  0|  12|           4|           1|
    |icmp_ln117_1_fu_489_p2  |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln117_fu_389_p2    |   icmp   |      0|  0|  11|           4|           5|
    |or_ln119_1_fu_533_p2    |    or    |      0|  0|   5|           5|           1|
    |or_ln119_fu_433_p2      |    or    |      0|  0|   5|           5|           1|
    |or_ln120_1_fu_569_p2    |    or    |      0|  0|   5|           5|           2|
    |or_ln120_fu_469_p2      |    or    |      0|  0|   5|           5|           2|
    |or_ln121_1_fu_579_p2    |    or    |      0|  0|   5|           5|           2|
    |or_ln121_fu_479_p2      |    or    |      0|  0|   5|           5|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|  76|          46|          22|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  89|         18|    1|         18|
    |hash1_V_address0    |  21|          4|    5|         20|
    |hash1_V_address1    |  15|          3|    5|         15|
    |hash1_V_ce0         |  15|          3|    1|          3|
    |hash1_V_d0          |  15|          3|    8|         24|
    |hash1_V_d1          |  15|          3|    8|         24|
    |i_0_i_i11_reg_361   |   9|          2|    4|          8|
    |i_0_i_i_reg_350     |   9|          2|    4|          8|
    |output_V_address0   |  15|          3|    5|         15|
    |output_V_address1   |  15|          3|    5|         15|
    |output_V_d0         |  15|          3|    8|         24|
    |output_V_d1         |  15|          3|    8|         24|
    |state_V_1_address0  |  38|          7|    3|         21|
    |state_V_1_address1  |  33|          6|    3|         18|
    |state_V_1_ce0       |  15|          3|    1|          3|
    |state_V_1_ce1       |  15|          3|    1|          3|
    |state_V_1_d0        |  33|          6|   32|        192|
    |state_V_1_d1        |  33|          6|   32|        192|
    |state_V_1_we0       |  15|          3|    1|          3|
    |state_V_1_we1       |  15|          3|    1|          3|
    |state_V_address0    |  38|          7|    3|         21|
    |state_V_address1    |  33|          6|    3|         18|
    |state_V_ce0         |  15|          3|    1|          3|
    |state_V_ce1         |  15|          3|    1|          3|
    |state_V_d0          |  33|          6|   32|        192|
    |state_V_d1          |  33|          6|   32|        192|
    |state_V_we0         |  15|          3|    1|          3|
    |state_V_we1         |  15|          3|    1|          3|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 642|        124|  210|       1068|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |  17|   0|   17|          0|
    |grp_sha256_update_1_fu_381_ap_start_reg  |   1|   0|    1|          0|
    |grp_sha256_update_fu_372_ap_start_reg    |   1|   0|    1|          0|
    |i_0_i_i11_reg_361                        |   4|   0|    4|          0|
    |i_0_i_i_reg_350                          |   4|   0|    4|          0|
    |i_1_reg_626                              |   4|   0|    4|          0|
    |i_reg_592                                |   4|   0|    4|          0|
    |shl_ln118_1_reg_641                      |   3|   0|    5|          2|
    |shl_ln_reg_607                           |   3|   0|    5|          2|
    |trunc_ln118_1_reg_631                    |   3|   0|    3|          0|
    |trunc_ln118_reg_597                      |   3|   0|    3|          0|
    |trunc_ln1503_2_reg_613                   |   8|   0|    8|          0|
    |trunc_ln1503_5_reg_647                   |   8|   0|    8|          0|
    |trunc_ln214_1_reg_652                    |   8|   0|    8|          0|
    |trunc_ln214_reg_618                      |   8|   0|    8|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |  79|   0|   83|          4|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    sha256d   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    sha256d   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    sha256d   | return value |
|ap_done            | out |    1| ap_ctrl_hs |    sha256d   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    sha256d   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    sha256d   | return value |
|input_V_address0   | out |    7|  ap_memory |    input_V   |     array    |
|input_V_ce0        | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q0         |  in |    8|  ap_memory |    input_V   |     array    |
|output_V_address0  | out |    5|  ap_memory |   output_V   |     array    |
|output_V_ce0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_we0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_d0        | out |    8|  ap_memory |   output_V   |     array    |
|output_V_address1  | out |    5|  ap_memory |   output_V   |     array    |
|output_V_ce1       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_we1       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_d1        | out |    8|  ap_memory |   output_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

