;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 121, 100
	JMN 3, -270
	JMN 3, -270
	DAT #121, <100
	JMZ 12, #-10
	JMZ 12, #-10
	SUB -51, <-0
	SPL 210, 30
	SUB #270, <1
	SUB #270, <1
	SPL 303, 5
	JMN @270, @1
	SPL 30, <700
	CMP 20, @12
	SUB #72, @260
	MOV @121, 106
	SUB 121, 100
	MOV -1, <-20
	MOV -30, 0
	SPL -121, 261
	CMP 20, @12
	MOV #630, 8
	SPL 0, <332
	SPL 0, <332
	SUB @-81, <-0
	MOV @121, 106
	SUB @-81, <-0
	SUB @-81, <-0
	DAT #3, #-470
	SUB #12, @0
	SUB #12, @0
	CMP 1, <-1
	JMN 1, @-1
	MOV #812, @-5
	MOV #812, @-5
	MOV #812, @-5
	JMP 121, 100
	SPL 0, <332
	SUB 303, 2
	JMP 121, 100
	CMP -207, <-126
	CMP -207, <-126
	ADD #270, <1
	DAT #81, #-100
	SPL 0, <332
	CMP -207, <-126
