{
    "$schema": "http://json-schema.org/draft-07/schema#",
    "$id": "http://pulp-platform.org/snitch/snitch_cluster.schema.json",
    "title": "Spatz Cluster Schema",
    "description": "Base description of a Spatz cluster and its internal structure and configuration.",
    "type": "object",
    "required": [
        "addr_width"
    ],
    "properties": {
        "name": {
            "type": "string",
            "description": "Optional name for the generated wrapper.",
            "default": "spatz_cluster"
        },
        "boot_addr": {
            "type": "number",
            "description": "Address from which all harts of the cluster start to boot. The default setting is `0x8000_0000`.",
            "default": 2147483648
        },
        "cluster_base_addr": {
            "type": "number",
            "description": "Base address of this cluster.",
            "default": 0
        },
        "tcdm": {
            "type": "object",
            "description": "Configuration of the Tightly Coupled Data Memory of this cluster.",
            "default": {
                "size": 128,
                "banks": 16
            },
            "properties": {
                "size": {
                    "type": "number",
                    "description": "Size of TCDM in KiByte. Divided in `n` banks. The total size must be divisible by the number of banks.",
                    "examples": [
                        128,
                        64
                    ]
                },
                "banks": {
                    "type": "number",
                    "description": "Number of banks.",
                    "examples": [
                        16,
                        32
                    ]
                }
            }
        },
        "cluster_periph_size": {
            "type": "number",
            "description": "Address region size reserved for cluster peripherals in KiByte.",
            "examples": [
                128,
                64
            ]
        },
        "zero_mem_size": {
            "type": "number",
            "description": "Address region size reserved for the Zero-Memory in KiByte.",
            "examples": [
                128,
                64
            ]
        },
        "addr_width": {
            "type": "number",
            "description": "Length of the address, should be greater than 30. If the address is larger than 34 the data bus needs to be 64 bits in size.",
            "default": 48
        },
        "data_width": {
            "type": "number",
            "description": "Data bus size of the integer core (everything except the DMA), must be 32 or 64. A double precision FPU requires 64 bit data length.",
            "default": 64
        },
        "dma_data_width": {
            "type": "number",
            "description": "Data bus size of DMA. Usually this is larger than the integer core as the DMA is used to efficiently transfer bulk of data.",
            "default": 512
        },
        "trans": {
            "type": "number",
            "description": "Outstanding transactions on the AXI network",
            "default": 4
        },
        "id_width_in": {
            "type": "number",
            "description": "Id width of the AXI plug into the cluster.",
            "default": 2
        },
        "id_width_out": {
            "type": "number",
            "description": "Id width of the AXI plug out of the cluster.",
            "default": 2
        },
        "user_width": {
            "type": "number",
            "description": "User width of the AXI plug into the cluster.",
            "default": 1
        },
        "axi_cdc_enable": {
            "type": "boolean",
            "description": "Place asynchronous CDCs on the cluster AXI interfaces.",
            "default": false
        },
        "sw_rst_enable": {
            "type": "boolean",
            "description": "Place dedicated Power-On reset sync for hw/sw reset. It has effect only when axi_cdc_enable=true",
            "default": false
        },
        "axi_isolate_enable": {
            "type": "boolean",
            "description": "Instantiate an AXI isolation module at the top level.",
            "default": false
        },
        "hart_base_id": {
            "type": "number",
            "description": "Base hart id of the cluster. All cores get the respective cluster id plus their cluster position as the final `hart_id`.",
            "default": 0
        },
        "mode": {
            "type": "string",
            "description": "Supported mode by the processor, can be msu.",
            "$comment": "Currently ignored."
        },
        "vm_support": {
            "type": "boolean",
            "description": "Whether to provide virtual memory support (Sv32).",
            "default": true
        },
        "dma_axi_req_fifo_depth": {
            "type": "number",
            "description": "Number of AXI FIFO entries of the DMA engine.",
            "default": 3
        },
        "dma_req_fifo_depth": {
            "type": "number",
            "description": "Number of request entries the DMA can keep",
            "default": 3
        },
        "enable_debug": {
            "type": "boolean",
            "description": "Whether to provide a debug request input and external debug features",
            "default": true
        },
        "vlen": {
            "type": "number",
            "description": "Length of each vector register (in bits)",
            "default": 256
        },
        "n_fpu": {
            "type": "number",
            "description": "Number of FPUs in each Spatz instance",
            "default": 1
        },
        "n_ipu": {
            "type": "number",
            "description": "Number of IPUs in each Spatz instance",
            "default": 1
        },
        "spatz_fpu": {
            "type": "boolean",
            "description": "Activate floating point support in Spatz",
            "default": false
        },
        "spatz_nports": {
            "type": "number",
            "description": "Number of TCDM ports per Spatz instance",
            "default": 4
        },
        "timing": {
            "type": "object",
            "title": "Timing and Latency Tuning Parameter",
            "properties": {
                "xbar_latency": {
                    "type": "string",
                    "description": "Latency mode of the cluster crossbar.",
                    "enum": [
                        "NO_LATENCY",
                        "CUT_SLV_AX",
                        "CUT_MST_AX",
                        "CUT_ALL_AX",
                        "CUT_SLV_PORTS",
                        "CUT_MST_PORTS",
                        "CUT_ALL_PORTS"
                    ],
                    "default": "CUT_ALL_PORTS"
                },
                "register_offload_rsp": {
                    "type": "boolean",
                    "description": "Insert Pipeline registers into off-loading path (response).",
                    "default": false
                },
                "register_core_req": {
                    "type": "boolean",
                    "description": "Insert Pipeline registers into data memory request path.",
                    "default": false
                },
                "register_core_rsp": {
                    "type": "boolean",
                    "description": "Insert Pipeline registers into data memory response path.",
                    "default": false
                },
                "register_tcdm_cuts": {
                    "type": "boolean",
                    "description": "Insert Pipeline registers after each memory cut.",
                    "default": false
                },
                "register_ext": {
                    "type": "boolean",
                    "description": "Decouple external AXI plug.",
                    "default": false
                },
                "lat_comp_fp32": {
                    "type": "number",
                    "description": "Latency setting (number of pipeline stages) for FP32.",
                    "default": 3
                },
                "lat_comp_fp64": {
                    "type": "number",
                    "description": "Latency setting (number of pipeline stages) for FP64.",
                    "default": 3
                },
                "lat_comp_fp16": {
                    "type": "number",
                    "description": "Latency setting (number of pipeline stages) for FP16.",
                    "default": 1
                },
                "lat_comp_fp16_alt": {
                    "type": "number",
                    "description": "Latency setting (number of pipeline stages) for FP16alt (brainfloat).",
                    "default": 2
                },
                "lat_comp_fp8": {
                    "type": "number",
                    "description": "Latency setting (number of pipeline stages) for FP8.",
                    "default": 1
                },
                "lat_comp_fp8alt": {
                    "type": "number",
                    "description": "Latency setting (number of pipeline stages) for FP8alt.",
                    "default": 1
                },
                "lat_noncomp": {
                    "type": "number",
                    "description": "Latency setting (number of pipeline stages) for floating-point non-computational instructions (except conversions), i.e., `classify`, etc.",
                    "default": 1
                },
                "lat_conv": {
                    "type": "number",
                    "description": "Latency setting (number of pipeline stages) for floating-point conversion instructions.",
                    "default": 1
                },
                "lat_sdotp": {
                    "type": "number",
                    "description": "Latency setting (number of pipeline stages) for floating-point expanding dot product with accumulation.",
                    "default": 2
                },
                "fpu_pipe_config": {
                    "type": "string",
                    "description": "Pipeline configuration (i.e., position of the registers) of the FPU.",
                    "enum": [
                        "BEFORE",
                        "AFTER",
                        "INSIDE",
                        "DISTRIBUTED"
                    ],
                    "default": "BEFORE"
                }
            },
            "icache": {
                "type": "object",
                "title": "Instruction cache configuration.",
                "description": "Detailed configuration of the instruction cache.",
                "default": {
                    "size": 8,
                    "sets": 2,
                    "cacheline": 128
                },
                "properties": {
                    "size": {
                        "type": "number",
                        "description": "Total instruction cache size in KiByte."
                    },
                    "sets": {
                        "type": "number",
                        "description": "Number of ways."
                    },
                    "cacheline": {
                        "type": "number",
                        "description": "Cacheline/Word size in bits."
                    }
                }
            },
            "cores": {
                "type": "array",
                "title": "Cores",
                "description": "List of all cores.",
                "minItems": 1,
                "items": {
                    "type": "object",
                    "title": "Core Description",
                    "description": "Description of a single core.",
                    "properties": {
                        "isa": {
                            "type": "string",
                            "title": "ISA String containing RISC-V standard extensions.",
                            "description": "ISA string as defined by the RISC-V standard. Only contain the standardized ISA extensions.",
                            "examples": [
                                "rv32imafd"
                            ],
                            "default": "rv32imafd"
                        },
                        "Xdiv_sqrt": {
                            "type": "boolean",
                            "description": "Enable hardware support for floating-point division and square-root. The iterative floating-point unit is known to produce some rounding inaccuracies so it is disabled by default.",
                            "default": false
                        },
                        "xdma": {
                            "type": "boolean",
                            "title": "Xdma Extension",
                            "description": "Direct memory access (Xdma) custom extension.",
                            "default": false
                        },
                        "xf8": {
                            "type": "boolean",
                            "title": "Xf8 8-bit Float Extension",
                            "description": "Enable Smallfloat Xf8 extension (IEEE 8-bit float).",
                            "default": false
                        },
                        "xf8alt": {
                            "type": "boolean",
                            "title": "Xf8 8-bit Float Extension",
                            "description": "Enable Smallfloat Xf8alt extension.",
                            "default": false
                        },
                        "xf16": {
                            "type": "boolean",
                            "title": "Xf16 16-bit Float Extension",
                            "description": "Enable Smallfloat Xf16 extension (IEEE 16-bit float).",
                            "default": false
                        },
                        "xf16alt": {
                            "type": "boolean",
                            "title": "Xf16alt 16-bit Brain-Float Extension",
                            "description": "Enable Smallfloat Xf16alt extension, also known as brain-float.",
                            "default": false
                        },
                        "xfdotp": {
                            "type": "boolean",
                            "title": "Xfdotp Extension",
                            "description": "Enable DOTP extensions.",
                            "default": false
                        },
                        "num_int_outstanding_loads": {
                            "type": "number",
                            "description": "Number of outstanding integer loads. Determines the buffer size in the core's load/store unit.",
                            "default": 1
                        },
                        "num_int_outstanding_mem": {
                            "type": "number",
                            "description": "Number of outstanding memory operations. Determines the buffer size in the core's load/store unit.",
                            "default": 1
                        },
                        "num_spatz_outstanding_loads": {
                            "type": "number",
                            "description": "Number of outstanding Spatz loads. Determines the buffer size in Spatz' load/store unit.",
                            "default": 4
                        },
                        "num_itlb_entries": {
                            "type": "number",
                            "description": "Number of ITLB entries. Determines the core's size.",
                            "default": 1
                        },
                        "num_dtlb_entries": {
                            "type": "number",
                            "description": "Number of DTLB entries. Determines the core's size.",
                            "default": 2
                        }
                    }
                }
            }
        }
    }
}
