

================================================================
== Vitis HLS Report for 'node1'
================================================================
* Date:           Tue Oct  1 14:25:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_FeedForward
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.466 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4106|     4106|  13.673 us|  13.673 us|  4106|  4106|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop4_loop5  |     4104|     4104|        10|          1|          1|  4096|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       81|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    32|     5088|     3168|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      351|    -|
|Register             |        -|     -|     1318|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    32|     6406|     3600|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U1124  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1125  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1126  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1127  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1128  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1129  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1130  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1131  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1132  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1133  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1134  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1135  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1136  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1137  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1138  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1139  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0|  32| 5088| 3168|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln46_fu_525_p2                 |         +|   0|  0|  20|          13|           1|
    |add_ln47_fu_560_p2                 |         +|   0|  0|  12|           5|           1|
    |ap_condition_745                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln46_fu_519_p2                |      icmp|   0|  0|  21|          13|          14|
    |icmp_ln47_fu_534_p2                |      icmp|   0|  0|  13|           5|           6|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter9  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1   |        or|   0|  0|   2|           1|           1|
    |select_ln46_fu_540_p3              |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  81|          42|          29|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_v11_load             |   9|          2|    5|         10|
    |indvar_flatten_fu_126                 |   9|          2|   13|         26|
    |real_start                            |   9|          2|    1|          2|
    |v100_0_0_blk_n                        |   9|          2|    1|          2|
    |v100_0_1_blk_n                        |   9|          2|    1|          2|
    |v100_0_2_blk_n                        |   9|          2|    1|          2|
    |v100_0_3_blk_n                        |   9|          2|    1|          2|
    |v100_0_4_blk_n                        |   9|          2|    1|          2|
    |v100_0_5_blk_n                        |   9|          2|    1|          2|
    |v100_0_6_blk_n                        |   9|          2|    1|          2|
    |v100_0_7_blk_n                        |   9|          2|    1|          2|
    |v100_1_0_blk_n                        |   9|          2|    1|          2|
    |v100_1_1_blk_n                        |   9|          2|    1|          2|
    |v100_1_2_blk_n                        |   9|          2|    1|          2|
    |v100_1_3_blk_n                        |   9|          2|    1|          2|
    |v100_1_4_blk_n                        |   9|          2|    1|          2|
    |v100_1_5_blk_n                        |   9|          2|    1|          2|
    |v100_1_6_blk_n                        |   9|          2|    1|          2|
    |v100_1_7_blk_n                        |   9|          2|    1|          2|
    |v11_fu_122                            |   9|          2|    5|         10|
    |v99_0_0_blk_n                         |   9|          2|    1|          2|
    |v99_0_1_blk_n                         |   9|          2|    1|          2|
    |v99_0_2_blk_n                         |   9|          2|    1|          2|
    |v99_0_3_blk_n                         |   9|          2|    1|          2|
    |v99_0_4_blk_n                         |   9|          2|    1|          2|
    |v99_0_5_blk_n                         |   9|          2|    1|          2|
    |v99_0_6_blk_n                         |   9|          2|    1|          2|
    |v99_0_7_blk_n                         |   9|          2|    1|          2|
    |v99_1_0_blk_n                         |   9|          2|    1|          2|
    |v99_1_1_blk_n                         |   9|          2|    1|          2|
    |v99_1_2_blk_n                         |   9|          2|    1|          2|
    |v99_1_3_blk_n                         |   9|          2|    1|          2|
    |v99_1_4_blk_n                         |   9|          2|    1|          2|
    |v99_1_5_blk_n                         |   9|          2|    1|          2|
    |v99_1_6_blk_n                         |   9|          2|    1|          2|
    |v99_1_7_blk_n                         |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 351|         78|   71|        142|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_126             |  13|   0|   13|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |v100_0_0_read_reg_795             |  32|   0|   32|          0|
    |v100_0_1_read_reg_806             |  32|   0|   32|          0|
    |v100_0_2_read_reg_817             |  32|   0|   32|          0|
    |v100_0_3_read_reg_828             |  32|   0|   32|          0|
    |v100_0_4_read_reg_839             |  32|   0|   32|          0|
    |v100_0_5_read_reg_850             |  32|   0|   32|          0|
    |v100_0_6_read_reg_861             |  32|   0|   32|          0|
    |v100_0_7_read_reg_872             |  32|   0|   32|          0|
    |v100_1_0_read_reg_882             |  32|   0|   32|          0|
    |v100_1_1_read_reg_887             |  32|   0|   32|          0|
    |v100_1_2_read_reg_892             |  32|   0|   32|          0|
    |v100_1_3_read_reg_897             |  32|   0|   32|          0|
    |v100_1_4_read_reg_902             |  32|   0|   32|          0|
    |v100_1_5_read_reg_907             |  32|   0|   32|          0|
    |v100_1_6_read_reg_912             |  32|   0|   32|          0|
    |v100_1_7_read_reg_917             |  32|   0|   32|          0|
    |v11_fu_122                        |   5|   0|    5|          0|
    |v15_1_reg_811                     |  32|   0|   32|          0|
    |v15_2_reg_822                     |  32|   0|   32|          0|
    |v15_3_reg_833                     |  32|   0|   32|          0|
    |v15_4_reg_844                     |  32|   0|   32|          0|
    |v15_5_reg_855                     |  32|   0|   32|          0|
    |v15_6_reg_866                     |  32|   0|   32|          0|
    |v15_reg_800                       |  32|   0|   32|          0|
    |v16_10_reg_1058                   |  32|   0|   32|          0|
    |v16_11_reg_1063                   |  32|   0|   32|          0|
    |v16_12_reg_1068                   |  32|   0|   32|          0|
    |v16_13_reg_1073                   |  32|   0|   32|          0|
    |v16_14_reg_1078                   |  32|   0|   32|          0|
    |v16_15_reg_1083                   |  32|   0|   32|          0|
    |v16_1_reg_1013                    |  32|   0|   32|          0|
    |v16_2_reg_1018                    |  32|   0|   32|          0|
    |v16_3_reg_1023                    |  32|   0|   32|          0|
    |v16_4_reg_1028                    |  32|   0|   32|          0|
    |v16_5_reg_1033                    |  32|   0|   32|          0|
    |v16_6_reg_1038                    |  32|   0|   32|          0|
    |v16_7_reg_1043                    |  32|   0|   32|          0|
    |v16_8_reg_1048                    |  32|   0|   32|          0|
    |v16_9_reg_1053                    |  32|   0|   32|          0|
    |v16_reg_1008                      |  32|   0|   32|          0|
    |v96_7_load_reg_877                |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1318|   0| 1318|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|         node1|  return value|
|start_full_n             |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|         node1|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|         node1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|         node1|  return value|
|start_out                |  out|    1|  ap_ctrl_hs|         node1|  return value|
|start_write              |  out|    1|  ap_ctrl_hs|         node1|  return value|
|v100_0_0_dout            |   in|   32|     ap_fifo|      v100_0_0|       pointer|
|v100_0_0_num_data_valid  |   in|   13|     ap_fifo|      v100_0_0|       pointer|
|v100_0_0_fifo_cap        |   in|   13|     ap_fifo|      v100_0_0|       pointer|
|v100_0_0_empty_n         |   in|    1|     ap_fifo|      v100_0_0|       pointer|
|v100_0_0_read            |  out|    1|     ap_fifo|      v100_0_0|       pointer|
|v100_0_1_dout            |   in|   32|     ap_fifo|      v100_0_1|       pointer|
|v100_0_1_num_data_valid  |   in|   13|     ap_fifo|      v100_0_1|       pointer|
|v100_0_1_fifo_cap        |   in|   13|     ap_fifo|      v100_0_1|       pointer|
|v100_0_1_empty_n         |   in|    1|     ap_fifo|      v100_0_1|       pointer|
|v100_0_1_read            |  out|    1|     ap_fifo|      v100_0_1|       pointer|
|v100_0_2_dout            |   in|   32|     ap_fifo|      v100_0_2|       pointer|
|v100_0_2_num_data_valid  |   in|   13|     ap_fifo|      v100_0_2|       pointer|
|v100_0_2_fifo_cap        |   in|   13|     ap_fifo|      v100_0_2|       pointer|
|v100_0_2_empty_n         |   in|    1|     ap_fifo|      v100_0_2|       pointer|
|v100_0_2_read            |  out|    1|     ap_fifo|      v100_0_2|       pointer|
|v100_0_3_dout            |   in|   32|     ap_fifo|      v100_0_3|       pointer|
|v100_0_3_num_data_valid  |   in|   13|     ap_fifo|      v100_0_3|       pointer|
|v100_0_3_fifo_cap        |   in|   13|     ap_fifo|      v100_0_3|       pointer|
|v100_0_3_empty_n         |   in|    1|     ap_fifo|      v100_0_3|       pointer|
|v100_0_3_read            |  out|    1|     ap_fifo|      v100_0_3|       pointer|
|v100_0_4_dout            |   in|   32|     ap_fifo|      v100_0_4|       pointer|
|v100_0_4_num_data_valid  |   in|   13|     ap_fifo|      v100_0_4|       pointer|
|v100_0_4_fifo_cap        |   in|   13|     ap_fifo|      v100_0_4|       pointer|
|v100_0_4_empty_n         |   in|    1|     ap_fifo|      v100_0_4|       pointer|
|v100_0_4_read            |  out|    1|     ap_fifo|      v100_0_4|       pointer|
|v100_0_5_dout            |   in|   32|     ap_fifo|      v100_0_5|       pointer|
|v100_0_5_num_data_valid  |   in|   13|     ap_fifo|      v100_0_5|       pointer|
|v100_0_5_fifo_cap        |   in|   13|     ap_fifo|      v100_0_5|       pointer|
|v100_0_5_empty_n         |   in|    1|     ap_fifo|      v100_0_5|       pointer|
|v100_0_5_read            |  out|    1|     ap_fifo|      v100_0_5|       pointer|
|v100_0_6_dout            |   in|   32|     ap_fifo|      v100_0_6|       pointer|
|v100_0_6_num_data_valid  |   in|   13|     ap_fifo|      v100_0_6|       pointer|
|v100_0_6_fifo_cap        |   in|   13|     ap_fifo|      v100_0_6|       pointer|
|v100_0_6_empty_n         |   in|    1|     ap_fifo|      v100_0_6|       pointer|
|v100_0_6_read            |  out|    1|     ap_fifo|      v100_0_6|       pointer|
|v100_0_7_dout            |   in|   32|     ap_fifo|      v100_0_7|       pointer|
|v100_0_7_num_data_valid  |   in|   13|     ap_fifo|      v100_0_7|       pointer|
|v100_0_7_fifo_cap        |   in|   13|     ap_fifo|      v100_0_7|       pointer|
|v100_0_7_empty_n         |   in|    1|     ap_fifo|      v100_0_7|       pointer|
|v100_0_7_read            |  out|    1|     ap_fifo|      v100_0_7|       pointer|
|v100_1_0_dout            |   in|   32|     ap_fifo|      v100_1_0|       pointer|
|v100_1_0_num_data_valid  |   in|   13|     ap_fifo|      v100_1_0|       pointer|
|v100_1_0_fifo_cap        |   in|   13|     ap_fifo|      v100_1_0|       pointer|
|v100_1_0_empty_n         |   in|    1|     ap_fifo|      v100_1_0|       pointer|
|v100_1_0_read            |  out|    1|     ap_fifo|      v100_1_0|       pointer|
|v100_1_1_dout            |   in|   32|     ap_fifo|      v100_1_1|       pointer|
|v100_1_1_num_data_valid  |   in|   13|     ap_fifo|      v100_1_1|       pointer|
|v100_1_1_fifo_cap        |   in|   13|     ap_fifo|      v100_1_1|       pointer|
|v100_1_1_empty_n         |   in|    1|     ap_fifo|      v100_1_1|       pointer|
|v100_1_1_read            |  out|    1|     ap_fifo|      v100_1_1|       pointer|
|v100_1_2_dout            |   in|   32|     ap_fifo|      v100_1_2|       pointer|
|v100_1_2_num_data_valid  |   in|   13|     ap_fifo|      v100_1_2|       pointer|
|v100_1_2_fifo_cap        |   in|   13|     ap_fifo|      v100_1_2|       pointer|
|v100_1_2_empty_n         |   in|    1|     ap_fifo|      v100_1_2|       pointer|
|v100_1_2_read            |  out|    1|     ap_fifo|      v100_1_2|       pointer|
|v100_1_3_dout            |   in|   32|     ap_fifo|      v100_1_3|       pointer|
|v100_1_3_num_data_valid  |   in|   13|     ap_fifo|      v100_1_3|       pointer|
|v100_1_3_fifo_cap        |   in|   13|     ap_fifo|      v100_1_3|       pointer|
|v100_1_3_empty_n         |   in|    1|     ap_fifo|      v100_1_3|       pointer|
|v100_1_3_read            |  out|    1|     ap_fifo|      v100_1_3|       pointer|
|v100_1_4_dout            |   in|   32|     ap_fifo|      v100_1_4|       pointer|
|v100_1_4_num_data_valid  |   in|   13|     ap_fifo|      v100_1_4|       pointer|
|v100_1_4_fifo_cap        |   in|   13|     ap_fifo|      v100_1_4|       pointer|
|v100_1_4_empty_n         |   in|    1|     ap_fifo|      v100_1_4|       pointer|
|v100_1_4_read            |  out|    1|     ap_fifo|      v100_1_4|       pointer|
|v100_1_5_dout            |   in|   32|     ap_fifo|      v100_1_5|       pointer|
|v100_1_5_num_data_valid  |   in|   13|     ap_fifo|      v100_1_5|       pointer|
|v100_1_5_fifo_cap        |   in|   13|     ap_fifo|      v100_1_5|       pointer|
|v100_1_5_empty_n         |   in|    1|     ap_fifo|      v100_1_5|       pointer|
|v100_1_5_read            |  out|    1|     ap_fifo|      v100_1_5|       pointer|
|v100_1_6_dout            |   in|   32|     ap_fifo|      v100_1_6|       pointer|
|v100_1_6_num_data_valid  |   in|   13|     ap_fifo|      v100_1_6|       pointer|
|v100_1_6_fifo_cap        |   in|   13|     ap_fifo|      v100_1_6|       pointer|
|v100_1_6_empty_n         |   in|    1|     ap_fifo|      v100_1_6|       pointer|
|v100_1_6_read            |  out|    1|     ap_fifo|      v100_1_6|       pointer|
|v100_1_7_dout            |   in|   32|     ap_fifo|      v100_1_7|       pointer|
|v100_1_7_num_data_valid  |   in|   13|     ap_fifo|      v100_1_7|       pointer|
|v100_1_7_fifo_cap        |   in|   13|     ap_fifo|      v100_1_7|       pointer|
|v100_1_7_empty_n         |   in|    1|     ap_fifo|      v100_1_7|       pointer|
|v100_1_7_read            |  out|    1|     ap_fifo|      v100_1_7|       pointer|
|v99_0_0_din              |  out|   32|     ap_fifo|       v99_0_0|       pointer|
|v99_0_0_num_data_valid   |   in|   13|     ap_fifo|       v99_0_0|       pointer|
|v99_0_0_fifo_cap         |   in|   13|     ap_fifo|       v99_0_0|       pointer|
|v99_0_0_full_n           |   in|    1|     ap_fifo|       v99_0_0|       pointer|
|v99_0_0_write            |  out|    1|     ap_fifo|       v99_0_0|       pointer|
|v99_0_1_din              |  out|   32|     ap_fifo|       v99_0_1|       pointer|
|v99_0_1_num_data_valid   |   in|   13|     ap_fifo|       v99_0_1|       pointer|
|v99_0_1_fifo_cap         |   in|   13|     ap_fifo|       v99_0_1|       pointer|
|v99_0_1_full_n           |   in|    1|     ap_fifo|       v99_0_1|       pointer|
|v99_0_1_write            |  out|    1|     ap_fifo|       v99_0_1|       pointer|
|v99_0_2_din              |  out|   32|     ap_fifo|       v99_0_2|       pointer|
|v99_0_2_num_data_valid   |   in|   13|     ap_fifo|       v99_0_2|       pointer|
|v99_0_2_fifo_cap         |   in|   13|     ap_fifo|       v99_0_2|       pointer|
|v99_0_2_full_n           |   in|    1|     ap_fifo|       v99_0_2|       pointer|
|v99_0_2_write            |  out|    1|     ap_fifo|       v99_0_2|       pointer|
|v99_0_3_din              |  out|   32|     ap_fifo|       v99_0_3|       pointer|
|v99_0_3_num_data_valid   |   in|   13|     ap_fifo|       v99_0_3|       pointer|
|v99_0_3_fifo_cap         |   in|   13|     ap_fifo|       v99_0_3|       pointer|
|v99_0_3_full_n           |   in|    1|     ap_fifo|       v99_0_3|       pointer|
|v99_0_3_write            |  out|    1|     ap_fifo|       v99_0_3|       pointer|
|v99_0_4_din              |  out|   32|     ap_fifo|       v99_0_4|       pointer|
|v99_0_4_num_data_valid   |   in|   13|     ap_fifo|       v99_0_4|       pointer|
|v99_0_4_fifo_cap         |   in|   13|     ap_fifo|       v99_0_4|       pointer|
|v99_0_4_full_n           |   in|    1|     ap_fifo|       v99_0_4|       pointer|
|v99_0_4_write            |  out|    1|     ap_fifo|       v99_0_4|       pointer|
|v99_0_5_din              |  out|   32|     ap_fifo|       v99_0_5|       pointer|
|v99_0_5_num_data_valid   |   in|   13|     ap_fifo|       v99_0_5|       pointer|
|v99_0_5_fifo_cap         |   in|   13|     ap_fifo|       v99_0_5|       pointer|
|v99_0_5_full_n           |   in|    1|     ap_fifo|       v99_0_5|       pointer|
|v99_0_5_write            |  out|    1|     ap_fifo|       v99_0_5|       pointer|
|v99_0_6_din              |  out|   32|     ap_fifo|       v99_0_6|       pointer|
|v99_0_6_num_data_valid   |   in|   13|     ap_fifo|       v99_0_6|       pointer|
|v99_0_6_fifo_cap         |   in|   13|     ap_fifo|       v99_0_6|       pointer|
|v99_0_6_full_n           |   in|    1|     ap_fifo|       v99_0_6|       pointer|
|v99_0_6_write            |  out|    1|     ap_fifo|       v99_0_6|       pointer|
|v99_0_7_din              |  out|   32|     ap_fifo|       v99_0_7|       pointer|
|v99_0_7_num_data_valid   |   in|   13|     ap_fifo|       v99_0_7|       pointer|
|v99_0_7_fifo_cap         |   in|   13|     ap_fifo|       v99_0_7|       pointer|
|v99_0_7_full_n           |   in|    1|     ap_fifo|       v99_0_7|       pointer|
|v99_0_7_write            |  out|    1|     ap_fifo|       v99_0_7|       pointer|
|v99_1_0_din              |  out|   32|     ap_fifo|       v99_1_0|       pointer|
|v99_1_0_num_data_valid   |   in|   13|     ap_fifo|       v99_1_0|       pointer|
|v99_1_0_fifo_cap         |   in|   13|     ap_fifo|       v99_1_0|       pointer|
|v99_1_0_full_n           |   in|    1|     ap_fifo|       v99_1_0|       pointer|
|v99_1_0_write            |  out|    1|     ap_fifo|       v99_1_0|       pointer|
|v99_1_1_din              |  out|   32|     ap_fifo|       v99_1_1|       pointer|
|v99_1_1_num_data_valid   |   in|   13|     ap_fifo|       v99_1_1|       pointer|
|v99_1_1_fifo_cap         |   in|   13|     ap_fifo|       v99_1_1|       pointer|
|v99_1_1_full_n           |   in|    1|     ap_fifo|       v99_1_1|       pointer|
|v99_1_1_write            |  out|    1|     ap_fifo|       v99_1_1|       pointer|
|v99_1_2_din              |  out|   32|     ap_fifo|       v99_1_2|       pointer|
|v99_1_2_num_data_valid   |   in|   13|     ap_fifo|       v99_1_2|       pointer|
|v99_1_2_fifo_cap         |   in|   13|     ap_fifo|       v99_1_2|       pointer|
|v99_1_2_full_n           |   in|    1|     ap_fifo|       v99_1_2|       pointer|
|v99_1_2_write            |  out|    1|     ap_fifo|       v99_1_2|       pointer|
|v99_1_3_din              |  out|   32|     ap_fifo|       v99_1_3|       pointer|
|v99_1_3_num_data_valid   |   in|   13|     ap_fifo|       v99_1_3|       pointer|
|v99_1_3_fifo_cap         |   in|   13|     ap_fifo|       v99_1_3|       pointer|
|v99_1_3_full_n           |   in|    1|     ap_fifo|       v99_1_3|       pointer|
|v99_1_3_write            |  out|    1|     ap_fifo|       v99_1_3|       pointer|
|v99_1_4_din              |  out|   32|     ap_fifo|       v99_1_4|       pointer|
|v99_1_4_num_data_valid   |   in|   13|     ap_fifo|       v99_1_4|       pointer|
|v99_1_4_fifo_cap         |   in|   13|     ap_fifo|       v99_1_4|       pointer|
|v99_1_4_full_n           |   in|    1|     ap_fifo|       v99_1_4|       pointer|
|v99_1_4_write            |  out|    1|     ap_fifo|       v99_1_4|       pointer|
|v99_1_5_din              |  out|   32|     ap_fifo|       v99_1_5|       pointer|
|v99_1_5_num_data_valid   |   in|   13|     ap_fifo|       v99_1_5|       pointer|
|v99_1_5_fifo_cap         |   in|   13|     ap_fifo|       v99_1_5|       pointer|
|v99_1_5_full_n           |   in|    1|     ap_fifo|       v99_1_5|       pointer|
|v99_1_5_write            |  out|    1|     ap_fifo|       v99_1_5|       pointer|
|v99_1_6_din              |  out|   32|     ap_fifo|       v99_1_6|       pointer|
|v99_1_6_num_data_valid   |   in|   13|     ap_fifo|       v99_1_6|       pointer|
|v99_1_6_fifo_cap         |   in|   13|     ap_fifo|       v99_1_6|       pointer|
|v99_1_6_full_n           |   in|    1|     ap_fifo|       v99_1_6|       pointer|
|v99_1_6_write            |  out|    1|     ap_fifo|       v99_1_6|       pointer|
|v99_1_7_din              |  out|   32|     ap_fifo|       v99_1_7|       pointer|
|v99_1_7_num_data_valid   |   in|   13|     ap_fifo|       v99_1_7|       pointer|
|v99_1_7_fifo_cap         |   in|   13|     ap_fifo|       v99_1_7|       pointer|
|v99_1_7_full_n           |   in|    1|     ap_fifo|       v99_1_7|       pointer|
|v99_1_7_write            |  out|    1|     ap_fifo|       v99_1_7|       pointer|
|v96_0_address0           |  out|    4|   ap_memory|         v96_0|         array|
|v96_0_ce0                |  out|    1|   ap_memory|         v96_0|         array|
|v96_0_q0                 |   in|   32|   ap_memory|         v96_0|         array|
|v96_1_address0           |  out|    4|   ap_memory|         v96_1|         array|
|v96_1_ce0                |  out|    1|   ap_memory|         v96_1|         array|
|v96_1_q0                 |   in|   32|   ap_memory|         v96_1|         array|
|v96_2_address0           |  out|    4|   ap_memory|         v96_2|         array|
|v96_2_ce0                |  out|    1|   ap_memory|         v96_2|         array|
|v96_2_q0                 |   in|   32|   ap_memory|         v96_2|         array|
|v96_3_address0           |  out|    4|   ap_memory|         v96_3|         array|
|v96_3_ce0                |  out|    1|   ap_memory|         v96_3|         array|
|v96_3_q0                 |   in|   32|   ap_memory|         v96_3|         array|
|v96_4_address0           |  out|    4|   ap_memory|         v96_4|         array|
|v96_4_ce0                |  out|    1|   ap_memory|         v96_4|         array|
|v96_4_q0                 |   in|   32|   ap_memory|         v96_4|         array|
|v96_5_address0           |  out|    4|   ap_memory|         v96_5|         array|
|v96_5_ce0                |  out|    1|   ap_memory|         v96_5|         array|
|v96_5_q0                 |   in|   32|   ap_memory|         v96_5|         array|
|v96_6_address0           |  out|    4|   ap_memory|         v96_6|         array|
|v96_6_ce0                |  out|    1|   ap_memory|         v96_6|         array|
|v96_6_q0                 |   in|   32|   ap_memory|         v96_6|         array|
|v96_7_address0           |  out|    4|   ap_memory|         v96_7|         array|
|v96_7_ce0                |  out|    1|   ap_memory|         v96_7|         array|
|v96_7_q0                 |   in|   32|   ap_memory|         v96_7|         array|
+-------------------------+-----+-----+------------+--------------+--------------+

