{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1347240609882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 32-bit " "Running Quartus II 32-bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1347240609882 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep  9 21:30:09 2012 " "Processing started: Sun Sep  9 21:30:09 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1347240609882 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1347240609882 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t /opt/altera/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim rs_latch rs_latch " "Command: quartus_sh -t /opt/altera/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim rs_latch rs_latch" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1347240609883 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim rs_latch rs_latch " "Quartus(args): --rtl_sim rs_latch rs_latch" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "" 0 -1 1347240609883 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "" 0 0 1347240610072 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "" 0 0 1347240610206 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "" 0 0 1347240610207 ""}
{ "Warning" "0" "" "Warning: File rs_latch_run_msim_rtl_verilog.do already exists - backing up current file as rs_latch_run_msim_rtl_verilog.do.bak7" {  } {  } 0 0 "Warning: File rs_latch_run_msim_rtl_verilog.do already exists - backing up current file as rs_latch_run_msim_rtl_verilog.do.bak7" 0 0 "" 0 0 1347240610229 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file /home/pwner/rs_latch/simulation/modelsim/rs_latch_run_msim_rtl_verilog.do" {  } { { "/home/pwner/rs_latch/simulation/modelsim/rs_latch_run_msim_rtl_verilog.do" "0" { Text "/home/pwner/rs_latch/simulation/modelsim/rs_latch_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file /home/pwner/rs_latch/simulation/modelsim/rs_latch_run_msim_rtl_verilog.do" 0 0 "" 0 0 1347240610239 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "" 0 0 1347240610239 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "" 0 0 1347240610243 ""}
