{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701972262870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701972262870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  7 20:04:22 2023 " "Processing started: Thu Dec  7 20:04:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701972262870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1701972262870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc Synth_Test -c Synth_Test " "Command: quartus_drc Synth_Test -c Synth_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1701972262870 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1701972263530 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Synth_Test.sdc " "Synopsys Design Constraints File file not found: 'Synth_Test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1701972263601 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1701972263601 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Design Assistant" 0 -1 1701972263601 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Design Assistant" 0 -1 1701972263602 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1701972263603 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Design Assistant" 0 -1 1701972263603 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " b\[13\] " "Node  \"b\[13\]\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdo_/Desktop/VLSI_Project/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1701972263619 ""} { "Info" "IDRC_NODES_INFO" " G~0 " "Node  \"G~0\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdo_/Desktop/VLSI_Project/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1701972263619 ""} { "Info" "IDRC_NODES_INFO" " b\[11\] " "Node  \"b\[11\]\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdo_/Desktop/VLSI_Project/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1701972263619 ""} { "Info" "IDRC_NODES_INFO" " a\[8\] " "Node  \"a\[8\]\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdo_/Desktop/VLSI_Project/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1701972263619 ""} { "Info" "IDRC_NODES_INFO" " b\[4\] " "Node  \"b\[4\]\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdo_/Desktop/VLSI_Project/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1701972263619 ""} { "Info" "IDRC_NODES_INFO" " a\[31\] " "Node  \"a\[31\]\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdo_/Desktop/VLSI_Project/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1701972263619 ""} { "Info" "IDRC_NODES_INFO" " S~5 " "Node  \"S~5\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdo_/Desktop/VLSI_Project/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1701972263619 ""} { "Info" "IDRC_NODES_INFO" " S~9 " "Node  \"S~9\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdo_/Desktop/VLSI_Project/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1701972263619 ""} { "Info" "IDRC_NODES_INFO" " S~14 " "Node  \"S~14\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdo_/Desktop/VLSI_Project/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1701972263619 ""} { "Info" "IDRC_NODES_INFO" " b\[31\] " "Node  \"b\[31\]\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdo_/Desktop/VLSI_Project/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1701972263619 ""} { "Info" "IDRC_NODES_INFO" " S~0 " "Node  \"S~0\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdo_/Desktop/VLSI_Project/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1701972263619 ""} { "Info" "IDRC_NODES_INFO" " S~12 " "Node  \"S~12\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdo_/Desktop/VLSI_Project/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1701972263619 ""} { "Info" "IDRC_NODES_INFO" " S~18 " "Node  \"S~18\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdo_/Desktop/VLSI_Project/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1701972263619 ""} { "Info" "IDRC_NODES_INFO" " b\[9\] " "Node  \"b\[9\]\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdo_/Desktop/VLSI_Project/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1701972263619 ""} { "Info" "IDRC_NODES_INFO" " Cin " "Node  \"Cin\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdo_/Desktop/VLSI_Project/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1701972263619 ""} { "Info" "IDRC_NODES_INFO" " b\[5\] " "Node  \"b\[5\]\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdo_/Desktop/VLSI_Project/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1701972263619 ""} { "Info" "IDRC_NODES_INFO" " b\[19\] " "Node  \"b\[19\]\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdo_/Desktop/VLSI_Project/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1701972263619 ""} { "Info" "IDRC_NODES_INFO" " a\[15\] " "Node  \"a\[15\]\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdo_/Desktop/VLSI_Project/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1701972263619 ""} { "Info" "IDRC_NODES_INFO" " b\[0\] " "Node  \"b\[0\]\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdo_/Desktop/VLSI_Project/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1701972263619 ""} { "Info" "IDRC_NODES_INFO" " b\[12\] " "Node  \"b\[12\]\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdo_/Desktop/VLSI_Project/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1701972263619 ""} { "Info" "IDRC_NODES_INFO" " a\[5\] " "Node  \"a\[5\]\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdo_/Desktop/VLSI_Project/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1701972263619 ""} { "Info" "IDRC_NODES_INFO" " S~6 " "Node  \"S~6\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdo_/Desktop/VLSI_Project/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1701972263619 ""} { "Info" "IDRC_NODES_INFO" " a\[0\] " "Node  \"a\[0\]\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdo_/Desktop/VLSI_Project/" { { 0 { 0 ""} 0 6 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1701972263619 ""} { "Info" "IDRC_NODES_INFO" " S~1 " "Node  \"S~1\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdo_/Desktop/VLSI_Project/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1701972263619 ""} { "Info" "IDRC_NODES_INFO" " a\[9\] " "Node  \"a\[9\]\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdo_/Desktop/VLSI_Project/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1701972263619 ""} { "Info" "IDRC_NODES_INFO" " a\[14\] " "Node  \"a\[14\]\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdo_/Desktop/VLSI_Project/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1701972263619 ""} { "Info" "IDRC_NODES_INFO" " b\[16\] " "Node  \"b\[16\]\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdo_/Desktop/VLSI_Project/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1701972263619 ""} { "Info" "IDRC_NODES_INFO" " a\[6\] " "Node  \"a\[6\]\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdo_/Desktop/VLSI_Project/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1701972263619 ""} { "Info" "IDRC_NODES_INFO" " a\[1\] " "Node  \"a\[1\]\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdo_/Desktop/VLSI_Project/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1701972263619 ""} { "Info" "IDRC_NODES_INFO" " S~10 " "Node  \"S~10\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdo_/Desktop/VLSI_Project/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1701972263619 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1701972263619 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1701972263619 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "50 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 50 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1701972263620 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 3 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701972263656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  7 20:04:23 2023 " "Processing ended: Thu Dec  7 20:04:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701972263656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701972263656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701972263656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1701972263656 ""}
