Warning (10273): Verilog HDL warning at signext_tb.sv(50): extended using "x" or "z" File: /home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico2/modulesTP2/signext_tb.sv Line: 50
Warning (10273): Verilog HDL warning at flopr_tb.sv(43): extended using "x" or "z" File: /home/basbenja/Documents/3.2/ARQUITECTURA/Arquitectura-de-Computadoras-2022/Practico2/modulesTP2/flopr_tb.sv Line: 43
