verilator -cc --exe -x-assign fast -Wall --assert --coverage-line -Wno-WIDTHEXPAND -Wno-BLKSEQ -Wno-VARHIDDEN -Wno-WIDTHTRUNC -Wno-UNUSEDSIGNAL -f input.vc top_module.v sim-main.cpp rfuzz-harness.cpp
- V e r i l a t i o n   R e p o r t: Verilator 5.032 2025-01-01 rev UNKNOWN.REV
- Verilator: Built from 0.000 MB sources in 0 modules, into 0.000 MB in 0 C++ files needing 0.000 MB
- Verilator: Walltime 0.001 s (elab=0.000, cvt=0.000, bld=0.000); cpu 0.001 s on 1 threads
cd obj_dir && make -f Vtop_module.mk
make[1]: Nothing to be done for `default'.
obj_dir/Vtop_module
input_vars:
top->bump_left = 0x0
top->bump_right = 0x1
top->ground = 0x1
top->dig = 0x0
top->areset = 0x0
At 3 clock cycle of 8, top->walk_left = 0x1, expected = 0x0
input_vars:
top->bump_left = 0x0
top->bump_right = 0x1
top->ground = 0x1
top->dig = 0x0
top->areset = 0x0
At 3 clock cycle of 8, top->walk_right = 0x0, expected = 0x1
input_vars:
top->bump_left = 0x0
top->bump_right = 0x0
top->ground = 0x1
top->dig = 0x0
top->areset = 0x0
At 4 clock cycle of 8, top->walk_left = 0x1, expected = 0x0
input_vars:
top->bump_left = 0x0
top->bump_right = 0x0
top->ground = 0x1
top->dig = 0x0
top->areset = 0x0
At 4 clock cycle of 8, top->walk_right = 0x0, expected = 0x1
input_vars:
top->bump_left = 0x0
top->bump_right = 0x0
top->ground = 0x1
top->dig = 0x0
top->areset = 0x0
At 5 clock cycle of 8, top->walk_left = 0x1, expected = 0x0
input_vars:
top->bump_left = 0x0
top->bump_right = 0x0
top->ground = 0x1
top->dig = 0x0
top->areset = 0x0
At 5 clock cycle of 8, top->walk_right = 0x0, expected = 0x1
Test failed,unpass = 6 for scenario BasicWalkingDirectionChanges
Test passed for scenario BasicFallingBehavior
Test passed for scenario BasicDiggingOperation
input_vars:
top->bump_left = 0x0
top->bump_right = 0x0
top->ground = 0x1
top->dig = 0x0
top->areset = 0x0
At 22 clock cycle of 25, top->walk_left = 0x0, expected = 0x1
input_vars:
top->bump_left = 0x0
top->bump_right = 0x0
top->ground = 0x1
top->dig = 0x0
top->areset = 0x0
At 23 clock cycle of 25, top->walk_left = 0x0, expected = 0x1
input_vars:
top->bump_left = 0x0
top->bump_right = 0x0
top->ground = 0x1
top->dig = 0x0
top->areset = 0x0
At 24 clock cycle of 25, top->walk_left = 0x0, expected = 0x1
Test failed,unpass = 3 for scenario SplatterCondition
Test passed for scenario FallPriorityOverDig
Test passed for scenario DigPriorityOverDirectionChange
Test passed for scenario AsynchronousResetOperation
Test passed for scenario BumpWhileFallingImmunity
Test passed for scenario MaximumFallDuration
Test passed for scenario SimultaneousBumps
sim finished
Unpass: 0
