$comment
	File created using the following command:
		vcd file ALU.msim.vcd -direction
$end
$date
	Wed Jun 16 09:05:11 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ALU_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var reg 4 # buss [3:0] $end
$var reg 1 $ C $end
$var reg 1 % D $end
$var wire 1 & display [6] $end
$var wire 1 ' display [5] $end
$var wire 1 ( display [4] $end
$var wire 1 ) display [3] $end
$var wire 1 * display [2] $end
$var wire 1 + display [1] $end
$var wire 1 , display [0] $end
$var wire 1 - led $end
$var wire 1 . resultado [7] $end
$var wire 1 / resultado [6] $end
$var wire 1 0 resultado [5] $end
$var wire 1 1 resultado [4] $end
$var wire 1 2 resultado [3] $end
$var wire 1 3 resultado [2] $end
$var wire 1 4 resultado [1] $end
$var wire 1 5 resultado [0] $end
$var wire 1 6 sampler $end
$scope module i1 $end
$var wire 1 7 gnd $end
$var wire 1 8 vcc $end
$var wire 1 9 unknown $end
$var tri1 1 : devclrn $end
$var tri1 1 ; devpor $end
$var tri1 1 < devoe $end
$var wire 1 = Add0~0_combout $end
$var wire 1 > Add0~1 $end
$var wire 1 ? Add1~0_combout $end
$var wire 1 @ Add1~1 $end
$var wire 1 A Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout $end
$var wire 1 B Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 $end
$var wire 1 C Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout $end
$var wire 1 D Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 $end
$var wire 1 E Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout $end
$var wire 1 F Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 $end
$var wire 1 G Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout $end
$var wire 1 H Mult0|auto_generated|op_3~2_combout $end
$var wire 1 I Add2~2_combout $end
$var wire 1 J Add0~2_combout $end
$var wire 1 K Add0~3 $end
$var wire 1 L Add1~2_combout $end
$var wire 1 M Add1~3 $end
$var wire 1 N Mult0|auto_generated|op_1~0_combout $end
$var wire 1 O Mult0|auto_generated|op_3~4_combout $end
$var wire 1 P Add2~4_combout $end
$var wire 1 Q Add0~4_combout $end
$var wire 1 R Add0~5 $end
$var wire 1 S Add1~4_combout $end
$var wire 1 T Add1~5 $end
$var wire 1 U Add2~6_combout $end
$var wire 1 V Mult0|auto_generated|op_1~2_combout $end
$var wire 1 W Mult0|auto_generated|op_3~6_combout $end
$var wire 1 X Add0~6_combout $end
$var wire 1 Y Add0~7 $end
$var wire 1 Z Add1~6_combout $end
$var wire 1 [ Add1~7 $end
$var wire 1 \ Mult0|auto_generated|op_1~4_combout $end
$var wire 1 ] Mult0|auto_generated|op_3~8_combout $end
$var wire 1 ^ Add1~8_combout $end
$var wire 1 _ Add0~8_combout $end
$var wire 1 ` Mux3~0_combout $end
$var wire 1 a Div0|auto_generated|divider|divider|StageOut[5]~2_combout $end
$var wire 1 b Div0|auto_generated|divider|divider|selnose[0]~0_combout $end
$var wire 1 c Div0|auto_generated|divider|divider|selnose[5]~1_combout $end
$var wire 1 d Div0|auto_generated|divider|divider|StageOut[4]~3_combout $end
$var wire 1 e Div0|auto_generated|divider|divider|StageOut[10]~4_combout $end
$var wire 1 f Div0|auto_generated|divider|divider|StageOut[9]~5_combout $end
$var wire 1 g Div0|auto_generated|divider|divider|StageOut[8]~6_combout $end
$var wire 1 h Mux5~2_combout $end
$var wire 1 i Mux5~3_combout $end
$var wire 1 j Mux5~4_combout $end
$var wire 1 k Mux5~5_combout $end
$var wire 1 l Mux5~6_combout $end
$var wire 1 m Mux5~7_combout $end
$var wire 1 n Div0|auto_generated|divider|divider|selnose[5]~2_combout $end
$var wire 1 o Mux6~0_combout $end
$var wire 1 p Mux6~1_combout $end
$var wire 1 q Mux6~2_combout $end
$var wire 1 r Mux6~3_combout $end
$var wire 1 s Mux6~4_combout $end
$var wire 1 t Mux7~0_combout $end
$var wire 1 u Mux7~1_combout $end
$var wire 1 v Mux7~2_combout $end
$var wire 1 w Mux7~3_combout $end
$var wire 1 x Mux7~4_combout $end
$var wire 1 y Mux8~0_combout $end
$var wire 1 z Mux8~1_combout $end
$var wire 1 { Mux8~2_combout $end
$var wire 1 | Mux9~0_combout $end
$var wire 1 } Mux1~0_combout $end
$var wire 1 ~ Mux1~1_combout $end
$var wire 1 !! Mux1~2_combout $end
$var wire 1 "! Mux0~0_combout $end
$var wire 1 #! Mult0|auto_generated|cs2a[1]~0_combout $end
$var wire 1 $! Div0|auto_generated|divider|divider|StageOut[5]~7_combout $end
$var wire 1 %! Mux5~9_combout $end
$var wire 1 &! logicGate~combout $end
$var wire 1 '! C~combout $end
$var wire 1 (! D~combout $end
$var wire 1 )! LessThan0~0_combout $end
$var wire 1 *! LessThan0~1_combout $end
$var wire 1 +! LessThan0~2_combout $end
$var wire 1 ,! Mux2~0_combout $end
$var wire 1 -! Equal0~0_combout $end
$var wire 1 .! Mux3~1_combout $end
$var wire 1 /! led$latch~combout $end
$var wire 1 0! Add2~0_combout $end
$var wire 1 1! LessThan0~3_combout $end
$var wire 1 2! resultado~0_combout $end
$var wire 1 3! Mult0|auto_generated|op_3~0_combout $end
$var wire 1 4! Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1_cout $end
$var wire 1 5! Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3_cout $end
$var wire 1 6! Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5_cout $end
$var wire 1 7! Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7_cout $end
$var wire 1 8! Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout $end
$var wire 1 9! Mux4~0_combout $end
$var wire 1 :! Mux4~1_combout $end
$var wire 1 ;! Mux4~2_combout $end
$var wire 1 <! Mux4~3_combout $end
$var wire 1 =! Mux12~0_combout $end
$var wire 1 >! resultado[0]$latch~combout $end
$var wire 1 ?! Mux5~8_combout $end
$var wire 1 @! resultado[1]$latch~combout $end
$var wire 1 A! Mux6~5_combout $end
$var wire 1 B! resultado[2]$latch~combout $end
$var wire 1 C! Mux7~5_combout $end
$var wire 1 D! resultado[3]$latch~combout $end
$var wire 1 E! Mux8~3_combout $end
$var wire 1 F! Mux8~4_combout $end
$var wire 1 G! Mux8~5_combout $end
$var wire 1 H! resultado[4]$latch~combout $end
$var wire 1 I! Add2~1 $end
$var wire 1 J! Add2~3 $end
$var wire 1 K! Add2~5 $end
$var wire 1 L! Add2~7 $end
$var wire 1 M! Add2~8_combout $end
$var wire 1 N! Mux9~1_combout $end
$var wire 1 O! Mult0|auto_generated|op_1~1 $end
$var wire 1 P! Mult0|auto_generated|op_1~3 $end
$var wire 1 Q! Mult0|auto_generated|op_1~5 $end
$var wire 1 R! Mult0|auto_generated|op_1~6_combout $end
$var wire 1 S! Mult0|auto_generated|op_3~1 $end
$var wire 1 T! Mult0|auto_generated|op_3~3 $end
$var wire 1 U! Mult0|auto_generated|op_3~5 $end
$var wire 1 V! Mult0|auto_generated|op_3~7 $end
$var wire 1 W! Mult0|auto_generated|op_3~9 $end
$var wire 1 X! Mult0|auto_generated|op_3~10_combout $end
$var wire 1 Y! Mux9~2_combout $end
$var wire 1 Z! resultado[5]$latch~combout $end
$var wire 1 [! Mult0|auto_generated|op_1~7 $end
$var wire 1 \! Mult0|auto_generated|op_1~8_combout $end
$var wire 1 ]! Mult0|auto_generated|op_3~11 $end
$var wire 1 ^! Mult0|auto_generated|op_3~12_combout $end
$var wire 1 _! Mux10~0_combout $end
$var wire 1 `! resultado[6]$latch~combout $end
$var wire 1 a! Mult0|auto_generated|op_1~9 $end
$var wire 1 b! Mult0|auto_generated|op_1~10_combout $end
$var wire 1 c! Mult0|auto_generated|op_3~13 $end
$var wire 1 d! Mult0|auto_generated|op_3~14_combout $end
$var wire 1 e! Mux11~0_combout $end
$var wire 1 f! resultado[7]$latch~combout $end
$var wire 1 g! A~combout [3] $end
$var wire 1 h! A~combout [2] $end
$var wire 1 i! A~combout [1] $end
$var wire 1 j! A~combout [0] $end
$var wire 1 k! buss~combout [3] $end
$var wire 1 l! buss~combout [2] $end
$var wire 1 m! buss~combout [1] $end
$var wire 1 n! buss~combout [0] $end
$var wire 1 o! Div0|auto_generated|divider|divider|selnose [19] $end
$var wire 1 p! Div0|auto_generated|divider|divider|selnose [18] $end
$var wire 1 q! Div0|auto_generated|divider|divider|selnose [17] $end
$var wire 1 r! Div0|auto_generated|divider|divider|selnose [16] $end
$var wire 1 s! Div0|auto_generated|divider|divider|selnose [15] $end
$var wire 1 t! Div0|auto_generated|divider|divider|selnose [14] $end
$var wire 1 u! Div0|auto_generated|divider|divider|selnose [13] $end
$var wire 1 v! Div0|auto_generated|divider|divider|selnose [12] $end
$var wire 1 w! Div0|auto_generated|divider|divider|selnose [11] $end
$var wire 1 x! Div0|auto_generated|divider|divider|selnose [10] $end
$var wire 1 y! Div0|auto_generated|divider|divider|selnose [9] $end
$var wire 1 z! Div0|auto_generated|divider|divider|selnose [8] $end
$var wire 1 {! Div0|auto_generated|divider|divider|selnose [7] $end
$var wire 1 |! Div0|auto_generated|divider|divider|selnose [6] $end
$var wire 1 }! Div0|auto_generated|divider|divider|selnose [5] $end
$var wire 1 ~! Div0|auto_generated|divider|divider|selnose [4] $end
$var wire 1 !" Div0|auto_generated|divider|divider|selnose [3] $end
$var wire 1 "" Div0|auto_generated|divider|divider|selnose [2] $end
$var wire 1 #" Div0|auto_generated|divider|divider|selnose [1] $end
$var wire 1 $" Div0|auto_generated|divider|divider|selnose [0] $end
$var wire 1 %" Mult0|auto_generated|le3a [5] $end
$var wire 1 &" Mult0|auto_generated|le3a [4] $end
$var wire 1 '" Mult0|auto_generated|le3a [3] $end
$var wire 1 (" Mult0|auto_generated|le3a [2] $end
$var wire 1 )" Mult0|auto_generated|le3a [1] $end
$var wire 1 *" Mult0|auto_generated|le3a [0] $end
$var wire 1 +" Mult0|auto_generated|le5a [4] $end
$var wire 1 ," Mult0|auto_generated|le5a [3] $end
$var wire 1 -" Mult0|auto_generated|le5a [2] $end
$var wire 1 ." Mult0|auto_generated|le5a [1] $end
$var wire 1 /" Mult0|auto_generated|le5a [0] $end
$var wire 1 0" B~combout [3] $end
$var wire 1 1" B~combout [2] $end
$var wire 1 2" B~combout [1] $end
$var wire 1 3" B~combout [0] $end
$var wire 1 4" Mult0|auto_generated|le4a [5] $end
$var wire 1 5" Mult0|auto_generated|le4a [4] $end
$var wire 1 6" Mult0|auto_generated|le4a [3] $end
$var wire 1 7" Mult0|auto_generated|le4a [2] $end
$var wire 1 8" Mult0|auto_generated|le4a [1] $end
$var wire 1 9" Mult0|auto_generated|le4a [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 !
b1101 "
b110 #
1$
1%
0,
0+
0*
0)
0(
0'
0&
x-
15
04
03
02
01
00
0/
0.
x6
07
18
x9
1:
1;
1<
0=
1>
0?
1@
1A
0B
1C
1D
0E
0F
1G
0H
0I
1J
1K
0L
0M
1N
1O
1P
1Q
0R
1S
1T
0U
0V
1W
1X
1Y
1Z
0[
1\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
1h
0i
0j
0k
1l
1m
1n
0o
1p
1q
0r
0s
1t
1u
1v
0w
0x
0y
0z
0{
0|
1}
0~
1!!
1"!
1#!
0$!
1%!
1&!
1'!
1(!
1)!
0*!
0+!
1,!
0-!
0.!
x/!
00!
11!
02!
13!
14!
05!
06!
17!
18!
19!
1:!
0;!
1<!
0=!
1>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
1I!
0J!
0K!
1L!
1M!
0N!
0O!
1P!
0Q!
1R!
0S!
1T!
0U!
1V!
1W!
0X!
0Y!
0Z!
1[!
1\!
0]!
0^!
0_!
0`!
0a!
0b!
1c!
0d!
0e!
0f!
1j!
0i!
0h!
0g!
0n!
1m!
1l!
0k!
1$"
z#"
z""
z!"
z~!
z}!
z|!
z{!
zz!
zy!
1x!
zw!
zv!
zu!
zt!
zs!
zr!
zq!
zp!
zo!
1*"
0)"
0("
0'"
0&"
0%"
1/"
0."
0-"
0,"
z+"
13"
02"
11"
10"
09"
18"
17"
16"
15"
14"
$end
#1000000
