#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Sun May 19 18:04:52 2024
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_LMS} C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/DelayUnit.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/DelayUnit.v
I: Verilog-0002: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/DelayUnit.v(line number: 21)] Analyzing module DelayUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_LMS} C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/DelayUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_LMS} C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMS.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMS.v
I: Verilog-0002: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMS.v(line number: 5)] Analyzing module LMS (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_LMS} C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMS.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_LMS} C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMS_tap.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMS_tap.v
I: Verilog-0002: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMS_tap.v(line number: 21)] Analyzing module LMS_tap (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_LMS} C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMS_tap.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_LMS} C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMSx8.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMSx8.v
I: Verilog-0002: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMSx8.v(line number: 21)] Analyzing module LMSx8 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_LMS} C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMSx8.v successfully.
I: Module "LMS" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.261s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMS.v(line number: 5)] Elaborating module LMS
I: Verilog-0004: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMS.v(line number: 18)] Elaborating instance Data_reg_1
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/DelayUnit.v(line number: 21)] Elaborating module DelayUnit
I: Verilog-0004: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMS.v(line number: 25)] Elaborating instance Data_reg_2
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/DelayUnit.v(line number: 21)] Elaborating module DelayUnit
I: Verilog-0004: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMS.v(line number: 35)] Elaborating instance LMSx8_1
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMSx8.v(line number: 21)] Elaborating module LMSx8
I: Verilog-0004: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMSx8.v(line number: 33)] Elaborating instance LMS_tap_1
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMS_tap.v(line number: 21)] Elaborating module LMS_tap
I: Verilog-0004: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMS_tap.v(line number: 30)] Elaborating instance Delay_reg
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/DelayUnit.v(line number: 21)] Elaborating module DelayUnit
I: Verilog-0004: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMS_tap.v(line number: 41)] Elaborating instance Data_reg
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/DelayUnit.v(line number: 21)] Elaborating module DelayUnit
I: Verilog-0004: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMSx8.v(line number: 42)] Elaborating instance LMS_tap_2
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMS_tap.v(line number: 21)] Elaborating module LMS_tap
I: Verilog-0004: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMSx8.v(line number: 50)] Elaborating instance LMS_tap_3
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMS_tap.v(line number: 21)] Elaborating module LMS_tap
I: Verilog-0004: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMSx8.v(line number: 58)] Elaborating instance LMS_tap_4
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMS_tap.v(line number: 21)] Elaborating module LMS_tap
I: Verilog-0004: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMSx8.v(line number: 66)] Elaborating instance LMS_tap_5
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMS_tap.v(line number: 21)] Elaborating module LMS_tap
I: Verilog-0004: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMSx8.v(line number: 74)] Elaborating instance LMS_tap_6
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMS_tap.v(line number: 21)] Elaborating module LMS_tap
I: Verilog-0004: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMSx8.v(line number: 82)] Elaborating instance LMS_tap_7
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMS_tap.v(line number: 21)] Elaborating module LMS_tap
I: Verilog-0004: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMSx8.v(line number: 90)] Elaborating instance LMS_tap_8
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMS_tap.v(line number: 21)] Elaborating module LMS_tap
I: Verilog-0004: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/LMS.v(line number: 48)] Elaborating instance Data_reg_3
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/lms/DelayUnit.v(line number: 21)] Elaborating module DelayUnit
Executing : rtl-elaborate successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.004s wall, 0.000s user + 0.016s system = 0.016s CPU (370.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sun May 19 18:04:54 2024
Action compile: Peak memory pool usage is 136 MB
