# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# qrun -clean -f "C:/Users/zoeworrall/Desktop/projects_LRS/lab01/sim_lab01/sim_lab01.f"
# Creating library 'qrun.out/work'.
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# 
# 
# Start time: 15:44:51 on Aug 31,2024
# 
# vlog -reportprogress 300 -L work -sv "+noacc+pmi_work.*" "+noacc+ovi_ice40up.*" -L pmi_work -L ovi_ice40up C:/Users/zoeworrall/Desktop/projects_LRS/lab01/source/impl_1/top.sv -work qrun.out/work -statslog qrun.out/stats_log -writesessionid "+qrun.out/top_dus" -csession=incr 
# 
# -- Compiling module top
# 
# ** Warning: C:/Users/zoeworrall/Desktop/projects_LRS/lab01/source/impl_1/top.sv(3): (vlog-13314) Defaulting port 's' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# 
# 
# Top level modules:
# 
# 	top
# 
# End time: 15:44:52 on Aug 31,2024, Elapsed time: 0:00:01
# 
# Errors: 0, Warnings: 1
# 
# Questa Lattice OEM Edition-64 vopt 2024.2 Compiler 2024.05 May 20 2024
# 
# 
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# 
# Start time: 15:44:53 on Aug 31,2024
# 
# vopt -reportprogress 300 -L work "+acc" "+noacc+pmi_work.*" "+noacc+ovi_ice40up.*" -L pmi_work -L ovi_ice40up top -suppress vopt-7033 -work qrun.out/work -statslog qrun.out/stats_log -csession=incr -o qrun_opt -csessionid=2 
# 
# 
# 
# Top level modules:
# 
# 	top
# 
# 
# 
# Analyzing design...
# 
# -- Loading module top
# 
# -- Loading module ovi_ice40up.HSOSC
# 
# -- Loading module ovi_ice40up.VLO
# 
# -- Loading module ovi_ice40up.HSOSC_CORE
# 
# -- Loading module ovi_ice40up.HFOSC
# 
# -- Loading module ovi_ice40up.HFOSC_CORE
# 
# ** Warning: (vopt-2108) Cannot find module '*' specified in +noacc option.
# 
# Optimizing 6 design-units (inlining 4/6 module instances):
# 
# -- Inlining module ovi_ice40up.VLO(fast)
# 
# -- Inlining module ovi_ice40up.HFOSC_CORE(fast)
# 
# -- Inlining module ovi_ice40up.HFOSC(fast)
# 
# -- Inlining module ovi_ice40up.HSOSC_CORE(fast)
# 
# -- Optimizing module ovi_ice40up.HSOSC(fast)
# 
# -- Optimizing module top(fast)
# 
# ** Warning: C:/Users/zoeworrall/Desktop/projects_LRS/lab01/source/impl_1/top.sv(3): (vopt-13314) Defaulting port 's' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Optimized design name is qrun_opt
# 
# End time: 15:44:54 on Aug 31,2024, Elapsed time: 0:00:01
# 
# Errors: 0, Warnings: 3
# 
vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do {view wave} -do {add wave /*} -do {run 100 ns} -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log
