
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032597                       # Number of seconds simulated
sim_ticks                                 32597377890                       # Number of ticks simulated
final_tick                               604100301009                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  56287                       # Simulator instruction rate (inst/s)
host_op_rate                                    73376                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 805669                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892836                       # Number of bytes of host memory used
host_seconds                                 40460.02                       # Real time elapsed on the host
sim_insts                                  2277371039                       # Number of instructions simulated
sim_ops                                    2968781146                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1756032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       767616                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2527360                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       735488                       # Number of bytes written to this memory
system.physmem.bytes_written::total            735488                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13719                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5997                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 19745                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5746                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5746                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58900                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     53870345                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        54974                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     23548397                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                77532617                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58900                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        54974                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             113874                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          22562796                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               22562796                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          22562796                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58900                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     53870345                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        54974                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     23548397                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              100095413                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                78171171                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28423057                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24852670                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801222                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14227875                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13678902                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2044153                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56700                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33522992                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158143226                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28423057                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15723055                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32561961                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8841607                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3812213                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16525932                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       714876                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76927307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.366349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.171257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44365346     57.67%     57.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1615599      2.10%     59.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2956967      3.84%     63.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2767263      3.60%     67.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4556479      5.92%     73.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4747703      6.17%     79.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1127265      1.47%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          848001      1.10%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13942684     18.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76927307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363600                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.023038                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34576641                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3686446                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31514070                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125208                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7024932                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3093145                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5204                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176934112                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1381                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7024932                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36028921                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1268321                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       422090                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30173740                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2009294                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172279109                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        689715                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       807967                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228727567                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784162294                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784162294                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79831395                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20336                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9935                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5382288                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26501868                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5763686                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        97119                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1881491                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163069637                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19857                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137658749                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182464                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48904424                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134258677                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76927307                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.789465                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840968                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26579909     34.55%     34.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14384453     18.70%     53.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12502859     16.25%     69.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7671786      9.97%     79.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8035072     10.45%     89.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4727443      6.15%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2086857      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556849      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       382079      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76927307                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541405     66.27%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        174629     21.37%     87.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100946     12.36%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107971448     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085006      0.79%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23694611     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4897763      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137658749                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.760991                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             816980                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005935                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353244249                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    211994346                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133165621                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138475729                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339762                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7571797                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          842                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          428                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1410331                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7024932                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         687641                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        57807                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163089497                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       189971                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26501868                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5763686                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9935                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30525                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          195                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          428                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       959163                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1060918                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2020081                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135087672                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22775354                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2571077                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27553355                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20416614                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4778001                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.728101                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133315371                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133165621                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81822223                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199674305                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.703513                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409778                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49478517                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1805976                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69902375                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.625289                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.320069                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32089655     45.91%     45.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14846847     21.24%     67.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8309467     11.89%     79.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2818631      4.03%     83.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2691666      3.85%     86.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1120469      1.60%     88.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3004027      4.30%     92.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876164      1.25%     94.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4145449      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69902375                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4145449                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228847028                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333210866                       # The number of ROB writes
system.switch_cpus0.timesIdled                  29021                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1243864                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.781712                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.781712                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.279244                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.279244                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624880349                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174540658                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182380034                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                78171171                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28855224                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23524511                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1927651                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12174084                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11270276                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3114030                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85551                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28876869                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             158493633                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28855224                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14384306                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35201983                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10240161                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4836376                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14254868                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       934987                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77204047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.544115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42002064     54.40%     54.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2330683      3.02%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4338446      5.62%     63.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4344896      5.63%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2684970      3.48%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2151357      2.79%     74.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1339758      1.74%     76.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1256488      1.63%     78.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16755385     21.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77204047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.369129                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.027520                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        30107006                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4783528                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33816955                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       208096                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8288461                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4882442                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          321                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     190165585                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1590                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8288461                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        32290396                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         909828                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       883997                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31799281                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3032080                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     183374708                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1262949                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       926186                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    257561596                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    855422070                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    855422070                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    159235482                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        98326035                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        32660                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        15678                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8436338                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16964578                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8647723                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       107885                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2927166                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         172878966                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31356                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        137707638                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       270821                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58468560                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    178814209                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     77204047                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.783684                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897629                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26367936     34.15%     34.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16820993     21.79%     55.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11093089     14.37%     70.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7271609      9.42%     79.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7678752      9.95%     89.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3685837      4.77%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2939751      3.81%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       665699      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       680381      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77204047                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         857556     72.52%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162691     13.76%     86.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       162249     13.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115182112     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1849802      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15678      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13325801      9.68%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7334245      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     137707638                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.761617                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1182496                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008587                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    354072634                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231379196                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134553229                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     138890134                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       429657                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6583973                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1956                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          314                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2071689                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8288461                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         467633                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        82251                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    172910329                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       345798                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16964578                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8647723                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        15678                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         64662                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          314                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1207412                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1068061                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2275473                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    135881157                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12710908                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1826475                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19870726                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19264161                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7159818                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.738252                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134595340                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134553229                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85753125                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        246107855                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.721264                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348437                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     92739000                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    114189082                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     58721638                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31356                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1950875                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68915586                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.656941                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150041                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26055646     37.81%     37.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19351163     28.08%     65.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8045120     11.67%     77.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4005819      5.81%     83.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3996665      5.80%     89.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1614216      2.34%     91.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1617672      2.35%     93.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       867830      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3361455      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68915586                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     92739000                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     114189082                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16956636                       # Number of memory references committed
system.switch_cpus1.commit.loads             10380602                       # Number of loads committed
system.switch_cpus1.commit.membars              15678                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16482122                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        102875492                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2355225                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3361455                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           238464851                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          354115443                       # The number of ROB writes
system.switch_cpus1.timesIdled                  29678                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 967124                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           92739000                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            114189082                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     92739000                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.842916                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.842916                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.186358                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.186358                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       610399458                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      186931572                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      174683947                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31356                       # number of misc regfile writes
system.l2.replacements                          19747                       # number of replacements
system.l2.tagsinuse                             16384                       # Cycle average of tags in use
system.l2.total_refs                           437645                       # Total number of references to valid blocks.
system.l2.sampled_refs                          36131                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.112729                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           341.456603                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.036444                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5764.691871                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.167351                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2547.764972                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4408.928438                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3300.954320                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.020841                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000613                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.351849                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000621                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.155503                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.269100                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.201474                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        35863                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        30081                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   65944                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            18118                       # number of Writeback hits
system.l2.Writeback_hits::total                 18118                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        35863                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        30081                       # number of demand (read+write) hits
system.l2.demand_hits::total                    65944                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        35863                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        30081                       # number of overall hits
system.l2.overall_hits::total                   65944                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13719                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         5997                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 19745                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13719                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         5997                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19745                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13719                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         5997                       # number of overall misses
system.l2.overall_misses::total                 19745                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       788143                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    849806647                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       715282                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    384610937                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1235921009                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       788143                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    849806647                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       715282                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    384610937                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1235921009                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       788143                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    849806647                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       715282                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    384610937                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1235921009                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49582                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        36078                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               85689                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        18118                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             18118                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49582                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        36078                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                85689                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49582                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        36078                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               85689                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.276693                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.166223                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.230426                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.276693                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.166223                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.230426                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.276693                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.166223                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.230426                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 52542.866667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61943.774838                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 51091.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 64133.889778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62594.125551                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 52542.866667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61943.774838                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 51091.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 64133.889778                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62594.125551                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 52542.866667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61943.774838                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 51091.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 64133.889778                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62594.125551                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 5746                       # number of writebacks
system.l2.writebacks::total                      5746                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13719                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         5997                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            19745                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13719                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         5997                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19745                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13719                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         5997                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19745                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       702922                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    770223991                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       635112                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    349977355                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1121539380                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       702922                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    770223991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       635112                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    349977355                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1121539380                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       702922                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    770223991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       635112                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    349977355                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1121539380                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.276693                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.166223                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.230426                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.276693                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.166223                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.230426                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.276693                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.166223                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.230426                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46861.466667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56142.866900                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45365.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 58358.738536                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56801.184097                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 46861.466667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56142.866900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 45365.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 58358.738536                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56801.184097                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 46861.466667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56142.866900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 45365.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 58358.738536                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56801.184097                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.991763                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016558027                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875568.315498                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.991763                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024025                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868577                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16525913                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16525913                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16525913                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16525913                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16525913                       # number of overall hits
system.cpu0.icache.overall_hits::total       16525913                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       983194                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       983194                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       983194                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       983194                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       983194                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       983194                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16525932                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16525932                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16525932                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16525932                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16525932                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16525932                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51747.052632                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51747.052632                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51747.052632                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51747.052632                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51747.052632                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51747.052632                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       805430                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       805430                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       805430                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       805430                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       805430                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       805430                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 53695.333333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53695.333333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 53695.333333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53695.333333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 53695.333333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53695.333333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49582                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246459147                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49838                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4945.205406                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.402991                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.597009                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825793                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174207                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20676380                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20676380                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9937                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9937                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25009872                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25009872                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25009872                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25009872                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       155448                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       155448                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       155448                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        155448                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       155448                       # number of overall misses
system.cpu0.dcache.overall_misses::total       155448                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6898908864                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6898908864                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6898908864                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6898908864                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6898908864                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6898908864                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20831828                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20831828                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25165320                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25165320                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25165320                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25165320                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007462                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006177                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006177                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006177                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006177                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 44380.814575                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44380.814575                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 44380.814575                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 44380.814575                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 44380.814575                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 44380.814575                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10096                       # number of writebacks
system.cpu0.dcache.writebacks::total            10096                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       105866                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       105866                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       105866                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       105866                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       105866                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       105866                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49582                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49582                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49582                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49582                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49582                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49582                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1123799692                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1123799692                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1123799692                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1123799692                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1123799692                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1123799692                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 22665.477230                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22665.477230                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 22665.477230                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22665.477230                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 22665.477230                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22665.477230                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.995781                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1098894536                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2373422.323974                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995781                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14254852                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14254852                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14254852                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14254852                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14254852                       # number of overall hits
system.cpu1.icache.overall_hits::total       14254852                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       930892                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       930892                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       930892                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       930892                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       930892                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       930892                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14254868                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14254868                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14254868                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14254868                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14254868                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14254868                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 58180.750000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58180.750000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 58180.750000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58180.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 58180.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58180.750000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       731292                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       731292                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       731292                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       731292                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       731292                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       731292                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52235.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52235.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 52235.142857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52235.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 52235.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52235.142857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 36078                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180832466                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 36334                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4976.949028                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.418379                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.581621                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907884                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092116                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9699481                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9699481                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6545187                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6545187                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15678                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15678                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15678                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15678                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16244668                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16244668                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16244668                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16244668                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        93604                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        93604                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        93604                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         93604                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        93604                       # number of overall misses
system.cpu1.dcache.overall_misses::total        93604                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3216742792                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3216742792                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3216742792                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3216742792                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3216742792                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3216742792                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9793085                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9793085                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6545187                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6545187                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15678                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15678                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15678                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15678                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16338272                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16338272                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16338272                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16338272                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009558                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009558                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005729                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005729                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005729                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005729                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34365.441562                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34365.441562                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34365.441562                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34365.441562                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34365.441562                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34365.441562                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8022                       # number of writebacks
system.cpu1.dcache.writebacks::total             8022                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        57526                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        57526                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        57526                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        57526                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        57526                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        57526                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        36078                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        36078                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        36078                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        36078                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        36078                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        36078                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    592299381                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    592299381                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    592299381                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    592299381                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    592299381                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    592299381                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003684                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003684                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002208                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002208                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002208                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002208                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16417.190005                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16417.190005                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16417.190005                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16417.190005                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16417.190005                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16417.190005                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
