

================================================================
== Vivado HLS Report for 'Collatz'
================================================================
* Date:           Tue Oct 11 08:04:42 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        CollatzHLS
* Solution:       CollatzHLS
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.087|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    8|    8|    8|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- loop    |    7|    7|         1|          -|          -|     7|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      61|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      24|    -|
|Register         |        -|      -|      18|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      18|      85|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |aux_2_fu_101_p2     |     +    |      0|  0|  16|           1|          16|
    |sub_ln14_fu_95_p2   |     -    |      0|  0|  16|          16|          16|
    |icmp_ln10_fu_65_p2  |   icmp   |      0|  0|  13|          16|           1|
    |aux_4_fu_107_p3     |  select  |      0|  0|  16|           1|          16|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  61|          34|          49|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  15|          3|    1|          3|
    |aux_0_reg_54  |   9|          2|   16|         32|
    +--------------+----+-----------+-----+-----------+
    |Total         |  24|          5|   17|         35|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +--------------+----+----+-----+-----------+
    |     Name     | FF | LUT| Bits| Const Bits|
    +--------------+----+----+-----+-----------+
    |ap_CS_fsm     |   2|   0|    2|          0|
    |aux_0_reg_54  |  16|   0|   16|          0|
    +--------------+----+----+-----+-----------+
    |Total         |  18|   0|   18|          0|
    +--------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |       Collatz       | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |       Collatz       | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |       Collatz       | return value |
|ap_done                     | out |    1| ap_ctrl_hs |       Collatz       | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |       Collatz       | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |       Collatz       | return value |
|agg_result_steps            | out |    8|   ap_vld   |   agg_result_steps  |    pointer   |
|agg_result_steps_ap_vld     | out |    1|   ap_vld   |   agg_result_steps  |    pointer   |
|agg_result_greatest         | out |    8|   ap_vld   | agg_result_greatest |    pointer   |
|agg_result_greatest_ap_vld  | out |    1|   ap_vld   | agg_result_greatest |    pointer   |
|x                           |  in |    8|   ap_none  |          x          |    scalar    |
+----------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %agg_result_steps), !map !7"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %agg_result_greatest), !map !13"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %x), !map !17"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @Collatz_str) nounwind"   --->   Operation 6 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.18ns)   --->   "br label %1" [CollatzHLS/CollatzC/Collatz.cpp:10]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 3.08>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%aux_0 = phi i16 [ 3, %0 ], [ %aux_4, %_ifconv ]"   --->   Operation 8 'phi' 'aux_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.42ns)   --->   "%icmp_ln10 = icmp eq i16 %aux_0, 1" [CollatzHLS/CollatzC/Collatz.cpp:10]   --->   Operation 9 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %_ifconv" [CollatzHLS/CollatzC/Collatz.cpp:10]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i16 %aux_0 to i1" [CollatzHLS/CollatzC/Collatz.cpp:10]   --->   Operation 12 'trunc' 'trunc_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str) nounwind" [CollatzHLS/CollatzC/Collatz.cpp:10]   --->   Operation 13 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%aux = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %aux_0, i32 1, i32 15)" [CollatzHLS/CollatzC/Collatz.cpp:12]   --->   Operation 14 'partselect' 'aux' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%aux_1 = zext i15 %aux to i16" [CollatzHLS/CollatzC/Collatz.cpp:12]   --->   Operation 15 'zext' 'aux_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln14 = shl i16 %aux_0, 2" [CollatzHLS/CollatzC/Collatz.cpp:14]   --->   Operation 16 'shl' 'shl_ln14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln14 = sub i16 %shl_ln14, %aux_0" [CollatzHLS/CollatzC/Collatz.cpp:14]   --->   Operation 17 'sub' 'sub_ln14' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 18 [1/1] (2.54ns) (root node of TernaryAdder)   --->   "%aux_2 = add i16 1, %sub_ln14" [CollatzHLS/CollatzC/Collatz.cpp:14]   --->   Operation 18 'add' 'aux_2' <Predicate = (!icmp_ln10)> <Delay = 2.54> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 19 [1/1] (0.54ns)   --->   "%aux_4 = select i1 %trunc_ln10, i16 %aux_2, i16 %aux_1" [CollatzHLS/CollatzC/Collatz.cpp:11]   --->   Operation 19 'select' 'aux_4' <Predicate = (!icmp_ln10)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br label %1" [CollatzHLS/CollatzC/Collatz.cpp:10]   --->   Operation 20 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %agg_result_steps, i8 16)" [CollatzHLS/CollatzC/Collatz.cpp:21]   --->   Operation 21 'write' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %agg_result_greatest, i8 7)" [CollatzHLS/CollatzC/Collatz.cpp:21]   --->   Operation 22 'write' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void" [CollatzHLS/CollatzC/Collatz.cpp:22]   --->   Operation 23 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ agg_result_steps]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_greatest]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 000]
specbitsmap_ln0   (specbitsmap      ) [ 000]
specbitsmap_ln0   (specbitsmap      ) [ 000]
spectopmodule_ln0 (spectopmodule    ) [ 000]
br_ln10           (br               ) [ 011]
aux_0             (phi              ) [ 001]
icmp_ln10         (icmp             ) [ 001]
empty             (speclooptripcount) [ 000]
br_ln10           (br               ) [ 000]
trunc_ln10        (trunc            ) [ 000]
specloopname_ln10 (specloopname     ) [ 000]
aux               (partselect       ) [ 000]
aux_1             (zext             ) [ 000]
shl_ln14          (shl              ) [ 000]
sub_ln14          (sub              ) [ 000]
aux_2             (add              ) [ 000]
aux_4             (select           ) [ 011]
br_ln10           (br               ) [ 011]
write_ln21        (write            ) [ 000]
write_ln21        (write            ) [ 000]
ret_ln22          (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="agg_result_steps">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_steps"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="agg_result_greatest">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_greatest"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Collatz_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="write_ln21_write_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="0" slack="0"/>
<pin id="40" dir="0" index="1" bw="8" slack="0"/>
<pin id="41" dir="0" index="2" bw="6" slack="0"/>
<pin id="42" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln21/2 "/>
</bind>
</comp>

<comp id="46" class="1004" name="write_ln21_write_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="0"/>
<pin id="49" dir="0" index="2" bw="4" slack="0"/>
<pin id="50" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln21/2 "/>
</bind>
</comp>

<comp id="54" class="1005" name="aux_0_reg_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="1"/>
<pin id="56" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="aux_0 (phireg) "/>
</bind>
</comp>

<comp id="58" class="1004" name="aux_0_phi_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="3" slack="1"/>
<pin id="60" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="16" slack="0"/>
<pin id="62" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="aux_0/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="icmp_ln10_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="16" slack="0"/>
<pin id="67" dir="0" index="1" bw="16" slack="0"/>
<pin id="68" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="trunc_ln10_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="16" slack="0"/>
<pin id="73" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln10/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="aux_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="15" slack="0"/>
<pin id="77" dir="0" index="1" bw="16" slack="0"/>
<pin id="78" dir="0" index="2" bw="1" slack="0"/>
<pin id="79" dir="0" index="3" bw="5" slack="0"/>
<pin id="80" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="aux/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="aux_1_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="15" slack="0"/>
<pin id="87" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="aux_1/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="shl_ln14_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="16" slack="0"/>
<pin id="91" dir="0" index="1" bw="3" slack="0"/>
<pin id="92" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln14/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="sub_ln14_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="0"/>
<pin id="97" dir="0" index="1" bw="16" slack="0"/>
<pin id="98" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln14/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="aux_2_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="16" slack="0"/>
<pin id="104" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="aux_2/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="aux_4_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="16" slack="0"/>
<pin id="110" dir="0" index="2" bw="16" slack="0"/>
<pin id="111" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="aux_4/2 "/>
</bind>
</comp>

<comp id="118" class="1005" name="aux_4_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="aux_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="32" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="45"><net_src comp="34" pin="0"/><net_sink comp="38" pin=2"/></net>

<net id="51"><net_src comp="32" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="53"><net_src comp="36" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="57"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="64"><net_src comp="54" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="69"><net_src comp="58" pin="4"/><net_sink comp="65" pin=0"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="74"><net_src comp="58" pin="4"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="24" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="82"><net_src comp="58" pin="4"/><net_sink comp="75" pin=1"/></net>

<net id="83"><net_src comp="26" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="75" pin=3"/></net>

<net id="88"><net_src comp="75" pin="4"/><net_sink comp="85" pin=0"/></net>

<net id="93"><net_src comp="58" pin="4"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="30" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="99"><net_src comp="89" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="58" pin="4"/><net_sink comp="95" pin=1"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="95" pin="2"/><net_sink comp="101" pin=1"/></net>

<net id="112"><net_src comp="71" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="101" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="85" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="121"><net_src comp="107" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="58" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: agg_result_steps | {2 }
	Port: agg_result_greatest | {2 }
 - Input state : 
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		br_ln10 : 2
		trunc_ln10 : 1
		aux : 1
		aux_1 : 2
		shl_ln14 : 1
		sub_ln14 : 1
		aux_2 : 2
		aux_4 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    sub   |     sub_ln14_fu_95     |    0    |    16   |
|----------|------------------------|---------|---------|
|    add   |      aux_2_fu_101      |    0    |    16   |
|----------|------------------------|---------|---------|
|  select  |      aux_4_fu_107      |    0    |    16   |
|----------|------------------------|---------|---------|
|   icmp   |     icmp_ln10_fu_65    |    0    |    13   |
|----------|------------------------|---------|---------|
|   write  | write_ln21_write_fu_38 |    0    |    0    |
|          | write_ln21_write_fu_46 |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |    trunc_ln10_fu_71    |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|        aux_fu_75       |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |       aux_1_fu_85      |    0    |    0    |
|----------|------------------------|---------|---------|
|    shl   |     shl_ln14_fu_89     |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    61   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
| aux_0_reg_54|   16   |
|aux_4_reg_118|   16   |
+-------------+--------+
|    Total    |   32   |
+-------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   61   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   32   |    -   |
+-----------+--------+--------+
|   Total   |   32   |   61   |
+-----------+--------+--------+
