<div id="pf2d6" class="pf w0 h0" data-page-no="2d6"><div class="pc pc2d6 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg2d6.png"/><div class="t m0 xb6 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws20b">UART<span class="ff7">x</span><span class="ws0">_BDH field descriptions (continued)</span></div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws25f">Field Description</div><div class="t m0 x1 h7 y10b6 ff2 fs4 fc0 sc0 ls0">4–0</div><div class="t m0 x12c h7 yff7 ff2 fs4 fc0 sc0 ls0">SBR</div><div class="t m0 x83 h7 y10b6 ff2 fs4 fc0 sc0 ls0 ws0">Baud Rate Modulo Divisor.</div><div class="t m0 x83 h7 y12b3 ff2 fs4 fc0 sc0 ls0 ws0">The 13 bits in SBR[12:0] are referred to collectively as BR, and they set the modulo divide rate for the</div><div class="t m0 x83 h7 y111f ff2 fs4 fc0 sc0 ls0 ws0">baud rate generator. When BR is 1 - 8191, the baud rate equals baud clock / ((OSR+1) × BR).</div><div class="t m0 x9 h1b y4065 ff1 fsc fc0 sc0 ls0 ws0">39.2.2<span class="_ _b"> </span>UART Baud Rate Register Low (UART<span class="ff7 ws24e">x</span>_BDL)</div><div class="t m0 x9 hf y4066 ff3 fs5 fc0 sc0 ls0 ws0">This register, along with UART _BDH, control the prescale divisor for UART baud rate</div><div class="t m0 x9 hf y2a00 ff3 fs5 fc0 sc0 ls0 ws0">generation. The 13-bit baud rate setting [SBR12:SBR0] can only be updated when the</div><div class="t m0 x9 hf y2a01 ff3 fs5 fc0 sc0 ls0 ws0">transmitter and receiver are both disabled.</div><div class="t m0 x9 hf y3a91 ff3 fs5 fc0 sc0 ls0 ws0">UART _BDL is reset to a non-zero value, so after reset the baud rate generator remains</div><div class="t m0 x9 hf y3a92 ff3 fs5 fc0 sc0 ls0 ws0">disabled until the first time the receiver or transmitter is enabled; that is, UART _C2[RE]</div><div class="t m0 x9 hf y4067 ff3 fs5 fc0 sc0 ls0 ws0">or UART _C2[TE] bits are written to 1.</div><div class="t m0 x9 h7 y4068 ff2 fs4 fc0 sc0 ls0 ws0">Address: Base address + 1h offset</div><div class="t m0 x81 h1d y4069 ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y406a ff2 fs4 fc0 sc0 ls0 ws35b">Read <span class="ve">SBR</span></div><div class="t m0 x8b h7 y406b ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y406c ff2 fs4 fc0 sc0 ls0 ws2ab">Reset <span class="ls1c4 ws28a v1b">00000100<span class="_ _19a"></span></span></div><div class="t m0 xf5 h9 y406d ff1 fs2 fc0 sc0 ls0 ws20b">UART<span class="ff7">x</span><span class="ws0">_BDL field descriptions</span></div><div class="t m0 x12c h10 y406e ff1 fs4 fc0 sc0 ls0 ws25f">Field Description</div><div class="t m0 x1 h7 y406f ff2 fs4 fc0 sc0 ls0">7–0</div><div class="t m0 x12c h7 y4070 ff2 fs4 fc0 sc0 ls0">SBR</div><div class="t m0 x83 h7 y406f ff2 fs4 fc0 sc0 ls0 ws0">Baud Rate Modulo Divisor</div><div class="t m0 x83 h7 y1a2f ff2 fs4 fc0 sc0 ls0 ws0">These 13 bits in SBR[12:0] are referred to collectively as BR. They set the modulo divide rate for the baud</div><div class="t m0 x83 h7 y1a30 ff2 fs4 fc0 sc0 ls0 ws0">rate generator. When BR is 1 - 8191, the baud rate equals baud clock/((OSR+1) × BR).</div><div class="t m0 x9 h1b y4071 ff1 fsc fc0 sc0 ls0 ws0">39.2.3<span class="_ _b"> </span>UART Control Register 1 (UART<span class="ff7 ws24e">x</span>_C1)</div><div class="t m0 x9 hf y4072 ff3 fs5 fc0 sc0 ls0 ws0">This read/write register controls various optional features of the UART system. This</div><div class="t m0 x9 hf y4073 ff3 fs5 fc0 sc0 ls0 ws0">register should only be altered when the transmitter and receiver are both disabled.</div><div class="t m0 x9 h7 y4074 ff2 fs4 fc0 sc0 ls0 ws0">Address: Base address + 2h offset</div><div class="t m0 x81 h1d y4075 ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y4076 ff2 fs4 fc0 sc0 ls0 ws4cb">Read <span class="ws4cc ve">LOOPS DOZEEN<span class="_ _16a"> </span>RSRC<span class="_ _1bd"> </span>M<span class="_ _45"> </span>WAKE<span class="_ _95"> </span>ILT<span class="_ _9f"> </span>PE<span class="_ _c3"> </span>PT</span></div><div class="t m0 x8b h7 y4077 ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y4078 ff2 fs4 fc0 sc0 ls0 ws2ab">Reset <span class="ls1c4 ws28a v1b">00000000<span class="_ _19a"></span></span></div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Register definition</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">726<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf2d6" data-dest-detail='[726,"XYZ",null,343.617,null]'><div class="d m1" style="border-style:none;position:absolute;left:324.748000px;bottom:409.367000px;width:18.504000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2d7" data-dest-detail='[727,"XYZ",null,685.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:122.493000px;bottom:115.567000px;width:31.014000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2d7" data-dest-detail='[727,"XYZ",null,593.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:175.249000px;bottom:115.567000px;width:37.502000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2d7" data-dest-detail='[727,"XYZ",null,543.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:237.251000px;bottom:115.567000px;width:25.498000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2d7" data-dest-detail='[727,"XYZ",null,429.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:302.251000px;bottom:115.567000px;width:7.498000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2d7" data-dest-detail='[727,"XYZ",null,379.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:348.747000px;bottom:115.567000px;width:26.506000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2d7" data-dest-detail='[727,"XYZ",null,330.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:411.497000px;bottom:115.567000px;width:13.006000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2d7" data-dest-detail='[727,"XYZ",null,248.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:467.997000px;bottom:115.567000px;width:12.006000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2d7" data-dest-detail='[727,"XYZ",null,167.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:524.249000px;bottom:115.567000px;width:11.502000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
