

================================================================
== Vitis HLS Report for 'conv1_Pipeline_LOAD_WEIGHTS_K_L'
================================================================
* Date:           Wed Nov  1 16:45:16 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      651|      651|  6.510 us|  6.510 us|  651|  651|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOAD_WEIGHTS_K_L  |      649|      649|         3|          1|          1|   648|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    197|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|      69|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      69|    278|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln128_1_fu_177_p2             |         +|   0|  0|  17|          10|           1|
    |add_ln128_fu_231_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln130_1_fu_203_p2             |         +|   0|  0|  15|           8|           1|
    |add_ln130_fu_296_p2               |         +|   0|  0|  12|           4|           1|
    |empty_93_fu_327_p2                |         +|   0|  0|  13|           6|           6|
    |empty_94_fu_345_p2                |         +|   0|  0|  18|           9|           9|
    |empty_95_fu_355_p2                |         +|   0|  0|  18|           9|           9|
    |empty_fu_372_p2                   |         +|   0|  0|  12|           4|           1|
    |and_ln128_fu_290_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |exitcond3991_fu_284_p2            |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln128_fu_171_p2              |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln130_fu_197_p2              |      icmp|   0|  0|  15|           8|           7|
    |or_ln130_fu_302_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln128_1_fu_244_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln128_fu_237_p3            |    select|   0|  0|   4|           1|           1|
    |select_ln130_1_fu_315_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln130_2_fu_209_p3          |    select|   0|  0|   8|           1|           1|
    |select_ln130_fu_307_p3            |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln128_fu_279_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 197|          87|          69|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   10|         20|
    |bout_fu_94                              |   9|          2|    4|          8|
    |indvar_flatten13_fu_98                  |   9|          2|   10|         20|
    |indvar_flatten_fu_90                    |   9|          2|    8|         16|
    |k_fu_86                                 |   9|          2|    4|          8|
    |loop_index_i_fu_82                      |   9|          2|    4|          8|
    |w1_blk_n_R                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  81|         18|   43|         86|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |bout_fu_94                        |   4|   0|    4|          0|
    |icmp_ln128_reg_433                |   1|   0|    1|          0|
    |icmp_ln130_reg_437                |   1|   0|    1|          0|
    |indvar_flatten13_fu_98            |  10|   0|   10|          0|
    |indvar_flatten_fu_90              |   8|   0|    8|          0|
    |k_fu_86                           |   4|   0|    4|          0|
    |loop_index_i_fu_82                |   4|   0|    4|          0|
    |w1_addr_read_reg_445              |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  69|   0|   69|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|                              RTL Ports                              | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+---------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk                                                               |   in|    1|  ap_ctrl_hs|                             conv1_Pipeline_LOAD_WEIGHTS_K_L|  return value|
|ap_rst                                                               |   in|    1|  ap_ctrl_hs|                             conv1_Pipeline_LOAD_WEIGHTS_K_L|  return value|
|ap_start                                                             |   in|    1|  ap_ctrl_hs|                             conv1_Pipeline_LOAD_WEIGHTS_K_L|  return value|
|ap_done                                                              |  out|    1|  ap_ctrl_hs|                             conv1_Pipeline_LOAD_WEIGHTS_K_L|  return value|
|ap_idle                                                              |  out|    1|  ap_ctrl_hs|                             conv1_Pipeline_LOAD_WEIGHTS_K_L|  return value|
|ap_ready                                                             |  out|    1|  ap_ctrl_hs|                             conv1_Pipeline_LOAD_WEIGHTS_K_L|  return value|
|m_axi_w1_AWVALID                                                     |  out|    1|       m_axi|                                                          w1|       pointer|
|m_axi_w1_AWREADY                                                     |   in|    1|       m_axi|                                                          w1|       pointer|
|m_axi_w1_AWADDR                                                      |  out|   64|       m_axi|                                                          w1|       pointer|
|m_axi_w1_AWID                                                        |  out|    1|       m_axi|                                                          w1|       pointer|
|m_axi_w1_AWLEN                                                       |  out|   32|       m_axi|                                                          w1|       pointer|
|m_axi_w1_AWSIZE                                                      |  out|    3|       m_axi|                                                          w1|       pointer|
|m_axi_w1_AWBURST                                                     |  out|    2|       m_axi|                                                          w1|       pointer|
|m_axi_w1_AWLOCK                                                      |  out|    2|       m_axi|                                                          w1|       pointer|
|m_axi_w1_AWCACHE                                                     |  out|    4|       m_axi|                                                          w1|       pointer|
|m_axi_w1_AWPROT                                                      |  out|    3|       m_axi|                                                          w1|       pointer|
|m_axi_w1_AWQOS                                                       |  out|    4|       m_axi|                                                          w1|       pointer|
|m_axi_w1_AWREGION                                                    |  out|    4|       m_axi|                                                          w1|       pointer|
|m_axi_w1_AWUSER                                                      |  out|    1|       m_axi|                                                          w1|       pointer|
|m_axi_w1_WVALID                                                      |  out|    1|       m_axi|                                                          w1|       pointer|
|m_axi_w1_WREADY                                                      |   in|    1|       m_axi|                                                          w1|       pointer|
|m_axi_w1_WDATA                                                       |  out|   32|       m_axi|                                                          w1|       pointer|
|m_axi_w1_WSTRB                                                       |  out|    4|       m_axi|                                                          w1|       pointer|
|m_axi_w1_WLAST                                                       |  out|    1|       m_axi|                                                          w1|       pointer|
|m_axi_w1_WID                                                         |  out|    1|       m_axi|                                                          w1|       pointer|
|m_axi_w1_WUSER                                                       |  out|    1|       m_axi|                                                          w1|       pointer|
|m_axi_w1_ARVALID                                                     |  out|    1|       m_axi|                                                          w1|       pointer|
|m_axi_w1_ARREADY                                                     |   in|    1|       m_axi|                                                          w1|       pointer|
|m_axi_w1_ARADDR                                                      |  out|   64|       m_axi|                                                          w1|       pointer|
|m_axi_w1_ARID                                                        |  out|    1|       m_axi|                                                          w1|       pointer|
|m_axi_w1_ARLEN                                                       |  out|   32|       m_axi|                                                          w1|       pointer|
|m_axi_w1_ARSIZE                                                      |  out|    3|       m_axi|                                                          w1|       pointer|
|m_axi_w1_ARBURST                                                     |  out|    2|       m_axi|                                                          w1|       pointer|
|m_axi_w1_ARLOCK                                                      |  out|    2|       m_axi|                                                          w1|       pointer|
|m_axi_w1_ARCACHE                                                     |  out|    4|       m_axi|                                                          w1|       pointer|
|m_axi_w1_ARPROT                                                      |  out|    3|       m_axi|                                                          w1|       pointer|
|m_axi_w1_ARQOS                                                       |  out|    4|       m_axi|                                                          w1|       pointer|
|m_axi_w1_ARREGION                                                    |  out|    4|       m_axi|                                                          w1|       pointer|
|m_axi_w1_ARUSER                                                      |  out|    1|       m_axi|                                                          w1|       pointer|
|m_axi_w1_RVALID                                                      |   in|    1|       m_axi|                                                          w1|       pointer|
|m_axi_w1_RREADY                                                      |  out|    1|       m_axi|                                                          w1|       pointer|
|m_axi_w1_RDATA                                                       |   in|   32|       m_axi|                                                          w1|       pointer|
|m_axi_w1_RLAST                                                       |   in|    1|       m_axi|                                                          w1|       pointer|
|m_axi_w1_RID                                                         |   in|    1|       m_axi|                                                          w1|       pointer|
|m_axi_w1_RFIFONUM                                                    |   in|   13|       m_axi|                                                          w1|       pointer|
|m_axi_w1_RUSER                                                       |   in|    1|       m_axi|                                                          w1|       pointer|
|m_axi_w1_RRESP                                                       |   in|    2|       m_axi|                                                          w1|       pointer|
|m_axi_w1_BVALID                                                      |   in|    1|       m_axi|                                                          w1|       pointer|
|m_axi_w1_BREADY                                                      |  out|    1|       m_axi|                                                          w1|       pointer|
|m_axi_w1_BRESP                                                       |   in|    2|       m_axi|                                                          w1|       pointer|
|m_axi_w1_BID                                                         |   in|    1|       m_axi|                                                          w1|       pointer|
|m_axi_w1_BUSER                                                       |   in|    1|       m_axi|                                                          w1|       pointer|
|sext_ln141                                                           |   in|   62|     ap_none|                                                  sext_ln141|        scalar|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_address0  |  out|    9|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_ce0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_we0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_d0        |  out|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_address0  |  out|    9|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_ce0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_we0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_d0        |  out|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0|         array|
+---------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%loop_index_i = alloca i32 1"   --->   Operation 6 'alloca' 'loop_index_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 7 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%bout = alloca i32 1"   --->   Operation 9 'alloca' 'bout' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln141_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln141"   --->   Operation 11 'read' 'sext_ln141_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln141_cast = sext i62 %sext_ln141_read"   --->   Operation 12 'sext' 'sext_ln141_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w1, void @empty_13, i32 0, i32 0, void @empty_14, i32 0, i32 512, void @empty_5, void @empty_15, void @empty_14, i32 16, i32 16, i32 256, i32 256, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten13"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %bout"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %k"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %loop_index_i"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i10 %indvar_flatten13" [src/conv1.cpp:128->src/conv1.cpp:37]   --->   Operation 20 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.78ns)   --->   "%icmp_ln128 = icmp_eq  i10 %indvar_flatten13_load, i10 648" [src/conv1.cpp:128->src/conv1.cpp:37]   --->   Operation 21 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln128_1 = add i10 %indvar_flatten13_load, i10 1" [src/conv1.cpp:128->src/conv1.cpp:37]   --->   Operation 22 'add' 'add_ln128_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128, void %for.inc23.i, void %IN.preheader.exitStub" [src/conv1.cpp:128->src/conv1.cpp:37]   --->   Operation 23 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln128 = store i10 %add_ln128_1, i10 %indvar_flatten13" [src/conv1.cpp:128->src/conv1.cpp:37]   --->   Operation 24 'store' 'store_ln128' <Predicate = (!icmp_ln128)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [src/conv1.cpp:130->src/conv1.cpp:37]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%w1_addr = getelementptr i32 %w1, i64 %sext_ln141_cast" [src/conv1.cpp:128->src/conv1.cpp:37]   --->   Operation 26 'getelementptr' 'w1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.76ns)   --->   "%icmp_ln130 = icmp_eq  i8 %indvar_flatten_load, i8 81" [src/conv1.cpp:130->src/conv1.cpp:37]   --->   Operation 28 'icmp' 'icmp_ln130' <Predicate = (!icmp_ln128)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (7.30ns)   --->   "%w1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %w1_addr" [src/conv1.cpp:128->src/conv1.cpp:37]   --->   Operation 29 'read' 'w1_addr_read' <Predicate = (!icmp_ln128)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 30 [1/1] (0.76ns)   --->   "%add_ln130_1 = add i8 %indvar_flatten_load, i8 1" [src/conv1.cpp:130->src/conv1.cpp:37]   --->   Operation 30 'add' 'add_ln130_1' <Predicate = (!icmp_ln128)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.39ns)   --->   "%select_ln130_2 = select i1 %icmp_ln130, i8 1, i8 %add_ln130_1" [src/conv1.cpp:130->src/conv1.cpp:37]   --->   Operation 31 'select' 'select_ln130_2' <Predicate = (!icmp_ln128)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln130 = store i8 %select_ln130_2, i8 %indvar_flatten" [src/conv1.cpp:130->src/conv1.cpp:37]   --->   Operation 32 'store' 'store_ln130' <Predicate = (!icmp_ln128)> <Delay = 0.42>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 76 'ret' 'ret_ln0' <Predicate = (icmp_ln128)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.61>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%loop_index_i_load = load i4 %loop_index_i"   --->   Operation 33 'load' 'loop_index_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%k_load = load i4 %k" [src/conv1.cpp:128->src/conv1.cpp:37]   --->   Operation 34 'load' 'k_load' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%bout_load = load i4 %bout" [src/conv1.cpp:128->src/conv1.cpp:37]   --->   Operation 35 'load' 'bout_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.79ns)   --->   "%add_ln128 = add i4 %bout_load, i4 1" [src/conv1.cpp:128->src/conv1.cpp:37]   --->   Operation 36 'add' 'add_ln128' <Predicate = (icmp_ln130)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOAD_WEIGHTS_K_L_str"   --->   Operation 37 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 648, i64 648, i64 648"   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.39ns)   --->   "%select_ln128 = select i1 %icmp_ln130, i4 0, i4 %k_load" [src/conv1.cpp:128->src/conv1.cpp:37]   --->   Operation 39 'select' 'select_ln128' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.39ns)   --->   "%select_ln128_1 = select i1 %icmp_ln130, i4 %add_ln128, i4 %bout_load" [src/conv1.cpp:128->src/conv1.cpp:37]   --->   Operation 40 'select' 'select_ln128_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln128 = trunc i4 %select_ln128_1" [src/conv1.cpp:128->src/conv1.cpp:37]   --->   Operation 41 'trunc' 'trunc_ln128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln128_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln128_1, i32 1, i32 2" [src/conv1.cpp:128->src/conv1.cpp:37]   --->   Operation 42 'partselect' 'zext_ln128_mid2_v' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i1.i2, i2 %zext_ln128_mid2_v, i1 0, i2 %zext_ln128_mid2_v" [src/conv1.cpp:128->src/conv1.cpp:37]   --->   Operation 43 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i5 %tmp" [src/conv1.cpp:130->src/conv1.cpp:37]   --->   Operation 44 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 45 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln128)   --->   "%xor_ln128 = xor i1 %icmp_ln130, i1 1" [src/conv1.cpp:128->src/conv1.cpp:37]   --->   Operation 46 'xor' 'xor_ln128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.79ns)   --->   "%exitcond3991 = icmp_eq  i4 %loop_index_i_load, i4 9"   --->   Operation 47 'icmp' 'exitcond3991' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln128 = and i1 %exitcond3991, i1 %xor_ln128" [src/conv1.cpp:128->src/conv1.cpp:37]   --->   Operation 48 'and' 'and_ln128' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.79ns)   --->   "%add_ln130 = add i4 %select_ln128, i4 1" [src/conv1.cpp:130->src/conv1.cpp:37]   --->   Operation 49 'add' 'add_ln130' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @K_L_str"   --->   Operation 50 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln130)   --->   "%or_ln130 = or i1 %and_ln128, i1 %icmp_ln130" [src/conv1.cpp:130->src/conv1.cpp:37]   --->   Operation 51 'or' 'or_ln130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln130 = select i1 %or_ln130, i4 0, i4 %loop_index_i_load" [src/conv1.cpp:130->src/conv1.cpp:37]   --->   Operation 52 'select' 'select_ln130' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.39ns)   --->   "%select_ln130_1 = select i1 %and_ln128, i4 %add_ln130, i4 %select_ln128" [src/conv1.cpp:130->src/conv1.cpp:37]   --->   Operation 53 'select' 'select_ln130_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%select_ln130_1_cast = zext i4 %select_ln130_1" [src/conv1.cpp:130->src/conv1.cpp:37]   --->   Operation 54 'zext' 'select_ln130_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.78ns)   --->   "%empty_93 = add i6 %zext_ln130, i6 %select_ln130_1_cast" [src/conv1.cpp:130->src/conv1.cpp:37]   --->   Operation 55 'add' 'empty_93' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%p_cast1 = zext i6 %empty_93" [src/conv1.cpp:130->src/conv1.cpp:37]   --->   Operation 56 'zext' 'p_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_93, i3 0" [src/conv1.cpp:130->src/conv1.cpp:37]   --->   Operation 57 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_94 = add i9 %p_shl2, i9 %p_cast1" [src/conv1.cpp:130->src/conv1.cpp:37]   --->   Operation 58 'add' 'empty_94' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 59 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%select_ln130_cast = zext i4 %select_ln130" [src/conv1.cpp:130->src/conv1.cpp:37]   --->   Operation 60 'zext' 'select_ln130_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%empty_95 = add i9 %empty_94, i9 %select_ln130_cast" [src/conv1.cpp:130->src/conv1.cpp:37]   --->   Operation 61 'add' 'empty_95' <Predicate = true> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%p_cast3 = zext i9 %empty_95" [src/conv1.cpp:130->src/conv1.cpp:37]   --->   Operation 62 'zext' 'p_cast3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast3" [src/conv1.cpp:130->src/conv1.cpp:37]   --->   Operation 63 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast3" [src/conv1.cpp:130->src/conv1.cpp:37]   --->   Operation 64 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%empty_96 = bitcast i32 %w1_addr_read" [src/conv1.cpp:128->src/conv1.cpp:37]   --->   Operation 65 'bitcast' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %trunc_ln128, void %.case.0, void %.case.1" [src/conv1.cpp:128->src/conv1.cpp:37]   --->   Operation 66 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.23ns)   --->   "%store_ln128 = store i32 %empty_96, i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr" [src/conv1.cpp:128->src/conv1.cpp:37]   --->   Operation 67 'store' 'store_ln128' <Predicate = (!trunc_ln128)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 68 'br' 'br_ln0' <Predicate = (!trunc_ln128)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.23ns)   --->   "%store_ln128 = store i32 %empty_96, i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr" [src/conv1.cpp:128->src/conv1.cpp:37]   --->   Operation 69 'store' 'store_ln128' <Predicate = (trunc_ln128)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 70 'br' 'br_ln0' <Predicate = (trunc_ln128)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.79ns)   --->   "%empty = add i4 %select_ln130, i4 1" [src/conv1.cpp:130->src/conv1.cpp:37]   --->   Operation 71 'add' 'empty' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln128 = store i4 %select_ln128_1, i4 %bout" [src/conv1.cpp:128->src/conv1.cpp:37]   --->   Operation 72 'store' 'store_ln128' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln130 = store i4 %select_ln130_1, i4 %k" [src/conv1.cpp:130->src/conv1.cpp:37]   --->   Operation 73 'store' 'store_ln130' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln130 = store i4 %empty, i4 %loop_index_i" [src/conv1.cpp:130->src/conv1.cpp:37]   --->   Operation 74 'store' 'store_ln130' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i"   --->   Operation 75 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ w1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln141]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index_i                                                    (alloca           ) [ 0111]
k                                                               (alloca           ) [ 0111]
indvar_flatten                                                  (alloca           ) [ 0110]
bout                                                            (alloca           ) [ 0111]
indvar_flatten13                                                (alloca           ) [ 0100]
sext_ln141_read                                                 (read             ) [ 0000]
sext_ln141_cast                                                 (sext             ) [ 0110]
specinterface_ln0                                               (specinterface    ) [ 0000]
store_ln0                                                       (store            ) [ 0000]
store_ln0                                                       (store            ) [ 0000]
store_ln0                                                       (store            ) [ 0000]
store_ln0                                                       (store            ) [ 0000]
store_ln0                                                       (store            ) [ 0000]
br_ln0                                                          (br               ) [ 0000]
indvar_flatten13_load                                           (load             ) [ 0000]
icmp_ln128                                                      (icmp             ) [ 0110]
add_ln128_1                                                     (add              ) [ 0000]
br_ln128                                                        (br               ) [ 0000]
store_ln128                                                     (store            ) [ 0000]
indvar_flatten_load                                             (load             ) [ 0000]
w1_addr                                                         (getelementptr    ) [ 0000]
specpipeline_ln0                                                (specpipeline     ) [ 0000]
icmp_ln130                                                      (icmp             ) [ 0101]
w1_addr_read                                                    (read             ) [ 0101]
add_ln130_1                                                     (add              ) [ 0000]
select_ln130_2                                                  (select           ) [ 0000]
store_ln130                                                     (store            ) [ 0000]
loop_index_i_load                                               (load             ) [ 0000]
k_load                                                          (load             ) [ 0000]
bout_load                                                       (load             ) [ 0000]
add_ln128                                                       (add              ) [ 0000]
specloopname_ln0                                                (specloopname     ) [ 0000]
speclooptripcount_ln0                                           (speclooptripcount) [ 0000]
select_ln128                                                    (select           ) [ 0000]
select_ln128_1                                                  (select           ) [ 0000]
trunc_ln128                                                     (trunc            ) [ 0101]
zext_ln128_mid2_v                                               (partselect       ) [ 0000]
tmp                                                             (bitconcatenate   ) [ 0000]
zext_ln130                                                      (zext             ) [ 0000]
specpipeline_ln0                                                (specpipeline     ) [ 0000]
xor_ln128                                                       (xor              ) [ 0000]
exitcond3991                                                    (icmp             ) [ 0000]
and_ln128                                                       (and              ) [ 0000]
add_ln130                                                       (add              ) [ 0000]
specloopname_ln0                                                (specloopname     ) [ 0000]
or_ln130                                                        (or               ) [ 0000]
select_ln130                                                    (select           ) [ 0000]
select_ln130_1                                                  (select           ) [ 0000]
select_ln130_1_cast                                             (zext             ) [ 0000]
empty_93                                                        (add              ) [ 0000]
p_cast1                                                         (zext             ) [ 0000]
p_shl2                                                          (bitconcatenate   ) [ 0000]
empty_94                                                        (add              ) [ 0000]
specpipeline_ln0                                                (specpipeline     ) [ 0000]
select_ln130_cast                                               (zext             ) [ 0000]
empty_95                                                        (add              ) [ 0000]
p_cast3                                                         (zext             ) [ 0000]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr (getelementptr    ) [ 0000]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr (getelementptr    ) [ 0000]
empty_96                                                        (bitcast          ) [ 0000]
br_ln128                                                        (br               ) [ 0000]
store_ln128                                                     (store            ) [ 0000]
br_ln0                                                          (br               ) [ 0000]
store_ln128                                                     (store            ) [ 0000]
br_ln0                                                          (br               ) [ 0000]
empty                                                           (add              ) [ 0000]
store_ln128                                                     (store            ) [ 0000]
store_ln130                                                     (store            ) [ 0000]
store_ln130                                                     (store            ) [ 0000]
br_ln0                                                          (br               ) [ 0000]
ret_ln0                                                         (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="w1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln141">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln141"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOAD_WEIGHTS_K_L_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="K_L_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="loop_index_i_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index_i/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="k_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="indvar_flatten_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="bout_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bout/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="indvar_flatten13_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sext_ln141_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="62" slack="0"/>
<pin id="104" dir="0" index="1" bw="62" slack="0"/>
<pin id="105" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln141_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="w1_addr_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w1_addr_read/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="9" slack="0"/>
<pin id="117" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="9" slack="0"/>
<pin id="124" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln128_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="9" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln128_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="9" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="sext_ln141_cast_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="62" slack="0"/>
<pin id="141" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln141_cast/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln0_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="10" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln0_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="4" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln0_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="8" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln0_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="4" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln0_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="4" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="indvar_flatten13_load_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln128_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="10" slack="0"/>
<pin id="173" dir="0" index="1" bw="10" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln128/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln128_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="10" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128_1/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln128_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="10" slack="0"/>
<pin id="185" dir="0" index="1" bw="10" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="indvar_flatten_load_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="1"/>
<pin id="190" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="w1_addr_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="0"/>
<pin id="193" dir="0" index="1" bw="64" slack="1"/>
<pin id="194" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_addr/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln130_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln130_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_1/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="select_ln130_2_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="8" slack="0"/>
<pin id="212" dir="0" index="2" bw="8" slack="0"/>
<pin id="213" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln130_2/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln130_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="8" slack="1"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="loop_index_i_load_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="2"/>
<pin id="224" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index_i_load/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="k_load_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="2"/>
<pin id="227" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="bout_load_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="2"/>
<pin id="230" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bout_load/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln128_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="select_ln128_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="0" index="1" bw="4" slack="0"/>
<pin id="240" dir="0" index="2" bw="4" slack="0"/>
<pin id="241" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln128/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="select_ln128_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="0" index="1" bw="4" slack="0"/>
<pin id="247" dir="0" index="2" bw="4" slack="0"/>
<pin id="248" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln128_1/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="trunc_ln128_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln128/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln128_mid2_v_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="2" slack="0"/>
<pin id="257" dir="0" index="1" bw="4" slack="0"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="0" index="3" bw="3" slack="0"/>
<pin id="260" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="zext_ln128_mid2_v/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="0" index="1" bw="2" slack="0"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="0" index="3" bw="2" slack="0"/>
<pin id="270" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln130_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="0"/>
<pin id="277" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="xor_ln128_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln128/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="exitcond3991_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="0" index="1" bw="4" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3991/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="and_ln128_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln128/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="add_ln130_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="or_ln130_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="1"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln130/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="select_ln130_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="4" slack="0"/>
<pin id="310" dir="0" index="2" bw="4" slack="0"/>
<pin id="311" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln130/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="select_ln130_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="4" slack="0"/>
<pin id="318" dir="0" index="2" bw="4" slack="0"/>
<pin id="319" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln130_1/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="select_ln130_1_cast_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="0"/>
<pin id="325" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln130_1_cast/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="empty_93_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="0"/>
<pin id="329" dir="0" index="1" bw="4" slack="0"/>
<pin id="330" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_93/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="p_cast1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="6" slack="0"/>
<pin id="335" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast1/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="p_shl2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="9" slack="0"/>
<pin id="339" dir="0" index="1" bw="6" slack="0"/>
<pin id="340" dir="0" index="2" bw="1" slack="0"/>
<pin id="341" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="empty_94_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="9" slack="0"/>
<pin id="347" dir="0" index="1" bw="6" slack="0"/>
<pin id="348" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_94/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="select_ln130_cast_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="0"/>
<pin id="353" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln130_cast/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="empty_95_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="9" slack="0"/>
<pin id="357" dir="0" index="1" bw="4" slack="0"/>
<pin id="358" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_95/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="p_cast3_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="9" slack="0"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast3/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="empty_96_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_96/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="empty_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln128_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="4" slack="0"/>
<pin id="380" dir="0" index="1" bw="4" slack="2"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln130_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="0" index="1" bw="4" slack="2"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln130_store_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="0"/>
<pin id="390" dir="0" index="1" bw="4" slack="2"/>
<pin id="391" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/3 "/>
</bind>
</comp>

<comp id="393" class="1005" name="loop_index_i_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="0"/>
<pin id="395" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="loop_index_i "/>
</bind>
</comp>

<comp id="400" class="1005" name="k_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="4" slack="0"/>
<pin id="402" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="407" class="1005" name="indvar_flatten_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="414" class="1005" name="bout_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="4" slack="0"/>
<pin id="416" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="bout "/>
</bind>
</comp>

<comp id="421" class="1005" name="indvar_flatten13_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="10" slack="0"/>
<pin id="423" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="428" class="1005" name="sext_ln141_cast_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="1"/>
<pin id="430" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln141_cast "/>
</bind>
</comp>

<comp id="433" class="1005" name="icmp_ln128_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="1"/>
<pin id="435" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln128 "/>
</bind>
</comp>

<comp id="437" class="1005" name="icmp_ln130_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="1"/>
<pin id="439" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln130 "/>
</bind>
</comp>

<comp id="445" class="1005" name="w1_addr_read_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w1_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="48" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="80" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="80" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="113" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="120" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="102" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="34" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="36" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="34" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="34" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="175"><net_src comp="168" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="38" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="168" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="40" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="191" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="201"><net_src comp="188" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="46" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="188" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="50" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="197" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="50" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="203" pin="2"/><net_sink comp="209" pin=2"/></net>

<net id="221"><net_src comp="209" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="235"><net_src comp="228" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="52" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="34" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="243"><net_src comp="225" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="249"><net_src comp="231" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="250"><net_src comp="228" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="254"><net_src comp="244" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="62" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="244" pin="3"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="8" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="264"><net_src comp="64" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="271"><net_src comp="66" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="255" pin="4"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="68" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="255" pin="4"/><net_sink comp="265" pin=3"/></net>

<net id="278"><net_src comp="265" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="70" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="222" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="72" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="279" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="237" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="52" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="290" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="302" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="34" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="222" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="320"><net_src comp="290" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="296" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="237" pin="3"/><net_sink comp="315" pin=2"/></net>

<net id="326"><net_src comp="315" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="275" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="323" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="76" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="327" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="78" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="349"><net_src comp="337" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="333" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="307" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="345" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="351" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="355" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="370"><net_src comp="367" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="376"><net_src comp="307" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="52" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="244" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="315" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="372" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="82" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="399"><net_src comp="393" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="403"><net_src comp="86" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="406"><net_src comp="400" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="410"><net_src comp="90" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="413"><net_src comp="407" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="417"><net_src comp="94" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="420"><net_src comp="414" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="424"><net_src comp="98" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="426"><net_src comp="421" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="427"><net_src comp="421" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="431"><net_src comp="139" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="436"><net_src comp="171" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="197" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="442"><net_src comp="437" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="443"><net_src comp="437" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="444"><net_src comp="437" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="448"><net_src comp="108" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="367" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: w1 | {}
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0 | {3 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0 | {3 }
 - Input state : 
	Port: conv1_Pipeline_LOAD_WEIGHTS_K_L : w1 | {2 }
	Port: conv1_Pipeline_LOAD_WEIGHTS_K_L : sext_ln141 | {1 }
	Port: conv1_Pipeline_LOAD_WEIGHTS_K_L : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0 | {}
	Port: conv1_Pipeline_LOAD_WEIGHTS_K_L : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten13_load : 1
		icmp_ln128 : 2
		add_ln128_1 : 2
		br_ln128 : 3
		store_ln128 : 3
	State 2
		icmp_ln130 : 1
		w1_addr_read : 1
		add_ln130_1 : 1
		select_ln130_2 : 2
		store_ln130 : 3
	State 3
		add_ln128 : 1
		select_ln128 : 1
		select_ln128_1 : 2
		trunc_ln128 : 3
		zext_ln128_mid2_v : 3
		tmp : 4
		zext_ln130 : 5
		exitcond3991 : 1
		and_ln128 : 2
		add_ln130 : 2
		or_ln130 : 2
		select_ln130 : 2
		select_ln130_1 : 3
		select_ln130_1_cast : 4
		empty_93 : 6
		p_cast1 : 7
		p_shl2 : 7
		empty_94 : 8
		select_ln130_cast : 3
		empty_95 : 9
		p_cast3 : 10
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr : 11
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr : 11
		br_ln128 : 4
		store_ln128 : 12
		store_ln128 : 12
		empty : 3
		store_ln128 : 3
		store_ln130 : 4
		store_ln130 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      add_ln128_1_fu_177     |    0    |    17   |
|          |      add_ln130_1_fu_203     |    0    |    15   |
|          |       add_ln128_fu_231      |    0    |    12   |
|    add   |       add_ln130_fu_296      |    0    |    12   |
|          |       empty_93_fu_327       |    0    |    12   |
|          |       empty_94_fu_345       |    0    |    18   |
|          |       empty_95_fu_355       |    0    |    18   |
|          |         empty_fu_372        |    0    |    12   |
|----------|-----------------------------|---------|---------|
|          |      icmp_ln128_fu_171      |    0    |    17   |
|   icmp   |      icmp_ln130_fu_197      |    0    |    15   |
|          |     exitcond3991_fu_284     |    0    |    12   |
|----------|-----------------------------|---------|---------|
|          |    select_ln130_2_fu_209    |    0    |    8    |
|          |     select_ln128_fu_237     |    0    |    4    |
|  select  |    select_ln128_1_fu_244    |    0    |    4    |
|          |     select_ln130_fu_307     |    0    |    4    |
|          |    select_ln130_1_fu_315    |    0    |    4    |
|----------|-----------------------------|---------|---------|
|    xor   |       xor_ln128_fu_279      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    and   |       and_ln128_fu_290      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    or    |       or_ln130_fu_302       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   | sext_ln141_read_read_fu_102 |    0    |    0    |
|          |   w1_addr_read_read_fu_108  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln141_cast_fu_139   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln128_fu_251     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|   zext_ln128_mid2_v_fu_255  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|          tmp_fu_265         |    0    |    0    |
|          |        p_shl2_fu_337        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      zext_ln130_fu_275      |    0    |    0    |
|          |  select_ln130_1_cast_fu_323 |    0    |    0    |
|   zext   |        p_cast1_fu_333       |    0    |    0    |
|          |   select_ln130_cast_fu_351  |    0    |    0    |
|          |        p_cast3_fu_361       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   190   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      bout_reg_414      |    4   |
|   icmp_ln128_reg_433   |    1   |
|   icmp_ln130_reg_437   |    1   |
|indvar_flatten13_reg_421|   10   |
| indvar_flatten_reg_407 |    8   |
|        k_reg_400       |    4   |
|  loop_index_i_reg_393  |    4   |
| sext_ln141_cast_reg_428|   64   |
|  w1_addr_read_reg_445  |   32   |
+------------------------+--------+
|          Total         |   128  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   190  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   128  |    -   |
+-----------+--------+--------+
|   Total   |   128  |   190  |
+-----------+--------+--------+
