INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jayaa/Documents/Vivado/assign2_compa/assign2_compa.srcs/sources_1/new/4bcomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp4b
WARNING: [VRFC 10-1315] redeclaration of ansi port gt is not allowed [C:/Users/jayaa/Documents/Vivado/assign2_compa/assign2_compa.srcs/sources_1/new/4bcomp.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jayaa/Documents/Vivado/assign2_compa/assign2_compa.srcs/sim_1/new/comp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_tb
