
DRIVERS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000dd0  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08000f00  08000f00  00010f00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000f18  08000f18  00010f20  2**0
                  CONTENTS
  4 .ARM          00000000  08000f18  08000f18  00010f20  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000f18  08000f20  00010f20  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000f18  08000f18  00010f18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000f1c  08000f1c  00010f1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010f20  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000078  20000000  08000f20  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000078  08000f20  00020078  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010f20  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005135  00000000  00000000  00010f49  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000c8c  00000000  00000000  0001607e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00000dd4  00000000  00000000  00016d0a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000238  00000000  00000000  00017ae0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000001d0  00000000  00000000  00017d18  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  0000299f  00000000  00000000  00017ee8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   00002781  00000000  00000000  0001a887  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    0000a9b6  00000000  00000000  0001d008  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  000279be  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000724  00000000  00000000  00027a3c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000ee8 	.word	0x08000ee8

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000ee8 	.word	0x08000ee8

08000170 <EXTI0_IRQHandler>:
//ISR Functions:
//==============================================================

//EXTI0:
void EXTI0_IRQHandler(void)
{
 8000170:	b580      	push	{r7, lr}
 8000172:	af00      	add	r7, sp, #0
	//clear the Pending Register by writing a ‘1’ into the bit.
	SET_BIT(EXTI->PR,EXTI0);
 8000174:	4b05      	ldr	r3, [pc, #20]	; (800018c <EXTI0_IRQHandler+0x1c>)
 8000176:	695b      	ldr	r3, [r3, #20]
 8000178:	4a04      	ldr	r2, [pc, #16]	; (800018c <EXTI0_IRQHandler+0x1c>)
 800017a:	f043 0301 	orr.w	r3, r3, #1
 800017e:	6153      	str	r3, [r2, #20]

	//Call IRQ CallBack
	GP_IRQ_CALLBACK[EXTI0]();
 8000180:	4b03      	ldr	r3, [pc, #12]	; (8000190 <EXTI0_IRQHandler+0x20>)
 8000182:	681b      	ldr	r3, [r3, #0]
 8000184:	4798      	blx	r3

}
 8000186:	bf00      	nop
 8000188:	bd80      	pop	{r7, pc}
 800018a:	bf00      	nop
 800018c:	40010400 	.word	0x40010400
 8000190:	20000034 	.word	0x20000034

08000194 <EXTI1_IRQHandler>:

//EXTI1:
void EXTI1_IRQHandler(void)
{
 8000194:	b580      	push	{r7, lr}
 8000196:	af00      	add	r7, sp, #0
	//clear the Pending Register by writing a ‘1’ into the bit.
	SET_BIT(EXTI->PR,EXTI1);
 8000198:	4b05      	ldr	r3, [pc, #20]	; (80001b0 <EXTI1_IRQHandler+0x1c>)
 800019a:	695b      	ldr	r3, [r3, #20]
 800019c:	4a04      	ldr	r2, [pc, #16]	; (80001b0 <EXTI1_IRQHandler+0x1c>)
 800019e:	f043 0302 	orr.w	r3, r3, #2
 80001a2:	6153      	str	r3, [r2, #20]

	//Call IRQ CALLBACK
	GP_IRQ_CALLBACK[EXTI1]();
 80001a4:	4b03      	ldr	r3, [pc, #12]	; (80001b4 <EXTI1_IRQHandler+0x20>)
 80001a6:	685b      	ldr	r3, [r3, #4]
 80001a8:	4798      	blx	r3
}
 80001aa:	bf00      	nop
 80001ac:	bd80      	pop	{r7, pc}
 80001ae:	bf00      	nop
 80001b0:	40010400 	.word	0x40010400
 80001b4:	20000034 	.word	0x20000034

080001b8 <EXTI2_IRQHandler>:

//EXTI2:
void EXTI2_IRQHandler(void)
{
 80001b8:	b580      	push	{r7, lr}
 80001ba:	af00      	add	r7, sp, #0
	//clear the Pending Register by writing a ‘1’ into the bit.
	SET_BIT(EXTI->PR,EXTI2);
 80001bc:	4b05      	ldr	r3, [pc, #20]	; (80001d4 <EXTI2_IRQHandler+0x1c>)
 80001be:	695b      	ldr	r3, [r3, #20]
 80001c0:	4a04      	ldr	r2, [pc, #16]	; (80001d4 <EXTI2_IRQHandler+0x1c>)
 80001c2:	f043 0304 	orr.w	r3, r3, #4
 80001c6:	6153      	str	r3, [r2, #20]

	//Call IRQ CALLBACK
	GP_IRQ_CALLBACK[EXTI2]();
 80001c8:	4b03      	ldr	r3, [pc, #12]	; (80001d8 <EXTI2_IRQHandler+0x20>)
 80001ca:	689b      	ldr	r3, [r3, #8]
 80001cc:	4798      	blx	r3
}
 80001ce:	bf00      	nop
 80001d0:	bd80      	pop	{r7, pc}
 80001d2:	bf00      	nop
 80001d4:	40010400 	.word	0x40010400
 80001d8:	20000034 	.word	0x20000034

080001dc <EXTI3_IRQHandler>:

//EXTI3:
void EXTI3_IRQHandler(void)
{
 80001dc:	b580      	push	{r7, lr}
 80001de:	af00      	add	r7, sp, #0
	//clear the Pending Register by writing a ‘1’ into the bit.
	SET_BIT(EXTI->PR,EXTI3);
 80001e0:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <EXTI3_IRQHandler+0x1c>)
 80001e2:	695b      	ldr	r3, [r3, #20]
 80001e4:	4a04      	ldr	r2, [pc, #16]	; (80001f8 <EXTI3_IRQHandler+0x1c>)
 80001e6:	f043 0308 	orr.w	r3, r3, #8
 80001ea:	6153      	str	r3, [r2, #20]

	//Call IRQ CALLBACK
	GP_IRQ_CALLBACK[EXTI3]();
 80001ec:	4b03      	ldr	r3, [pc, #12]	; (80001fc <EXTI3_IRQHandler+0x20>)
 80001ee:	68db      	ldr	r3, [r3, #12]
 80001f0:	4798      	blx	r3
}
 80001f2:	bf00      	nop
 80001f4:	bd80      	pop	{r7, pc}
 80001f6:	bf00      	nop
 80001f8:	40010400 	.word	0x40010400
 80001fc:	20000034 	.word	0x20000034

08000200 <EXTI4_IRQHandler>:

//EXTI4:
void EXTI4_IRQHandler(void)
{
 8000200:	b580      	push	{r7, lr}
 8000202:	af00      	add	r7, sp, #0
	//clear the Pending Register by writing a ‘1’ into the bit.
	SET_BIT(EXTI->PR,EXTI4);
 8000204:	4b05      	ldr	r3, [pc, #20]	; (800021c <EXTI4_IRQHandler+0x1c>)
 8000206:	695b      	ldr	r3, [r3, #20]
 8000208:	4a04      	ldr	r2, [pc, #16]	; (800021c <EXTI4_IRQHandler+0x1c>)
 800020a:	f043 0310 	orr.w	r3, r3, #16
 800020e:	6153      	str	r3, [r2, #20]

	//Call IRQ CALLBACK
	GP_IRQ_CALLBACK[EXTI4]();
 8000210:	4b03      	ldr	r3, [pc, #12]	; (8000220 <EXTI4_IRQHandler+0x20>)
 8000212:	691b      	ldr	r3, [r3, #16]
 8000214:	4798      	blx	r3
}
 8000216:	bf00      	nop
 8000218:	bd80      	pop	{r7, pc}
 800021a:	bf00      	nop
 800021c:	40010400 	.word	0x40010400
 8000220:	20000034 	.word	0x20000034

08000224 <EXTI9_5_IRQHandler>:

//EXTI5->9:
void EXTI9_5_IRQHandler(void)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0
	//clear the Pending Register by writing a ‘1’ into the bit.
	if(EXTI->PR & GPIO_PIN_5)
 8000228:	4b26      	ldr	r3, [pc, #152]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 800022a:	695b      	ldr	r3, [r3, #20]
 800022c:	f003 0320 	and.w	r3, r3, #32
 8000230:	2b00      	cmp	r3, #0
 8000232:	d008      	beq.n	8000246 <EXTI9_5_IRQHandler+0x22>
	{
		SET_BIT(EXTI->PR,EXTI5);
 8000234:	4b23      	ldr	r3, [pc, #140]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000236:	695b      	ldr	r3, [r3, #20]
 8000238:	4a22      	ldr	r2, [pc, #136]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 800023a:	f043 0320 	orr.w	r3, r3, #32
 800023e:	6153      	str	r3, [r2, #20]

		//Call IRQ CALLBACK
		GP_IRQ_CALLBACK[EXTI5]();
 8000240:	4b21      	ldr	r3, [pc, #132]	; (80002c8 <EXTI9_5_IRQHandler+0xa4>)
 8000242:	695b      	ldr	r3, [r3, #20]
 8000244:	4798      	blx	r3
	}

	if(EXTI->PR & GPIO_PIN_6)
 8000246:	4b1f      	ldr	r3, [pc, #124]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000248:	695b      	ldr	r3, [r3, #20]
 800024a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800024e:	2b00      	cmp	r3, #0
 8000250:	d008      	beq.n	8000264 <EXTI9_5_IRQHandler+0x40>
	{
		SET_BIT(EXTI->PR,EXTI6);
 8000252:	4b1c      	ldr	r3, [pc, #112]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000254:	695b      	ldr	r3, [r3, #20]
 8000256:	4a1b      	ldr	r2, [pc, #108]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000258:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800025c:	6153      	str	r3, [r2, #20]

		//Call IRQ CALLBACK
		GP_IRQ_CALLBACK[EXTI6]();
 800025e:	4b1a      	ldr	r3, [pc, #104]	; (80002c8 <EXTI9_5_IRQHandler+0xa4>)
 8000260:	699b      	ldr	r3, [r3, #24]
 8000262:	4798      	blx	r3
	}

	if(EXTI->PR & GPIO_PIN_7)
 8000264:	4b17      	ldr	r3, [pc, #92]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000266:	695b      	ldr	r3, [r3, #20]
 8000268:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800026c:	2b00      	cmp	r3, #0
 800026e:	d008      	beq.n	8000282 <EXTI9_5_IRQHandler+0x5e>
	{
		SET_BIT(EXTI->PR,EXTI7);
 8000270:	4b14      	ldr	r3, [pc, #80]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000272:	695b      	ldr	r3, [r3, #20]
 8000274:	4a13      	ldr	r2, [pc, #76]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000276:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800027a:	6153      	str	r3, [r2, #20]

		//Call IRQ CALLBACK
		GP_IRQ_CALLBACK[EXTI7]();
 800027c:	4b12      	ldr	r3, [pc, #72]	; (80002c8 <EXTI9_5_IRQHandler+0xa4>)
 800027e:	69db      	ldr	r3, [r3, #28]
 8000280:	4798      	blx	r3
	}

	if(EXTI->PR & GPIO_PIN_8)
 8000282:	4b10      	ldr	r3, [pc, #64]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000284:	695b      	ldr	r3, [r3, #20]
 8000286:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800028a:	2b00      	cmp	r3, #0
 800028c:	d008      	beq.n	80002a0 <EXTI9_5_IRQHandler+0x7c>
	{
		SET_BIT(EXTI->PR,EXTI8);
 800028e:	4b0d      	ldr	r3, [pc, #52]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000290:	695b      	ldr	r3, [r3, #20]
 8000292:	4a0c      	ldr	r2, [pc, #48]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000294:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000298:	6153      	str	r3, [r2, #20]

		//Call IRQ CALLBACK
		GP_IRQ_CALLBACK[EXTI8]();
 800029a:	4b0b      	ldr	r3, [pc, #44]	; (80002c8 <EXTI9_5_IRQHandler+0xa4>)
 800029c:	6a1b      	ldr	r3, [r3, #32]
 800029e:	4798      	blx	r3
	}

	if(EXTI->PR & GPIO_PIN_9)
 80002a0:	4b08      	ldr	r3, [pc, #32]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 80002a2:	695b      	ldr	r3, [r3, #20]
 80002a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d008      	beq.n	80002be <EXTI9_5_IRQHandler+0x9a>
	{
		SET_BIT(EXTI->PR,EXTI9);
 80002ac:	4b05      	ldr	r3, [pc, #20]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 80002ae:	695b      	ldr	r3, [r3, #20]
 80002b0:	4a04      	ldr	r2, [pc, #16]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 80002b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80002b6:	6153      	str	r3, [r2, #20]

		//Call IRQ CALLBACK
		GP_IRQ_CALLBACK[EXTI9]();
 80002b8:	4b03      	ldr	r3, [pc, #12]	; (80002c8 <EXTI9_5_IRQHandler+0xa4>)
 80002ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80002bc:	4798      	blx	r3
	}
}
 80002be:	bf00      	nop
 80002c0:	bd80      	pop	{r7, pc}
 80002c2:	bf00      	nop
 80002c4:	40010400 	.word	0x40010400
 80002c8:	20000034 	.word	0x20000034

080002cc <EXTI15_10_IRQHandler>:

//EXTI10->15:
void EXTI15_10_IRQHandler(void)
{
 80002cc:	b580      	push	{r7, lr}
 80002ce:	af00      	add	r7, sp, #0
	//clear the Pending Register by writing a ‘1’ into the bit.
	if(EXTI->PR & GPIO_PIN_10)
 80002d0:	4b2d      	ldr	r3, [pc, #180]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 80002d2:	695b      	ldr	r3, [r3, #20]
 80002d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d008      	beq.n	80002ee <EXTI15_10_IRQHandler+0x22>
	{
		SET_BIT(EXTI->PR,EXTI10);
 80002dc:	4b2a      	ldr	r3, [pc, #168]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 80002de:	695b      	ldr	r3, [r3, #20]
 80002e0:	4a29      	ldr	r2, [pc, #164]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 80002e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80002e6:	6153      	str	r3, [r2, #20]

		//Call IRQ CALLBACK
		GP_IRQ_CALLBACK[EXTI10]();
 80002e8:	4b28      	ldr	r3, [pc, #160]	; (800038c <EXTI15_10_IRQHandler+0xc0>)
 80002ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80002ec:	4798      	blx	r3
	}

	if(EXTI->PR & GPIO_PIN_11)
 80002ee:	4b26      	ldr	r3, [pc, #152]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 80002f0:	695b      	ldr	r3, [r3, #20]
 80002f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d008      	beq.n	800030c <EXTI15_10_IRQHandler+0x40>
	{
		SET_BIT(EXTI->PR,EXTI11);
 80002fa:	4b23      	ldr	r3, [pc, #140]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 80002fc:	695b      	ldr	r3, [r3, #20]
 80002fe:	4a22      	ldr	r2, [pc, #136]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 8000300:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000304:	6153      	str	r3, [r2, #20]

		//Call IRQ CALLBACK
		GP_IRQ_CALLBACK[EXTI11]();
 8000306:	4b21      	ldr	r3, [pc, #132]	; (800038c <EXTI15_10_IRQHandler+0xc0>)
 8000308:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800030a:	4798      	blx	r3
	}

	if(EXTI->PR & GPIO_PIN_12)
 800030c:	4b1e      	ldr	r3, [pc, #120]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 800030e:	695b      	ldr	r3, [r3, #20]
 8000310:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000314:	2b00      	cmp	r3, #0
 8000316:	d008      	beq.n	800032a <EXTI15_10_IRQHandler+0x5e>
	{
		SET_BIT(EXTI->PR,EXTI12);
 8000318:	4b1b      	ldr	r3, [pc, #108]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 800031a:	695b      	ldr	r3, [r3, #20]
 800031c:	4a1a      	ldr	r2, [pc, #104]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 800031e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000322:	6153      	str	r3, [r2, #20]

		//Call IRQ CALLBACK
		GP_IRQ_CALLBACK[EXTI12]();
 8000324:	4b19      	ldr	r3, [pc, #100]	; (800038c <EXTI15_10_IRQHandler+0xc0>)
 8000326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000328:	4798      	blx	r3
	}

	if(EXTI->PR & GPIO_PIN_13)
 800032a:	4b17      	ldr	r3, [pc, #92]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 800032c:	695b      	ldr	r3, [r3, #20]
 800032e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000332:	2b00      	cmp	r3, #0
 8000334:	d008      	beq.n	8000348 <EXTI15_10_IRQHandler+0x7c>
	{
		SET_BIT(EXTI->PR,EXTI13);
 8000336:	4b14      	ldr	r3, [pc, #80]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 8000338:	695b      	ldr	r3, [r3, #20]
 800033a:	4a13      	ldr	r2, [pc, #76]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 800033c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000340:	6153      	str	r3, [r2, #20]

		//Call IRQ CALLBACK
		GP_IRQ_CALLBACK[EXTI13]();
 8000342:	4b12      	ldr	r3, [pc, #72]	; (800038c <EXTI15_10_IRQHandler+0xc0>)
 8000344:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000346:	4798      	blx	r3
	}

	if(EXTI->PR & GPIO_PIN_14)
 8000348:	4b0f      	ldr	r3, [pc, #60]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 800034a:	695b      	ldr	r3, [r3, #20]
 800034c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000350:	2b00      	cmp	r3, #0
 8000352:	d008      	beq.n	8000366 <EXTI15_10_IRQHandler+0x9a>
	{
		SET_BIT(EXTI->PR,EXTI14);
 8000354:	4b0c      	ldr	r3, [pc, #48]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 8000356:	695b      	ldr	r3, [r3, #20]
 8000358:	4a0b      	ldr	r2, [pc, #44]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 800035a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800035e:	6153      	str	r3, [r2, #20]

		//Call IRQ CALLBACK
		GP_IRQ_CALLBACK[EXTI14]();
 8000360:	4b0a      	ldr	r3, [pc, #40]	; (800038c <EXTI15_10_IRQHandler+0xc0>)
 8000362:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000364:	4798      	blx	r3
	}

	if(EXTI->PR & GPIO_PIN_15)
 8000366:	4b08      	ldr	r3, [pc, #32]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 8000368:	695b      	ldr	r3, [r3, #20]
 800036a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800036e:	2b00      	cmp	r3, #0
 8000370:	d008      	beq.n	8000384 <EXTI15_10_IRQHandler+0xb8>
	{
		SET_BIT(EXTI->PR,EXTI15);
 8000372:	4b05      	ldr	r3, [pc, #20]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 8000374:	695b      	ldr	r3, [r3, #20]
 8000376:	4a04      	ldr	r2, [pc, #16]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 8000378:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800037c:	6153      	str	r3, [r2, #20]

		//Call IRQ CALLBACK
		GP_IRQ_CALLBACK[EXTI15]();
 800037e:	4b03      	ldr	r3, [pc, #12]	; (800038c <EXTI15_10_IRQHandler+0xc0>)
 8000380:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000382:	4798      	blx	r3
	}
}
 8000384:	bf00      	nop
 8000386:	bd80      	pop	{r7, pc}
 8000388:	40010400 	.word	0x40010400
 800038c:	20000034 	.word	0x20000034

08000390 <Get_PIN_Position>:
 * RETURN VALUE: 	it return the position of the PIN
 * NOTES: 			----
 * --------------------------------------------------------------
 */
uint8_t Get_PIN_Position(uint16_t GPIO_PIN_NUMBER)
{
 8000390:	b480      	push	{r7}
 8000392:	b083      	sub	sp, #12
 8000394:	af00      	add	r7, sp, #0
 8000396:	4603      	mov	r3, r0
 8000398:	80fb      	strh	r3, [r7, #6]
	switch(GPIO_PIN_NUMBER)
 800039a:	88fb      	ldrh	r3, [r7, #6]
 800039c:	2b80      	cmp	r3, #128	; 0x80
 800039e:	d042      	beq.n	8000426 <Get_PIN_Position+0x96>
 80003a0:	2b80      	cmp	r3, #128	; 0x80
 80003a2:	dc11      	bgt.n	80003c8 <Get_PIN_Position+0x38>
 80003a4:	2b08      	cmp	r3, #8
 80003a6:	d036      	beq.n	8000416 <Get_PIN_Position+0x86>
 80003a8:	2b08      	cmp	r3, #8
 80003aa:	dc06      	bgt.n	80003ba <Get_PIN_Position+0x2a>
 80003ac:	2b02      	cmp	r3, #2
 80003ae:	d02e      	beq.n	800040e <Get_PIN_Position+0x7e>
 80003b0:	2b04      	cmp	r3, #4
 80003b2:	d02e      	beq.n	8000412 <Get_PIN_Position+0x82>
 80003b4:	2b01      	cmp	r3, #1
 80003b6:	d028      	beq.n	800040a <Get_PIN_Position+0x7a>
 80003b8:	e037      	b.n	800042a <Get_PIN_Position+0x9a>
 80003ba:	2b20      	cmp	r3, #32
 80003bc:	d02f      	beq.n	800041e <Get_PIN_Position+0x8e>
 80003be:	2b40      	cmp	r3, #64	; 0x40
 80003c0:	d02f      	beq.n	8000422 <Get_PIN_Position+0x92>
 80003c2:	2b10      	cmp	r3, #16
 80003c4:	d029      	beq.n	800041a <Get_PIN_Position+0x8a>
 80003c6:	e030      	b.n	800042a <Get_PIN_Position+0x9a>
 80003c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80003cc:	d023      	beq.n	8000416 <Get_PIN_Position+0x86>
 80003ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80003d2:	dc09      	bgt.n	80003e8 <Get_PIN_Position+0x58>
 80003d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80003d8:	d019      	beq.n	800040e <Get_PIN_Position+0x7e>
 80003da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80003de:	d018      	beq.n	8000412 <Get_PIN_Position+0x82>
 80003e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80003e4:	d011      	beq.n	800040a <Get_PIN_Position+0x7a>
 80003e6:	e020      	b.n	800042a <Get_PIN_Position+0x9a>
 80003e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80003ec:	d017      	beq.n	800041e <Get_PIN_Position+0x8e>
 80003ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80003f2:	dc03      	bgt.n	80003fc <Get_PIN_Position+0x6c>
 80003f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80003f8:	d00f      	beq.n	800041a <Get_PIN_Position+0x8a>
 80003fa:	e016      	b.n	800042a <Get_PIN_Position+0x9a>
 80003fc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000400:	d00f      	beq.n	8000422 <Get_PIN_Position+0x92>
 8000402:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000406:	d00e      	beq.n	8000426 <Get_PIN_Position+0x96>
 8000408:	e00f      	b.n	800042a <Get_PIN_Position+0x9a>
	{
	case GPIO_PIN_0:
	case GPIO_PIN_8:
		return 0;
 800040a:	2300      	movs	r3, #0
 800040c:	e00e      	b.n	800042c <Get_PIN_Position+0x9c>
		break;

	case GPIO_PIN_1:
	case GPIO_PIN_9:
		return 4;
 800040e:	2304      	movs	r3, #4
 8000410:	e00c      	b.n	800042c <Get_PIN_Position+0x9c>
		break;

	case GPIO_PIN_2:
	case GPIO_PIN_10:
		return 8;
 8000412:	2308      	movs	r3, #8
 8000414:	e00a      	b.n	800042c <Get_PIN_Position+0x9c>
		break;

	case GPIO_PIN_3:
	case GPIO_PIN_11:
		return 12;
 8000416:	230c      	movs	r3, #12
 8000418:	e008      	b.n	800042c <Get_PIN_Position+0x9c>
		break;

	case GPIO_PIN_4:
	case GPIO_PIN_12:
		return 16;
 800041a:	2310      	movs	r3, #16
 800041c:	e006      	b.n	800042c <Get_PIN_Position+0x9c>
		break;

	case GPIO_PIN_5:
	case GPIO_PIN_13:
		return 20;
 800041e:	2314      	movs	r3, #20
 8000420:	e004      	b.n	800042c <Get_PIN_Position+0x9c>
		break;

	case GPIO_PIN_6:
	case GPIO_PIN_14:
		return 24;
 8000422:	2318      	movs	r3, #24
 8000424:	e002      	b.n	800042c <Get_PIN_Position+0x9c>
		break;

	case GPIO_PIN_7:
	case GPIO_PIN_15:
		return 28;
 8000426:	231c      	movs	r3, #28
 8000428:	e000      	b.n	800042c <Get_PIN_Position+0x9c>
		break;
	}

	return 0;
 800042a:	2300      	movs	r3, #0
}
 800042c:	4618      	mov	r0, r3
 800042e:	370c      	adds	r7, #12
 8000430:	46bd      	mov	sp, r7
 8000432:	bc80      	pop	{r7}
 8000434:	4770      	bx	lr

08000436 <MCAL_GPIO_Init>:
 * NOTES: 			STM32F103C6 MCU has GPIO A,B,C,D,E Modules but LQFP48 Package has only GPIO A,B Part of C,D
 * 					exported as external PINs from the MCU.
 * --------------------------------------------------------------
 */
void MCAL_GPIO_Init (GPIO_typedef *GPIOx, GPIO_PinConfig_t *PIN_Config)
{
 8000436:	b590      	push	{r4, r7, lr}
 8000438:	b085      	sub	sp, #20
 800043a:	af00      	add	r7, sp, #0
 800043c:	6078      	str	r0, [r7, #4]
 800043e:	6039      	str	r1, [r7, #0]
	//CRL register is used to configure PINS 0->7
	//CRH register is used to configure PINS 8->15
	volatile uint32_t* config_reg = NULL;
 8000440:	2300      	movs	r3, #0
 8000442:	60fb      	str	r3, [r7, #12]
	if((PIN_Config->GPIO_PIN_NUMBER)<GPIO_PIN_8)
 8000444:	683b      	ldr	r3, [r7, #0]
 8000446:	881b      	ldrh	r3, [r3, #0]
 8000448:	2bff      	cmp	r3, #255	; 0xff
 800044a:	d802      	bhi.n	8000452 <MCAL_GPIO_Init+0x1c>
	{
		config_reg = &GPIOx->CRL;
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	60fb      	str	r3, [r7, #12]
 8000450:	e002      	b.n	8000458 <MCAL_GPIO_Init+0x22>
	}
	else
	{
		config_reg = &GPIOx->CRH;
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	3304      	adds	r3, #4
 8000456:	60fb      	str	r3, [r7, #12]
	}

	//CLEAR CNFx AND MODEx FOR THE SPECIFIED PIN:
	(*config_reg) &= ~(0x0F<<Get_PIN_Position(PIN_Config->GPIO_PIN_NUMBER));
 8000458:	683b      	ldr	r3, [r7, #0]
 800045a:	881b      	ldrh	r3, [r3, #0]
 800045c:	4618      	mov	r0, r3
 800045e:	f7ff ff97 	bl	8000390 <Get_PIN_Position>
 8000462:	4603      	mov	r3, r0
 8000464:	461a      	mov	r2, r3
 8000466:	230f      	movs	r3, #15
 8000468:	4093      	lsls	r3, r2
 800046a:	43da      	mvns	r2, r3
 800046c:	68fb      	ldr	r3, [r7, #12]
 800046e:	681b      	ldr	r3, [r3, #0]
 8000470:	401a      	ands	r2, r3
 8000472:	68fb      	ldr	r3, [r7, #12]
 8000474:	601a      	str	r2, [r3, #0]

	//IF THE PIN IS SET TO OUTPUT:
	if(PIN_Config->GPIO_MODE==GPIO_MODE_OUT_OPEN_DRAIN || PIN_Config->GPIO_MODE==GPIO_MODE_OUT_PUSH_PULL ||
 8000476:	683b      	ldr	r3, [r7, #0]
 8000478:	789b      	ldrb	r3, [r3, #2]
 800047a:	2b05      	cmp	r3, #5
 800047c:	d00b      	beq.n	8000496 <MCAL_GPIO_Init+0x60>
 800047e:	683b      	ldr	r3, [r7, #0]
 8000480:	789b      	ldrb	r3, [r3, #2]
 8000482:	2b04      	cmp	r3, #4
 8000484:	d007      	beq.n	8000496 <MCAL_GPIO_Init+0x60>
			PIN_Config->GPIO_MODE==AFIO_MODE_OUT_OPEN_DRAIN || PIN_Config->GPIO_MODE==AFIO_MODE_OUT_PUSH_PULL)
 8000486:	683b      	ldr	r3, [r7, #0]
 8000488:	789b      	ldrb	r3, [r3, #2]
	if(PIN_Config->GPIO_MODE==GPIO_MODE_OUT_OPEN_DRAIN || PIN_Config->GPIO_MODE==GPIO_MODE_OUT_PUSH_PULL ||
 800048a:	2b07      	cmp	r3, #7
 800048c:	d003      	beq.n	8000496 <MCAL_GPIO_Init+0x60>
			PIN_Config->GPIO_MODE==AFIO_MODE_OUT_OPEN_DRAIN || PIN_Config->GPIO_MODE==AFIO_MODE_OUT_PUSH_PULL)
 800048e:	683b      	ldr	r3, [r7, #0]
 8000490:	789b      	ldrb	r3, [r3, #2]
 8000492:	2b06      	cmp	r3, #6
 8000494:	d125      	bne.n	80004e2 <MCAL_GPIO_Init+0xac>
	{
			//SET THE FREQUENCY OF THE OUTPUT PIN:
			*config_reg |= ((PIN_Config->GPIO_OUTPUT_FREQ)&0x3)<<Get_PIN_Position(PIN_Config->GPIO_PIN_NUMBER);
 8000496:	683b      	ldr	r3, [r7, #0]
 8000498:	78db      	ldrb	r3, [r3, #3]
 800049a:	f003 0403 	and.w	r4, r3, #3
 800049e:	683b      	ldr	r3, [r7, #0]
 80004a0:	881b      	ldrh	r3, [r3, #0]
 80004a2:	4618      	mov	r0, r3
 80004a4:	f7ff ff74 	bl	8000390 <Get_PIN_Position>
 80004a8:	4603      	mov	r3, r0
 80004aa:	fa04 f203 	lsl.w	r2, r4, r3
 80004ae:	68fb      	ldr	r3, [r7, #12]
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	431a      	orrs	r2, r3
 80004b4:	68fb      	ldr	r3, [r7, #12]
 80004b6:	601a      	str	r2, [r3, #0]
			//SET THE OUTPUT MODE OF THE PIN:
			*config_reg |= ((((PIN_Config->GPIO_MODE)-4)<<2)&0xC)<<Get_PIN_Position(PIN_Config->GPIO_PIN_NUMBER);
 80004b8:	683b      	ldr	r3, [r7, #0]
 80004ba:	789b      	ldrb	r3, [r3, #2]
 80004bc:	3b04      	subs	r3, #4
 80004be:	009b      	lsls	r3, r3, #2
 80004c0:	f003 040c 	and.w	r4, r3, #12
 80004c4:	683b      	ldr	r3, [r7, #0]
 80004c6:	881b      	ldrh	r3, [r3, #0]
 80004c8:	4618      	mov	r0, r3
 80004ca:	f7ff ff61 	bl	8000390 <Get_PIN_Position>
 80004ce:	4603      	mov	r3, r0
 80004d0:	fa04 f203 	lsl.w	r2, r4, r3
 80004d4:	68fb      	ldr	r3, [r7, #12]
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	431a      	orrs	r2, r3
 80004da:	68fb      	ldr	r3, [r7, #12]
 80004dc:	601a      	str	r2, [r3, #0]
 80004de:	bf00      	nop
				*config_reg |= ((((PIN_Config->GPIO_MODE)-1)<<2)&0xC)<<Get_PIN_Position(PIN_Config->GPIO_PIN_NUMBER);
				//CLEAR THE ODR TO ENABLE PULL-DOWN:
				GPIOx->ODR  &= ~(PIN_Config->GPIO_PIN_NUMBER);
			}
	}
}
 80004e0:	e043      	b.n	800056a <MCAL_GPIO_Init+0x134>
			if(PIN_Config->GPIO_MODE==GPIO_MODE_ANALOG||PIN_Config->GPIO_MODE==GPIO_MODE_FLOATING_INPUT||PIN_Config->GPIO_MODE==GPIO_MODE_INPUT_PullUp)
 80004e2:	683b      	ldr	r3, [r7, #0]
 80004e4:	789b      	ldrb	r3, [r3, #2]
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	d007      	beq.n	80004fa <MCAL_GPIO_Init+0xc4>
 80004ea:	683b      	ldr	r3, [r7, #0]
 80004ec:	789b      	ldrb	r3, [r3, #2]
 80004ee:	2b01      	cmp	r3, #1
 80004f0:	d003      	beq.n	80004fa <MCAL_GPIO_Init+0xc4>
 80004f2:	683b      	ldr	r3, [r7, #0]
 80004f4:	789b      	ldrb	r3, [r3, #2]
 80004f6:	2b02      	cmp	r3, #2
 80004f8:	d118      	bne.n	800052c <MCAL_GPIO_Init+0xf6>
				*config_reg |= (((PIN_Config->GPIO_MODE)<<2)&0xC)<<Get_PIN_Position(PIN_Config->GPIO_PIN_NUMBER);
 80004fa:	683b      	ldr	r3, [r7, #0]
 80004fc:	789b      	ldrb	r3, [r3, #2]
 80004fe:	009b      	lsls	r3, r3, #2
 8000500:	f003 040c 	and.w	r4, r3, #12
 8000504:	683b      	ldr	r3, [r7, #0]
 8000506:	881b      	ldrh	r3, [r3, #0]
 8000508:	4618      	mov	r0, r3
 800050a:	f7ff ff41 	bl	8000390 <Get_PIN_Position>
 800050e:	4603      	mov	r3, r0
 8000510:	fa04 f203 	lsl.w	r2, r4, r3
 8000514:	68fb      	ldr	r3, [r7, #12]
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	431a      	orrs	r2, r3
 800051a:	68fb      	ldr	r3, [r7, #12]
 800051c:	601a      	str	r2, [r3, #0]
				GPIOx->ODR  |= PIN_Config->GPIO_PIN_NUMBER;
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	68db      	ldr	r3, [r3, #12]
 8000522:	683a      	ldr	r2, [r7, #0]
 8000524:	8812      	ldrh	r2, [r2, #0]
 8000526:	431a      	orrs	r2, r3
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	60da      	str	r2, [r3, #12]
			if(PIN_Config->GPIO_MODE==GPIO_MODE_INPUT_PullDown)
 800052c:	683b      	ldr	r3, [r7, #0]
 800052e:	789b      	ldrb	r3, [r3, #2]
 8000530:	2b03      	cmp	r3, #3
 8000532:	d11a      	bne.n	800056a <MCAL_GPIO_Init+0x134>
				*config_reg |= ((((PIN_Config->GPIO_MODE)-1)<<2)&0xC)<<Get_PIN_Position(PIN_Config->GPIO_PIN_NUMBER);
 8000534:	683b      	ldr	r3, [r7, #0]
 8000536:	789b      	ldrb	r3, [r3, #2]
 8000538:	3b01      	subs	r3, #1
 800053a:	009b      	lsls	r3, r3, #2
 800053c:	f003 040c 	and.w	r4, r3, #12
 8000540:	683b      	ldr	r3, [r7, #0]
 8000542:	881b      	ldrh	r3, [r3, #0]
 8000544:	4618      	mov	r0, r3
 8000546:	f7ff ff23 	bl	8000390 <Get_PIN_Position>
 800054a:	4603      	mov	r3, r0
 800054c:	fa04 f203 	lsl.w	r2, r4, r3
 8000550:	68fb      	ldr	r3, [r7, #12]
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	431a      	orrs	r2, r3
 8000556:	68fb      	ldr	r3, [r7, #12]
 8000558:	601a      	str	r2, [r3, #0]
				GPIOx->ODR  &= ~(PIN_Config->GPIO_PIN_NUMBER);
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	68db      	ldr	r3, [r3, #12]
 800055e:	683a      	ldr	r2, [r7, #0]
 8000560:	8812      	ldrh	r2, [r2, #0]
 8000562:	43d2      	mvns	r2, r2
 8000564:	401a      	ands	r2, r3
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	60da      	str	r2, [r3, #12]
}
 800056a:	bf00      	nop
 800056c:	3714      	adds	r7, #20
 800056e:	46bd      	mov	sp, r7
 8000570:	bd90      	pop	{r4, r7, pc}
	...

08000574 <RCC_GET_SYSCLK_FREQ>:

const uint8_t APBprescaler_Table[8] = {0, 0, 0, 0, 1, 2, 3, 4};
const uint8_t AHBprescaler_Table[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

uint32_t RCC_GET_SYSCLK_FREQ(void)
{
 8000574:	b480      	push	{r7}
 8000576:	af00      	add	r7, sp, #0
	switch((RCC->CFGR >> 2) & 0b11)
 8000578:	4b0b      	ldr	r3, [pc, #44]	; (80005a8 <RCC_GET_SYSCLK_FREQ+0x34>)
 800057a:	685b      	ldr	r3, [r3, #4]
 800057c:	089b      	lsrs	r3, r3, #2
 800057e:	f003 0303 	and.w	r3, r3, #3
 8000582:	2b01      	cmp	r3, #1
 8000584:	d006      	beq.n	8000594 <RCC_GET_SYSCLK_FREQ+0x20>
 8000586:	2b01      	cmp	r3, #1
 8000588:	d302      	bcc.n	8000590 <RCC_GET_SYSCLK_FREQ+0x1c>
 800058a:	2b02      	cmp	r3, #2
 800058c:	d004      	beq.n	8000598 <RCC_GET_SYSCLK_FREQ+0x24>
 800058e:	e005      	b.n	800059c <RCC_GET_SYSCLK_FREQ+0x28>
	{
	case 0:
		return HSI_RCC_CLK;
 8000590:	4b06      	ldr	r3, [pc, #24]	; (80005ac <RCC_GET_SYSCLK_FREQ+0x38>)
 8000592:	e004      	b.n	800059e <RCC_GET_SYSCLK_FREQ+0x2a>
		break;

	case 1:
		return HSE_RCC_CLK;
 8000594:	4b06      	ldr	r3, [pc, #24]	; (80005b0 <RCC_GET_SYSCLK_FREQ+0x3c>)
 8000596:	e002      	b.n	800059e <RCC_GET_SYSCLK_FREQ+0x2a>
		break;

	case 2:
		return PLL_RCC_CLK;
 8000598:	4b06      	ldr	r3, [pc, #24]	; (80005b4 <RCC_GET_SYSCLK_FREQ+0x40>)
 800059a:	e000      	b.n	800059e <RCC_GET_SYSCLK_FREQ+0x2a>
		break;
	}
	return HSI_RCC_CLK;
 800059c:	4b03      	ldr	r3, [pc, #12]	; (80005ac <RCC_GET_SYSCLK_FREQ+0x38>)
}
 800059e:	4618      	mov	r0, r3
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bc80      	pop	{r7}
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop
 80005a8:	40021000 	.word	0x40021000
 80005ac:	007a1200 	.word	0x007a1200
 80005b0:	00f42400 	.word	0x00f42400
 80005b4:	01e84800 	.word	0x01e84800

080005b8 <RCC_GET_HCLK_FREQ>:

uint32_t RCC_GET_HCLK_FREQ(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	af00      	add	r7, sp, #0
	return RCC_GET_SYSCLK_FREQ() >> AHBprescaler_Table[((RCC->CFGR >> 4) & 0xF)];
 80005bc:	f7ff ffda 	bl	8000574 <RCC_GET_SYSCLK_FREQ>
 80005c0:	4601      	mov	r1, r0
 80005c2:	4b05      	ldr	r3, [pc, #20]	; (80005d8 <RCC_GET_HCLK_FREQ+0x20>)
 80005c4:	685b      	ldr	r3, [r3, #4]
 80005c6:	091b      	lsrs	r3, r3, #4
 80005c8:	f003 030f 	and.w	r3, r3, #15
 80005cc:	4a03      	ldr	r2, [pc, #12]	; (80005dc <RCC_GET_HCLK_FREQ+0x24>)
 80005ce:	5cd3      	ldrb	r3, [r2, r3]
 80005d0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80005d4:	4618      	mov	r0, r3
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	40021000 	.word	0x40021000
 80005dc:	08000f08 	.word	0x08000f08

080005e0 <RCC_GET_PCLK1_FREQ>:

uint32_t RCC_GET_PCLK1_FREQ(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
	return (RCC_GET_HCLK_FREQ() >> APBprescaler_Table[((RCC->CFGR >> 8) & (0b111))]);
 80005e4:	f7ff ffe8 	bl	80005b8 <RCC_GET_HCLK_FREQ>
 80005e8:	4601      	mov	r1, r0
 80005ea:	4b05      	ldr	r3, [pc, #20]	; (8000600 <RCC_GET_PCLK1_FREQ+0x20>)
 80005ec:	685b      	ldr	r3, [r3, #4]
 80005ee:	0a1b      	lsrs	r3, r3, #8
 80005f0:	f003 0307 	and.w	r3, r3, #7
 80005f4:	4a03      	ldr	r2, [pc, #12]	; (8000604 <RCC_GET_PCLK1_FREQ+0x24>)
 80005f6:	5cd3      	ldrb	r3, [r2, r3]
 80005f8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80005fc:	4618      	mov	r0, r3
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	40021000 	.word	0x40021000
 8000604:	08000f00 	.word	0x08000f00

08000608 <RCC_GET_PCLK2_FREQ>:

uint32_t RCC_GET_PCLK2_FREQ(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
	return (RCC_GET_HCLK_FREQ() >> APBprescaler_Table[((RCC->CFGR >> 11) & (0b111))]);
 800060c:	f7ff ffd4 	bl	80005b8 <RCC_GET_HCLK_FREQ>
 8000610:	4601      	mov	r1, r0
 8000612:	4b05      	ldr	r3, [pc, #20]	; (8000628 <RCC_GET_PCLK2_FREQ+0x20>)
 8000614:	685b      	ldr	r3, [r3, #4]
 8000616:	0adb      	lsrs	r3, r3, #11
 8000618:	f003 0307 	and.w	r3, r3, #7
 800061c:	4a03      	ldr	r2, [pc, #12]	; (800062c <RCC_GET_PCLK2_FREQ+0x24>)
 800061e:	5cd3      	ldrb	r3, [r2, r3]
 8000620:	fa21 f303 	lsr.w	r3, r1, r3
}
 8000624:	4618      	mov	r0, r3
 8000626:	bd80      	pop	{r7, pc}
 8000628:	40021000 	.word	0x40021000
 800062c:	08000f00 	.word	0x08000f00

08000630 <MCAL_SPI_INIT>:
 *                 frame format, NSS settings, baud rate, and interrupts.
 * --------------------------------------------------------------
 */

void MCAL_SPI_INIT(SPI_typedef *SPIx, SPI_Config_t* SPI_CONFIG)
{
 8000630:	b480      	push	{r7}
 8000632:	b085      	sub	sp, #20
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
 8000638:	6039      	str	r1, [r7, #0]
	uint16_t CR1_temp = 0;
 800063a:	2300      	movs	r3, #0
 800063c:	81fb      	strh	r3, [r7, #14]
	uint16_t CR2_temp = 0;
 800063e:	2300      	movs	r3, #0
 8000640:	81bb      	strh	r3, [r7, #12]

	//Enable the SPI CLOCK and Initialize Global SPI config:
	if(SPIx == SPI1)
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	4a3c      	ldr	r2, [pc, #240]	; (8000738 <MCAL_SPI_INIT+0x108>)
 8000646:	4293      	cmp	r3, r2
 8000648:	d109      	bne.n	800065e <MCAL_SPI_INIT+0x2e>
	{
		GLOBAL_SPIx_Config[SPI1_INDEX] = SPI_CONFIG;
 800064a:	4a3c      	ldr	r2, [pc, #240]	; (800073c <MCAL_SPI_INIT+0x10c>)
 800064c:	683b      	ldr	r3, [r7, #0]
 800064e:	6013      	str	r3, [r2, #0]
		RCC_SPI1_CLK_EN();
 8000650:	4b3b      	ldr	r3, [pc, #236]	; (8000740 <MCAL_SPI_INIT+0x110>)
 8000652:	699b      	ldr	r3, [r3, #24]
 8000654:	4a3a      	ldr	r2, [pc, #232]	; (8000740 <MCAL_SPI_INIT+0x110>)
 8000656:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800065a:	6193      	str	r3, [r2, #24]
 800065c:	e00c      	b.n	8000678 <MCAL_SPI_INIT+0x48>
	}
	else if(SPIx == SPI2)
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	4a38      	ldr	r2, [pc, #224]	; (8000744 <MCAL_SPI_INIT+0x114>)
 8000662:	4293      	cmp	r3, r2
 8000664:	d108      	bne.n	8000678 <MCAL_SPI_INIT+0x48>
	{
		GLOBAL_SPIx_Config[SPI2_INDEX] = SPI_CONFIG;
 8000666:	4a35      	ldr	r2, [pc, #212]	; (800073c <MCAL_SPI_INIT+0x10c>)
 8000668:	683b      	ldr	r3, [r7, #0]
 800066a:	6053      	str	r3, [r2, #4]
		RCC_SPI2_CLK_EN();
 800066c:	4b34      	ldr	r3, [pc, #208]	; (8000740 <MCAL_SPI_INIT+0x110>)
 800066e:	69db      	ldr	r3, [r3, #28]
 8000670:	4a33      	ldr	r2, [pc, #204]	; (8000740 <MCAL_SPI_INIT+0x110>)
 8000672:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000676:	61d3      	str	r3, [r2, #28]
	}
	//Set the data size:
	CR1_temp |= SPI_CONFIG->DATA_SIZE;
 8000678:	683b      	ldr	r3, [r7, #0]
 800067a:	88da      	ldrh	r2, [r3, #6]
 800067c:	89fb      	ldrh	r3, [r7, #14]
 800067e:	4313      	orrs	r3, r2
 8000680:	81fb      	strh	r3, [r7, #14]

	//Set the clock phase:
	CR1_temp |= SPI_CONFIG->CLOCK_PHASE;
 8000682:	683b      	ldr	r3, [r7, #0]
 8000684:	895a      	ldrh	r2, [r3, #10]
 8000686:	89fb      	ldrh	r3, [r7, #14]
 8000688:	4313      	orrs	r3, r2
 800068a:	81fb      	strh	r3, [r7, #14]

	//Set the clock polarity:
	CR1_temp |= SPI_CONFIG->CLOCK_POLARITY;
 800068c:	683b      	ldr	r3, [r7, #0]
 800068e:	891a      	ldrh	r2, [r3, #8]
 8000690:	89fb      	ldrh	r3, [r7, #14]
 8000692:	4313      	orrs	r3, r2
 8000694:	81fb      	strh	r3, [r7, #14]

	//Set the frame format:
	CR1_temp |=	SPI_CONFIG->FRAME_FORMAT;
 8000696:	683b      	ldr	r3, [r7, #0]
 8000698:	889a      	ldrh	r2, [r3, #4]
 800069a:	89fb      	ldrh	r3, [r7, #14]
 800069c:	4313      	orrs	r3, r2
 800069e:	81fb      	strh	r3, [r7, #14]

	//NSS:
	if(SPI_CONFIG->NSS==NSS_HARDWARE_MASTER_SSO_ENABLE)
 80006a0:	683b      	ldr	r3, [r7, #0]
 80006a2:	899b      	ldrh	r3, [r3, #12]
 80006a4:	2b04      	cmp	r3, #4
 80006a6:	d105      	bne.n	80006b4 <MCAL_SPI_INIT+0x84>
	{
		CR2_temp |= SPI_CONFIG->NSS;
 80006a8:	683b      	ldr	r3, [r7, #0]
 80006aa:	899a      	ldrh	r2, [r3, #12]
 80006ac:	89bb      	ldrh	r3, [r7, #12]
 80006ae:	4313      	orrs	r3, r2
 80006b0:	81bb      	strh	r3, [r7, #12]
 80006b2:	e004      	b.n	80006be <MCAL_SPI_INIT+0x8e>
	{
		CR2_temp &= SPI_CONFIG->NSS;
	}
	else
	{
		CR1_temp |= SPI_CONFIG->NSS;
 80006b4:	683b      	ldr	r3, [r7, #0]
 80006b6:	899a      	ldrh	r2, [r3, #12]
 80006b8:	89fb      	ldrh	r3, [r7, #14]
 80006ba:	4313      	orrs	r3, r2
 80006bc:	81fb      	strh	r3, [r7, #14]
	}

	//Set the baud rate:
	CR1_temp |= SPI_CONFIG->SPI_BAUD_RATE;
 80006be:	683b      	ldr	r3, [r7, #0]
 80006c0:	89da      	ldrh	r2, [r3, #14]
 80006c2:	89fb      	ldrh	r3, [r7, #14]
 80006c4:	4313      	orrs	r3, r2
 80006c6:	81fb      	strh	r3, [r7, #14]

	//Enable interrupts:
	if(SPI_CONFIG->SPI_IRQ != SPI_IRQ_DISABLE)
 80006c8:	683b      	ldr	r3, [r7, #0]
 80006ca:	8a1b      	ldrh	r3, [r3, #16]
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d019      	beq.n	8000704 <MCAL_SPI_INIT+0xd4>
	{
		CR2_temp |= SPI_CONFIG->SPI_IRQ;
 80006d0:	683b      	ldr	r3, [r7, #0]
 80006d2:	8a1a      	ldrh	r2, [r3, #16]
 80006d4:	89bb      	ldrh	r3, [r7, #12]
 80006d6:	4313      	orrs	r3, r2
 80006d8:	81bb      	strh	r3, [r7, #12]
		if(SPIx == SPI1)
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	4a16      	ldr	r2, [pc, #88]	; (8000738 <MCAL_SPI_INIT+0x108>)
 80006de:	4293      	cmp	r3, r2
 80006e0:	d106      	bne.n	80006f0 <MCAL_SPI_INIT+0xc0>
		{
			NVIC_SPI1_IRQ_ENABLE;
 80006e2:	4b19      	ldr	r3, [pc, #100]	; (8000748 <MCAL_SPI_INIT+0x118>)
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	4a18      	ldr	r2, [pc, #96]	; (8000748 <MCAL_SPI_INIT+0x118>)
 80006e8:	f043 0308 	orr.w	r3, r3, #8
 80006ec:	6013      	str	r3, [r2, #0]
 80006ee:	e009      	b.n	8000704 <MCAL_SPI_INIT+0xd4>
		}
		else if(SPIx == SPI2)
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	4a14      	ldr	r2, [pc, #80]	; (8000744 <MCAL_SPI_INIT+0x114>)
 80006f4:	4293      	cmp	r3, r2
 80006f6:	d105      	bne.n	8000704 <MCAL_SPI_INIT+0xd4>
		{
			NVIC_SPI2_IRQ_ENABLE;
 80006f8:	4b13      	ldr	r3, [pc, #76]	; (8000748 <MCAL_SPI_INIT+0x118>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a12      	ldr	r2, [pc, #72]	; (8000748 <MCAL_SPI_INIT+0x118>)
 80006fe:	f043 0310 	orr.w	r3, r3, #16
 8000702:	6013      	str	r3, [r2, #0]
		}
	}

	//Select SPI communication mode:
	CR1_temp |= SPI_CONFIG->COMMUNICATION_MODE;
 8000704:	683b      	ldr	r3, [r7, #0]
 8000706:	885a      	ldrh	r2, [r3, #2]
 8000708:	89fb      	ldrh	r3, [r7, #14]
 800070a:	4313      	orrs	r3, r2
 800070c:	81fb      	strh	r3, [r7, #14]

	//Master or Slave selection:
	CR1_temp |= SPI_CONFIG->DEVICE_MODE;
 800070e:	683b      	ldr	r3, [r7, #0]
 8000710:	881a      	ldrh	r2, [r3, #0]
 8000712:	89fb      	ldrh	r3, [r7, #14]
 8000714:	4313      	orrs	r3, r2
 8000716:	81fb      	strh	r3, [r7, #14]

	//Enable the SPI:
	CR1_temp |= (1<<6);
 8000718:	89fb      	ldrh	r3, [r7, #14]
 800071a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800071e:	81fb      	strh	r3, [r7, #14]

	//Set the registers:
	SPIx->CR1 = CR1_temp;
 8000720:	89fa      	ldrh	r2, [r7, #14]
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	601a      	str	r2, [r3, #0]
	SPIx->CR2 = CR2_temp;
 8000726:	89ba      	ldrh	r2, [r7, #12]
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	605a      	str	r2, [r3, #4]
}
 800072c:	bf00      	nop
 800072e:	3714      	adds	r7, #20
 8000730:	46bd      	mov	sp, r7
 8000732:	bc80      	pop	{r7}
 8000734:	4770      	bx	lr
 8000736:	bf00      	nop
 8000738:	40013000 	.word	0x40013000
 800073c:	2000001c 	.word	0x2000001c
 8000740:	40021000 	.word	0x40021000
 8000744:	40003800 	.word	0x40003800
 8000748:	e000e104 	.word	0xe000e104

0800074c <MCAL_SPI_SEND_RECEIVE_DATA>:
 * NOTES:              Supports full-duplex communication.
 * --------------------------------------------------------------
 */

void MCAL_SPI_SEND_RECEIVE_DATA(SPI_typedef *SPIx,uint16_t *pTxBuffer,enum POLLING POLLING_EN)
{
 800074c:	b480      	push	{r7}
 800074e:	b085      	sub	sp, #20
 8000750:	af00      	add	r7, sp, #0
 8000752:	60f8      	str	r0, [r7, #12]
 8000754:	60b9      	str	r1, [r7, #8]
 8000756:	4613      	mov	r3, r2
 8000758:	71fb      	strb	r3, [r7, #7]
	if(POLLING_EN == POLLING_ENABLE)
 800075a:	79fb      	ldrb	r3, [r7, #7]
 800075c:	2b00      	cmp	r3, #0
 800075e:	d106      	bne.n	800076e <MCAL_SPI_SEND_RECEIVE_DATA+0x22>
		while(!((SPIx)->SR & SPI_SR_TXE));
 8000760:	bf00      	nop
 8000762:	68fb      	ldr	r3, [r7, #12]
 8000764:	689b      	ldr	r3, [r3, #8]
 8000766:	f003 0302 	and.w	r3, r3, #2
 800076a:	2b00      	cmp	r3, #0
 800076c:	d0f9      	beq.n	8000762 <MCAL_SPI_SEND_RECEIVE_DATA+0x16>
	SPIx->DR = *pTxBuffer;
 800076e:	68bb      	ldr	r3, [r7, #8]
 8000770:	881b      	ldrh	r3, [r3, #0]
 8000772:	461a      	mov	r2, r3
 8000774:	68fb      	ldr	r3, [r7, #12]
 8000776:	60da      	str	r2, [r3, #12]
	if(POLLING_EN == POLLING_ENABLE)
 8000778:	79fb      	ldrb	r3, [r7, #7]
 800077a:	2b00      	cmp	r3, #0
 800077c:	d106      	bne.n	800078c <MCAL_SPI_SEND_RECEIVE_DATA+0x40>
		while(!((SPIx)->SR & SPI_SR_RXNE));
 800077e:	bf00      	nop
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	689b      	ldr	r3, [r3, #8]
 8000784:	f003 0301 	and.w	r3, r3, #1
 8000788:	2b00      	cmp	r3, #0
 800078a:	d0f9      	beq.n	8000780 <MCAL_SPI_SEND_RECEIVE_DATA+0x34>
	*pTxBuffer = SPIx->DR;
 800078c:	68fb      	ldr	r3, [r7, #12]
 800078e:	68db      	ldr	r3, [r3, #12]
 8000790:	b29a      	uxth	r2, r3
 8000792:	68bb      	ldr	r3, [r7, #8]
 8000794:	801a      	strh	r2, [r3, #0]
}
 8000796:	bf00      	nop
 8000798:	3714      	adds	r7, #20
 800079a:	46bd      	mov	sp, r7
 800079c:	bc80      	pop	{r7}
 800079e:	4770      	bx	lr

080007a0 <MCAL_SPI_GPIO_SET_PINS>:
 *                 in master or slave mode.
 * --------------------------------------------------------------
 */

void MCAL_SPI_GPIO_SET_PINS(SPI_typedef *SPIx)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b084      	sub	sp, #16
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
	GPIO_PinConfig_t PIN_Config;
	if(SPIx==SPI1)
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	4a71      	ldr	r2, [pc, #452]	; (8000970 <MCAL_SPI_GPIO_SET_PINS+0x1d0>)
 80007ac:	4293      	cmp	r3, r2
 80007ae:	d167      	bne.n	8000880 <MCAL_SPI_GPIO_SET_PINS+0xe0>
	{
		if(GLOBAL_SPIx_Config[SPI1_INDEX]->DEVICE_MODE==DEVICE_MODE_MASTER)
 80007b0:	4b70      	ldr	r3, [pc, #448]	; (8000974 <MCAL_SPI_GPIO_SET_PINS+0x1d4>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	881b      	ldrh	r3, [r3, #0]
 80007b6:	2b04      	cmp	r3, #4
 80007b8:	d133      	bne.n	8000822 <MCAL_SPI_GPIO_SET_PINS+0x82>
			{
				PIN_Config.GPIO_PIN_NUMBER = GPIO_PIN_4;
				PIN_Config.GPIO_MODE = GPIO_MODE_FLOATING_INPUT;
				MCAL_GPIO_Init(PORTA, &PIN_Config);
			}
			else if(GLOBAL_SPIx_Config[SPI1_INDEX]->NSS==NSS_HARDWARE_MASTER_SSO_ENABLE)
 80007ba:	4b6e      	ldr	r3, [pc, #440]	; (8000974 <MCAL_SPI_GPIO_SET_PINS+0x1d4>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	899b      	ldrh	r3, [r3, #12]
 80007c0:	2b04      	cmp	r3, #4
 80007c2:	d10b      	bne.n	80007dc <MCAL_SPI_GPIO_SET_PINS+0x3c>
			{
				PIN_Config.GPIO_PIN_NUMBER = GPIO_PIN_4;
 80007c4:	2310      	movs	r3, #16
 80007c6:	81bb      	strh	r3, [r7, #12]
				PIN_Config.GPIO_MODE = AFIO_MODE_OUT_PUSH_PULL;
 80007c8:	2306      	movs	r3, #6
 80007ca:	73bb      	strb	r3, [r7, #14]
				PIN_Config.GPIO_OUTPUT_FREQ = GPIO_OUTPUT_FREQ_10MHz;
 80007cc:	2301      	movs	r3, #1
 80007ce:	73fb      	strb	r3, [r7, #15]
				MCAL_GPIO_Init(PORTA, &PIN_Config);
 80007d0:	f107 030c 	add.w	r3, r7, #12
 80007d4:	4619      	mov	r1, r3
 80007d6:	4868      	ldr	r0, [pc, #416]	; (8000978 <MCAL_SPI_GPIO_SET_PINS+0x1d8>)
 80007d8:	f7ff fe2d 	bl	8000436 <MCAL_GPIO_Init>
			}
			//SCK PIN SETUP: GPIO PORTA PIN5:
			PIN_Config.GPIO_PIN_NUMBER = GPIO_PIN_5;
 80007dc:	2320      	movs	r3, #32
 80007de:	81bb      	strh	r3, [r7, #12]
			PIN_Config.GPIO_MODE = AFIO_MODE_OUT_PUSH_PULL;
 80007e0:	2306      	movs	r3, #6
 80007e2:	73bb      	strb	r3, [r7, #14]
			PIN_Config.GPIO_OUTPUT_FREQ = GPIO_OUTPUT_FREQ_10MHz;
 80007e4:	2301      	movs	r3, #1
 80007e6:	73fb      	strb	r3, [r7, #15]
			MCAL_GPIO_Init(PORTA, &PIN_Config);
 80007e8:	f107 030c 	add.w	r3, r7, #12
 80007ec:	4619      	mov	r1, r3
 80007ee:	4862      	ldr	r0, [pc, #392]	; (8000978 <MCAL_SPI_GPIO_SET_PINS+0x1d8>)
 80007f0:	f7ff fe21 	bl	8000436 <MCAL_GPIO_Init>

			//MISO PIN SETUP: GPIO PORTA PIN6: (SUPPORTS ONLY FULL DUPLEX)
			PIN_Config.GPIO_PIN_NUMBER = GPIO_PIN_6;
 80007f4:	2340      	movs	r3, #64	; 0x40
 80007f6:	81bb      	strh	r3, [r7, #12]
			PIN_Config.GPIO_MODE = GPIO_MODE_FLOATING_INPUT;
 80007f8:	2301      	movs	r3, #1
 80007fa:	73bb      	strb	r3, [r7, #14]
			MCAL_GPIO_Init(PORTA, &PIN_Config);
 80007fc:	f107 030c 	add.w	r3, r7, #12
 8000800:	4619      	mov	r1, r3
 8000802:	485d      	ldr	r0, [pc, #372]	; (8000978 <MCAL_SPI_GPIO_SET_PINS+0x1d8>)
 8000804:	f7ff fe17 	bl	8000436 <MCAL_GPIO_Init>

			//MOSI PIN SETUP: GPIO PORTA PIN7: (SUPPORTS ONLY FULL DUPLEX)
			PIN_Config.GPIO_PIN_NUMBER = GPIO_PIN_7;
 8000808:	2380      	movs	r3, #128	; 0x80
 800080a:	81bb      	strh	r3, [r7, #12]
			PIN_Config.GPIO_MODE = AFIO_MODE_OUT_PUSH_PULL;
 800080c:	2306      	movs	r3, #6
 800080e:	73bb      	strb	r3, [r7, #14]
			PIN_Config.GPIO_OUTPUT_FREQ = GPIO_OUTPUT_FREQ_10MHz;
 8000810:	2301      	movs	r3, #1
 8000812:	73fb      	strb	r3, [r7, #15]
			MCAL_GPIO_Init(PORTA, &PIN_Config);
 8000814:	f107 030c 	add.w	r3, r7, #12
 8000818:	4619      	mov	r1, r3
 800081a:	4857      	ldr	r0, [pc, #348]	; (8000978 <MCAL_SPI_GPIO_SET_PINS+0x1d8>)
 800081c:	f7ff fe0b 	bl	8000436 <MCAL_GPIO_Init>
 8000820:	e02e      	b.n	8000880 <MCAL_SPI_GPIO_SET_PINS+0xe0>
		}
		else
		{
			if(GLOBAL_SPIx_Config[SPI1_INDEX]->NSS == NSS_HARDWARE_SLAVE)
 8000822:	4b54      	ldr	r3, [pc, #336]	; (8000974 <MCAL_SPI_GPIO_SET_PINS+0x1d4>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	899b      	ldrh	r3, [r3, #12]
 8000828:	2b00      	cmp	r3, #0
 800082a:	d129      	bne.n	8000880 <MCAL_SPI_GPIO_SET_PINS+0xe0>
			{
				//NSS PIN SETUP: GPIO PORTA PIN4:
				PIN_Config.GPIO_PIN_NUMBER = GPIO_PIN_4;
 800082c:	2310      	movs	r3, #16
 800082e:	81bb      	strh	r3, [r7, #12]
				PIN_Config.GPIO_MODE = GPIO_MODE_FLOATING_INPUT;
 8000830:	2301      	movs	r3, #1
 8000832:	73bb      	strb	r3, [r7, #14]
				MCAL_GPIO_Init(PORTA, &PIN_Config);
 8000834:	f107 030c 	add.w	r3, r7, #12
 8000838:	4619      	mov	r1, r3
 800083a:	484f      	ldr	r0, [pc, #316]	; (8000978 <MCAL_SPI_GPIO_SET_PINS+0x1d8>)
 800083c:	f7ff fdfb 	bl	8000436 <MCAL_GPIO_Init>

				//SCK PIN SETUP: GPIO PORTA PIN5:
				PIN_Config.GPIO_PIN_NUMBER = GPIO_PIN_5;
 8000840:	2320      	movs	r3, #32
 8000842:	81bb      	strh	r3, [r7, #12]
				PIN_Config.GPIO_MODE = GPIO_MODE_FLOATING_INPUT;
 8000844:	2301      	movs	r3, #1
 8000846:	73bb      	strb	r3, [r7, #14]
				MCAL_GPIO_Init(PORTA, &PIN_Config);
 8000848:	f107 030c 	add.w	r3, r7, #12
 800084c:	4619      	mov	r1, r3
 800084e:	484a      	ldr	r0, [pc, #296]	; (8000978 <MCAL_SPI_GPIO_SET_PINS+0x1d8>)
 8000850:	f7ff fdf1 	bl	8000436 <MCAL_GPIO_Init>

				//MISO PIN SETUP: GPIO PORTA PIN6: (SUPPORTS ONLY FULL DUPLEX)
				PIN_Config.GPIO_PIN_NUMBER = GPIO_PIN_6;
 8000854:	2340      	movs	r3, #64	; 0x40
 8000856:	81bb      	strh	r3, [r7, #12]
				PIN_Config.GPIO_MODE = AFIO_MODE_OUT_PUSH_PULL;
 8000858:	2306      	movs	r3, #6
 800085a:	73bb      	strb	r3, [r7, #14]
				PIN_Config.GPIO_OUTPUT_FREQ = GPIO_OUTPUT_FREQ_10MHz;
 800085c:	2301      	movs	r3, #1
 800085e:	73fb      	strb	r3, [r7, #15]
				MCAL_GPIO_Init(PORTA, &PIN_Config);
 8000860:	f107 030c 	add.w	r3, r7, #12
 8000864:	4619      	mov	r1, r3
 8000866:	4844      	ldr	r0, [pc, #272]	; (8000978 <MCAL_SPI_GPIO_SET_PINS+0x1d8>)
 8000868:	f7ff fde5 	bl	8000436 <MCAL_GPIO_Init>

				//MOSI PIN SETUP: GPIO PORTA PIN7: (SUPPORTS ONLY FULL DUPLEX)
				PIN_Config.GPIO_PIN_NUMBER = GPIO_PIN_7;
 800086c:	2380      	movs	r3, #128	; 0x80
 800086e:	81bb      	strh	r3, [r7, #12]
				PIN_Config.GPIO_MODE = GPIO_MODE_FLOATING_INPUT;
 8000870:	2301      	movs	r3, #1
 8000872:	73bb      	strb	r3, [r7, #14]
				MCAL_GPIO_Init(PORTA, &PIN_Config);
 8000874:	f107 030c 	add.w	r3, r7, #12
 8000878:	4619      	mov	r1, r3
 800087a:	483f      	ldr	r0, [pc, #252]	; (8000978 <MCAL_SPI_GPIO_SET_PINS+0x1d8>)
 800087c:	f7ff fddb 	bl	8000436 <MCAL_GPIO_Init>

			}
		}
	}

	if(SPIx==SPI2)
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	4a3e      	ldr	r2, [pc, #248]	; (800097c <MCAL_SPI_GPIO_SET_PINS+0x1dc>)
 8000884:	4293      	cmp	r3, r2
 8000886:	d16f      	bne.n	8000968 <MCAL_SPI_GPIO_SET_PINS+0x1c8>
	{
		if(GLOBAL_SPIx_Config[SPI2_INDEX]->DEVICE_MODE==DEVICE_MODE_MASTER)
 8000888:	4b3a      	ldr	r3, [pc, #232]	; (8000974 <MCAL_SPI_GPIO_SET_PINS+0x1d4>)
 800088a:	685b      	ldr	r3, [r3, #4]
 800088c:	881b      	ldrh	r3, [r3, #0]
 800088e:	2b04      	cmp	r3, #4
 8000890:	d137      	bne.n	8000902 <MCAL_SPI_GPIO_SET_PINS+0x162>
			{
				PIN_Config.GPIO_PIN_NUMBER = GPIO_PIN_12;
				PIN_Config.GPIO_MODE = GPIO_MODE_FLOATING_INPUT;
				MCAL_GPIO_Init(PORTB, &PIN_Config);
			}
			else if(GLOBAL_SPIx_Config[SPI2_INDEX]->NSS==NSS_HARDWARE_MASTER_SSO_ENABLE)
 8000892:	4b38      	ldr	r3, [pc, #224]	; (8000974 <MCAL_SPI_GPIO_SET_PINS+0x1d4>)
 8000894:	685b      	ldr	r3, [r3, #4]
 8000896:	899b      	ldrh	r3, [r3, #12]
 8000898:	2b04      	cmp	r3, #4
 800089a:	d10c      	bne.n	80008b6 <MCAL_SPI_GPIO_SET_PINS+0x116>
			{
				PIN_Config.GPIO_PIN_NUMBER = GPIO_PIN_12;
 800089c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008a0:	81bb      	strh	r3, [r7, #12]
				PIN_Config.GPIO_MODE = AFIO_MODE_OUT_PUSH_PULL;
 80008a2:	2306      	movs	r3, #6
 80008a4:	73bb      	strb	r3, [r7, #14]
				PIN_Config.GPIO_OUTPUT_FREQ = GPIO_OUTPUT_FREQ_10MHz;
 80008a6:	2301      	movs	r3, #1
 80008a8:	73fb      	strb	r3, [r7, #15]
				MCAL_GPIO_Init(PORTB, &PIN_Config);
 80008aa:	f107 030c 	add.w	r3, r7, #12
 80008ae:	4619      	mov	r1, r3
 80008b0:	4833      	ldr	r0, [pc, #204]	; (8000980 <MCAL_SPI_GPIO_SET_PINS+0x1e0>)
 80008b2:	f7ff fdc0 	bl	8000436 <MCAL_GPIO_Init>
			}

			//SCK PIN SETUP: GPIO PORTB PIN13:
			PIN_Config.GPIO_PIN_NUMBER = GPIO_PIN_13;
 80008b6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008ba:	81bb      	strh	r3, [r7, #12]
			PIN_Config.GPIO_MODE = AFIO_MODE_OUT_PUSH_PULL;
 80008bc:	2306      	movs	r3, #6
 80008be:	73bb      	strb	r3, [r7, #14]
			PIN_Config.GPIO_OUTPUT_FREQ = GPIO_OUTPUT_FREQ_10MHz;
 80008c0:	2301      	movs	r3, #1
 80008c2:	73fb      	strb	r3, [r7, #15]
			MCAL_GPIO_Init(PORTB, &PIN_Config);
 80008c4:	f107 030c 	add.w	r3, r7, #12
 80008c8:	4619      	mov	r1, r3
 80008ca:	482d      	ldr	r0, [pc, #180]	; (8000980 <MCAL_SPI_GPIO_SET_PINS+0x1e0>)
 80008cc:	f7ff fdb3 	bl	8000436 <MCAL_GPIO_Init>

			//MISO PIN SETUP: GPIO PORTB PIN14: (SUPPORTS ONLY FULL DUPLEX)
			PIN_Config.GPIO_PIN_NUMBER = GPIO_PIN_14;
 80008d0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80008d4:	81bb      	strh	r3, [r7, #12]
			PIN_Config.GPIO_MODE = GPIO_MODE_FLOATING_INPUT;
 80008d6:	2301      	movs	r3, #1
 80008d8:	73bb      	strb	r3, [r7, #14]
			MCAL_GPIO_Init(PORTB, &PIN_Config);
 80008da:	f107 030c 	add.w	r3, r7, #12
 80008de:	4619      	mov	r1, r3
 80008e0:	4827      	ldr	r0, [pc, #156]	; (8000980 <MCAL_SPI_GPIO_SET_PINS+0x1e0>)
 80008e2:	f7ff fda8 	bl	8000436 <MCAL_GPIO_Init>

			//MOSI PIN SETUP: GPIO PORTB PIN15: (SUPPORTS ONLY FULL DUPLEX)
			PIN_Config.GPIO_PIN_NUMBER = GPIO_PIN_15;
 80008e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80008ea:	81bb      	strh	r3, [r7, #12]
			PIN_Config.GPIO_MODE = AFIO_MODE_OUT_PUSH_PULL;
 80008ec:	2306      	movs	r3, #6
 80008ee:	73bb      	strb	r3, [r7, #14]
			PIN_Config.GPIO_OUTPUT_FREQ = GPIO_OUTPUT_FREQ_10MHz;
 80008f0:	2301      	movs	r3, #1
 80008f2:	73fb      	strb	r3, [r7, #15]
			MCAL_GPIO_Init(PORTB, &PIN_Config);
 80008f4:	f107 030c 	add.w	r3, r7, #12
 80008f8:	4619      	mov	r1, r3
 80008fa:	4821      	ldr	r0, [pc, #132]	; (8000980 <MCAL_SPI_GPIO_SET_PINS+0x1e0>)
 80008fc:	f7ff fd9b 	bl	8000436 <MCAL_GPIO_Init>
				MCAL_GPIO_Init(PORTB, &PIN_Config);

			}
		}
	}
}
 8000900:	e032      	b.n	8000968 <MCAL_SPI_GPIO_SET_PINS+0x1c8>
			if(GLOBAL_SPIx_Config[SPI1_INDEX]->NSS == NSS_HARDWARE_SLAVE)
 8000902:	4b1c      	ldr	r3, [pc, #112]	; (8000974 <MCAL_SPI_GPIO_SET_PINS+0x1d4>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	899b      	ldrh	r3, [r3, #12]
 8000908:	2b00      	cmp	r3, #0
 800090a:	d12d      	bne.n	8000968 <MCAL_SPI_GPIO_SET_PINS+0x1c8>
				PIN_Config.GPIO_PIN_NUMBER = GPIO_PIN_12;
 800090c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000910:	81bb      	strh	r3, [r7, #12]
				PIN_Config.GPIO_MODE = GPIO_MODE_FLOATING_INPUT;
 8000912:	2301      	movs	r3, #1
 8000914:	73bb      	strb	r3, [r7, #14]
				MCAL_GPIO_Init(PORTB, &PIN_Config);
 8000916:	f107 030c 	add.w	r3, r7, #12
 800091a:	4619      	mov	r1, r3
 800091c:	4818      	ldr	r0, [pc, #96]	; (8000980 <MCAL_SPI_GPIO_SET_PINS+0x1e0>)
 800091e:	f7ff fd8a 	bl	8000436 <MCAL_GPIO_Init>
				PIN_Config.GPIO_PIN_NUMBER = GPIO_PIN_13;
 8000922:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000926:	81bb      	strh	r3, [r7, #12]
				PIN_Config.GPIO_MODE = GPIO_MODE_FLOATING_INPUT;
 8000928:	2301      	movs	r3, #1
 800092a:	73bb      	strb	r3, [r7, #14]
				MCAL_GPIO_Init(PORTB, &PIN_Config);
 800092c:	f107 030c 	add.w	r3, r7, #12
 8000930:	4619      	mov	r1, r3
 8000932:	4813      	ldr	r0, [pc, #76]	; (8000980 <MCAL_SPI_GPIO_SET_PINS+0x1e0>)
 8000934:	f7ff fd7f 	bl	8000436 <MCAL_GPIO_Init>
				PIN_Config.GPIO_PIN_NUMBER = GPIO_PIN_14;
 8000938:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800093c:	81bb      	strh	r3, [r7, #12]
				PIN_Config.GPIO_MODE = AFIO_MODE_OUT_PUSH_PULL;
 800093e:	2306      	movs	r3, #6
 8000940:	73bb      	strb	r3, [r7, #14]
				PIN_Config.GPIO_OUTPUT_FREQ = GPIO_OUTPUT_FREQ_10MHz;
 8000942:	2301      	movs	r3, #1
 8000944:	73fb      	strb	r3, [r7, #15]
				MCAL_GPIO_Init(PORTB, &PIN_Config);
 8000946:	f107 030c 	add.w	r3, r7, #12
 800094a:	4619      	mov	r1, r3
 800094c:	480c      	ldr	r0, [pc, #48]	; (8000980 <MCAL_SPI_GPIO_SET_PINS+0x1e0>)
 800094e:	f7ff fd72 	bl	8000436 <MCAL_GPIO_Init>
				PIN_Config.GPIO_PIN_NUMBER = GPIO_PIN_15;
 8000952:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000956:	81bb      	strh	r3, [r7, #12]
				PIN_Config.GPIO_MODE = GPIO_MODE_FLOATING_INPUT;
 8000958:	2301      	movs	r3, #1
 800095a:	73bb      	strb	r3, [r7, #14]
				MCAL_GPIO_Init(PORTB, &PIN_Config);
 800095c:	f107 030c 	add.w	r3, r7, #12
 8000960:	4619      	mov	r1, r3
 8000962:	4807      	ldr	r0, [pc, #28]	; (8000980 <MCAL_SPI_GPIO_SET_PINS+0x1e0>)
 8000964:	f7ff fd67 	bl	8000436 <MCAL_GPIO_Init>
}
 8000968:	bf00      	nop
 800096a:	3710      	adds	r7, #16
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}
 8000970:	40013000 	.word	0x40013000
 8000974:	2000001c 	.word	0x2000001c
 8000978:	40010800 	.word	0x40010800
 800097c:	40003800 	.word	0x40003800
 8000980:	40010c00 	.word	0x40010c00

08000984 <SPI1_IRQHandler>:
 * NOTES:          Handles SPI1 transmission, reception, and error interrupts.
 * --------------------------------------------------------------
 */

void SPI1_IRQHandler(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b082      	sub	sp, #8
 8000988:	af00      	add	r7, sp, #0
	struct SPI_IRQ_SRC IRQ_SRC;
	IRQ_SRC.TXE =  ((SPI1->SR & (1<<1)) >> 1 );
 800098a:	4b13      	ldr	r3, [pc, #76]	; (80009d8 <SPI1_IRQHandler+0x54>)
 800098c:	689b      	ldr	r3, [r3, #8]
 800098e:	085b      	lsrs	r3, r3, #1
 8000990:	f003 0301 	and.w	r3, r3, #1
 8000994:	b2da      	uxtb	r2, r3
 8000996:	793b      	ldrb	r3, [r7, #4]
 8000998:	f362 0300 	bfi	r3, r2, #0, #1
 800099c:	713b      	strb	r3, [r7, #4]
	IRQ_SRC.RXNE = ((SPI1->SR & (1<<0)) >> 0 );
 800099e:	4b0e      	ldr	r3, [pc, #56]	; (80009d8 <SPI1_IRQHandler+0x54>)
 80009a0:	689b      	ldr	r3, [r3, #8]
 80009a2:	f003 0301 	and.w	r3, r3, #1
 80009a6:	b2da      	uxtb	r2, r3
 80009a8:	793b      	ldrb	r3, [r7, #4]
 80009aa:	f362 0341 	bfi	r3, r2, #1, #1
 80009ae:	713b      	strb	r3, [r7, #4]
	IRQ_SRC.ERRI = ((SPI1->SR & (1<<4)) >> 4 );
 80009b0:	4b09      	ldr	r3, [pc, #36]	; (80009d8 <SPI1_IRQHandler+0x54>)
 80009b2:	689b      	ldr	r3, [r3, #8]
 80009b4:	091b      	lsrs	r3, r3, #4
 80009b6:	f003 0301 	and.w	r3, r3, #1
 80009ba:	b2da      	uxtb	r2, r3
 80009bc:	793b      	ldrb	r3, [r7, #4]
 80009be:	f362 0382 	bfi	r3, r2, #2, #1
 80009c2:	713b      	strb	r3, [r7, #4]
	GLOBAL_SPIx_Config[SPI1_INDEX]->P_IRQ_Callback(IRQ_SRC);
 80009c4:	4b05      	ldr	r3, [pc, #20]	; (80009dc <SPI1_IRQHandler+0x58>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	695b      	ldr	r3, [r3, #20]
 80009ca:	7938      	ldrb	r0, [r7, #4]
 80009cc:	4798      	blx	r3
}
 80009ce:	bf00      	nop
 80009d0:	3708      	adds	r7, #8
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	bf00      	nop
 80009d8:	40013000 	.word	0x40013000
 80009dc:	2000001c 	.word	0x2000001c

080009e0 <SPI2_IRQHandler>:
 * NOTES:          Handles SPI2 transmission, reception, and error interrupts.
 * --------------------------------------------------------------
 */

void SPI2_IRQHandler(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
	struct SPI_IRQ_SRC IRQ_SRC;
	IRQ_SRC.TXE =  ((SPI2->SR & (1<<1)) >> 1 );
 80009e6:	4b13      	ldr	r3, [pc, #76]	; (8000a34 <SPI2_IRQHandler+0x54>)
 80009e8:	689b      	ldr	r3, [r3, #8]
 80009ea:	085b      	lsrs	r3, r3, #1
 80009ec:	f003 0301 	and.w	r3, r3, #1
 80009f0:	b2da      	uxtb	r2, r3
 80009f2:	793b      	ldrb	r3, [r7, #4]
 80009f4:	f362 0300 	bfi	r3, r2, #0, #1
 80009f8:	713b      	strb	r3, [r7, #4]
	IRQ_SRC.RXNE = ((SPI2->SR & (1<<0)) >> 0 );
 80009fa:	4b0e      	ldr	r3, [pc, #56]	; (8000a34 <SPI2_IRQHandler+0x54>)
 80009fc:	689b      	ldr	r3, [r3, #8]
 80009fe:	f003 0301 	and.w	r3, r3, #1
 8000a02:	b2da      	uxtb	r2, r3
 8000a04:	793b      	ldrb	r3, [r7, #4]
 8000a06:	f362 0341 	bfi	r3, r2, #1, #1
 8000a0a:	713b      	strb	r3, [r7, #4]
	IRQ_SRC.ERRI = ((SPI2->SR & (1<<4)) >> 4 );
 8000a0c:	4b09      	ldr	r3, [pc, #36]	; (8000a34 <SPI2_IRQHandler+0x54>)
 8000a0e:	689b      	ldr	r3, [r3, #8]
 8000a10:	091b      	lsrs	r3, r3, #4
 8000a12:	f003 0301 	and.w	r3, r3, #1
 8000a16:	b2da      	uxtb	r2, r3
 8000a18:	793b      	ldrb	r3, [r7, #4]
 8000a1a:	f362 0382 	bfi	r3, r2, #2, #1
 8000a1e:	713b      	strb	r3, [r7, #4]
	GLOBAL_SPIx_Config[SPI2_INDEX]->P_IRQ_Callback(IRQ_SRC);
 8000a20:	4b05      	ldr	r3, [pc, #20]	; (8000a38 <SPI2_IRQHandler+0x58>)
 8000a22:	685b      	ldr	r3, [r3, #4]
 8000a24:	695b      	ldr	r3, [r3, #20]
 8000a26:	7938      	ldrb	r0, [r7, #4]
 8000a28:	4798      	blx	r3
}
 8000a2a:	bf00      	nop
 8000a2c:	3708      	adds	r7, #8
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	40003800 	.word	0x40003800
 8000a38:	2000001c 	.word	0x2000001c

08000a3c <MCAL_UART_Init>:
 * NOTES: 			ONLY SUPPORTS ASYNC 8 MHz COMMUNICATION.
 * --------------------------------------------------------------
 */

void MCAL_UART_Init(USART_typedef *USARTx,USART_Config_t *UART_Config)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b084      	sub	sp, #16
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
 8000a44:	6039      	str	r1, [r7, #0]
	GLOBAL_UART_Config = UART_Config;
 8000a46:	4a5b      	ldr	r2, [pc, #364]	; (8000bb4 <MCAL_UART_Init+0x178>)
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	6013      	str	r3, [r2, #0]
	//Enable the USART CLOCK:
	if(USARTx==USART1)
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	4a5a      	ldr	r2, [pc, #360]	; (8000bb8 <MCAL_UART_Init+0x17c>)
 8000a50:	4293      	cmp	r3, r2
 8000a52:	d109      	bne.n	8000a68 <MCAL_UART_Init+0x2c>
	{
		GLOBAL_UARTx_Config[USART1_INDEX] = UART_Config;
 8000a54:	4a59      	ldr	r2, [pc, #356]	; (8000bbc <MCAL_UART_Init+0x180>)
 8000a56:	683b      	ldr	r3, [r7, #0]
 8000a58:	6013      	str	r3, [r2, #0]
		RCC_USART1_CLK_EN();
 8000a5a:	4b59      	ldr	r3, [pc, #356]	; (8000bc0 <MCAL_UART_Init+0x184>)
 8000a5c:	699b      	ldr	r3, [r3, #24]
 8000a5e:	4a58      	ldr	r2, [pc, #352]	; (8000bc0 <MCAL_UART_Init+0x184>)
 8000a60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a64:	6193      	str	r3, [r2, #24]
 8000a66:	e01a      	b.n	8000a9e <MCAL_UART_Init+0x62>
	}
	else if(USARTx==USART2)
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	4a56      	ldr	r2, [pc, #344]	; (8000bc4 <MCAL_UART_Init+0x188>)
 8000a6c:	4293      	cmp	r3, r2
 8000a6e:	d109      	bne.n	8000a84 <MCAL_UART_Init+0x48>
	{
		GLOBAL_UARTx_Config[USART2_INDEX] = UART_Config;
 8000a70:	4a52      	ldr	r2, [pc, #328]	; (8000bbc <MCAL_UART_Init+0x180>)
 8000a72:	683b      	ldr	r3, [r7, #0]
 8000a74:	6053      	str	r3, [r2, #4]
		RCC_USART2_CLK_EN();
 8000a76:	4b52      	ldr	r3, [pc, #328]	; (8000bc0 <MCAL_UART_Init+0x184>)
 8000a78:	69db      	ldr	r3, [r3, #28]
 8000a7a:	4a51      	ldr	r2, [pc, #324]	; (8000bc0 <MCAL_UART_Init+0x184>)
 8000a7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a80:	61d3      	str	r3, [r2, #28]
 8000a82:	e00c      	b.n	8000a9e <MCAL_UART_Init+0x62>
	}
	else if(USARTx==USART3)
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	4a50      	ldr	r2, [pc, #320]	; (8000bc8 <MCAL_UART_Init+0x18c>)
 8000a88:	4293      	cmp	r3, r2
 8000a8a:	d108      	bne.n	8000a9e <MCAL_UART_Init+0x62>
	{
		GLOBAL_UARTx_Config[USART3_INDEX] = UART_Config;
 8000a8c:	4a4b      	ldr	r2, [pc, #300]	; (8000bbc <MCAL_UART_Init+0x180>)
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	6093      	str	r3, [r2, #8]
		RCC_USART3_CLK_EN();
 8000a92:	4b4b      	ldr	r3, [pc, #300]	; (8000bc0 <MCAL_UART_Init+0x184>)
 8000a94:	69db      	ldr	r3, [r3, #28]
 8000a96:	4a4a      	ldr	r2, [pc, #296]	; (8000bc0 <MCAL_UART_Init+0x184>)
 8000a98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000a9c:	61d3      	str	r3, [r2, #28]
	}

	//Enable the USART by writing the UE bit in USART_CR1 register to 1:
	USARTx->CR1 |= (1 << 13);
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	68db      	ldr	r3, [r3, #12]
 8000aa2:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	60da      	str	r2, [r3, #12]

	//Program the M bit in USART_CR1 to define the word length:
	USARTx->CR1 |= UART_Config->DATA_BITS;
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	68db      	ldr	r3, [r3, #12]
 8000aae:	683a      	ldr	r2, [r7, #0]
 8000ab0:	7812      	ldrb	r2, [r2, #0]
 8000ab2:	431a      	orrs	r2, r3
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	60da      	str	r2, [r3, #12]

	//Program the number of stop bits in USART_CR2:
	USARTx->CR2 |= UART_Config->STOP_BITS;
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	691b      	ldr	r3, [r3, #16]
 8000abc:	683a      	ldr	r2, [r7, #0]
 8000abe:	7892      	ldrb	r2, [r2, #2]
 8000ac0:	431a      	orrs	r2, r3
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	611a      	str	r2, [r3, #16]

	//Program the PCE & PS bits in USART_CR1 to enable parity:
	USARTx->CR1 |= UART_Config->PARITY_BITS;
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	68db      	ldr	r3, [r3, #12]
 8000aca:	683a      	ldr	r2, [r7, #0]
 8000acc:	7852      	ldrb	r2, [r2, #1]
 8000ace:	431a      	orrs	r2, r3
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	60da      	str	r2, [r3, #12]

	//Select the desired baud rate using the USART_BRR register:
	uint32_t CLK;
	if(USARTx==USART1)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	4a38      	ldr	r2, [pc, #224]	; (8000bb8 <MCAL_UART_Init+0x17c>)
 8000ad8:	4293      	cmp	r3, r2
 8000ada:	d103      	bne.n	8000ae4 <MCAL_UART_Init+0xa8>
	{
		CLK = RCC_GET_PCLK2_FREQ();
 8000adc:	f7ff fd94 	bl	8000608 <RCC_GET_PCLK2_FREQ>
 8000ae0:	60f8      	str	r0, [r7, #12]
 8000ae2:	e002      	b.n	8000aea <MCAL_UART_Init+0xae>
	}
	else
	{
		CLK = RCC_GET_PCLK1_FREQ();
 8000ae4:	f7ff fd7c 	bl	80005e0 <RCC_GET_PCLK1_FREQ>
 8000ae8:	60f8      	str	r0, [r7, #12]
	}

	USARTx->BRR = UART_BRR_Register(CLK, UART_Config->BAUD_RATE);
 8000aea:	683b      	ldr	r3, [r7, #0]
 8000aec:	685b      	ldr	r3, [r3, #4]
 8000aee:	011b      	lsls	r3, r3, #4
 8000af0:	68fa      	ldr	r2, [r7, #12]
 8000af2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000af6:	0119      	lsls	r1, r3, #4
 8000af8:	68fa      	ldr	r2, [r7, #12]
 8000afa:	4613      	mov	r3, r2
 8000afc:	009b      	lsls	r3, r3, #2
 8000afe:	4413      	add	r3, r2
 8000b00:	009a      	lsls	r2, r3, #2
 8000b02:	441a      	add	r2, r3
 8000b04:	683b      	ldr	r3, [r7, #0]
 8000b06:	685b      	ldr	r3, [r3, #4]
 8000b08:	009b      	lsls	r3, r3, #2
 8000b0a:	fbb2 f2f3 	udiv	r2, r2, r3
 8000b0e:	683b      	ldr	r3, [r7, #0]
 8000b10:	685b      	ldr	r3, [r3, #4]
 8000b12:	011b      	lsls	r3, r3, #4
 8000b14:	68f8      	ldr	r0, [r7, #12]
 8000b16:	fbb0 f3f3 	udiv	r3, r0, r3
 8000b1a:	2064      	movs	r0, #100	; 0x64
 8000b1c:	fb00 f303 	mul.w	r3, r0, r3
 8000b20:	1ad3      	subs	r3, r2, r3
 8000b22:	011b      	lsls	r3, r3, #4
 8000b24:	4a29      	ldr	r2, [pc, #164]	; (8000bcc <MCAL_UART_Init+0x190>)
 8000b26:	fba2 2303 	umull	r2, r3, r2, r3
 8000b2a:	095b      	lsrs	r3, r3, #5
 8000b2c:	f003 030f 	and.w	r3, r3, #15
 8000b30:	ea41 0203 	orr.w	r2, r1, r3
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	609a      	str	r2, [r3, #8]


	//Select the TE & RE bits in USART_CR1 to select transmission mode:
	USARTx->CR1 |= UART_Config->USART_MODE;
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	68db      	ldr	r3, [r3, #12]
 8000b3c:	683a      	ldr	r2, [r7, #0]
 8000b3e:	7a12      	ldrb	r2, [r2, #8]
 8000b40:	431a      	orrs	r2, r3
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	60da      	str	r2, [r3, #12]

	//Program the RTSE & CTSE bits in USART_CR3 to enable flow control:
	USARTx->CR3 |= UART_Config->FLOW_CONTROL;
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	695b      	ldr	r3, [r3, #20]
 8000b4a:	683a      	ldr	r2, [r7, #0]
 8000b4c:	7a52      	ldrb	r2, [r2, #9]
 8000b4e:	431a      	orrs	r2, r3
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	615a      	str	r2, [r3, #20]

	if(UART_Config->UART_IRQ!=UART_IRQ_DISABLE)
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	7a9b      	ldrb	r3, [r3, #10]
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d026      	beq.n	8000baa <MCAL_UART_Init+0x16e>
	{
		USARTx->CR1 |= UART_Config->UART_IRQ;
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	68db      	ldr	r3, [r3, #12]
 8000b60:	683a      	ldr	r2, [r7, #0]
 8000b62:	7a92      	ldrb	r2, [r2, #10]
 8000b64:	431a      	orrs	r2, r3
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	60da      	str	r2, [r3, #12]
		if(USARTx==USART1)
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	4a12      	ldr	r2, [pc, #72]	; (8000bb8 <MCAL_UART_Init+0x17c>)
 8000b6e:	4293      	cmp	r3, r2
 8000b70:	d106      	bne.n	8000b80 <MCAL_UART_Init+0x144>
		{
			NVIC_USART1_IRQ_ENABLE;
 8000b72:	4b17      	ldr	r3, [pc, #92]	; (8000bd0 <MCAL_UART_Init+0x194>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	4a16      	ldr	r2, [pc, #88]	; (8000bd0 <MCAL_UART_Init+0x194>)
 8000b78:	f043 0320 	orr.w	r3, r3, #32
 8000b7c:	6013      	str	r3, [r2, #0]
		else if(USARTx==USART3)
		{
			NVIC_USART3_IRQ_ENABLE;
		}
	}
}
 8000b7e:	e014      	b.n	8000baa <MCAL_UART_Init+0x16e>
		else if(USARTx==USART2)
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	4a10      	ldr	r2, [pc, #64]	; (8000bc4 <MCAL_UART_Init+0x188>)
 8000b84:	4293      	cmp	r3, r2
 8000b86:	d106      	bne.n	8000b96 <MCAL_UART_Init+0x15a>
			NVIC_USART2_IRQ_ENABLE;
 8000b88:	4b11      	ldr	r3, [pc, #68]	; (8000bd0 <MCAL_UART_Init+0x194>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	4a10      	ldr	r2, [pc, #64]	; (8000bd0 <MCAL_UART_Init+0x194>)
 8000b8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b92:	6013      	str	r3, [r2, #0]
}
 8000b94:	e009      	b.n	8000baa <MCAL_UART_Init+0x16e>
		else if(USARTx==USART3)
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	4a0b      	ldr	r2, [pc, #44]	; (8000bc8 <MCAL_UART_Init+0x18c>)
 8000b9a:	4293      	cmp	r3, r2
 8000b9c:	d105      	bne.n	8000baa <MCAL_UART_Init+0x16e>
			NVIC_USART3_IRQ_ENABLE;
 8000b9e:	4b0c      	ldr	r3, [pc, #48]	; (8000bd0 <MCAL_UART_Init+0x194>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	4a0b      	ldr	r2, [pc, #44]	; (8000bd0 <MCAL_UART_Init+0x194>)
 8000ba4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ba8:	6013      	str	r3, [r2, #0]
}
 8000baa:	bf00      	nop
 8000bac:	3710      	adds	r7, #16
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	20000024 	.word	0x20000024
 8000bb8:	40013800 	.word	0x40013800
 8000bbc:	20000028 	.word	0x20000028
 8000bc0:	40021000 	.word	0x40021000
 8000bc4:	40004400 	.word	0x40004400
 8000bc8:	40004800 	.word	0x40004800
 8000bcc:	51eb851f 	.word	0x51eb851f
 8000bd0:	e000e104 	.word	0xe000e104

08000bd4 <MCAL_UART_TRANSMIT>:
 * NOTES:          Supports both 8-bit and 9-bit data transmission.
 * --------------------------------------------------------------
 */

void MCAL_UART_TRANSMIT(USART_typedef *USARTx,uint16_t *TX_Buffer,enum POLLING POLLING_EN)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b085      	sub	sp, #20
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	60f8      	str	r0, [r7, #12]
 8000bdc:	60b9      	str	r1, [r7, #8]
 8000bde:	4613      	mov	r3, r2
 8000be0:	71fb      	strb	r3, [r7, #7]
	if(POLLING_EN == POLLING_ENABLE)
 8000be2:	79fb      	ldrb	r3, [r7, #7]
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d106      	bne.n	8000bf6 <MCAL_UART_TRANSMIT+0x22>
	{
		while(!(USARTx->SR & 1<<7));
 8000be8:	bf00      	nop
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d0f9      	beq.n	8000bea <MCAL_UART_TRANSMIT+0x16>
	}

	if(GLOBAL_UART_Config->DATA_BITS==DATA_BITS_Eight)
 8000bf6:	4b0b      	ldr	r3, [pc, #44]	; (8000c24 <MCAL_UART_TRANSMIT+0x50>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d105      	bne.n	8000c0c <MCAL_UART_TRANSMIT+0x38>
	{
		USARTx->DR = (*TX_Buffer & (uint8_t)0xFF);
 8000c00:	68bb      	ldr	r3, [r7, #8]
 8000c02:	881b      	ldrh	r3, [r3, #0]
 8000c04:	b2da      	uxtb	r2, r3
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	605a      	str	r2, [r3, #4]
	}
	else
	{
		USARTx->DR = (*TX_Buffer & (uint16_t)0x1FF);
	}
}
 8000c0a:	e005      	b.n	8000c18 <MCAL_UART_TRANSMIT+0x44>
		USARTx->DR = (*TX_Buffer & (uint16_t)0x1FF);
 8000c0c:	68bb      	ldr	r3, [r7, #8]
 8000c0e:	881b      	ldrh	r3, [r3, #0]
 8000c10:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	605a      	str	r2, [r3, #4]
}
 8000c18:	bf00      	nop
 8000c1a:	3714      	adds	r7, #20
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bc80      	pop	{r7}
 8000c20:	4770      	bx	lr
 8000c22:	bf00      	nop
 8000c24:	20000024 	.word	0x20000024

08000c28 <MCAL_UART_GPIO_SET_PINS>:
 * RETURN VALUE: 	void
 * NOTES:
 * --------------------------------------------------------------
 */
void MCAL_UART_GPIO_SET_PINS(USART_typedef *USARTx)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b084      	sub	sp, #16
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
	GPIO_PinConfig_t PIN_Config;
	if(USARTx==USART1)
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	4a2b      	ldr	r2, [pc, #172]	; (8000ce0 <MCAL_UART_GPIO_SET_PINS+0xb8>)
 8000c34:	4293      	cmp	r3, r2
 8000c36:	d118      	bne.n	8000c6a <MCAL_UART_GPIO_SET_PINS+0x42>
	{
		// Configure TX pin (PA9) as Alternate Function Push-Pull Output
		PIN_Config.GPIO_PIN_NUMBER	= GPIO_PIN_9;
 8000c38:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000c3c:	81bb      	strh	r3, [r7, #12]
		PIN_Config.GPIO_MODE = AFIO_MODE_OUT_PUSH_PULL;
 8000c3e:	2306      	movs	r3, #6
 8000c40:	73bb      	strb	r3, [r7, #14]
		PIN_Config.GPIO_OUTPUT_FREQ = GPIO_OUTPUT_FREQ_10MHz;
 8000c42:	2301      	movs	r3, #1
 8000c44:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_Init(PORTA,&PIN_Config);
 8000c46:	f107 030c 	add.w	r3, r7, #12
 8000c4a:	4619      	mov	r1, r3
 8000c4c:	4825      	ldr	r0, [pc, #148]	; (8000ce4 <MCAL_UART_GPIO_SET_PINS+0xbc>)
 8000c4e:	f7ff fbf2 	bl	8000436 <MCAL_GPIO_Init>

		// Configure RX pin (PA10) as Floating Input
		PIN_Config.GPIO_PIN_NUMBER	= GPIO_PIN_10;
 8000c52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c56:	81bb      	strh	r3, [r7, #12]
		PIN_Config.GPIO_MODE = GPIO_MODE_FLOATING_INPUT;
 8000c58:	2301      	movs	r3, #1
 8000c5a:	73bb      	strb	r3, [r7, #14]
		MCAL_GPIO_Init(PORTA,&PIN_Config);
 8000c5c:	f107 030c 	add.w	r3, r7, #12
 8000c60:	4619      	mov	r1, r3
 8000c62:	4820      	ldr	r0, [pc, #128]	; (8000ce4 <MCAL_UART_GPIO_SET_PINS+0xbc>)
 8000c64:	f7ff fbe7 	bl	8000436 <MCAL_GPIO_Init>
			PIN_Config.GPIO_MODE = AFIO_MODE_OUT_PUSH_PULL;
			PIN_Config.GPIO_OUTPUT_FREQ = GPIO_OUTPUT_FREQ_10MHz;
			MCAL_GPIO_Init(PORTB,&PIN_Config);
		}
	}
}
 8000c68:	e036      	b.n	8000cd8 <MCAL_UART_GPIO_SET_PINS+0xb0>
	else if(USARTx==USART2)
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	4a1e      	ldr	r2, [pc, #120]	; (8000ce8 <MCAL_UART_GPIO_SET_PINS+0xc0>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d116      	bne.n	8000ca0 <MCAL_UART_GPIO_SET_PINS+0x78>
		PIN_Config.GPIO_PIN_NUMBER	= GPIO_PIN_2;
 8000c72:	2304      	movs	r3, #4
 8000c74:	81bb      	strh	r3, [r7, #12]
		PIN_Config.GPIO_MODE = AFIO_MODE_OUT_PUSH_PULL;
 8000c76:	2306      	movs	r3, #6
 8000c78:	73bb      	strb	r3, [r7, #14]
		PIN_Config.GPIO_OUTPUT_FREQ = GPIO_OUTPUT_FREQ_10MHz;
 8000c7a:	2301      	movs	r3, #1
 8000c7c:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_Init(PORTA,&PIN_Config);
 8000c7e:	f107 030c 	add.w	r3, r7, #12
 8000c82:	4619      	mov	r1, r3
 8000c84:	4817      	ldr	r0, [pc, #92]	; (8000ce4 <MCAL_UART_GPIO_SET_PINS+0xbc>)
 8000c86:	f7ff fbd6 	bl	8000436 <MCAL_GPIO_Init>
		PIN_Config.GPIO_PIN_NUMBER	= GPIO_PIN_3;
 8000c8a:	2308      	movs	r3, #8
 8000c8c:	81bb      	strh	r3, [r7, #12]
		PIN_Config.GPIO_MODE = GPIO_MODE_FLOATING_INPUT;
 8000c8e:	2301      	movs	r3, #1
 8000c90:	73bb      	strb	r3, [r7, #14]
		MCAL_GPIO_Init(PORTA,&PIN_Config);
 8000c92:	f107 030c 	add.w	r3, r7, #12
 8000c96:	4619      	mov	r1, r3
 8000c98:	4812      	ldr	r0, [pc, #72]	; (8000ce4 <MCAL_UART_GPIO_SET_PINS+0xbc>)
 8000c9a:	f7ff fbcc 	bl	8000436 <MCAL_GPIO_Init>
}
 8000c9e:	e01b      	b.n	8000cd8 <MCAL_UART_GPIO_SET_PINS+0xb0>
	else if(USARTx==USART3)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	4a12      	ldr	r2, [pc, #72]	; (8000cec <MCAL_UART_GPIO_SET_PINS+0xc4>)
 8000ca4:	4293      	cmp	r3, r2
 8000ca6:	d117      	bne.n	8000cd8 <MCAL_UART_GPIO_SET_PINS+0xb0>
		PIN_Config.GPIO_PIN_NUMBER	= GPIO_PIN_10;
 8000ca8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000cac:	81bb      	strh	r3, [r7, #12]
		PIN_Config.GPIO_MODE = AFIO_MODE_OUT_PUSH_PULL;
 8000cae:	2306      	movs	r3, #6
 8000cb0:	73bb      	strb	r3, [r7, #14]
		PIN_Config.GPIO_OUTPUT_FREQ = GPIO_OUTPUT_FREQ_10MHz;
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_Init(PORTB,&PIN_Config);
 8000cb6:	f107 030c 	add.w	r3, r7, #12
 8000cba:	4619      	mov	r1, r3
 8000cbc:	480c      	ldr	r0, [pc, #48]	; (8000cf0 <MCAL_UART_GPIO_SET_PINS+0xc8>)
 8000cbe:	f7ff fbba 	bl	8000436 <MCAL_GPIO_Init>
		PIN_Config.GPIO_PIN_NUMBER	= GPIO_PIN_11;
 8000cc2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000cc6:	81bb      	strh	r3, [r7, #12]
		PIN_Config.GPIO_MODE = GPIO_MODE_FLOATING_INPUT;
 8000cc8:	2301      	movs	r3, #1
 8000cca:	73bb      	strb	r3, [r7, #14]
		MCAL_GPIO_Init(PORTB,&PIN_Config);
 8000ccc:	f107 030c 	add.w	r3, r7, #12
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	4807      	ldr	r0, [pc, #28]	; (8000cf0 <MCAL_UART_GPIO_SET_PINS+0xc8>)
 8000cd4:	f7ff fbaf 	bl	8000436 <MCAL_GPIO_Init>
}
 8000cd8:	bf00      	nop
 8000cda:	3710      	adds	r7, #16
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	40013800 	.word	0x40013800
 8000ce4:	40010800 	.word	0x40010800
 8000ce8:	40004400 	.word	0x40004400
 8000cec:	40004800 	.word	0x40004800
 8000cf0:	40010c00 	.word	0x40010c00

08000cf4 <USART1_IRQHandler>:
 * NOTES:          Calls the user-defined IRQ callback function.
 * --------------------------------------------------------------
 */

void USART1_IRQHandler(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
	GLOBAL_UARTx_Config[USART1_INDEX]->PF_IRQ_CallBack();
 8000cf8:	4b02      	ldr	r3, [pc, #8]	; (8000d04 <USART1_IRQHandler+0x10>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	68db      	ldr	r3, [r3, #12]
 8000cfe:	4798      	blx	r3
}
 8000d00:	bf00      	nop
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	20000028 	.word	0x20000028

08000d08 <USART2_IRQHandler>:
 * NOTES:          Calls the user-defined IRQ callback function.
 * --------------------------------------------------------------
 */

void USART2_IRQHandler(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	af00      	add	r7, sp, #0
	GLOBAL_UARTx_Config[USART2_INDEX]->PF_IRQ_CallBack();
 8000d0c:	4b02      	ldr	r3, [pc, #8]	; (8000d18 <USART2_IRQHandler+0x10>)
 8000d0e:	685b      	ldr	r3, [r3, #4]
 8000d10:	68db      	ldr	r3, [r3, #12]
 8000d12:	4798      	blx	r3
}
 8000d14:	bf00      	nop
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	20000028 	.word	0x20000028

08000d1c <USART3_IRQHandler>:
 * NOTES:          Calls the user-defined IRQ callback function.
 * --------------------------------------------------------------
 */

void USART3_IRQHandler(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
	GLOBAL_UARTx_Config[USART3_INDEX]->PF_IRQ_CallBack();
 8000d20:	4b02      	ldr	r3, [pc, #8]	; (8000d2c <USART3_IRQHandler+0x10>)
 8000d22:	689b      	ldr	r3, [r3, #8]
 8000d24:	68db      	ldr	r3, [r3, #12]
 8000d26:	4798      	blx	r3
}
 8000d28:	bf00      	nop
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	20000028 	.word	0x20000028

08000d30 <CLOCK_INIT>:
#include "EXTI.h"
#include "USART.h"
#include "SPI.h"

void CLOCK_INIT()
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0
	//RCC ENABLE:
	RCC_PORTA_CLK_EN();
 8000d34:	4b0a      	ldr	r3, [pc, #40]	; (8000d60 <CLOCK_INIT+0x30>)
 8000d36:	699b      	ldr	r3, [r3, #24]
 8000d38:	4a09      	ldr	r2, [pc, #36]	; (8000d60 <CLOCK_INIT+0x30>)
 8000d3a:	f043 0304 	orr.w	r3, r3, #4
 8000d3e:	6193      	str	r3, [r2, #24]
	RCC_PORTB_CLK_EN();
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <CLOCK_INIT+0x30>)
 8000d42:	699b      	ldr	r3, [r3, #24]
 8000d44:	4a06      	ldr	r2, [pc, #24]	; (8000d60 <CLOCK_INIT+0x30>)
 8000d46:	f043 0308 	orr.w	r3, r3, #8
 8000d4a:	6193      	str	r3, [r2, #24]
	RCC_AFIO_CLK_EN();
 8000d4c:	4b04      	ldr	r3, [pc, #16]	; (8000d60 <CLOCK_INIT+0x30>)
 8000d4e:	699b      	ldr	r3, [r3, #24]
 8000d50:	4a03      	ldr	r2, [pc, #12]	; (8000d60 <CLOCK_INIT+0x30>)
 8000d52:	f043 0301 	orr.w	r3, r3, #1
 8000d56:	6193      	str	r3, [r2, #24]
}
 8000d58:	bf00      	nop
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bc80      	pop	{r7}
 8000d5e:	4770      	bx	lr
 8000d60:	40021000 	.word	0x40021000

08000d64 <SPI_IRQ_CALLBACK>:

uint16_t data;

void SPI_IRQ_CALLBACK(struct SPI_IRQ_SRC IRQ_SRC)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	7138      	strb	r0, [r7, #4]
#ifdef MCU_SLAVE
	if(IRQ_SRC.RXNE)
 8000d6c:	793b      	ldrb	r3, [r7, #4]
 8000d6e:	f003 0302 	and.w	r3, r3, #2
 8000d72:	b2db      	uxtb	r3, r3
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d00c      	beq.n	8000d92 <SPI_IRQ_CALLBACK+0x2e>
	{
		data = 0xF;
 8000d78:	4b08      	ldr	r3, [pc, #32]	; (8000d9c <SPI_IRQ_CALLBACK+0x38>)
 8000d7a:	220f      	movs	r2, #15
 8000d7c:	801a      	strh	r2, [r3, #0]
		MCAL_SPI_SEND_RECEIVE_DATA(SPI1, &data, POLLING_DISABLE);
 8000d7e:	2201      	movs	r2, #1
 8000d80:	4906      	ldr	r1, [pc, #24]	; (8000d9c <SPI_IRQ_CALLBACK+0x38>)
 8000d82:	4807      	ldr	r0, [pc, #28]	; (8000da0 <SPI_IRQ_CALLBACK+0x3c>)
 8000d84:	f7ff fce2 	bl	800074c <MCAL_SPI_SEND_RECEIVE_DATA>
		MCAL_UART_TRANSMIT(USART1, &data, POLLING_ENABLE);
 8000d88:	2200      	movs	r2, #0
 8000d8a:	4904      	ldr	r1, [pc, #16]	; (8000d9c <SPI_IRQ_CALLBACK+0x38>)
 8000d8c:	4805      	ldr	r0, [pc, #20]	; (8000da4 <SPI_IRQ_CALLBACK+0x40>)
 8000d8e:	f7ff ff21 	bl	8000bd4 <MCAL_UART_TRANSMIT>
	}
#endif
}
 8000d92:	bf00      	nop
 8000d94:	3708      	adds	r7, #8
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	20000074 	.word	0x20000074
 8000da0:	40013000 	.word	0x40013000
 8000da4:	40013800 	.word	0x40013800

08000da8 <UART_IRQ_CALLBACK>:

void UART_IRQ_CALLBACK(void)
{
 8000da8:	b480      	push	{r7}
 8000daa:	af00      	add	r7, sp, #0
	//Send to SPI:
	MCAL_GPIO_WritePin(PORTA, GPIO_PIN_4, 0);
	MCAL_SPI_SEND_RECEIVE_DATA(SPI1, &data, POLLING_ENABLE);
	MCAL_GPIO_WritePin(PORTA, GPIO_PIN_4, 1);
#endif
}
 8000dac:	bf00      	nop
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bc80      	pop	{r7}
 8000db2:	4770      	bx	lr

08000db4 <main>:

int main(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b08c      	sub	sp, #48	; 0x30
 8000db8:	af00      	add	r7, sp, #0
	CLOCK_INIT();
 8000dba:	f7ff ffb9 	bl	8000d30 <CLOCK_INIT>

	USART_Config_t UART_Config;
	UART_Config.UART_IRQ = UART_IRQ_RXNE;
 8000dbe:	2320      	movs	r3, #32
 8000dc0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	UART_Config.PF_IRQ_CallBack = UART_IRQ_CALLBACK;
 8000dc4:	4b1d      	ldr	r3, [pc, #116]	; (8000e3c <main+0x88>)
 8000dc6:	62fb      	str	r3, [r7, #44]	; 0x2c
	UART_Config.BAUD_RATE = BAUD_RATE_115200;
 8000dc8:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000dcc:	627b      	str	r3, [r7, #36]	; 0x24
	UART_Config.DATA_BITS = DATA_BITS_Eight;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	f887 3020 	strb.w	r3, [r7, #32]
	UART_Config.PARITY_BITS = PARITY_BITS_Disabled;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	UART_Config.FLOW_CONTROL = FLOW_CONTROL_DISABLE;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	UART_Config.STOP_BITS = STOP_BITS_ONE;
 8000de0:	2300      	movs	r3, #0
 8000de2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	UART_Config.USART_MODE = USART_MODE_TX_RX;
 8000de6:	230c      	movs	r3, #12
 8000de8:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

	MCAL_UART_Init(USART1,&UART_Config);
 8000dec:	f107 0320 	add.w	r3, r7, #32
 8000df0:	4619      	mov	r1, r3
 8000df2:	4813      	ldr	r0, [pc, #76]	; (8000e40 <main+0x8c>)
 8000df4:	f7ff fe22 	bl	8000a3c <MCAL_UART_Init>
	MCAL_UART_GPIO_SET_PINS(USART1);
 8000df8:	4811      	ldr	r0, [pc, #68]	; (8000e40 <main+0x8c>)
 8000dfa:	f7ff ff15 	bl	8000c28 <MCAL_UART_GPIO_SET_PINS>

	SPI_Config_t SPI_Config;
	SPI_Config.CLOCK_PHASE = CLOCK_PHASE_SECOND;
 8000dfe:	2301      	movs	r3, #1
 8000e00:	827b      	strh	r3, [r7, #18]
	SPI_Config.CLOCK_POLARITY = CLOCK_POLARITY_IDLE_1;
 8000e02:	2302      	movs	r3, #2
 8000e04:	823b      	strh	r3, [r7, #16]
	SPI_Config.DATA_SIZE = DATA_SIZE_8_BIT;
 8000e06:	2300      	movs	r3, #0
 8000e08:	81fb      	strh	r3, [r7, #14]
	SPI_Config.FRAME_FORMAT = FRAME_FORMAT_MSB;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	81bb      	strh	r3, [r7, #12]
	SPI_Config.SPI_BAUD_RATE = SPI_BAUD_RATE_8;
 8000e0e:	2310      	movs	r3, #16
 8000e10:	82fb      	strh	r3, [r7, #22]
	SPI_Config.COMMUNICATION_MODE = COMMUNICATION_MODE_2_LINES;
 8000e12:	2300      	movs	r3, #0
 8000e14:	817b      	strh	r3, [r7, #10]

	MCAL_GPIO_WritePin(PORTA, GPIO_PIN_4, 1);
#endif

#ifdef MCU_SLAVE
	SPI_Config.DEVICE_MODE = DEVICE_MODE_SLAVE;
 8000e16:	2300      	movs	r3, #0
 8000e18:	813b      	strh	r3, [r7, #8]
	SPI_Config.SPI_IRQ = SPI_IRQ_RXNEIE_ENABLE;
 8000e1a:	2340      	movs	r3, #64	; 0x40
 8000e1c:	833b      	strh	r3, [r7, #24]
	SPI_Config.NSS = NSS_HARDWARE_SLAVE;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	82bb      	strh	r3, [r7, #20]
	SPI_Config.P_IRQ_Callback = SPI_IRQ_CALLBACK;
 8000e22:	4b08      	ldr	r3, [pc, #32]	; (8000e44 <main+0x90>)
 8000e24:	61fb      	str	r3, [r7, #28]

#endif

	MCAL_SPI_INIT(SPI1, &SPI_Config);
 8000e26:	f107 0308 	add.w	r3, r7, #8
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	4806      	ldr	r0, [pc, #24]	; (8000e48 <main+0x94>)
 8000e2e:	f7ff fbff 	bl	8000630 <MCAL_SPI_INIT>
	MCAL_SPI_GPIO_SET_PINS(SPI1);
 8000e32:	4805      	ldr	r0, [pc, #20]	; (8000e48 <main+0x94>)
 8000e34:	f7ff fcb4 	bl	80007a0 <MCAL_SPI_GPIO_SET_PINS>


	/* Loop forever */
	while(1)
 8000e38:	e7fe      	b.n	8000e38 <main+0x84>
 8000e3a:	bf00      	nop
 8000e3c:	08000da9 	.word	0x08000da9
 8000e40:	40013800 	.word	0x40013800
 8000e44:	08000d65 	.word	0x08000d65
 8000e48:	40013000 	.word	0x40013000

08000e4c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e4c:	480d      	ldr	r0, [pc, #52]	; (8000e84 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e4e:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000e50:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e54:	480c      	ldr	r0, [pc, #48]	; (8000e88 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e56:	490d      	ldr	r1, [pc, #52]	; (8000e8c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e58:	4a0d      	ldr	r2, [pc, #52]	; (8000e90 <LoopForever+0xe>)
  movs r3, #0
 8000e5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e5c:	e002      	b.n	8000e64 <LoopCopyDataInit>

08000e5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e62:	3304      	adds	r3, #4

08000e64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e68:	d3f9      	bcc.n	8000e5e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e6a:	4a0a      	ldr	r2, [pc, #40]	; (8000e94 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e6c:	4c0a      	ldr	r4, [pc, #40]	; (8000e98 <LoopForever+0x16>)
  movs r3, #0
 8000e6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e70:	e001      	b.n	8000e76 <LoopFillZerobss>

08000e72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e74:	3204      	adds	r2, #4

08000e76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e78:	d3fb      	bcc.n	8000e72 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000e7a:	f000 f811 	bl	8000ea0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e7e:	f7ff ff99 	bl	8000db4 <main>

08000e82 <LoopForever>:

LoopForever:
    b LoopForever
 8000e82:	e7fe      	b.n	8000e82 <LoopForever>
  ldr   r0, =_estack
 8000e84:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 8000e88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e8c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000e90:	08000f20 	.word	0x08000f20
  ldr r2, =_sbss
 8000e94:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000e98:	20000078 	.word	0x20000078

08000e9c <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e9c:	e7fe      	b.n	8000e9c <ADC1_2_IRQHandler>
	...

08000ea0 <__libc_init_array>:
 8000ea0:	b570      	push	{r4, r5, r6, lr}
 8000ea2:	2500      	movs	r5, #0
 8000ea4:	4e0c      	ldr	r6, [pc, #48]	; (8000ed8 <__libc_init_array+0x38>)
 8000ea6:	4c0d      	ldr	r4, [pc, #52]	; (8000edc <__libc_init_array+0x3c>)
 8000ea8:	1ba4      	subs	r4, r4, r6
 8000eaa:	10a4      	asrs	r4, r4, #2
 8000eac:	42a5      	cmp	r5, r4
 8000eae:	d109      	bne.n	8000ec4 <__libc_init_array+0x24>
 8000eb0:	f000 f81a 	bl	8000ee8 <_init>
 8000eb4:	2500      	movs	r5, #0
 8000eb6:	4e0a      	ldr	r6, [pc, #40]	; (8000ee0 <__libc_init_array+0x40>)
 8000eb8:	4c0a      	ldr	r4, [pc, #40]	; (8000ee4 <__libc_init_array+0x44>)
 8000eba:	1ba4      	subs	r4, r4, r6
 8000ebc:	10a4      	asrs	r4, r4, #2
 8000ebe:	42a5      	cmp	r5, r4
 8000ec0:	d105      	bne.n	8000ece <__libc_init_array+0x2e>
 8000ec2:	bd70      	pop	{r4, r5, r6, pc}
 8000ec4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000ec8:	4798      	blx	r3
 8000eca:	3501      	adds	r5, #1
 8000ecc:	e7ee      	b.n	8000eac <__libc_init_array+0xc>
 8000ece:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000ed2:	4798      	blx	r3
 8000ed4:	3501      	adds	r5, #1
 8000ed6:	e7f2      	b.n	8000ebe <__libc_init_array+0x1e>
 8000ed8:	08000f18 	.word	0x08000f18
 8000edc:	08000f18 	.word	0x08000f18
 8000ee0:	08000f18 	.word	0x08000f18
 8000ee4:	08000f1c 	.word	0x08000f1c

08000ee8 <_init>:
 8000ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000eea:	bf00      	nop
 8000eec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000eee:	bc08      	pop	{r3}
 8000ef0:	469e      	mov	lr, r3
 8000ef2:	4770      	bx	lr

08000ef4 <_fini>:
 8000ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ef6:	bf00      	nop
 8000ef8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000efa:	bc08      	pop	{r3}
 8000efc:	469e      	mov	lr, r3
 8000efe:	4770      	bx	lr
