
pwm_bh1750.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001668  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  080017f8  080017f8  000027f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001878  08001878  00003054  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08001878  08001878  00002878  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08001880  08001880  00003054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001880  08001880  00002880  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001884  08001884  00002884  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  20000000  08001888  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00003054  2**0
                  CONTENTS
 10 .bss          000001b8  20000054  20000054  00003054  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000020c  2000020c  00003054  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00003054  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001a79  00000000  00000000  0000307e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000008b2  00000000  00000000  00004af7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000001a0  00000000  00000000  000053b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000115  00000000  00000000  00005550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000195df  00000000  00000000  00005665  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000023a4  00000000  00000000  0001ec44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008c0ac  00000000  00000000  00020fe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000ad094  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000a00  00000000  00000000  000ad0d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 00000025  00000000  00000000  000adad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000057  00000000  00000000  000adafd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000054 	.word	0x20000054
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080017e0 	.word	0x080017e0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000058 	.word	0x20000058
 80001cc:	080017e0 	.word	0x080017e0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_frsub>:
 8000270:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__addsf3>
 8000276:	bf00      	nop

08000278 <__aeabi_fsub>:
 8000278:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

0800027c <__addsf3>:
 800027c:	0042      	lsls	r2, r0, #1
 800027e:	bf1f      	itttt	ne
 8000280:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000284:	ea92 0f03 	teqne	r2, r3
 8000288:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800028c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000290:	d06a      	beq.n	8000368 <__addsf3+0xec>
 8000292:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000296:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800029a:	bfc1      	itttt	gt
 800029c:	18d2      	addgt	r2, r2, r3
 800029e:	4041      	eorgt	r1, r0
 80002a0:	4048      	eorgt	r0, r1
 80002a2:	4041      	eorgt	r1, r0
 80002a4:	bfb8      	it	lt
 80002a6:	425b      	neglt	r3, r3
 80002a8:	2b19      	cmp	r3, #25
 80002aa:	bf88      	it	hi
 80002ac:	4770      	bxhi	lr
 80002ae:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80002b2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002b6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80002ba:	bf18      	it	ne
 80002bc:	4240      	negne	r0, r0
 80002be:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002c2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80002c6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80002ca:	bf18      	it	ne
 80002cc:	4249      	negne	r1, r1
 80002ce:	ea92 0f03 	teq	r2, r3
 80002d2:	d03f      	beq.n	8000354 <__addsf3+0xd8>
 80002d4:	f1a2 0201 	sub.w	r2, r2, #1
 80002d8:	fa41 fc03 	asr.w	ip, r1, r3
 80002dc:	eb10 000c 	adds.w	r0, r0, ip
 80002e0:	f1c3 0320 	rsb	r3, r3, #32
 80002e4:	fa01 f103 	lsl.w	r1, r1, r3
 80002e8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80002ec:	d502      	bpl.n	80002f4 <__addsf3+0x78>
 80002ee:	4249      	negs	r1, r1
 80002f0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80002f4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80002f8:	d313      	bcc.n	8000322 <__addsf3+0xa6>
 80002fa:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80002fe:	d306      	bcc.n	800030e <__addsf3+0x92>
 8000300:	0840      	lsrs	r0, r0, #1
 8000302:	ea4f 0131 	mov.w	r1, r1, rrx
 8000306:	f102 0201 	add.w	r2, r2, #1
 800030a:	2afe      	cmp	r2, #254	@ 0xfe
 800030c:	d251      	bcs.n	80003b2 <__addsf3+0x136>
 800030e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000312:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000316:	bf08      	it	eq
 8000318:	f020 0001 	biceq.w	r0, r0, #1
 800031c:	ea40 0003 	orr.w	r0, r0, r3
 8000320:	4770      	bx	lr
 8000322:	0049      	lsls	r1, r1, #1
 8000324:	eb40 0000 	adc.w	r0, r0, r0
 8000328:	3a01      	subs	r2, #1
 800032a:	bf28      	it	cs
 800032c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000330:	d2ed      	bcs.n	800030e <__addsf3+0x92>
 8000332:	fab0 fc80 	clz	ip, r0
 8000336:	f1ac 0c08 	sub.w	ip, ip, #8
 800033a:	ebb2 020c 	subs.w	r2, r2, ip
 800033e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000342:	bfaa      	itet	ge
 8000344:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000348:	4252      	neglt	r2, r2
 800034a:	4318      	orrge	r0, r3
 800034c:	bfbc      	itt	lt
 800034e:	40d0      	lsrlt	r0, r2
 8000350:	4318      	orrlt	r0, r3
 8000352:	4770      	bx	lr
 8000354:	f092 0f00 	teq	r2, #0
 8000358:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 800035c:	bf06      	itte	eq
 800035e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000362:	3201      	addeq	r2, #1
 8000364:	3b01      	subne	r3, #1
 8000366:	e7b5      	b.n	80002d4 <__addsf3+0x58>
 8000368:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800036c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000370:	bf18      	it	ne
 8000372:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000376:	d021      	beq.n	80003bc <__addsf3+0x140>
 8000378:	ea92 0f03 	teq	r2, r3
 800037c:	d004      	beq.n	8000388 <__addsf3+0x10c>
 800037e:	f092 0f00 	teq	r2, #0
 8000382:	bf08      	it	eq
 8000384:	4608      	moveq	r0, r1
 8000386:	4770      	bx	lr
 8000388:	ea90 0f01 	teq	r0, r1
 800038c:	bf1c      	itt	ne
 800038e:	2000      	movne	r0, #0
 8000390:	4770      	bxne	lr
 8000392:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000396:	d104      	bne.n	80003a2 <__addsf3+0x126>
 8000398:	0040      	lsls	r0, r0, #1
 800039a:	bf28      	it	cs
 800039c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80003a0:	4770      	bx	lr
 80003a2:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80003a6:	bf3c      	itt	cc
 80003a8:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 80003ac:	4770      	bxcc	lr
 80003ae:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80003b2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 80003b6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003ba:	4770      	bx	lr
 80003bc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80003c0:	bf16      	itet	ne
 80003c2:	4608      	movne	r0, r1
 80003c4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80003c8:	4601      	movne	r1, r0
 80003ca:	0242      	lsls	r2, r0, #9
 80003cc:	bf06      	itte	eq
 80003ce:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80003d2:	ea90 0f01 	teqeq	r0, r1
 80003d6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80003da:	4770      	bx	lr

080003dc <__aeabi_ui2f>:
 80003dc:	f04f 0300 	mov.w	r3, #0
 80003e0:	e004      	b.n	80003ec <__aeabi_i2f+0x8>
 80003e2:	bf00      	nop

080003e4 <__aeabi_i2f>:
 80003e4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80003e8:	bf48      	it	mi
 80003ea:	4240      	negmi	r0, r0
 80003ec:	ea5f 0c00 	movs.w	ip, r0
 80003f0:	bf08      	it	eq
 80003f2:	4770      	bxeq	lr
 80003f4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80003f8:	4601      	mov	r1, r0
 80003fa:	f04f 0000 	mov.w	r0, #0
 80003fe:	e01c      	b.n	800043a <__aeabi_l2f+0x2a>

08000400 <__aeabi_ul2f>:
 8000400:	ea50 0201 	orrs.w	r2, r0, r1
 8000404:	bf08      	it	eq
 8000406:	4770      	bxeq	lr
 8000408:	f04f 0300 	mov.w	r3, #0
 800040c:	e00a      	b.n	8000424 <__aeabi_l2f+0x14>
 800040e:	bf00      	nop

08000410 <__aeabi_l2f>:
 8000410:	ea50 0201 	orrs.w	r2, r0, r1
 8000414:	bf08      	it	eq
 8000416:	4770      	bxeq	lr
 8000418:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 800041c:	d502      	bpl.n	8000424 <__aeabi_l2f+0x14>
 800041e:	4240      	negs	r0, r0
 8000420:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000424:	ea5f 0c01 	movs.w	ip, r1
 8000428:	bf02      	ittt	eq
 800042a:	4684      	moveq	ip, r0
 800042c:	4601      	moveq	r1, r0
 800042e:	2000      	moveq	r0, #0
 8000430:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000434:	bf08      	it	eq
 8000436:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800043a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800043e:	fabc f28c 	clz	r2, ip
 8000442:	3a08      	subs	r2, #8
 8000444:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000448:	db10      	blt.n	800046c <__aeabi_l2f+0x5c>
 800044a:	fa01 fc02 	lsl.w	ip, r1, r2
 800044e:	4463      	add	r3, ip
 8000450:	fa00 fc02 	lsl.w	ip, r0, r2
 8000454:	f1c2 0220 	rsb	r2, r2, #32
 8000458:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800045c:	fa20 f202 	lsr.w	r2, r0, r2
 8000460:	eb43 0002 	adc.w	r0, r3, r2
 8000464:	bf08      	it	eq
 8000466:	f020 0001 	biceq.w	r0, r0, #1
 800046a:	4770      	bx	lr
 800046c:	f102 0220 	add.w	r2, r2, #32
 8000470:	fa01 fc02 	lsl.w	ip, r1, r2
 8000474:	f1c2 0220 	rsb	r2, r2, #32
 8000478:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800047c:	fa21 f202 	lsr.w	r2, r1, r2
 8000480:	eb43 0002 	adc.w	r0, r3, r2
 8000484:	bf08      	it	eq
 8000486:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800048a:	4770      	bx	lr

0800048c <__aeabi_fmul>:
 800048c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000490:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000494:	bf1e      	ittt	ne
 8000496:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800049a:	ea92 0f0c 	teqne	r2, ip
 800049e:	ea93 0f0c 	teqne	r3, ip
 80004a2:	d06f      	beq.n	8000584 <__aeabi_fmul+0xf8>
 80004a4:	441a      	add	r2, r3
 80004a6:	ea80 0c01 	eor.w	ip, r0, r1
 80004aa:	0240      	lsls	r0, r0, #9
 80004ac:	bf18      	it	ne
 80004ae:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80004b2:	d01e      	beq.n	80004f2 <__aeabi_fmul+0x66>
 80004b4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80004b8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80004bc:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80004c0:	fba0 3101 	umull	r3, r1, r0, r1
 80004c4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80004c8:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80004cc:	bf3e      	ittt	cc
 80004ce:	0049      	lslcc	r1, r1, #1
 80004d0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80004d4:	005b      	lslcc	r3, r3, #1
 80004d6:	ea40 0001 	orr.w	r0, r0, r1
 80004da:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80004de:	2afd      	cmp	r2, #253	@ 0xfd
 80004e0:	d81d      	bhi.n	800051e <__aeabi_fmul+0x92>
 80004e2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80004e6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80004ea:	bf08      	it	eq
 80004ec:	f020 0001 	biceq.w	r0, r0, #1
 80004f0:	4770      	bx	lr
 80004f2:	f090 0f00 	teq	r0, #0
 80004f6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80004fa:	bf08      	it	eq
 80004fc:	0249      	lsleq	r1, r1, #9
 80004fe:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000502:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000506:	3a7f      	subs	r2, #127	@ 0x7f
 8000508:	bfc2      	ittt	gt
 800050a:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800050e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000512:	4770      	bxgt	lr
 8000514:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000518:	f04f 0300 	mov.w	r3, #0
 800051c:	3a01      	subs	r2, #1
 800051e:	dc5d      	bgt.n	80005dc <__aeabi_fmul+0x150>
 8000520:	f112 0f19 	cmn.w	r2, #25
 8000524:	bfdc      	itt	le
 8000526:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 800052a:	4770      	bxle	lr
 800052c:	f1c2 0200 	rsb	r2, r2, #0
 8000530:	0041      	lsls	r1, r0, #1
 8000532:	fa21 f102 	lsr.w	r1, r1, r2
 8000536:	f1c2 0220 	rsb	r2, r2, #32
 800053a:	fa00 fc02 	lsl.w	ip, r0, r2
 800053e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000542:	f140 0000 	adc.w	r0, r0, #0
 8000546:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800054a:	bf08      	it	eq
 800054c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000550:	4770      	bx	lr
 8000552:	f092 0f00 	teq	r2, #0
 8000556:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800055a:	bf02      	ittt	eq
 800055c:	0040      	lsleq	r0, r0, #1
 800055e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000562:	3a01      	subeq	r2, #1
 8000564:	d0f9      	beq.n	800055a <__aeabi_fmul+0xce>
 8000566:	ea40 000c 	orr.w	r0, r0, ip
 800056a:	f093 0f00 	teq	r3, #0
 800056e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000572:	bf02      	ittt	eq
 8000574:	0049      	lsleq	r1, r1, #1
 8000576:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800057a:	3b01      	subeq	r3, #1
 800057c:	d0f9      	beq.n	8000572 <__aeabi_fmul+0xe6>
 800057e:	ea41 010c 	orr.w	r1, r1, ip
 8000582:	e78f      	b.n	80004a4 <__aeabi_fmul+0x18>
 8000584:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000588:	ea92 0f0c 	teq	r2, ip
 800058c:	bf18      	it	ne
 800058e:	ea93 0f0c 	teqne	r3, ip
 8000592:	d00a      	beq.n	80005aa <__aeabi_fmul+0x11e>
 8000594:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000598:	bf18      	it	ne
 800059a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800059e:	d1d8      	bne.n	8000552 <__aeabi_fmul+0xc6>
 80005a0:	ea80 0001 	eor.w	r0, r0, r1
 80005a4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80005a8:	4770      	bx	lr
 80005aa:	f090 0f00 	teq	r0, #0
 80005ae:	bf17      	itett	ne
 80005b0:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 80005b4:	4608      	moveq	r0, r1
 80005b6:	f091 0f00 	teqne	r1, #0
 80005ba:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 80005be:	d014      	beq.n	80005ea <__aeabi_fmul+0x15e>
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d101      	bne.n	80005ca <__aeabi_fmul+0x13e>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	d10f      	bne.n	80005ea <__aeabi_fmul+0x15e>
 80005ca:	ea93 0f0c 	teq	r3, ip
 80005ce:	d103      	bne.n	80005d8 <__aeabi_fmul+0x14c>
 80005d0:	024b      	lsls	r3, r1, #9
 80005d2:	bf18      	it	ne
 80005d4:	4608      	movne	r0, r1
 80005d6:	d108      	bne.n	80005ea <__aeabi_fmul+0x15e>
 80005d8:	ea80 0001 	eor.w	r0, r0, r1
 80005dc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80005e0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80005e4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80005e8:	4770      	bx	lr
 80005ea:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80005ee:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80005f2:	4770      	bx	lr

080005f4 <__aeabi_fdiv>:
 80005f4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005f8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80005fc:	bf1e      	ittt	ne
 80005fe:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000602:	ea92 0f0c 	teqne	r2, ip
 8000606:	ea93 0f0c 	teqne	r3, ip
 800060a:	d069      	beq.n	80006e0 <__aeabi_fdiv+0xec>
 800060c:	eba2 0203 	sub.w	r2, r2, r3
 8000610:	ea80 0c01 	eor.w	ip, r0, r1
 8000614:	0249      	lsls	r1, r1, #9
 8000616:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800061a:	d037      	beq.n	800068c <__aeabi_fdiv+0x98>
 800061c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000620:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000624:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000628:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800062c:	428b      	cmp	r3, r1
 800062e:	bf38      	it	cc
 8000630:	005b      	lslcc	r3, r3, #1
 8000632:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000636:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800063a:	428b      	cmp	r3, r1
 800063c:	bf24      	itt	cs
 800063e:	1a5b      	subcs	r3, r3, r1
 8000640:	ea40 000c 	orrcs.w	r0, r0, ip
 8000644:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000648:	bf24      	itt	cs
 800064a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800064e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000652:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000656:	bf24      	itt	cs
 8000658:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800065c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000660:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000664:	bf24      	itt	cs
 8000666:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800066a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800066e:	011b      	lsls	r3, r3, #4
 8000670:	bf18      	it	ne
 8000672:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000676:	d1e0      	bne.n	800063a <__aeabi_fdiv+0x46>
 8000678:	2afd      	cmp	r2, #253	@ 0xfd
 800067a:	f63f af50 	bhi.w	800051e <__aeabi_fmul+0x92>
 800067e:	428b      	cmp	r3, r1
 8000680:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000684:	bf08      	it	eq
 8000686:	f020 0001 	biceq.w	r0, r0, #1
 800068a:	4770      	bx	lr
 800068c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000690:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000694:	327f      	adds	r2, #127	@ 0x7f
 8000696:	bfc2      	ittt	gt
 8000698:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800069c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80006a0:	4770      	bxgt	lr
 80006a2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80006a6:	f04f 0300 	mov.w	r3, #0
 80006aa:	3a01      	subs	r2, #1
 80006ac:	e737      	b.n	800051e <__aeabi_fmul+0x92>
 80006ae:	f092 0f00 	teq	r2, #0
 80006b2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80006b6:	bf02      	ittt	eq
 80006b8:	0040      	lsleq	r0, r0, #1
 80006ba:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80006be:	3a01      	subeq	r2, #1
 80006c0:	d0f9      	beq.n	80006b6 <__aeabi_fdiv+0xc2>
 80006c2:	ea40 000c 	orr.w	r0, r0, ip
 80006c6:	f093 0f00 	teq	r3, #0
 80006ca:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80006ce:	bf02      	ittt	eq
 80006d0:	0049      	lsleq	r1, r1, #1
 80006d2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80006d6:	3b01      	subeq	r3, #1
 80006d8:	d0f9      	beq.n	80006ce <__aeabi_fdiv+0xda>
 80006da:	ea41 010c 	orr.w	r1, r1, ip
 80006de:	e795      	b.n	800060c <__aeabi_fdiv+0x18>
 80006e0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80006e4:	ea92 0f0c 	teq	r2, ip
 80006e8:	d108      	bne.n	80006fc <__aeabi_fdiv+0x108>
 80006ea:	0242      	lsls	r2, r0, #9
 80006ec:	f47f af7d 	bne.w	80005ea <__aeabi_fmul+0x15e>
 80006f0:	ea93 0f0c 	teq	r3, ip
 80006f4:	f47f af70 	bne.w	80005d8 <__aeabi_fmul+0x14c>
 80006f8:	4608      	mov	r0, r1
 80006fa:	e776      	b.n	80005ea <__aeabi_fmul+0x15e>
 80006fc:	ea93 0f0c 	teq	r3, ip
 8000700:	d104      	bne.n	800070c <__aeabi_fdiv+0x118>
 8000702:	024b      	lsls	r3, r1, #9
 8000704:	f43f af4c 	beq.w	80005a0 <__aeabi_fmul+0x114>
 8000708:	4608      	mov	r0, r1
 800070a:	e76e      	b.n	80005ea <__aeabi_fmul+0x15e>
 800070c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000710:	bf18      	it	ne
 8000712:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000716:	d1ca      	bne.n	80006ae <__aeabi_fdiv+0xba>
 8000718:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 800071c:	f47f af5c 	bne.w	80005d8 <__aeabi_fmul+0x14c>
 8000720:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000724:	f47f af3c 	bne.w	80005a0 <__aeabi_fmul+0x114>
 8000728:	e75f      	b.n	80005ea <__aeabi_fmul+0x15e>
 800072a:	bf00      	nop

0800072c <__aeabi_f2uiz>:
 800072c:	0042      	lsls	r2, r0, #1
 800072e:	d20e      	bcs.n	800074e <__aeabi_f2uiz+0x22>
 8000730:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000734:	d30b      	bcc.n	800074e <__aeabi_f2uiz+0x22>
 8000736:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800073a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800073e:	d409      	bmi.n	8000754 <__aeabi_f2uiz+0x28>
 8000740:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000744:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000748:	fa23 f002 	lsr.w	r0, r3, r2
 800074c:	4770      	bx	lr
 800074e:	f04f 0000 	mov.w	r0, #0
 8000752:	4770      	bx	lr
 8000754:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000758:	d101      	bne.n	800075e <__aeabi_f2uiz+0x32>
 800075a:	0242      	lsls	r2, r0, #9
 800075c:	d102      	bne.n	8000764 <__aeabi_f2uiz+0x38>
 800075e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000762:	4770      	bx	lr
 8000764:	f04f 0000 	mov.w	r0, #0
 8000768:	4770      	bx	lr
 800076a:	bf00      	nop

0800076c <DelayMs>:

void SwDelayMs(uint32_t ms);

uint32_t DWT_Init(void);

static inline void DelayMs(volatile uint32_t ms) {
 800076c:	b480      	push	{r7}
 800076e:	b085      	sub	sp, #20
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 8000774:	4b0e      	ldr	r3, [pc, #56]	@ (80007b0 <DelayMs+0x44>)
 8000776:	685b      	ldr	r3, [r3, #4]
 8000778:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 800077a:	4b0e      	ldr	r3, [pc, #56]	@ (80007b4 <DelayMs+0x48>)
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	4a0e      	ldr	r2, [pc, #56]	@ (80007b8 <DelayMs+0x4c>)
 8000780:	fba2 2303 	umull	r2, r3, r2, r3
 8000784:	099b      	lsrs	r3, r3, #6
 8000786:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	68ba      	ldr	r2, [r7, #8]
 800078c:	fb02 f303 	mul.w	r3, r2, r3
 8000790:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 8000792:	bf00      	nop
 8000794:	4b06      	ldr	r3, [pc, #24]	@ (80007b0 <DelayMs+0x44>)
 8000796:	685a      	ldr	r2, [r3, #4]
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	1ad2      	subs	r2, r2, r3
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	429a      	cmp	r2, r3
 80007a0:	d3f8      	bcc.n	8000794 <DelayMs+0x28>
}
 80007a2:	bf00      	nop
 80007a4:	bf00      	nop
 80007a6:	3714      	adds	r7, #20
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bc80      	pop	{r7}
 80007ac:	4770      	bx	lr
 80007ae:	bf00      	nop
 80007b0:	e0001000 	.word	0xe0001000
 80007b4:	20000000 	.word	0x20000000
 80007b8:	10624dd3 	.word	0x10624dd3

080007bc <BH1750_WriteCommand>:
// ============================================================================
// Function: BH1750_WriteCommand
// Purpose : Sends one 8-bit command to BH1750 (datasheet: one command per STOP)
// ============================================================================
void BH1750_WriteCommand(uint8_t command)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b082      	sub	sp, #8
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	4603      	mov	r3, r0
 80007c4:	71fb      	strb	r3, [r7, #7]
    I2CStart();                             // Generate START condition on I2C bus
 80007c6:	f000 f8b7 	bl	8000938 <I2CStart>
    I2CSendSlaveAddr(BH1750_ADDR_WRITE);    // Send BH1750 slave address (0x46 → write)
 80007ca:	2046      	movs	r0, #70	@ 0x46
 80007cc:	f000 f8e0 	bl	8000990 <I2CSendSlaveAddr>
    I2CSendData(command);                   // Send the instruction byte (ex. 0x10)
 80007d0:	79fb      	ldrb	r3, [r7, #7]
 80007d2:	4618      	mov	r0, r3
 80007d4:	f000 f8f6 	bl	80009c4 <I2CSendData>
    I2CStop();                              // Generate STOP condition (BH1750 requires STOP after every opcode)
 80007d8:	f000 f8c4 	bl	8000964 <I2CStop>
}
 80007dc:	bf00      	nop
 80007de:	3708      	adds	r7, #8
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}

080007e4 <BH1750_Init>:
// Function: BH1750_Init
// Purpose : Properly initialize BH1750 according to datasheet state machine:
//           Power On → Reset → Measurement Mode → Wait 180ms
// ============================================================================
void BH1750_Init(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
	DelayMs(5);                            // Ensure DVI reset section >1µs (datasheet timing requirement)
 80007e8:	2005      	movs	r0, #5
 80007ea:	f7ff ffbf 	bl	800076c <DelayMs>
    BH1750_WriteCommand(BH1750_POWER_ON);   // 0x01 → Put sensor in 'waiting for measurement' mode
 80007ee:	2001      	movs	r0, #1
 80007f0:	f7ff ffe4 	bl	80007bc <BH1750_WriteCommand>
    DelayMs(10);                           // Small delay after power on
 80007f4:	200a      	movs	r0, #10
 80007f6:	f7ff ffb9 	bl	800076c <DelayMs>
    BH1750_WriteCommand(BH1750_RESET);      // 0x07 → Clear internal data registers
 80007fa:	2007      	movs	r0, #7
 80007fc:	f7ff ffde 	bl	80007bc <BH1750_WriteCommand>
    DelayMs(10);                           // Reset must be followed by delay
 8000800:	200a      	movs	r0, #10
 8000802:	f7ff ffb3 	bl	800076c <DelayMs>
    BH1750_WriteCommand(BH1750_CONT_HR_MODE); // 0x10 → Continuous high-resolution mode (1 lux resolution)
 8000806:	2010      	movs	r0, #16
 8000808:	f7ff ffd8 	bl	80007bc <BH1750_WriteCommand>
    DelayMs(180);                           // Wait for first measurement (max 180ms per datasheet)
 800080c:	20b4      	movs	r0, #180	@ 0xb4
 800080e:	f7ff ffad 	bl	800076c <DelayMs>
}
 8000812:	bf00      	nop
 8000814:	bd80      	pop	{r7, pc}
	...

08000818 <BH1750_ReadLux>:
//   STOP
//
// Returned value = raw / 1.2   (datasheet formula)
// ============================================================================
uint16_t BH1750_ReadLux(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b082      	sub	sp, #8
 800081c:	af00      	add	r7, sp, #0
    uint8_t highByte;                       // MSB of measurement
    uint8_t lowByte;                        // LSB of measurement
    uint16_t raw;                           // Combined 16-bit raw ADC value

    DelayMs(180);                          // Wait for BH1750 to finish measurement (120–180ms)
 800081e:	20b4      	movs	r0, #180	@ 0xb4
 8000820:	f7ff ffa4 	bl	800076c <DelayMs>
    I2CStart();                             // Send START condition
 8000824:	f000 f888 	bl	8000938 <I2CStart>
    I2CSendSlaveAddr(BH1750_ADDR_READ);     // Send BH1750 read address (0x47)
 8000828:	2047      	movs	r0, #71	@ 0x47
 800082a:	f000 f8b1 	bl	8000990 <I2CSendSlaveAddr>
    highByte = I2CRecvDataAck();            // Read high byte, master sends ACK to continue
 800082e:	f000 f8e7 	bl	8000a00 <I2CRecvDataAck>
 8000832:	4603      	mov	r3, r0
 8000834:	71fb      	strb	r3, [r7, #7]
    lowByte  = I2CRecvDataNAck();           // Read low byte, master sends NACK (end of read)
 8000836:	f000 f8fb 	bl	8000a30 <I2CRecvDataNAck>
 800083a:	4603      	mov	r3, r0
 800083c:	71bb      	strb	r3, [r7, #6]
    I2CStop();                              // Send STOP condition
 800083e:	f000 f891 	bl	8000964 <I2CStop>
    raw = (highByte << 8) | lowByte;        // Combine MSB + LSB → 16-bit raw measurement
 8000842:	79fb      	ldrb	r3, [r7, #7]
 8000844:	b21b      	sxth	r3, r3
 8000846:	021b      	lsls	r3, r3, #8
 8000848:	b21a      	sxth	r2, r3
 800084a:	79bb      	ldrb	r3, [r7, #6]
 800084c:	b21b      	sxth	r3, r3
 800084e:	4313      	orrs	r3, r2
 8000850:	b21b      	sxth	r3, r3
 8000852:	80bb      	strh	r3, [r7, #4]
    float lux = (float)raw / 1.2f;          // Convert raw value to lux (datasheet: lux = raw / 1.2)
 8000854:	88bb      	ldrh	r3, [r7, #4]
 8000856:	4618      	mov	r0, r3
 8000858:	f7ff fdc0 	bl	80003dc <__aeabi_ui2f>
 800085c:	4603      	mov	r3, r0
 800085e:	4907      	ldr	r1, [pc, #28]	@ (800087c <BH1750_ReadLux+0x64>)
 8000860:	4618      	mov	r0, r3
 8000862:	f7ff fec7 	bl	80005f4 <__aeabi_fdiv>
 8000866:	4603      	mov	r3, r0
 8000868:	603b      	str	r3, [r7, #0]
    return (uint16_t)lux;                   // Return rounded lux value as integer
 800086a:	6838      	ldr	r0, [r7, #0]
 800086c:	f7ff ff5e 	bl	800072c <__aeabi_f2uiz>
 8000870:	4603      	mov	r3, r0
 8000872:	b29b      	uxth	r3, r3
}
 8000874:	4618      	mov	r0, r3
 8000876:	3708      	adds	r7, #8
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}
 800087c:	3f99999a 	.word	0x3f99999a

08000880 <I2CInit>:
 *      Author: admin
 */

#include "i2c.h"

void I2CInit(void) {
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0
	// gpio config
	// enable gpio b clock
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 8000884:	4b29      	ldr	r3, [pc, #164]	@ (800092c <I2CInit+0xac>)
 8000886:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000888:	4a28      	ldr	r2, [pc, #160]	@ (800092c <I2CInit+0xac>)
 800088a:	f043 0302 	orr.w	r3, r3, #2
 800088e:	6313      	str	r3, [r2, #48]	@ 0x30
	// set mode as alt fn (10)
	GPIOB->MODER |= BV(2*6+1) | BV(2*7+1);
 8000890:	4b27      	ldr	r3, [pc, #156]	@ (8000930 <I2CInit+0xb0>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	4a26      	ldr	r2, [pc, #152]	@ (8000930 <I2CInit+0xb0>)
 8000896:	f443 4320 	orr.w	r3, r3, #40960	@ 0xa000
 800089a:	6013      	str	r3, [r2, #0]
	GPIOB->MODER &= ~(BV(2*6) | BV(2*7));
 800089c:	4b24      	ldr	r3, [pc, #144]	@ (8000930 <I2CInit+0xb0>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	4a23      	ldr	r2, [pc, #140]	@ (8000930 <I2CInit+0xb0>)
 80008a2:	f423 43a0 	bic.w	r3, r3, #20480	@ 0x5000
 80008a6:	6013      	str	r3, [r2, #0]
	// set alt fn to AF4 (i2c)
	GPIOB->AFR[0] = (4 << (4*6)) | (4 << (4*7));
 80008a8:	4b21      	ldr	r3, [pc, #132]	@ (8000930 <I2CInit+0xb0>)
 80008aa:	f04f 4288 	mov.w	r2, #1140850688	@ 0x44000000
 80008ae:	621a      	str	r2, [r3, #32]
	// no pull up & pull down regr
	GPIOB->PUPDR &= ~(BV(2*6+1) | BV(2*7+1) | BV(2*6) | BV(2*7));
 80008b0:	4b1f      	ldr	r3, [pc, #124]	@ (8000930 <I2CInit+0xb0>)
 80008b2:	68db      	ldr	r3, [r3, #12]
 80008b4:	4a1e      	ldr	r2, [pc, #120]	@ (8000930 <I2CInit+0xb0>)
 80008b6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80008ba:	60d3      	str	r3, [r2, #12]
	// Enable open-drain for PB6 & PB7
	GPIOB->OTYPER |= BV(6) | BV(7);
 80008bc:	4b1c      	ldr	r3, [pc, #112]	@ (8000930 <I2CInit+0xb0>)
 80008be:	685b      	ldr	r3, [r3, #4]
 80008c0:	4a1b      	ldr	r2, [pc, #108]	@ (8000930 <I2CInit+0xb0>)
 80008c2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80008c6:	6053      	str	r3, [r2, #4]

	// i2c config
	// enable i2c peri clock
	RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 80008c8:	4b18      	ldr	r3, [pc, #96]	@ (800092c <I2CInit+0xac>)
 80008ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008cc:	4a17      	ldr	r2, [pc, #92]	@ (800092c <I2CInit+0xac>)
 80008ce:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80008d2:	6413      	str	r3, [r2, #64]	@ 0x40
	// i2c sw reset
	I2C1->CR1 |= I2C_CR1_SWRST;
 80008d4:	4b17      	ldr	r3, [pc, #92]	@ (8000934 <I2CInit+0xb4>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	4a16      	ldr	r2, [pc, #88]	@ (8000934 <I2CInit+0xb4>)
 80008da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80008de:	6013      	str	r3, [r2, #0]
	I2C1->CR1 = 0;				// clear all CR1 bits
 80008e0:	4b14      	ldr	r3, [pc, #80]	@ (8000934 <I2CInit+0xb4>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	601a      	str	r2, [r3, #0]
	// peri clock -- CR2 = 16MHz
	I2C1->CR2 |= 16 << I2C_CR2_FREQ_Pos;
 80008e6:	4b13      	ldr	r3, [pc, #76]	@ (8000934 <I2CInit+0xb4>)
 80008e8:	685b      	ldr	r3, [r3, #4]
 80008ea:	4a12      	ldr	r2, [pc, #72]	@ (8000934 <I2CInit+0xb4>)
 80008ec:	f043 0310 	orr.w	r3, r3, #16
 80008f0:	6053      	str	r3, [r2, #4]
	// set i2c clock -- CCR = 80 (Std mode=100KHz)
	I2C1->CCR = 80;
 80008f2:	4b10      	ldr	r3, [pc, #64]	@ (8000934 <I2CInit+0xb4>)
 80008f4:	2250      	movs	r2, #80	@ 0x50
 80008f6:	61da      	str	r2, [r3, #28]
	I2C1->CCR &= ~I2C_CCR_FS;	// standard mode (default)
 80008f8:	4b0e      	ldr	r3, [pc, #56]	@ (8000934 <I2CInit+0xb4>)
 80008fa:	69db      	ldr	r3, [r3, #28]
 80008fc:	4a0d      	ldr	r2, [pc, #52]	@ (8000934 <I2CInit+0xb4>)
 80008fe:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000902:	61d3      	str	r3, [r2, #28]
	// set Trise -- TRISE = 17
	I2C1->TRISE = 17;
 8000904:	4b0b      	ldr	r3, [pc, #44]	@ (8000934 <I2CInit+0xb4>)
 8000906:	2211      	movs	r2, #17
 8000908:	621a      	str	r2, [r3, #32]
	// enable ack
	I2C1->CR1 |= I2C_CR1_ACK;
 800090a:	4b0a      	ldr	r3, [pc, #40]	@ (8000934 <I2CInit+0xb4>)
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	4a09      	ldr	r2, [pc, #36]	@ (8000934 <I2CInit+0xb4>)
 8000910:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000914:	6013      	str	r3, [r2, #0]
	// enable i2c peri
	I2C1->CR1 |= I2C_CR1_PE;
 8000916:	4b07      	ldr	r3, [pc, #28]	@ (8000934 <I2CInit+0xb4>)
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	4a06      	ldr	r2, [pc, #24]	@ (8000934 <I2CInit+0xb4>)
 800091c:	f043 0301 	orr.w	r3, r3, #1
 8000920:	6013      	str	r3, [r2, #0]
}
 8000922:	bf00      	nop
 8000924:	46bd      	mov	sp, r7
 8000926:	bc80      	pop	{r7}
 8000928:	4770      	bx	lr
 800092a:	bf00      	nop
 800092c:	40023800 	.word	0x40023800
 8000930:	40020400 	.word	0x40020400
 8000934:	40005400 	.word	0x40005400

08000938 <I2CStart>:

void I2CStart(void) {
 8000938:	b480      	push	{r7}
 800093a:	af00      	add	r7, sp, #0
	// send start bit
	I2C1->CR1 |= I2C_CR1_START;
 800093c:	4b08      	ldr	r3, [pc, #32]	@ (8000960 <I2CStart+0x28>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	4a07      	ldr	r2, [pc, #28]	@ (8000960 <I2CStart+0x28>)
 8000942:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000946:	6013      	str	r3, [r2, #0]
	// wait for start bit sent on bus
	while(!(I2C1->SR1 & I2C_SR1_SB));	// while((I2C1->SR1 & I2C_SR1_SB) == 0);
 8000948:	bf00      	nop
 800094a:	4b05      	ldr	r3, [pc, #20]	@ (8000960 <I2CStart+0x28>)
 800094c:	695b      	ldr	r3, [r3, #20]
 800094e:	f003 0301 	and.w	r3, r3, #1
 8000952:	2b00      	cmp	r3, #0
 8000954:	d0f9      	beq.n	800094a <I2CStart+0x12>
}
 8000956:	bf00      	nop
 8000958:	bf00      	nop
 800095a:	46bd      	mov	sp, r7
 800095c:	bc80      	pop	{r7}
 800095e:	4770      	bx	lr
 8000960:	40005400 	.word	0x40005400

08000964 <I2CStop>:

void I2CRepeatStart(void) {
	I2CStart();
}

void I2CStop(void) {
 8000964:	b480      	push	{r7}
 8000966:	af00      	add	r7, sp, #0
	// send stop bit
	I2C1->CR1 |= I2C_CR1_STOP;
 8000968:	4b08      	ldr	r3, [pc, #32]	@ (800098c <I2CStop+0x28>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	4a07      	ldr	r2, [pc, #28]	@ (800098c <I2CStop+0x28>)
 800096e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000972:	6013      	str	r3, [r2, #0]
	// wait for stop bit sent on bus
	while(I2C1->SR2 & I2C_SR2_BUSY);		// while((I2C1->SR2 & I2C_SR2_BUSY) != 0);
 8000974:	bf00      	nop
 8000976:	4b05      	ldr	r3, [pc, #20]	@ (800098c <I2CStop+0x28>)
 8000978:	699b      	ldr	r3, [r3, #24]
 800097a:	f003 0302 	and.w	r3, r3, #2
 800097e:	2b00      	cmp	r3, #0
 8000980:	d1f9      	bne.n	8000976 <I2CStop+0x12>
}
 8000982:	bf00      	nop
 8000984:	bf00      	nop
 8000986:	46bd      	mov	sp, r7
 8000988:	bc80      	pop	{r7}
 800098a:	4770      	bx	lr
 800098c:	40005400 	.word	0x40005400

08000990 <I2CSendSlaveAddr>:

void I2CSendSlaveAddr(uint8_t addr) {
 8000990:	b480      	push	{r7}
 8000992:	b083      	sub	sp, #12
 8000994:	af00      	add	r7, sp, #0
 8000996:	4603      	mov	r3, r0
 8000998:	71fb      	strb	r3, [r7, #7]
	// write slave addr in DR
	I2C1->DR = addr;
 800099a:	4a09      	ldr	r2, [pc, #36]	@ (80009c0 <I2CSendSlaveAddr+0x30>)
 800099c:	79fb      	ldrb	r3, [r7, #7]
 800099e:	6113      	str	r3, [r2, #16]
	// wait until slave addr is sent
	while(!(I2C1->SR1 & I2C_SR1_ADDR));
 80009a0:	bf00      	nop
 80009a2:	4b07      	ldr	r3, [pc, #28]	@ (80009c0 <I2CSendSlaveAddr+0x30>)
 80009a4:	695b      	ldr	r3, [r3, #20]
 80009a6:	f003 0302 	and.w	r3, r3, #2
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d0f9      	beq.n	80009a2 <I2CSendSlaveAddr+0x12>
	// read status regrs to clear acks
	(void)I2C1->SR1;
 80009ae:	4b04      	ldr	r3, [pc, #16]	@ (80009c0 <I2CSendSlaveAddr+0x30>)
 80009b0:	695b      	ldr	r3, [r3, #20]
	(void)I2C1->SR2;
 80009b2:	4b03      	ldr	r3, [pc, #12]	@ (80009c0 <I2CSendSlaveAddr+0x30>)
 80009b4:	699b      	ldr	r3, [r3, #24]
}
 80009b6:	bf00      	nop
 80009b8:	370c      	adds	r7, #12
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bc80      	pop	{r7}
 80009be:	4770      	bx	lr
 80009c0:	40005400 	.word	0x40005400

080009c4 <I2CSendData>:

void I2CSendData(uint8_t data) {
 80009c4:	b480      	push	{r7}
 80009c6:	b083      	sub	sp, #12
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	4603      	mov	r3, r0
 80009cc:	71fb      	strb	r3, [r7, #7]
	// wait until data is sent
	while(!(I2C1->SR1 & I2C_SR1_TXE));
 80009ce:	bf00      	nop
 80009d0:	4b0a      	ldr	r3, [pc, #40]	@ (80009fc <I2CSendData+0x38>)
 80009d2:	695b      	ldr	r3, [r3, #20]
 80009d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d0f9      	beq.n	80009d0 <I2CSendData+0xc>
	// write data in DR
	I2C1->DR = data;
 80009dc:	4a07      	ldr	r2, [pc, #28]	@ (80009fc <I2CSendData+0x38>)
 80009de:	79fb      	ldrb	r3, [r7, #7]
 80009e0:	6113      	str	r3, [r2, #16]
	// poll for BTF is transferred
    while (!(I2C1->SR1 & I2C_SR1_BTF));
 80009e2:	bf00      	nop
 80009e4:	4b05      	ldr	r3, [pc, #20]	@ (80009fc <I2CSendData+0x38>)
 80009e6:	695b      	ldr	r3, [r3, #20]
 80009e8:	f003 0304 	and.w	r3, r3, #4
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d0f9      	beq.n	80009e4 <I2CSendData+0x20>
}
 80009f0:	bf00      	nop
 80009f2:	bf00      	nop
 80009f4:	370c      	adds	r7, #12
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bc80      	pop	{r7}
 80009fa:	4770      	bx	lr
 80009fc:	40005400 	.word	0x40005400

08000a00 <I2CRecvDataAck>:

uint8_t I2CRecvDataAck(void) {
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
	// send ack for next byte read
	I2C1->CR1 |= I2C_CR1_ACK | I2C_CR1_POS;
 8000a04:	4b09      	ldr	r3, [pc, #36]	@ (8000a2c <I2CRecvDataAck+0x2c>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	4a08      	ldr	r2, [pc, #32]	@ (8000a2c <I2CRecvDataAck+0x2c>)
 8000a0a:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 8000a0e:	6013      	str	r3, [r2, #0]
	// wait until data is received
	while(!(I2C1->SR1 & I2C_SR1_RXNE));
 8000a10:	bf00      	nop
 8000a12:	4b06      	ldr	r3, [pc, #24]	@ (8000a2c <I2CRecvDataAck+0x2c>)
 8000a14:	695b      	ldr	r3, [r3, #20]
 8000a16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d0f9      	beq.n	8000a12 <I2CRecvDataAck+0x12>
	// collect received data and return it
	return I2C1->DR;
 8000a1e:	4b03      	ldr	r3, [pc, #12]	@ (8000a2c <I2CRecvDataAck+0x2c>)
 8000a20:	691b      	ldr	r3, [r3, #16]
 8000a22:	b2db      	uxtb	r3, r3
}
 8000a24:	4618      	mov	r0, r3
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bc80      	pop	{r7}
 8000a2a:	4770      	bx	lr
 8000a2c:	40005400 	.word	0x40005400

08000a30 <I2CRecvDataNAck>:

uint8_t I2CRecvDataNAck(void) {
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0
	// send no ack for next byte read
	I2C1->CR1 &= ~(I2C_CR1_ACK | I2C_CR1_POS);
 8000a34:	4b09      	ldr	r3, [pc, #36]	@ (8000a5c <I2CRecvDataNAck+0x2c>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	4a08      	ldr	r2, [pc, #32]	@ (8000a5c <I2CRecvDataNAck+0x2c>)
 8000a3a:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8000a3e:	6013      	str	r3, [r2, #0]
	// wait until data is received
	while(!(I2C1->SR1 & I2C_SR1_RXNE));
 8000a40:	bf00      	nop
 8000a42:	4b06      	ldr	r3, [pc, #24]	@ (8000a5c <I2CRecvDataNAck+0x2c>)
 8000a44:	695b      	ldr	r3, [r3, #20]
 8000a46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d0f9      	beq.n	8000a42 <I2CRecvDataNAck+0x12>
	// collect received data and return it
	return I2C1->DR;
 8000a4e:	4b03      	ldr	r3, [pc, #12]	@ (8000a5c <I2CRecvDataNAck+0x2c>)
 8000a50:	691b      	ldr	r3, [r3, #16]
 8000a52:	b2db      	uxtb	r3, r3
}
 8000a54:	4618      	mov	r0, r3
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bc80      	pop	{r7}
 8000a5a:	4770      	bx	lr
 8000a5c:	40005400 	.word	0x40005400

08000a60 <DelayMs>:
static inline void DelayMs(volatile uint32_t ms) {
 8000a60:	b480      	push	{r7}
 8000a62:	b085      	sub	sp, #20
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 8000a68:	4b0e      	ldr	r3, [pc, #56]	@ (8000aa4 <DelayMs+0x44>)
 8000a6a:	685b      	ldr	r3, [r3, #4]
 8000a6c:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 8000a6e:	4b0e      	ldr	r3, [pc, #56]	@ (8000aa8 <DelayMs+0x48>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	4a0e      	ldr	r2, [pc, #56]	@ (8000aac <DelayMs+0x4c>)
 8000a74:	fba2 2303 	umull	r2, r3, r2, r3
 8000a78:	099b      	lsrs	r3, r3, #6
 8000a7a:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	68ba      	ldr	r2, [r7, #8]
 8000a80:	fb02 f303 	mul.w	r3, r2, r3
 8000a84:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 8000a86:	bf00      	nop
 8000a88:	4b06      	ldr	r3, [pc, #24]	@ (8000aa4 <DelayMs+0x44>)
 8000a8a:	685a      	ldr	r2, [r3, #4]
 8000a8c:	68fb      	ldr	r3, [r7, #12]
 8000a8e:	1ad2      	subs	r2, r2, r3
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	429a      	cmp	r2, r3
 8000a94:	d3f8      	bcc.n	8000a88 <DelayMs+0x28>
}
 8000a96:	bf00      	nop
 8000a98:	bf00      	nop
 8000a9a:	3714      	adds	r7, #20
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bc80      	pop	{r7}
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop
 8000aa4:	e0001000 	.word	0xe0001000
 8000aa8:	20000000 	.word	0x20000000
 8000aac:	10624dd3 	.word	0x10624dd3

08000ab0 <main>:
#define GREENHOUSE_LUX_THRESHOLD 15000U // 15,000 lux (Vegetative growth threshold)

char msg[80];

int main(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b084      	sub	sp, #16
 8000ab4:	af02      	add	r7, sp, #8
	TimerPwmInit();
 8000ab6:	f000 f8c1 	bl	8000c3c <TimerPwmInit>
    UartInit(115200);    // Initialize UART2 @ 115200 baud
 8000aba:	f44f 30e1 	mov.w	r0, #115200	@ 0x1c200
 8000abe:	f000 f92d 	bl	8000d1c <UartInit>
    UartPuts("Greenhouse Controller Active.\r\n");
 8000ac2:	4822      	ldr	r0, [pc, #136]	@ (8000b4c <main+0x9c>)
 8000ac4:	f000 f9ae 	bl	8000e24 <UartPuts>
    I2CInit();           // Initialize I2C1 (PB6=SCL, PB7=SDA)
 8000ac8:	f7ff feda 	bl	8000880 <I2CInit>
    BH1750_Init();       // Power ON - Reset - H-Resolution Mode
 8000acc:	f7ff fe8a 	bl	80007e4 <BH1750_Init>
//        UartPuts(msg);                      // Send status to UART
//        DelayMs(1000);                      // Check every 1 second
//    }
     while (1)
     {
        uint16_t lux = BH1750_ReadLux();
 8000ad0:	f7ff fea2 	bl	8000818 <BH1750_ReadLux>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	80bb      	strh	r3, [r7, #4]
        uint8_t duty;

        if (lux < 2000)       duty = 90;
 8000ad8:	88bb      	ldrh	r3, [r7, #4]
 8000ada:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000ade:	d202      	bcs.n	8000ae6 <main+0x36>
 8000ae0:	235a      	movs	r3, #90	@ 0x5a
 8000ae2:	71fb      	strb	r3, [r7, #7]
 8000ae4:	e019      	b.n	8000b1a <main+0x6a>
        else if (lux < 5000)  duty = 70;
 8000ae6:	88bb      	ldrh	r3, [r7, #4]
 8000ae8:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000aec:	4293      	cmp	r3, r2
 8000aee:	d802      	bhi.n	8000af6 <main+0x46>
 8000af0:	2346      	movs	r3, #70	@ 0x46
 8000af2:	71fb      	strb	r3, [r7, #7]
 8000af4:	e011      	b.n	8000b1a <main+0x6a>
        else if (lux < 10000) duty = 40;
 8000af6:	88bb      	ldrh	r3, [r7, #4]
 8000af8:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000afc:	4293      	cmp	r3, r2
 8000afe:	d802      	bhi.n	8000b06 <main+0x56>
 8000b00:	2328      	movs	r3, #40	@ 0x28
 8000b02:	71fb      	strb	r3, [r7, #7]
 8000b04:	e009      	b.n	8000b1a <main+0x6a>
        else if (lux < 15000) duty = 20;
 8000b06:	88bb      	ldrh	r3, [r7, #4]
 8000b08:	f643 2297 	movw	r2, #14999	@ 0x3a97
 8000b0c:	4293      	cmp	r3, r2
 8000b0e:	d802      	bhi.n	8000b16 <main+0x66>
 8000b10:	2314      	movs	r3, #20
 8000b12:	71fb      	strb	r3, [r7, #7]
 8000b14:	e001      	b.n	8000b1a <main+0x6a>
        else                  duty = 0;
 8000b16:	2300      	movs	r3, #0
 8000b18:	71fb      	strb	r3, [r7, #7]

        TIM8->CCR1 = duty;
 8000b1a:	4a0d      	ldr	r2, [pc, #52]	@ (8000b50 <main+0xa0>)
 8000b1c:	79fb      	ldrb	r3, [r7, #7]
 8000b1e:	6353      	str	r3, [r2, #52]	@ 0x34

        sprintf(msg,
 8000b20:	88ba      	ldrh	r2, [r7, #4]
 8000b22:	79f9      	ldrb	r1, [r7, #7]
 8000b24:	79fb      	ldrb	r3, [r7, #7]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d001      	beq.n	8000b2e <main+0x7e>
 8000b2a:	4b0a      	ldr	r3, [pc, #40]	@ (8000b54 <main+0xa4>)
 8000b2c:	e000      	b.n	8000b30 <main+0x80>
 8000b2e:	4b0a      	ldr	r3, [pc, #40]	@ (8000b58 <main+0xa8>)
 8000b30:	9300      	str	r3, [sp, #0]
 8000b32:	460b      	mov	r3, r1
 8000b34:	4909      	ldr	r1, [pc, #36]	@ (8000b5c <main+0xac>)
 8000b36:	480a      	ldr	r0, [pc, #40]	@ (8000b60 <main+0xb0>)
 8000b38:	f000 f9ba 	bl	8000eb0 <siprintf>
                "Lux=%u | PWM=%u%% | Grow Light %s\r\n",
                lux,
                duty,
                (duty > 0) ? "ON" : "OFF");

        UartPuts(msg);
 8000b3c:	4808      	ldr	r0, [pc, #32]	@ (8000b60 <main+0xb0>)
 8000b3e:	f000 f971 	bl	8000e24 <UartPuts>
        DelayMs(1000);
 8000b42:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000b46:	f7ff ff8b 	bl	8000a60 <DelayMs>
     {
 8000b4a:	e7c1      	b.n	8000ad0 <main+0x20>
 8000b4c:	080017f8 	.word	0x080017f8
 8000b50:	40010400 	.word	0x40010400
 8000b54:	08001818 	.word	0x08001818
 8000b58:	0800181c 	.word	0x0800181c
 8000b5c:	08001820 	.word	0x08001820
 8000b60:	20000070 	.word	0x20000070

08000b64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b086      	sub	sp, #24
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b6c:	4a14      	ldr	r2, [pc, #80]	@ (8000bc0 <_sbrk+0x5c>)
 8000b6e:	4b15      	ldr	r3, [pc, #84]	@ (8000bc4 <_sbrk+0x60>)
 8000b70:	1ad3      	subs	r3, r2, r3
 8000b72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b74:	697b      	ldr	r3, [r7, #20]
 8000b76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b78:	4b13      	ldr	r3, [pc, #76]	@ (8000bc8 <_sbrk+0x64>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d102      	bne.n	8000b86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b80:	4b11      	ldr	r3, [pc, #68]	@ (8000bc8 <_sbrk+0x64>)
 8000b82:	4a12      	ldr	r2, [pc, #72]	@ (8000bcc <_sbrk+0x68>)
 8000b84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b86:	4b10      	ldr	r3, [pc, #64]	@ (8000bc8 <_sbrk+0x64>)
 8000b88:	681a      	ldr	r2, [r3, #0]
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	4413      	add	r3, r2
 8000b8e:	693a      	ldr	r2, [r7, #16]
 8000b90:	429a      	cmp	r2, r3
 8000b92:	d207      	bcs.n	8000ba4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b94:	f000 f9ae 	bl	8000ef4 <__errno>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	220c      	movs	r2, #12
 8000b9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b9e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ba2:	e009      	b.n	8000bb8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ba4:	4b08      	ldr	r3, [pc, #32]	@ (8000bc8 <_sbrk+0x64>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000baa:	4b07      	ldr	r3, [pc, #28]	@ (8000bc8 <_sbrk+0x64>)
 8000bac:	681a      	ldr	r2, [r3, #0]
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	4413      	add	r3, r2
 8000bb2:	4a05      	ldr	r2, [pc, #20]	@ (8000bc8 <_sbrk+0x64>)
 8000bb4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bb6:	68fb      	ldr	r3, [r7, #12]
}
 8000bb8:	4618      	mov	r0, r3
 8000bba:	3718      	adds	r7, #24
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	20020000 	.word	0x20020000
 8000bc4:	00000400 	.word	0x00000400
 8000bc8:	200000c0 	.word	0x200000c0
 8000bcc:	20000210 	.word	0x20000210

08000bd0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */

  DWT_Init();
 8000bd4:	f000 f802 	bl	8000bdc <DWT_Init>
}
 8000bd8:	bf00      	nop
 8000bda:	bd80      	pop	{r7, pc}

08000bdc <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000be0:	4b14      	ldr	r3, [pc, #80]	@ (8000c34 <DWT_Init+0x58>)
 8000be2:	68db      	ldr	r3, [r3, #12]
 8000be4:	4a13      	ldr	r2, [pc, #76]	@ (8000c34 <DWT_Init+0x58>)
 8000be6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000bea:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000bec:	4b11      	ldr	r3, [pc, #68]	@ (8000c34 <DWT_Init+0x58>)
 8000bee:	68db      	ldr	r3, [r3, #12]
 8000bf0:	4a10      	ldr	r2, [pc, #64]	@ (8000c34 <DWT_Init+0x58>)
 8000bf2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000bf6:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000bf8:	4b0f      	ldr	r3, [pc, #60]	@ (8000c38 <DWT_Init+0x5c>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	4a0e      	ldr	r2, [pc, #56]	@ (8000c38 <DWT_Init+0x5c>)
 8000bfe:	f023 0301 	bic.w	r3, r3, #1
 8000c02:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000c04:	4b0c      	ldr	r3, [pc, #48]	@ (8000c38 <DWT_Init+0x5c>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	4a0b      	ldr	r2, [pc, #44]	@ (8000c38 <DWT_Init+0x5c>)
 8000c0a:	f043 0301 	orr.w	r3, r3, #1
 8000c0e:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8000c10:	4b09      	ldr	r3, [pc, #36]	@ (8000c38 <DWT_Init+0x5c>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 8000c16:	bf00      	nop
    __ASM volatile ("NOP");
 8000c18:	bf00      	nop
    __ASM volatile ("NOP");
 8000c1a:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 8000c1c:	4b06      	ldr	r3, [pc, #24]	@ (8000c38 <DWT_Init+0x5c>)
 8000c1e:	685b      	ldr	r3, [r3, #4]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	bf0c      	ite	eq
 8000c24:	2301      	moveq	r3, #1
 8000c26:	2300      	movne	r3, #0
 8000c28:	b2db      	uxtb	r3, r3
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bc80      	pop	{r7}
 8000c30:	4770      	bx	lr
 8000c32:	bf00      	nop
 8000c34:	e000edf0 	.word	0xe000edf0
 8000c38:	e0001000 	.word	0xe0001000

08000c3c <TimerPwmInit>:
 */

#include "timer.h"

void TimerPwmInit(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
	// config PC6 as TIM8 CH1
	// enable PC clock
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 8000c40:	4b33      	ldr	r3, [pc, #204]	@ (8000d10 <TimerPwmInit+0xd4>)
 8000c42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c44:	4a32      	ldr	r2, [pc, #200]	@ (8000d10 <TimerPwmInit+0xd4>)
 8000c46:	f043 0304 	orr.w	r3, r3, #4
 8000c4a:	6313      	str	r3, [r2, #48]	@ 0x30
	// set PC6 mode as Alt Fn (10)
	GPIOC->MODER |= BV(2 * 6 + 1);
 8000c4c:	4b31      	ldr	r3, [pc, #196]	@ (8000d14 <TimerPwmInit+0xd8>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	4a30      	ldr	r2, [pc, #192]	@ (8000d14 <TimerPwmInit+0xd8>)
 8000c52:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000c56:	6013      	str	r3, [r2, #0]
	GPIOC->MODER &= ~BV(2 * 6);
 8000c58:	4b2e      	ldr	r3, [pc, #184]	@ (8000d14 <TimerPwmInit+0xd8>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4a2d      	ldr	r2, [pc, #180]	@ (8000d14 <TimerPwmInit+0xd8>)
 8000c5e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000c62:	6013      	str	r3, [r2, #0]
	// disable pull-up and pull-down regrs
	GPIOC->PUPDR &= ~(BV(2 * 6) | BV(2 * 6 + 1));
 8000c64:	4b2b      	ldr	r3, [pc, #172]	@ (8000d14 <TimerPwmInit+0xd8>)
 8000c66:	68db      	ldr	r3, [r3, #12]
 8000c68:	4a2a      	ldr	r2, [pc, #168]	@ (8000d14 <TimerPwmInit+0xd8>)
 8000c6a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000c6e:	60d3      	str	r3, [r2, #12]
	// set alt fn "3" as TIM8
	GPIOC->AFR[0] |= (3 << (6 * 4));
 8000c70:	4b28      	ldr	r3, [pc, #160]	@ (8000d14 <TimerPwmInit+0xd8>)
 8000c72:	6a1b      	ldr	r3, [r3, #32]
 8000c74:	4a27      	ldr	r2, [pc, #156]	@ (8000d14 <TimerPwmInit+0xd8>)
 8000c76:	f043 7340 	orr.w	r3, r3, #50331648	@ 0x3000000
 8000c7a:	6213      	str	r3, [r2, #32]

	// PWM config
	// 0. Enable TIM8 clock
	RCC->APB2ENR |= RCC_APB2ENR_TIM8EN;
 8000c7c:	4b24      	ldr	r3, [pc, #144]	@ (8000d10 <TimerPwmInit+0xd4>)
 8000c7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c80:	4a23      	ldr	r2, [pc, #140]	@ (8000d10 <TimerPwmInit+0xd4>)
 8000c82:	f043 0302 	orr.w	r3, r3, #2
 8000c86:	6453      	str	r3, [r2, #68]	@ 0x44
	// 1. Setup PWM clock (10 KHz to 100 KHz). Program the period (ARR) and the duty cycle (CCR) respectively in ARR and CCRx registers.
	//    - PCLK = 16MHz, PSC = 16 --> TCLK = 1MHz
	//    - ARR = 100 => PWM output freq = TCLK / ARR = 1 MHz / 100 = 10 KHz
	//    - CCR = 50 => 50% Duty Cycle
	TIM8->PSC = TIM_PR - 1;
 8000c88:	4b23      	ldr	r3, [pc, #140]	@ (8000d18 <TimerPwmInit+0xdc>)
 8000c8a:	220f      	movs	r2, #15
 8000c8c:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM8->ARR = 100 - 1;
 8000c8e:	4b22      	ldr	r3, [pc, #136]	@ (8000d18 <TimerPwmInit+0xdc>)
 8000c90:	2263      	movs	r2, #99	@ 0x63
 8000c92:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM8->CCR1 = 0;
 8000c94:	4b20      	ldr	r3, [pc, #128]	@ (8000d18 <TimerPwmInit+0xdc>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	635a      	str	r2, [r3, #52]	@ 0x34
	// 2. Configure the output pin:
	//    - Select the output mode by writing CCS bits (00 = output) in CCMRx register.
	//    - Select the polarity by writing the CCxP bit (0 = active high) in CCER register.
	TIM8->CCMR1 &= ~(TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC1S_1);
 8000c9a:	4b1f      	ldr	r3, [pc, #124]	@ (8000d18 <TimerPwmInit+0xdc>)
 8000c9c:	699b      	ldr	r3, [r3, #24]
 8000c9e:	4a1e      	ldr	r2, [pc, #120]	@ (8000d18 <TimerPwmInit+0xdc>)
 8000ca0:	f023 0303 	bic.w	r3, r3, #3
 8000ca4:	6193      	str	r3, [r2, #24]
	TIM8->CCER &= ~TIM_CCER_CC1P;
 8000ca6:	4b1c      	ldr	r3, [pc, #112]	@ (8000d18 <TimerPwmInit+0xdc>)
 8000ca8:	6a1b      	ldr	r3, [r3, #32]
 8000caa:	4a1b      	ldr	r2, [pc, #108]	@ (8000d18 <TimerPwmInit+0xdc>)
 8000cac:	f023 0302 	bic.w	r3, r3, #2
 8000cb0:	6213      	str	r3, [r2, #32]
	// 3. Select the PWM mode (PWM1 or PWM2) by writing OCxM bits in CCMRx register.
	//    - The PWM mode can be selected independently on each channel (one PWM per OCx output) by writing 110 (PWM mode 1) or 111 (PWM mode 2) in the TIMx_CCMRx register.
	TIM8->CCMR1 |= TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2; // PWM Mode1
 8000cb2:	4b19      	ldr	r3, [pc, #100]	@ (8000d18 <TimerPwmInit+0xdc>)
 8000cb4:	699b      	ldr	r3, [r3, #24]
 8000cb6:	4a18      	ldr	r2, [pc, #96]	@ (8000d18 <TimerPwmInit+0xdc>)
 8000cb8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000cbc:	6193      	str	r3, [r2, #24]
	// 4. Set the preload bit in CCMRx register and the ARPE bit in the CR1 register.
	TIM8->CCMR1 |= TIM_CCMR1_OC1PE;
 8000cbe:	4b16      	ldr	r3, [pc, #88]	@ (8000d18 <TimerPwmInit+0xdc>)
 8000cc0:	699b      	ldr	r3, [r3, #24]
 8000cc2:	4a15      	ldr	r2, [pc, #84]	@ (8000d18 <TimerPwmInit+0xdc>)
 8000cc4:	f043 0308 	orr.w	r3, r3, #8
 8000cc8:	6193      	str	r3, [r2, #24]
	TIM8->CR1 |= TIM_CR1_ARPE;
 8000cca:	4b13      	ldr	r3, [pc, #76]	@ (8000d18 <TimerPwmInit+0xdc>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	4a12      	ldr	r2, [pc, #72]	@ (8000d18 <TimerPwmInit+0xdc>)
 8000cd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000cd4:	6013      	str	r3, [r2, #0]
	// 5. Select the counting mode in CR1:
	//    - PWM edge-aligned mode (00): the counter must be configured up-counting or down-counting.
	//    - PWM center aligned mode: the counter mode must be center aligned counting mode (CMS bits different from '00').
	TIM8->CR1 &= ~(TIM_CR1_CMS_0 | TIM_CR1_CMS_1);
 8000cd6:	4b10      	ldr	r3, [pc, #64]	@ (8000d18 <TimerPwmInit+0xdc>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	4a0f      	ldr	r2, [pc, #60]	@ (8000d18 <TimerPwmInit+0xdc>)
 8000cdc:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 8000ce0:	6013      	str	r3, [r2, #0]
	// 6. Enable the capture compare in CCER.
	TIM8->CCER |= TIM_CCER_CC1E;
 8000ce2:	4b0d      	ldr	r3, [pc, #52]	@ (8000d18 <TimerPwmInit+0xdc>)
 8000ce4:	6a1b      	ldr	r3, [r3, #32]
 8000ce6:	4a0c      	ldr	r2, [pc, #48]	@ (8000d18 <TimerPwmInit+0xdc>)
 8000ce8:	f043 0301 	orr.w	r3, r3, #1
 8000cec:	6213      	str	r3, [r2, #32]
	// 7. Enable main output in BDTR and Enable the counter.
	TIM8->BDTR |= TIM_BDTR_MOE;
 8000cee:	4b0a      	ldr	r3, [pc, #40]	@ (8000d18 <TimerPwmInit+0xdc>)
 8000cf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cf2:	4a09      	ldr	r2, [pc, #36]	@ (8000d18 <TimerPwmInit+0xdc>)
 8000cf4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000cf8:	6453      	str	r3, [r2, #68]	@ 0x44
	TIM8->CR1 |= TIM_CR1_CEN;
 8000cfa:	4b07      	ldr	r3, [pc, #28]	@ (8000d18 <TimerPwmInit+0xdc>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	4a06      	ldr	r2, [pc, #24]	@ (8000d18 <TimerPwmInit+0xdc>)
 8000d00:	f043 0301 	orr.w	r3, r3, #1
 8000d04:	6013      	str	r3, [r2, #0]
}
 8000d06:	bf00      	nop
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bc80      	pop	{r7}
 8000d0c:	4770      	bx	lr
 8000d0e:	bf00      	nop
 8000d10:	40023800 	.word	0x40023800
 8000d14:	40020800 	.word	0x40020800
 8000d18:	40010400 	.word	0x40010400

08000d1c <UartInit>:

#define TX_PIN	2
#define RX_PIN	3
#define USART_ALT_FN	7

void UartInit(uint32_t baud) {
 8000d1c:	b480      	push	{r7}
 8000d1e:	b083      	sub	sp, #12
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
	// UART GPIO Init -- PA.2 (Tx) and PA.3 (Rx)
	// enable clock
	RCC->AHB1ENR |= BV(RCC_AHB1ENR_GPIOAEN_Pos);
 8000d24:	4b31      	ldr	r3, [pc, #196]	@ (8000dec <UartInit+0xd0>)
 8000d26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d28:	4a30      	ldr	r2, [pc, #192]	@ (8000dec <UartInit+0xd0>)
 8000d2a:	f043 0301 	orr.w	r3, r3, #1
 8000d2e:	6313      	str	r3, [r2, #48]	@ 0x30
	//	alt fn = 0111 = 7 (Uart Tx and Rx)
	GPIOA->AFR[0] |= ((USART_ALT_FN << GPIO_AFRL_AFSEL3_Pos) | (USART_ALT_FN << GPIO_AFRL_AFSEL2_Pos));
 8000d30:	4b2f      	ldr	r3, [pc, #188]	@ (8000df0 <UartInit+0xd4>)
 8000d32:	6a1b      	ldr	r3, [r3, #32]
 8000d34:	4a2e      	ldr	r2, [pc, #184]	@ (8000df0 <UartInit+0xd4>)
 8000d36:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 8000d3a:	6213      	str	r3, [r2, #32]
	// 	mode=10 (alt fn), speed=00 (low), pupdr=00 (none), typer=0 (push-pull)
	GPIOA->MODER |= (BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2 + 1));
 8000d3c:	4b2c      	ldr	r3, [pc, #176]	@ (8000df0 <UartInit+0xd4>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	4a2b      	ldr	r2, [pc, #172]	@ (8000df0 <UartInit+0xd4>)
 8000d42:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8000d46:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(BV(TX_PIN * 2) | BV(RX_PIN * 2));
 8000d48:	4b29      	ldr	r3, [pc, #164]	@ (8000df0 <UartInit+0xd4>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	4a28      	ldr	r2, [pc, #160]	@ (8000df0 <UartInit+0xd4>)
 8000d4e:	f023 0350 	bic.w	r3, r3, #80	@ 0x50
 8000d52:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR &= ~(BV(TX_PIN * 2) | BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2) | BV(RX_PIN * 2 + 1));
 8000d54:	4b26      	ldr	r3, [pc, #152]	@ (8000df0 <UartInit+0xd4>)
 8000d56:	689b      	ldr	r3, [r3, #8]
 8000d58:	4a25      	ldr	r2, [pc, #148]	@ (8000df0 <UartInit+0xd4>)
 8000d5a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000d5e:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(BV(TX_PIN * 2) | BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2) | BV(RX_PIN * 2 + 1));
 8000d60:	4b23      	ldr	r3, [pc, #140]	@ (8000df0 <UartInit+0xd4>)
 8000d62:	68db      	ldr	r3, [r3, #12]
 8000d64:	4a22      	ldr	r2, [pc, #136]	@ (8000df0 <UartInit+0xd4>)
 8000d66:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000d6a:	60d3      	str	r3, [r2, #12]
	GPIOA->OTYPER &= ~(BV(TX_PIN) | BV(RX_PIN));
 8000d6c:	4b20      	ldr	r3, [pc, #128]	@ (8000df0 <UartInit+0xd4>)
 8000d6e:	685b      	ldr	r3, [r3, #4]
 8000d70:	4a1f      	ldr	r2, [pc, #124]	@ (8000df0 <UartInit+0xd4>)
 8000d72:	f023 030c 	bic.w	r3, r3, #12
 8000d76:	6053      	str	r3, [r2, #4]

	// UART Config
	// enable uart clock
	RCC->APB1ENR |= BV(RCC_APB1ENR_USART2EN_Pos);
 8000d78:	4b1c      	ldr	r3, [pc, #112]	@ (8000dec <UartInit+0xd0>)
 8000d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d7c:	4a1b      	ldr	r2, [pc, #108]	@ (8000dec <UartInit+0xd0>)
 8000d7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d82:	6413      	str	r3, [r2, #64]	@ 0x40
	// tx en (TE=1), rx en (RE=1), wordlen=8 (M=0), OVER8=0, disable parity (PCE=0)
	USART2->CR1 = BV(USART_CR1_TE_Pos) | BV(USART_CR1_RE_Pos);
 8000d84:	4b1b      	ldr	r3, [pc, #108]	@ (8000df4 <UartInit+0xd8>)
 8000d86:	220c      	movs	r2, #12
 8000d88:	60da      	str	r2, [r3, #12]
	// 1 stop bit (STOP=00), disable clock (CLKEN=0)
	USART2->CR2 = 0x00000000;
 8000d8a:	4b1a      	ldr	r3, [pc, #104]	@ (8000df4 <UartInit+0xd8>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	611a      	str	r2, [r3, #16]
	// no hw control, no irda, no dma, no interupts
	USART2->CR3 = 0x00000000;
 8000d90:	4b18      	ldr	r3, [pc, #96]	@ (8000df4 <UartInit+0xd8>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	615a      	str	r2, [r3, #20]
	// set BRR for given baud rate
	switch(baud) {
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 8000d9c:	d016      	beq.n	8000dcc <UartInit+0xb0>
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 8000da4:	d816      	bhi.n	8000dd4 <UartInit+0xb8>
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	f5b3 5f16 	cmp.w	r3, #9600	@ 0x2580
 8000dac:	d004      	beq.n	8000db8 <UartInit+0x9c>
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	f5b3 4f16 	cmp.w	r3, #38400	@ 0x9600
 8000db4:	d005      	beq.n	8000dc2 <UartInit+0xa6>
 8000db6:	e00d      	b.n	8000dd4 <UartInit+0xb8>
		case BAUD_9600:
			USART2->BRR = BAUD_BRR_9600;
 8000db8:	4b0e      	ldr	r3, [pc, #56]	@ (8000df4 <UartInit+0xd8>)
 8000dba:	f240 6283 	movw	r2, #1667	@ 0x683
 8000dbe:	609a      	str	r2, [r3, #8]
			break;
 8000dc0:	e008      	b.n	8000dd4 <UartInit+0xb8>
		case BAUD_38400:
			USART2->BRR = BAUD_BRR_38400;
 8000dc2:	4b0c      	ldr	r3, [pc, #48]	@ (8000df4 <UartInit+0xd8>)
 8000dc4:	f240 12a1 	movw	r2, #417	@ 0x1a1
 8000dc8:	609a      	str	r2, [r3, #8]
			break;
 8000dca:	e003      	b.n	8000dd4 <UartInit+0xb8>
		case BAUD_115200:
			USART2->BRR = BAUD_BRR_115200;
 8000dcc:	4b09      	ldr	r3, [pc, #36]	@ (8000df4 <UartInit+0xd8>)
 8000dce:	228b      	movs	r2, #139	@ 0x8b
 8000dd0:	609a      	str	r2, [r3, #8]
			break;
 8000dd2:	bf00      	nop
	}
	// uart enable (UE=1)
	USART2->CR1 |= BV(USART_CR1_UE_Pos);
 8000dd4:	4b07      	ldr	r3, [pc, #28]	@ (8000df4 <UartInit+0xd8>)
 8000dd6:	68db      	ldr	r3, [r3, #12]
 8000dd8:	4a06      	ldr	r2, [pc, #24]	@ (8000df4 <UartInit+0xd8>)
 8000dda:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000dde:	60d3      	str	r3, [r2, #12]
}
 8000de0:	bf00      	nop
 8000de2:	370c      	adds	r7, #12
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bc80      	pop	{r7}
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop
 8000dec:	40023800 	.word	0x40023800
 8000df0:	40020000 	.word	0x40020000
 8000df4:	40004400 	.word	0x40004400

08000df8 <UartPutch>:

void UartPutch(uint8_t ch) {
 8000df8:	b480      	push	{r7}
 8000dfa:	b083      	sub	sp, #12
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	4603      	mov	r3, r0
 8000e00:	71fb      	strb	r3, [r7, #7]
	// wait until TDR is empty (i.e. prev byte transmitted)
	while((USART2->SR & BV(USART_SR_TXE_Pos)) == 0)
 8000e02:	bf00      	nop
 8000e04:	4b06      	ldr	r3, [pc, #24]	@ (8000e20 <UartPutch+0x28>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d0f9      	beq.n	8000e04 <UartPutch+0xc>
		;
	// write new byte in TDR
	USART2->DR = ch;
 8000e10:	4a03      	ldr	r2, [pc, #12]	@ (8000e20 <UartPutch+0x28>)
 8000e12:	79fb      	ldrb	r3, [r7, #7]
 8000e14:	6053      	str	r3, [r2, #4]
}
 8000e16:	bf00      	nop
 8000e18:	370c      	adds	r7, #12
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bc80      	pop	{r7}
 8000e1e:	4770      	bx	lr
 8000e20:	40004400 	.word	0x40004400

08000e24 <UartPuts>:
	// read received byte from RDR
	char ch = USART2->DR;
	return ch;
}

void UartPuts(char str[]) {
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b084      	sub	sp, #16
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
	int i;
	for(i=0; str[i]!='\0'; i++)
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	60fb      	str	r3, [r7, #12]
 8000e30:	e009      	b.n	8000e46 <UartPuts+0x22>
		UartPutch(str[i]);
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	687a      	ldr	r2, [r7, #4]
 8000e36:	4413      	add	r3, r2
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f7ff ffdc 	bl	8000df8 <UartPutch>
	for(i=0; str[i]!='\0'; i++)
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	3301      	adds	r3, #1
 8000e44:	60fb      	str	r3, [r7, #12]
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	687a      	ldr	r2, [r7, #4]
 8000e4a:	4413      	add	r3, r2
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d1ef      	bne.n	8000e32 <UartPuts+0xe>
}
 8000e52:	bf00      	nop
 8000e54:	bf00      	nop
 8000e56:	3710      	adds	r7, #16
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd80      	pop	{r7, pc}

08000e5c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e5c:	480d      	ldr	r0, [pc, #52]	@ (8000e94 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e5e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e60:	f7ff feb6 	bl	8000bd0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e64:	480c      	ldr	r0, [pc, #48]	@ (8000e98 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e66:	490d      	ldr	r1, [pc, #52]	@ (8000e9c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e68:	4a0d      	ldr	r2, [pc, #52]	@ (8000ea0 <LoopForever+0xe>)
  movs r3, #0
 8000e6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e6c:	e002      	b.n	8000e74 <LoopCopyDataInit>

08000e6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e72:	3304      	adds	r3, #4

08000e74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e78:	d3f9      	bcc.n	8000e6e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e7a:	4a0a      	ldr	r2, [pc, #40]	@ (8000ea4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e7c:	4c0a      	ldr	r4, [pc, #40]	@ (8000ea8 <LoopForever+0x16>)
  movs r3, #0
 8000e7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e80:	e001      	b.n	8000e86 <LoopFillZerobss>

08000e82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e84:	3204      	adds	r2, #4

08000e86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e88:	d3fb      	bcc.n	8000e82 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000e8a:	f000 f839 	bl	8000f00 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000e8e:	f7ff fe0f 	bl	8000ab0 <main>

08000e92 <LoopForever>:

LoopForever:
  b LoopForever
 8000e92:	e7fe      	b.n	8000e92 <LoopForever>
  ldr   r0, =_estack
 8000e94:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e9c:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 8000ea0:	08001888 	.word	0x08001888
  ldr r2, =_sbss
 8000ea4:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 8000ea8:	2000020c 	.word	0x2000020c

08000eac <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000eac:	e7fe      	b.n	8000eac <ADC_IRQHandler>
	...

08000eb0 <siprintf>:
 8000eb0:	b40e      	push	{r1, r2, r3}
 8000eb2:	b510      	push	{r4, lr}
 8000eb4:	b09d      	sub	sp, #116	@ 0x74
 8000eb6:	ab1f      	add	r3, sp, #124	@ 0x7c
 8000eb8:	9002      	str	r0, [sp, #8]
 8000eba:	9006      	str	r0, [sp, #24]
 8000ebc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8000ec0:	480a      	ldr	r0, [pc, #40]	@ (8000eec <siprintf+0x3c>)
 8000ec2:	9107      	str	r1, [sp, #28]
 8000ec4:	9104      	str	r1, [sp, #16]
 8000ec6:	490a      	ldr	r1, [pc, #40]	@ (8000ef0 <siprintf+0x40>)
 8000ec8:	f853 2b04 	ldr.w	r2, [r3], #4
 8000ecc:	9105      	str	r1, [sp, #20]
 8000ece:	2400      	movs	r4, #0
 8000ed0:	a902      	add	r1, sp, #8
 8000ed2:	6800      	ldr	r0, [r0, #0]
 8000ed4:	9301      	str	r3, [sp, #4]
 8000ed6:	941b      	str	r4, [sp, #108]	@ 0x6c
 8000ed8:	f000 f98c 	bl	80011f4 <_svfiprintf_r>
 8000edc:	9b02      	ldr	r3, [sp, #8]
 8000ede:	701c      	strb	r4, [r3, #0]
 8000ee0:	b01d      	add	sp, #116	@ 0x74
 8000ee2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000ee6:	b003      	add	sp, #12
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop
 8000eec:	20000004 	.word	0x20000004
 8000ef0:	ffff0208 	.word	0xffff0208

08000ef4 <__errno>:
 8000ef4:	4b01      	ldr	r3, [pc, #4]	@ (8000efc <__errno+0x8>)
 8000ef6:	6818      	ldr	r0, [r3, #0]
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop
 8000efc:	20000004 	.word	0x20000004

08000f00 <__libc_init_array>:
 8000f00:	b570      	push	{r4, r5, r6, lr}
 8000f02:	4d0d      	ldr	r5, [pc, #52]	@ (8000f38 <__libc_init_array+0x38>)
 8000f04:	4c0d      	ldr	r4, [pc, #52]	@ (8000f3c <__libc_init_array+0x3c>)
 8000f06:	1b64      	subs	r4, r4, r5
 8000f08:	10a4      	asrs	r4, r4, #2
 8000f0a:	2600      	movs	r6, #0
 8000f0c:	42a6      	cmp	r6, r4
 8000f0e:	d109      	bne.n	8000f24 <__libc_init_array+0x24>
 8000f10:	4d0b      	ldr	r5, [pc, #44]	@ (8000f40 <__libc_init_array+0x40>)
 8000f12:	4c0c      	ldr	r4, [pc, #48]	@ (8000f44 <__libc_init_array+0x44>)
 8000f14:	f000 fc64 	bl	80017e0 <_init>
 8000f18:	1b64      	subs	r4, r4, r5
 8000f1a:	10a4      	asrs	r4, r4, #2
 8000f1c:	2600      	movs	r6, #0
 8000f1e:	42a6      	cmp	r6, r4
 8000f20:	d105      	bne.n	8000f2e <__libc_init_array+0x2e>
 8000f22:	bd70      	pop	{r4, r5, r6, pc}
 8000f24:	f855 3b04 	ldr.w	r3, [r5], #4
 8000f28:	4798      	blx	r3
 8000f2a:	3601      	adds	r6, #1
 8000f2c:	e7ee      	b.n	8000f0c <__libc_init_array+0xc>
 8000f2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000f32:	4798      	blx	r3
 8000f34:	3601      	adds	r6, #1
 8000f36:	e7f2      	b.n	8000f1e <__libc_init_array+0x1e>
 8000f38:	08001880 	.word	0x08001880
 8000f3c:	08001880 	.word	0x08001880
 8000f40:	08001880 	.word	0x08001880
 8000f44:	08001884 	.word	0x08001884

08000f48 <__retarget_lock_acquire_recursive>:
 8000f48:	4770      	bx	lr

08000f4a <__retarget_lock_release_recursive>:
 8000f4a:	4770      	bx	lr

08000f4c <_free_r>:
 8000f4c:	b538      	push	{r3, r4, r5, lr}
 8000f4e:	4605      	mov	r5, r0
 8000f50:	2900      	cmp	r1, #0
 8000f52:	d041      	beq.n	8000fd8 <_free_r+0x8c>
 8000f54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000f58:	1f0c      	subs	r4, r1, #4
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	bfb8      	it	lt
 8000f5e:	18e4      	addlt	r4, r4, r3
 8000f60:	f000 f8e0 	bl	8001124 <__malloc_lock>
 8000f64:	4a1d      	ldr	r2, [pc, #116]	@ (8000fdc <_free_r+0x90>)
 8000f66:	6813      	ldr	r3, [r2, #0]
 8000f68:	b933      	cbnz	r3, 8000f78 <_free_r+0x2c>
 8000f6a:	6063      	str	r3, [r4, #4]
 8000f6c:	6014      	str	r4, [r2, #0]
 8000f6e:	4628      	mov	r0, r5
 8000f70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000f74:	f000 b8dc 	b.w	8001130 <__malloc_unlock>
 8000f78:	42a3      	cmp	r3, r4
 8000f7a:	d908      	bls.n	8000f8e <_free_r+0x42>
 8000f7c:	6820      	ldr	r0, [r4, #0]
 8000f7e:	1821      	adds	r1, r4, r0
 8000f80:	428b      	cmp	r3, r1
 8000f82:	bf01      	itttt	eq
 8000f84:	6819      	ldreq	r1, [r3, #0]
 8000f86:	685b      	ldreq	r3, [r3, #4]
 8000f88:	1809      	addeq	r1, r1, r0
 8000f8a:	6021      	streq	r1, [r4, #0]
 8000f8c:	e7ed      	b.n	8000f6a <_free_r+0x1e>
 8000f8e:	461a      	mov	r2, r3
 8000f90:	685b      	ldr	r3, [r3, #4]
 8000f92:	b10b      	cbz	r3, 8000f98 <_free_r+0x4c>
 8000f94:	42a3      	cmp	r3, r4
 8000f96:	d9fa      	bls.n	8000f8e <_free_r+0x42>
 8000f98:	6811      	ldr	r1, [r2, #0]
 8000f9a:	1850      	adds	r0, r2, r1
 8000f9c:	42a0      	cmp	r0, r4
 8000f9e:	d10b      	bne.n	8000fb8 <_free_r+0x6c>
 8000fa0:	6820      	ldr	r0, [r4, #0]
 8000fa2:	4401      	add	r1, r0
 8000fa4:	1850      	adds	r0, r2, r1
 8000fa6:	4283      	cmp	r3, r0
 8000fa8:	6011      	str	r1, [r2, #0]
 8000faa:	d1e0      	bne.n	8000f6e <_free_r+0x22>
 8000fac:	6818      	ldr	r0, [r3, #0]
 8000fae:	685b      	ldr	r3, [r3, #4]
 8000fb0:	6053      	str	r3, [r2, #4]
 8000fb2:	4408      	add	r0, r1
 8000fb4:	6010      	str	r0, [r2, #0]
 8000fb6:	e7da      	b.n	8000f6e <_free_r+0x22>
 8000fb8:	d902      	bls.n	8000fc0 <_free_r+0x74>
 8000fba:	230c      	movs	r3, #12
 8000fbc:	602b      	str	r3, [r5, #0]
 8000fbe:	e7d6      	b.n	8000f6e <_free_r+0x22>
 8000fc0:	6820      	ldr	r0, [r4, #0]
 8000fc2:	1821      	adds	r1, r4, r0
 8000fc4:	428b      	cmp	r3, r1
 8000fc6:	bf04      	itt	eq
 8000fc8:	6819      	ldreq	r1, [r3, #0]
 8000fca:	685b      	ldreq	r3, [r3, #4]
 8000fcc:	6063      	str	r3, [r4, #4]
 8000fce:	bf04      	itt	eq
 8000fd0:	1809      	addeq	r1, r1, r0
 8000fd2:	6021      	streq	r1, [r4, #0]
 8000fd4:	6054      	str	r4, [r2, #4]
 8000fd6:	e7ca      	b.n	8000f6e <_free_r+0x22>
 8000fd8:	bd38      	pop	{r3, r4, r5, pc}
 8000fda:	bf00      	nop
 8000fdc:	20000208 	.word	0x20000208

08000fe0 <sbrk_aligned>:
 8000fe0:	b570      	push	{r4, r5, r6, lr}
 8000fe2:	4e0f      	ldr	r6, [pc, #60]	@ (8001020 <sbrk_aligned+0x40>)
 8000fe4:	460c      	mov	r4, r1
 8000fe6:	6831      	ldr	r1, [r6, #0]
 8000fe8:	4605      	mov	r5, r0
 8000fea:	b911      	cbnz	r1, 8000ff2 <sbrk_aligned+0x12>
 8000fec:	f000 fba4 	bl	8001738 <_sbrk_r>
 8000ff0:	6030      	str	r0, [r6, #0]
 8000ff2:	4621      	mov	r1, r4
 8000ff4:	4628      	mov	r0, r5
 8000ff6:	f000 fb9f 	bl	8001738 <_sbrk_r>
 8000ffa:	1c43      	adds	r3, r0, #1
 8000ffc:	d103      	bne.n	8001006 <sbrk_aligned+0x26>
 8000ffe:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8001002:	4620      	mov	r0, r4
 8001004:	bd70      	pop	{r4, r5, r6, pc}
 8001006:	1cc4      	adds	r4, r0, #3
 8001008:	f024 0403 	bic.w	r4, r4, #3
 800100c:	42a0      	cmp	r0, r4
 800100e:	d0f8      	beq.n	8001002 <sbrk_aligned+0x22>
 8001010:	1a21      	subs	r1, r4, r0
 8001012:	4628      	mov	r0, r5
 8001014:	f000 fb90 	bl	8001738 <_sbrk_r>
 8001018:	3001      	adds	r0, #1
 800101a:	d1f2      	bne.n	8001002 <sbrk_aligned+0x22>
 800101c:	e7ef      	b.n	8000ffe <sbrk_aligned+0x1e>
 800101e:	bf00      	nop
 8001020:	20000204 	.word	0x20000204

08001024 <_malloc_r>:
 8001024:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001028:	1ccd      	adds	r5, r1, #3
 800102a:	f025 0503 	bic.w	r5, r5, #3
 800102e:	3508      	adds	r5, #8
 8001030:	2d0c      	cmp	r5, #12
 8001032:	bf38      	it	cc
 8001034:	250c      	movcc	r5, #12
 8001036:	2d00      	cmp	r5, #0
 8001038:	4606      	mov	r6, r0
 800103a:	db01      	blt.n	8001040 <_malloc_r+0x1c>
 800103c:	42a9      	cmp	r1, r5
 800103e:	d904      	bls.n	800104a <_malloc_r+0x26>
 8001040:	230c      	movs	r3, #12
 8001042:	6033      	str	r3, [r6, #0]
 8001044:	2000      	movs	r0, #0
 8001046:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800104a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001120 <_malloc_r+0xfc>
 800104e:	f000 f869 	bl	8001124 <__malloc_lock>
 8001052:	f8d8 3000 	ldr.w	r3, [r8]
 8001056:	461c      	mov	r4, r3
 8001058:	bb44      	cbnz	r4, 80010ac <_malloc_r+0x88>
 800105a:	4629      	mov	r1, r5
 800105c:	4630      	mov	r0, r6
 800105e:	f7ff ffbf 	bl	8000fe0 <sbrk_aligned>
 8001062:	1c43      	adds	r3, r0, #1
 8001064:	4604      	mov	r4, r0
 8001066:	d158      	bne.n	800111a <_malloc_r+0xf6>
 8001068:	f8d8 4000 	ldr.w	r4, [r8]
 800106c:	4627      	mov	r7, r4
 800106e:	2f00      	cmp	r7, #0
 8001070:	d143      	bne.n	80010fa <_malloc_r+0xd6>
 8001072:	2c00      	cmp	r4, #0
 8001074:	d04b      	beq.n	800110e <_malloc_r+0xea>
 8001076:	6823      	ldr	r3, [r4, #0]
 8001078:	4639      	mov	r1, r7
 800107a:	4630      	mov	r0, r6
 800107c:	eb04 0903 	add.w	r9, r4, r3
 8001080:	f000 fb5a 	bl	8001738 <_sbrk_r>
 8001084:	4581      	cmp	r9, r0
 8001086:	d142      	bne.n	800110e <_malloc_r+0xea>
 8001088:	6821      	ldr	r1, [r4, #0]
 800108a:	1a6d      	subs	r5, r5, r1
 800108c:	4629      	mov	r1, r5
 800108e:	4630      	mov	r0, r6
 8001090:	f7ff ffa6 	bl	8000fe0 <sbrk_aligned>
 8001094:	3001      	adds	r0, #1
 8001096:	d03a      	beq.n	800110e <_malloc_r+0xea>
 8001098:	6823      	ldr	r3, [r4, #0]
 800109a:	442b      	add	r3, r5
 800109c:	6023      	str	r3, [r4, #0]
 800109e:	f8d8 3000 	ldr.w	r3, [r8]
 80010a2:	685a      	ldr	r2, [r3, #4]
 80010a4:	bb62      	cbnz	r2, 8001100 <_malloc_r+0xdc>
 80010a6:	f8c8 7000 	str.w	r7, [r8]
 80010aa:	e00f      	b.n	80010cc <_malloc_r+0xa8>
 80010ac:	6822      	ldr	r2, [r4, #0]
 80010ae:	1b52      	subs	r2, r2, r5
 80010b0:	d420      	bmi.n	80010f4 <_malloc_r+0xd0>
 80010b2:	2a0b      	cmp	r2, #11
 80010b4:	d917      	bls.n	80010e6 <_malloc_r+0xc2>
 80010b6:	1961      	adds	r1, r4, r5
 80010b8:	42a3      	cmp	r3, r4
 80010ba:	6025      	str	r5, [r4, #0]
 80010bc:	bf18      	it	ne
 80010be:	6059      	strne	r1, [r3, #4]
 80010c0:	6863      	ldr	r3, [r4, #4]
 80010c2:	bf08      	it	eq
 80010c4:	f8c8 1000 	streq.w	r1, [r8]
 80010c8:	5162      	str	r2, [r4, r5]
 80010ca:	604b      	str	r3, [r1, #4]
 80010cc:	4630      	mov	r0, r6
 80010ce:	f000 f82f 	bl	8001130 <__malloc_unlock>
 80010d2:	f104 000b 	add.w	r0, r4, #11
 80010d6:	1d23      	adds	r3, r4, #4
 80010d8:	f020 0007 	bic.w	r0, r0, #7
 80010dc:	1ac2      	subs	r2, r0, r3
 80010de:	bf1c      	itt	ne
 80010e0:	1a1b      	subne	r3, r3, r0
 80010e2:	50a3      	strne	r3, [r4, r2]
 80010e4:	e7af      	b.n	8001046 <_malloc_r+0x22>
 80010e6:	6862      	ldr	r2, [r4, #4]
 80010e8:	42a3      	cmp	r3, r4
 80010ea:	bf0c      	ite	eq
 80010ec:	f8c8 2000 	streq.w	r2, [r8]
 80010f0:	605a      	strne	r2, [r3, #4]
 80010f2:	e7eb      	b.n	80010cc <_malloc_r+0xa8>
 80010f4:	4623      	mov	r3, r4
 80010f6:	6864      	ldr	r4, [r4, #4]
 80010f8:	e7ae      	b.n	8001058 <_malloc_r+0x34>
 80010fa:	463c      	mov	r4, r7
 80010fc:	687f      	ldr	r7, [r7, #4]
 80010fe:	e7b6      	b.n	800106e <_malloc_r+0x4a>
 8001100:	461a      	mov	r2, r3
 8001102:	685b      	ldr	r3, [r3, #4]
 8001104:	42a3      	cmp	r3, r4
 8001106:	d1fb      	bne.n	8001100 <_malloc_r+0xdc>
 8001108:	2300      	movs	r3, #0
 800110a:	6053      	str	r3, [r2, #4]
 800110c:	e7de      	b.n	80010cc <_malloc_r+0xa8>
 800110e:	230c      	movs	r3, #12
 8001110:	6033      	str	r3, [r6, #0]
 8001112:	4630      	mov	r0, r6
 8001114:	f000 f80c 	bl	8001130 <__malloc_unlock>
 8001118:	e794      	b.n	8001044 <_malloc_r+0x20>
 800111a:	6005      	str	r5, [r0, #0]
 800111c:	e7d6      	b.n	80010cc <_malloc_r+0xa8>
 800111e:	bf00      	nop
 8001120:	20000208 	.word	0x20000208

08001124 <__malloc_lock>:
 8001124:	4801      	ldr	r0, [pc, #4]	@ (800112c <__malloc_lock+0x8>)
 8001126:	f7ff bf0f 	b.w	8000f48 <__retarget_lock_acquire_recursive>
 800112a:	bf00      	nop
 800112c:	20000200 	.word	0x20000200

08001130 <__malloc_unlock>:
 8001130:	4801      	ldr	r0, [pc, #4]	@ (8001138 <__malloc_unlock+0x8>)
 8001132:	f7ff bf0a 	b.w	8000f4a <__retarget_lock_release_recursive>
 8001136:	bf00      	nop
 8001138:	20000200 	.word	0x20000200

0800113c <__ssputs_r>:
 800113c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001140:	688e      	ldr	r6, [r1, #8]
 8001142:	461f      	mov	r7, r3
 8001144:	42be      	cmp	r6, r7
 8001146:	680b      	ldr	r3, [r1, #0]
 8001148:	4682      	mov	sl, r0
 800114a:	460c      	mov	r4, r1
 800114c:	4690      	mov	r8, r2
 800114e:	d82d      	bhi.n	80011ac <__ssputs_r+0x70>
 8001150:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8001154:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8001158:	d026      	beq.n	80011a8 <__ssputs_r+0x6c>
 800115a:	6965      	ldr	r5, [r4, #20]
 800115c:	6909      	ldr	r1, [r1, #16]
 800115e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001162:	eba3 0901 	sub.w	r9, r3, r1
 8001166:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800116a:	1c7b      	adds	r3, r7, #1
 800116c:	444b      	add	r3, r9
 800116e:	106d      	asrs	r5, r5, #1
 8001170:	429d      	cmp	r5, r3
 8001172:	bf38      	it	cc
 8001174:	461d      	movcc	r5, r3
 8001176:	0553      	lsls	r3, r2, #21
 8001178:	d527      	bpl.n	80011ca <__ssputs_r+0x8e>
 800117a:	4629      	mov	r1, r5
 800117c:	f7ff ff52 	bl	8001024 <_malloc_r>
 8001180:	4606      	mov	r6, r0
 8001182:	b360      	cbz	r0, 80011de <__ssputs_r+0xa2>
 8001184:	6921      	ldr	r1, [r4, #16]
 8001186:	464a      	mov	r2, r9
 8001188:	f000 fae6 	bl	8001758 <memcpy>
 800118c:	89a3      	ldrh	r3, [r4, #12]
 800118e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8001192:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001196:	81a3      	strh	r3, [r4, #12]
 8001198:	6126      	str	r6, [r4, #16]
 800119a:	6165      	str	r5, [r4, #20]
 800119c:	444e      	add	r6, r9
 800119e:	eba5 0509 	sub.w	r5, r5, r9
 80011a2:	6026      	str	r6, [r4, #0]
 80011a4:	60a5      	str	r5, [r4, #8]
 80011a6:	463e      	mov	r6, r7
 80011a8:	42be      	cmp	r6, r7
 80011aa:	d900      	bls.n	80011ae <__ssputs_r+0x72>
 80011ac:	463e      	mov	r6, r7
 80011ae:	6820      	ldr	r0, [r4, #0]
 80011b0:	4632      	mov	r2, r6
 80011b2:	4641      	mov	r1, r8
 80011b4:	f000 faa6 	bl	8001704 <memmove>
 80011b8:	68a3      	ldr	r3, [r4, #8]
 80011ba:	1b9b      	subs	r3, r3, r6
 80011bc:	60a3      	str	r3, [r4, #8]
 80011be:	6823      	ldr	r3, [r4, #0]
 80011c0:	4433      	add	r3, r6
 80011c2:	6023      	str	r3, [r4, #0]
 80011c4:	2000      	movs	r0, #0
 80011c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80011ca:	462a      	mov	r2, r5
 80011cc:	f000 fad2 	bl	8001774 <_realloc_r>
 80011d0:	4606      	mov	r6, r0
 80011d2:	2800      	cmp	r0, #0
 80011d4:	d1e0      	bne.n	8001198 <__ssputs_r+0x5c>
 80011d6:	6921      	ldr	r1, [r4, #16]
 80011d8:	4650      	mov	r0, sl
 80011da:	f7ff feb7 	bl	8000f4c <_free_r>
 80011de:	230c      	movs	r3, #12
 80011e0:	f8ca 3000 	str.w	r3, [sl]
 80011e4:	89a3      	ldrh	r3, [r4, #12]
 80011e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80011ea:	81a3      	strh	r3, [r4, #12]
 80011ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80011f0:	e7e9      	b.n	80011c6 <__ssputs_r+0x8a>
	...

080011f4 <_svfiprintf_r>:
 80011f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80011f8:	4698      	mov	r8, r3
 80011fa:	898b      	ldrh	r3, [r1, #12]
 80011fc:	061b      	lsls	r3, r3, #24
 80011fe:	b09d      	sub	sp, #116	@ 0x74
 8001200:	4607      	mov	r7, r0
 8001202:	460d      	mov	r5, r1
 8001204:	4614      	mov	r4, r2
 8001206:	d510      	bpl.n	800122a <_svfiprintf_r+0x36>
 8001208:	690b      	ldr	r3, [r1, #16]
 800120a:	b973      	cbnz	r3, 800122a <_svfiprintf_r+0x36>
 800120c:	2140      	movs	r1, #64	@ 0x40
 800120e:	f7ff ff09 	bl	8001024 <_malloc_r>
 8001212:	6028      	str	r0, [r5, #0]
 8001214:	6128      	str	r0, [r5, #16]
 8001216:	b930      	cbnz	r0, 8001226 <_svfiprintf_r+0x32>
 8001218:	230c      	movs	r3, #12
 800121a:	603b      	str	r3, [r7, #0]
 800121c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001220:	b01d      	add	sp, #116	@ 0x74
 8001222:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001226:	2340      	movs	r3, #64	@ 0x40
 8001228:	616b      	str	r3, [r5, #20]
 800122a:	2300      	movs	r3, #0
 800122c:	9309      	str	r3, [sp, #36]	@ 0x24
 800122e:	2320      	movs	r3, #32
 8001230:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8001234:	f8cd 800c 	str.w	r8, [sp, #12]
 8001238:	2330      	movs	r3, #48	@ 0x30
 800123a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80013d8 <_svfiprintf_r+0x1e4>
 800123e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8001242:	f04f 0901 	mov.w	r9, #1
 8001246:	4623      	mov	r3, r4
 8001248:	469a      	mov	sl, r3
 800124a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800124e:	b10a      	cbz	r2, 8001254 <_svfiprintf_r+0x60>
 8001250:	2a25      	cmp	r2, #37	@ 0x25
 8001252:	d1f9      	bne.n	8001248 <_svfiprintf_r+0x54>
 8001254:	ebba 0b04 	subs.w	fp, sl, r4
 8001258:	d00b      	beq.n	8001272 <_svfiprintf_r+0x7e>
 800125a:	465b      	mov	r3, fp
 800125c:	4622      	mov	r2, r4
 800125e:	4629      	mov	r1, r5
 8001260:	4638      	mov	r0, r7
 8001262:	f7ff ff6b 	bl	800113c <__ssputs_r>
 8001266:	3001      	adds	r0, #1
 8001268:	f000 80a7 	beq.w	80013ba <_svfiprintf_r+0x1c6>
 800126c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800126e:	445a      	add	r2, fp
 8001270:	9209      	str	r2, [sp, #36]	@ 0x24
 8001272:	f89a 3000 	ldrb.w	r3, [sl]
 8001276:	2b00      	cmp	r3, #0
 8001278:	f000 809f 	beq.w	80013ba <_svfiprintf_r+0x1c6>
 800127c:	2300      	movs	r3, #0
 800127e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001282:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001286:	f10a 0a01 	add.w	sl, sl, #1
 800128a:	9304      	str	r3, [sp, #16]
 800128c:	9307      	str	r3, [sp, #28]
 800128e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8001292:	931a      	str	r3, [sp, #104]	@ 0x68
 8001294:	4654      	mov	r4, sl
 8001296:	2205      	movs	r2, #5
 8001298:	f814 1b01 	ldrb.w	r1, [r4], #1
 800129c:	484e      	ldr	r0, [pc, #312]	@ (80013d8 <_svfiprintf_r+0x1e4>)
 800129e:	f7fe ff97 	bl	80001d0 <memchr>
 80012a2:	9a04      	ldr	r2, [sp, #16]
 80012a4:	b9d8      	cbnz	r0, 80012de <_svfiprintf_r+0xea>
 80012a6:	06d0      	lsls	r0, r2, #27
 80012a8:	bf44      	itt	mi
 80012aa:	2320      	movmi	r3, #32
 80012ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80012b0:	0711      	lsls	r1, r2, #28
 80012b2:	bf44      	itt	mi
 80012b4:	232b      	movmi	r3, #43	@ 0x2b
 80012b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80012ba:	f89a 3000 	ldrb.w	r3, [sl]
 80012be:	2b2a      	cmp	r3, #42	@ 0x2a
 80012c0:	d015      	beq.n	80012ee <_svfiprintf_r+0xfa>
 80012c2:	9a07      	ldr	r2, [sp, #28]
 80012c4:	4654      	mov	r4, sl
 80012c6:	2000      	movs	r0, #0
 80012c8:	f04f 0c0a 	mov.w	ip, #10
 80012cc:	4621      	mov	r1, r4
 80012ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 80012d2:	3b30      	subs	r3, #48	@ 0x30
 80012d4:	2b09      	cmp	r3, #9
 80012d6:	d94b      	bls.n	8001370 <_svfiprintf_r+0x17c>
 80012d8:	b1b0      	cbz	r0, 8001308 <_svfiprintf_r+0x114>
 80012da:	9207      	str	r2, [sp, #28]
 80012dc:	e014      	b.n	8001308 <_svfiprintf_r+0x114>
 80012de:	eba0 0308 	sub.w	r3, r0, r8
 80012e2:	fa09 f303 	lsl.w	r3, r9, r3
 80012e6:	4313      	orrs	r3, r2
 80012e8:	9304      	str	r3, [sp, #16]
 80012ea:	46a2      	mov	sl, r4
 80012ec:	e7d2      	b.n	8001294 <_svfiprintf_r+0xa0>
 80012ee:	9b03      	ldr	r3, [sp, #12]
 80012f0:	1d19      	adds	r1, r3, #4
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	9103      	str	r1, [sp, #12]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	bfbb      	ittet	lt
 80012fa:	425b      	neglt	r3, r3
 80012fc:	f042 0202 	orrlt.w	r2, r2, #2
 8001300:	9307      	strge	r3, [sp, #28]
 8001302:	9307      	strlt	r3, [sp, #28]
 8001304:	bfb8      	it	lt
 8001306:	9204      	strlt	r2, [sp, #16]
 8001308:	7823      	ldrb	r3, [r4, #0]
 800130a:	2b2e      	cmp	r3, #46	@ 0x2e
 800130c:	d10a      	bne.n	8001324 <_svfiprintf_r+0x130>
 800130e:	7863      	ldrb	r3, [r4, #1]
 8001310:	2b2a      	cmp	r3, #42	@ 0x2a
 8001312:	d132      	bne.n	800137a <_svfiprintf_r+0x186>
 8001314:	9b03      	ldr	r3, [sp, #12]
 8001316:	1d1a      	adds	r2, r3, #4
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	9203      	str	r2, [sp, #12]
 800131c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8001320:	3402      	adds	r4, #2
 8001322:	9305      	str	r3, [sp, #20]
 8001324:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80013dc <_svfiprintf_r+0x1e8>
 8001328:	7821      	ldrb	r1, [r4, #0]
 800132a:	2203      	movs	r2, #3
 800132c:	4650      	mov	r0, sl
 800132e:	f7fe ff4f 	bl	80001d0 <memchr>
 8001332:	b138      	cbz	r0, 8001344 <_svfiprintf_r+0x150>
 8001334:	9b04      	ldr	r3, [sp, #16]
 8001336:	eba0 000a 	sub.w	r0, r0, sl
 800133a:	2240      	movs	r2, #64	@ 0x40
 800133c:	4082      	lsls	r2, r0
 800133e:	4313      	orrs	r3, r2
 8001340:	3401      	adds	r4, #1
 8001342:	9304      	str	r3, [sp, #16]
 8001344:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001348:	4825      	ldr	r0, [pc, #148]	@ (80013e0 <_svfiprintf_r+0x1ec>)
 800134a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800134e:	2206      	movs	r2, #6
 8001350:	f7fe ff3e 	bl	80001d0 <memchr>
 8001354:	2800      	cmp	r0, #0
 8001356:	d036      	beq.n	80013c6 <_svfiprintf_r+0x1d2>
 8001358:	4b22      	ldr	r3, [pc, #136]	@ (80013e4 <_svfiprintf_r+0x1f0>)
 800135a:	bb1b      	cbnz	r3, 80013a4 <_svfiprintf_r+0x1b0>
 800135c:	9b03      	ldr	r3, [sp, #12]
 800135e:	3307      	adds	r3, #7
 8001360:	f023 0307 	bic.w	r3, r3, #7
 8001364:	3308      	adds	r3, #8
 8001366:	9303      	str	r3, [sp, #12]
 8001368:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800136a:	4433      	add	r3, r6
 800136c:	9309      	str	r3, [sp, #36]	@ 0x24
 800136e:	e76a      	b.n	8001246 <_svfiprintf_r+0x52>
 8001370:	fb0c 3202 	mla	r2, ip, r2, r3
 8001374:	460c      	mov	r4, r1
 8001376:	2001      	movs	r0, #1
 8001378:	e7a8      	b.n	80012cc <_svfiprintf_r+0xd8>
 800137a:	2300      	movs	r3, #0
 800137c:	3401      	adds	r4, #1
 800137e:	9305      	str	r3, [sp, #20]
 8001380:	4619      	mov	r1, r3
 8001382:	f04f 0c0a 	mov.w	ip, #10
 8001386:	4620      	mov	r0, r4
 8001388:	f810 2b01 	ldrb.w	r2, [r0], #1
 800138c:	3a30      	subs	r2, #48	@ 0x30
 800138e:	2a09      	cmp	r2, #9
 8001390:	d903      	bls.n	800139a <_svfiprintf_r+0x1a6>
 8001392:	2b00      	cmp	r3, #0
 8001394:	d0c6      	beq.n	8001324 <_svfiprintf_r+0x130>
 8001396:	9105      	str	r1, [sp, #20]
 8001398:	e7c4      	b.n	8001324 <_svfiprintf_r+0x130>
 800139a:	fb0c 2101 	mla	r1, ip, r1, r2
 800139e:	4604      	mov	r4, r0
 80013a0:	2301      	movs	r3, #1
 80013a2:	e7f0      	b.n	8001386 <_svfiprintf_r+0x192>
 80013a4:	ab03      	add	r3, sp, #12
 80013a6:	9300      	str	r3, [sp, #0]
 80013a8:	462a      	mov	r2, r5
 80013aa:	4b0f      	ldr	r3, [pc, #60]	@ (80013e8 <_svfiprintf_r+0x1f4>)
 80013ac:	a904      	add	r1, sp, #16
 80013ae:	4638      	mov	r0, r7
 80013b0:	f3af 8000 	nop.w
 80013b4:	1c42      	adds	r2, r0, #1
 80013b6:	4606      	mov	r6, r0
 80013b8:	d1d6      	bne.n	8001368 <_svfiprintf_r+0x174>
 80013ba:	89ab      	ldrh	r3, [r5, #12]
 80013bc:	065b      	lsls	r3, r3, #25
 80013be:	f53f af2d 	bmi.w	800121c <_svfiprintf_r+0x28>
 80013c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80013c4:	e72c      	b.n	8001220 <_svfiprintf_r+0x2c>
 80013c6:	ab03      	add	r3, sp, #12
 80013c8:	9300      	str	r3, [sp, #0]
 80013ca:	462a      	mov	r2, r5
 80013cc:	4b06      	ldr	r3, [pc, #24]	@ (80013e8 <_svfiprintf_r+0x1f4>)
 80013ce:	a904      	add	r1, sp, #16
 80013d0:	4638      	mov	r0, r7
 80013d2:	f000 f879 	bl	80014c8 <_printf_i>
 80013d6:	e7ed      	b.n	80013b4 <_svfiprintf_r+0x1c0>
 80013d8:	08001844 	.word	0x08001844
 80013dc:	0800184a 	.word	0x0800184a
 80013e0:	0800184e 	.word	0x0800184e
 80013e4:	00000000 	.word	0x00000000
 80013e8:	0800113d 	.word	0x0800113d

080013ec <_printf_common>:
 80013ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80013f0:	4616      	mov	r6, r2
 80013f2:	4698      	mov	r8, r3
 80013f4:	688a      	ldr	r2, [r1, #8]
 80013f6:	690b      	ldr	r3, [r1, #16]
 80013f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80013fc:	4293      	cmp	r3, r2
 80013fe:	bfb8      	it	lt
 8001400:	4613      	movlt	r3, r2
 8001402:	6033      	str	r3, [r6, #0]
 8001404:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8001408:	4607      	mov	r7, r0
 800140a:	460c      	mov	r4, r1
 800140c:	b10a      	cbz	r2, 8001412 <_printf_common+0x26>
 800140e:	3301      	adds	r3, #1
 8001410:	6033      	str	r3, [r6, #0]
 8001412:	6823      	ldr	r3, [r4, #0]
 8001414:	0699      	lsls	r1, r3, #26
 8001416:	bf42      	ittt	mi
 8001418:	6833      	ldrmi	r3, [r6, #0]
 800141a:	3302      	addmi	r3, #2
 800141c:	6033      	strmi	r3, [r6, #0]
 800141e:	6825      	ldr	r5, [r4, #0]
 8001420:	f015 0506 	ands.w	r5, r5, #6
 8001424:	d106      	bne.n	8001434 <_printf_common+0x48>
 8001426:	f104 0a19 	add.w	sl, r4, #25
 800142a:	68e3      	ldr	r3, [r4, #12]
 800142c:	6832      	ldr	r2, [r6, #0]
 800142e:	1a9b      	subs	r3, r3, r2
 8001430:	42ab      	cmp	r3, r5
 8001432:	dc26      	bgt.n	8001482 <_printf_common+0x96>
 8001434:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8001438:	6822      	ldr	r2, [r4, #0]
 800143a:	3b00      	subs	r3, #0
 800143c:	bf18      	it	ne
 800143e:	2301      	movne	r3, #1
 8001440:	0692      	lsls	r2, r2, #26
 8001442:	d42b      	bmi.n	800149c <_printf_common+0xb0>
 8001444:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8001448:	4641      	mov	r1, r8
 800144a:	4638      	mov	r0, r7
 800144c:	47c8      	blx	r9
 800144e:	3001      	adds	r0, #1
 8001450:	d01e      	beq.n	8001490 <_printf_common+0xa4>
 8001452:	6823      	ldr	r3, [r4, #0]
 8001454:	6922      	ldr	r2, [r4, #16]
 8001456:	f003 0306 	and.w	r3, r3, #6
 800145a:	2b04      	cmp	r3, #4
 800145c:	bf02      	ittt	eq
 800145e:	68e5      	ldreq	r5, [r4, #12]
 8001460:	6833      	ldreq	r3, [r6, #0]
 8001462:	1aed      	subeq	r5, r5, r3
 8001464:	68a3      	ldr	r3, [r4, #8]
 8001466:	bf0c      	ite	eq
 8001468:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800146c:	2500      	movne	r5, #0
 800146e:	4293      	cmp	r3, r2
 8001470:	bfc4      	itt	gt
 8001472:	1a9b      	subgt	r3, r3, r2
 8001474:	18ed      	addgt	r5, r5, r3
 8001476:	2600      	movs	r6, #0
 8001478:	341a      	adds	r4, #26
 800147a:	42b5      	cmp	r5, r6
 800147c:	d11a      	bne.n	80014b4 <_printf_common+0xc8>
 800147e:	2000      	movs	r0, #0
 8001480:	e008      	b.n	8001494 <_printf_common+0xa8>
 8001482:	2301      	movs	r3, #1
 8001484:	4652      	mov	r2, sl
 8001486:	4641      	mov	r1, r8
 8001488:	4638      	mov	r0, r7
 800148a:	47c8      	blx	r9
 800148c:	3001      	adds	r0, #1
 800148e:	d103      	bne.n	8001498 <_printf_common+0xac>
 8001490:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001494:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001498:	3501      	adds	r5, #1
 800149a:	e7c6      	b.n	800142a <_printf_common+0x3e>
 800149c:	18e1      	adds	r1, r4, r3
 800149e:	1c5a      	adds	r2, r3, #1
 80014a0:	2030      	movs	r0, #48	@ 0x30
 80014a2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80014a6:	4422      	add	r2, r4
 80014a8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80014ac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80014b0:	3302      	adds	r3, #2
 80014b2:	e7c7      	b.n	8001444 <_printf_common+0x58>
 80014b4:	2301      	movs	r3, #1
 80014b6:	4622      	mov	r2, r4
 80014b8:	4641      	mov	r1, r8
 80014ba:	4638      	mov	r0, r7
 80014bc:	47c8      	blx	r9
 80014be:	3001      	adds	r0, #1
 80014c0:	d0e6      	beq.n	8001490 <_printf_common+0xa4>
 80014c2:	3601      	adds	r6, #1
 80014c4:	e7d9      	b.n	800147a <_printf_common+0x8e>
	...

080014c8 <_printf_i>:
 80014c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80014cc:	7e0f      	ldrb	r7, [r1, #24]
 80014ce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80014d0:	2f78      	cmp	r7, #120	@ 0x78
 80014d2:	4691      	mov	r9, r2
 80014d4:	4680      	mov	r8, r0
 80014d6:	460c      	mov	r4, r1
 80014d8:	469a      	mov	sl, r3
 80014da:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80014de:	d807      	bhi.n	80014f0 <_printf_i+0x28>
 80014e0:	2f62      	cmp	r7, #98	@ 0x62
 80014e2:	d80a      	bhi.n	80014fa <_printf_i+0x32>
 80014e4:	2f00      	cmp	r7, #0
 80014e6:	f000 80d1 	beq.w	800168c <_printf_i+0x1c4>
 80014ea:	2f58      	cmp	r7, #88	@ 0x58
 80014ec:	f000 80b8 	beq.w	8001660 <_printf_i+0x198>
 80014f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80014f4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80014f8:	e03a      	b.n	8001570 <_printf_i+0xa8>
 80014fa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80014fe:	2b15      	cmp	r3, #21
 8001500:	d8f6      	bhi.n	80014f0 <_printf_i+0x28>
 8001502:	a101      	add	r1, pc, #4	@ (adr r1, 8001508 <_printf_i+0x40>)
 8001504:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001508:	08001561 	.word	0x08001561
 800150c:	08001575 	.word	0x08001575
 8001510:	080014f1 	.word	0x080014f1
 8001514:	080014f1 	.word	0x080014f1
 8001518:	080014f1 	.word	0x080014f1
 800151c:	080014f1 	.word	0x080014f1
 8001520:	08001575 	.word	0x08001575
 8001524:	080014f1 	.word	0x080014f1
 8001528:	080014f1 	.word	0x080014f1
 800152c:	080014f1 	.word	0x080014f1
 8001530:	080014f1 	.word	0x080014f1
 8001534:	08001673 	.word	0x08001673
 8001538:	0800159f 	.word	0x0800159f
 800153c:	0800162d 	.word	0x0800162d
 8001540:	080014f1 	.word	0x080014f1
 8001544:	080014f1 	.word	0x080014f1
 8001548:	08001695 	.word	0x08001695
 800154c:	080014f1 	.word	0x080014f1
 8001550:	0800159f 	.word	0x0800159f
 8001554:	080014f1 	.word	0x080014f1
 8001558:	080014f1 	.word	0x080014f1
 800155c:	08001635 	.word	0x08001635
 8001560:	6833      	ldr	r3, [r6, #0]
 8001562:	1d1a      	adds	r2, r3, #4
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	6032      	str	r2, [r6, #0]
 8001568:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800156c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001570:	2301      	movs	r3, #1
 8001572:	e09c      	b.n	80016ae <_printf_i+0x1e6>
 8001574:	6833      	ldr	r3, [r6, #0]
 8001576:	6820      	ldr	r0, [r4, #0]
 8001578:	1d19      	adds	r1, r3, #4
 800157a:	6031      	str	r1, [r6, #0]
 800157c:	0606      	lsls	r6, r0, #24
 800157e:	d501      	bpl.n	8001584 <_printf_i+0xbc>
 8001580:	681d      	ldr	r5, [r3, #0]
 8001582:	e003      	b.n	800158c <_printf_i+0xc4>
 8001584:	0645      	lsls	r5, r0, #25
 8001586:	d5fb      	bpl.n	8001580 <_printf_i+0xb8>
 8001588:	f9b3 5000 	ldrsh.w	r5, [r3]
 800158c:	2d00      	cmp	r5, #0
 800158e:	da03      	bge.n	8001598 <_printf_i+0xd0>
 8001590:	232d      	movs	r3, #45	@ 0x2d
 8001592:	426d      	negs	r5, r5
 8001594:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001598:	4858      	ldr	r0, [pc, #352]	@ (80016fc <_printf_i+0x234>)
 800159a:	230a      	movs	r3, #10
 800159c:	e011      	b.n	80015c2 <_printf_i+0xfa>
 800159e:	6821      	ldr	r1, [r4, #0]
 80015a0:	6833      	ldr	r3, [r6, #0]
 80015a2:	0608      	lsls	r0, r1, #24
 80015a4:	f853 5b04 	ldr.w	r5, [r3], #4
 80015a8:	d402      	bmi.n	80015b0 <_printf_i+0xe8>
 80015aa:	0649      	lsls	r1, r1, #25
 80015ac:	bf48      	it	mi
 80015ae:	b2ad      	uxthmi	r5, r5
 80015b0:	2f6f      	cmp	r7, #111	@ 0x6f
 80015b2:	4852      	ldr	r0, [pc, #328]	@ (80016fc <_printf_i+0x234>)
 80015b4:	6033      	str	r3, [r6, #0]
 80015b6:	bf14      	ite	ne
 80015b8:	230a      	movne	r3, #10
 80015ba:	2308      	moveq	r3, #8
 80015bc:	2100      	movs	r1, #0
 80015be:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80015c2:	6866      	ldr	r6, [r4, #4]
 80015c4:	60a6      	str	r6, [r4, #8]
 80015c6:	2e00      	cmp	r6, #0
 80015c8:	db05      	blt.n	80015d6 <_printf_i+0x10e>
 80015ca:	6821      	ldr	r1, [r4, #0]
 80015cc:	432e      	orrs	r6, r5
 80015ce:	f021 0104 	bic.w	r1, r1, #4
 80015d2:	6021      	str	r1, [r4, #0]
 80015d4:	d04b      	beq.n	800166e <_printf_i+0x1a6>
 80015d6:	4616      	mov	r6, r2
 80015d8:	fbb5 f1f3 	udiv	r1, r5, r3
 80015dc:	fb03 5711 	mls	r7, r3, r1, r5
 80015e0:	5dc7      	ldrb	r7, [r0, r7]
 80015e2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80015e6:	462f      	mov	r7, r5
 80015e8:	42bb      	cmp	r3, r7
 80015ea:	460d      	mov	r5, r1
 80015ec:	d9f4      	bls.n	80015d8 <_printf_i+0x110>
 80015ee:	2b08      	cmp	r3, #8
 80015f0:	d10b      	bne.n	800160a <_printf_i+0x142>
 80015f2:	6823      	ldr	r3, [r4, #0]
 80015f4:	07df      	lsls	r7, r3, #31
 80015f6:	d508      	bpl.n	800160a <_printf_i+0x142>
 80015f8:	6923      	ldr	r3, [r4, #16]
 80015fa:	6861      	ldr	r1, [r4, #4]
 80015fc:	4299      	cmp	r1, r3
 80015fe:	bfde      	ittt	le
 8001600:	2330      	movle	r3, #48	@ 0x30
 8001602:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001606:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800160a:	1b92      	subs	r2, r2, r6
 800160c:	6122      	str	r2, [r4, #16]
 800160e:	f8cd a000 	str.w	sl, [sp]
 8001612:	464b      	mov	r3, r9
 8001614:	aa03      	add	r2, sp, #12
 8001616:	4621      	mov	r1, r4
 8001618:	4640      	mov	r0, r8
 800161a:	f7ff fee7 	bl	80013ec <_printf_common>
 800161e:	3001      	adds	r0, #1
 8001620:	d14a      	bne.n	80016b8 <_printf_i+0x1f0>
 8001622:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001626:	b004      	add	sp, #16
 8001628:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800162c:	6823      	ldr	r3, [r4, #0]
 800162e:	f043 0320 	orr.w	r3, r3, #32
 8001632:	6023      	str	r3, [r4, #0]
 8001634:	4832      	ldr	r0, [pc, #200]	@ (8001700 <_printf_i+0x238>)
 8001636:	2778      	movs	r7, #120	@ 0x78
 8001638:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800163c:	6823      	ldr	r3, [r4, #0]
 800163e:	6831      	ldr	r1, [r6, #0]
 8001640:	061f      	lsls	r7, r3, #24
 8001642:	f851 5b04 	ldr.w	r5, [r1], #4
 8001646:	d402      	bmi.n	800164e <_printf_i+0x186>
 8001648:	065f      	lsls	r7, r3, #25
 800164a:	bf48      	it	mi
 800164c:	b2ad      	uxthmi	r5, r5
 800164e:	6031      	str	r1, [r6, #0]
 8001650:	07d9      	lsls	r1, r3, #31
 8001652:	bf44      	itt	mi
 8001654:	f043 0320 	orrmi.w	r3, r3, #32
 8001658:	6023      	strmi	r3, [r4, #0]
 800165a:	b11d      	cbz	r5, 8001664 <_printf_i+0x19c>
 800165c:	2310      	movs	r3, #16
 800165e:	e7ad      	b.n	80015bc <_printf_i+0xf4>
 8001660:	4826      	ldr	r0, [pc, #152]	@ (80016fc <_printf_i+0x234>)
 8001662:	e7e9      	b.n	8001638 <_printf_i+0x170>
 8001664:	6823      	ldr	r3, [r4, #0]
 8001666:	f023 0320 	bic.w	r3, r3, #32
 800166a:	6023      	str	r3, [r4, #0]
 800166c:	e7f6      	b.n	800165c <_printf_i+0x194>
 800166e:	4616      	mov	r6, r2
 8001670:	e7bd      	b.n	80015ee <_printf_i+0x126>
 8001672:	6833      	ldr	r3, [r6, #0]
 8001674:	6825      	ldr	r5, [r4, #0]
 8001676:	6961      	ldr	r1, [r4, #20]
 8001678:	1d18      	adds	r0, r3, #4
 800167a:	6030      	str	r0, [r6, #0]
 800167c:	062e      	lsls	r6, r5, #24
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	d501      	bpl.n	8001686 <_printf_i+0x1be>
 8001682:	6019      	str	r1, [r3, #0]
 8001684:	e002      	b.n	800168c <_printf_i+0x1c4>
 8001686:	0668      	lsls	r0, r5, #25
 8001688:	d5fb      	bpl.n	8001682 <_printf_i+0x1ba>
 800168a:	8019      	strh	r1, [r3, #0]
 800168c:	2300      	movs	r3, #0
 800168e:	6123      	str	r3, [r4, #16]
 8001690:	4616      	mov	r6, r2
 8001692:	e7bc      	b.n	800160e <_printf_i+0x146>
 8001694:	6833      	ldr	r3, [r6, #0]
 8001696:	1d1a      	adds	r2, r3, #4
 8001698:	6032      	str	r2, [r6, #0]
 800169a:	681e      	ldr	r6, [r3, #0]
 800169c:	6862      	ldr	r2, [r4, #4]
 800169e:	2100      	movs	r1, #0
 80016a0:	4630      	mov	r0, r6
 80016a2:	f7fe fd95 	bl	80001d0 <memchr>
 80016a6:	b108      	cbz	r0, 80016ac <_printf_i+0x1e4>
 80016a8:	1b80      	subs	r0, r0, r6
 80016aa:	6060      	str	r0, [r4, #4]
 80016ac:	6863      	ldr	r3, [r4, #4]
 80016ae:	6123      	str	r3, [r4, #16]
 80016b0:	2300      	movs	r3, #0
 80016b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80016b6:	e7aa      	b.n	800160e <_printf_i+0x146>
 80016b8:	6923      	ldr	r3, [r4, #16]
 80016ba:	4632      	mov	r2, r6
 80016bc:	4649      	mov	r1, r9
 80016be:	4640      	mov	r0, r8
 80016c0:	47d0      	blx	sl
 80016c2:	3001      	adds	r0, #1
 80016c4:	d0ad      	beq.n	8001622 <_printf_i+0x15a>
 80016c6:	6823      	ldr	r3, [r4, #0]
 80016c8:	079b      	lsls	r3, r3, #30
 80016ca:	d413      	bmi.n	80016f4 <_printf_i+0x22c>
 80016cc:	68e0      	ldr	r0, [r4, #12]
 80016ce:	9b03      	ldr	r3, [sp, #12]
 80016d0:	4298      	cmp	r0, r3
 80016d2:	bfb8      	it	lt
 80016d4:	4618      	movlt	r0, r3
 80016d6:	e7a6      	b.n	8001626 <_printf_i+0x15e>
 80016d8:	2301      	movs	r3, #1
 80016da:	4632      	mov	r2, r6
 80016dc:	4649      	mov	r1, r9
 80016de:	4640      	mov	r0, r8
 80016e0:	47d0      	blx	sl
 80016e2:	3001      	adds	r0, #1
 80016e4:	d09d      	beq.n	8001622 <_printf_i+0x15a>
 80016e6:	3501      	adds	r5, #1
 80016e8:	68e3      	ldr	r3, [r4, #12]
 80016ea:	9903      	ldr	r1, [sp, #12]
 80016ec:	1a5b      	subs	r3, r3, r1
 80016ee:	42ab      	cmp	r3, r5
 80016f0:	dcf2      	bgt.n	80016d8 <_printf_i+0x210>
 80016f2:	e7eb      	b.n	80016cc <_printf_i+0x204>
 80016f4:	2500      	movs	r5, #0
 80016f6:	f104 0619 	add.w	r6, r4, #25
 80016fa:	e7f5      	b.n	80016e8 <_printf_i+0x220>
 80016fc:	08001855 	.word	0x08001855
 8001700:	08001866 	.word	0x08001866

08001704 <memmove>:
 8001704:	4288      	cmp	r0, r1
 8001706:	b510      	push	{r4, lr}
 8001708:	eb01 0402 	add.w	r4, r1, r2
 800170c:	d902      	bls.n	8001714 <memmove+0x10>
 800170e:	4284      	cmp	r4, r0
 8001710:	4623      	mov	r3, r4
 8001712:	d807      	bhi.n	8001724 <memmove+0x20>
 8001714:	1e43      	subs	r3, r0, #1
 8001716:	42a1      	cmp	r1, r4
 8001718:	d008      	beq.n	800172c <memmove+0x28>
 800171a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800171e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8001722:	e7f8      	b.n	8001716 <memmove+0x12>
 8001724:	4402      	add	r2, r0
 8001726:	4601      	mov	r1, r0
 8001728:	428a      	cmp	r2, r1
 800172a:	d100      	bne.n	800172e <memmove+0x2a>
 800172c:	bd10      	pop	{r4, pc}
 800172e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001732:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8001736:	e7f7      	b.n	8001728 <memmove+0x24>

08001738 <_sbrk_r>:
 8001738:	b538      	push	{r3, r4, r5, lr}
 800173a:	4d06      	ldr	r5, [pc, #24]	@ (8001754 <_sbrk_r+0x1c>)
 800173c:	2300      	movs	r3, #0
 800173e:	4604      	mov	r4, r0
 8001740:	4608      	mov	r0, r1
 8001742:	602b      	str	r3, [r5, #0]
 8001744:	f7ff fa0e 	bl	8000b64 <_sbrk>
 8001748:	1c43      	adds	r3, r0, #1
 800174a:	d102      	bne.n	8001752 <_sbrk_r+0x1a>
 800174c:	682b      	ldr	r3, [r5, #0]
 800174e:	b103      	cbz	r3, 8001752 <_sbrk_r+0x1a>
 8001750:	6023      	str	r3, [r4, #0]
 8001752:	bd38      	pop	{r3, r4, r5, pc}
 8001754:	200001fc 	.word	0x200001fc

08001758 <memcpy>:
 8001758:	440a      	add	r2, r1
 800175a:	4291      	cmp	r1, r2
 800175c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8001760:	d100      	bne.n	8001764 <memcpy+0xc>
 8001762:	4770      	bx	lr
 8001764:	b510      	push	{r4, lr}
 8001766:	f811 4b01 	ldrb.w	r4, [r1], #1
 800176a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800176e:	4291      	cmp	r1, r2
 8001770:	d1f9      	bne.n	8001766 <memcpy+0xe>
 8001772:	bd10      	pop	{r4, pc}

08001774 <_realloc_r>:
 8001774:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001778:	4607      	mov	r7, r0
 800177a:	4614      	mov	r4, r2
 800177c:	460d      	mov	r5, r1
 800177e:	b921      	cbnz	r1, 800178a <_realloc_r+0x16>
 8001780:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001784:	4611      	mov	r1, r2
 8001786:	f7ff bc4d 	b.w	8001024 <_malloc_r>
 800178a:	b92a      	cbnz	r2, 8001798 <_realloc_r+0x24>
 800178c:	f7ff fbde 	bl	8000f4c <_free_r>
 8001790:	4625      	mov	r5, r4
 8001792:	4628      	mov	r0, r5
 8001794:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001798:	f000 f81a 	bl	80017d0 <_malloc_usable_size_r>
 800179c:	4284      	cmp	r4, r0
 800179e:	4606      	mov	r6, r0
 80017a0:	d802      	bhi.n	80017a8 <_realloc_r+0x34>
 80017a2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80017a6:	d8f4      	bhi.n	8001792 <_realloc_r+0x1e>
 80017a8:	4621      	mov	r1, r4
 80017aa:	4638      	mov	r0, r7
 80017ac:	f7ff fc3a 	bl	8001024 <_malloc_r>
 80017b0:	4680      	mov	r8, r0
 80017b2:	b908      	cbnz	r0, 80017b8 <_realloc_r+0x44>
 80017b4:	4645      	mov	r5, r8
 80017b6:	e7ec      	b.n	8001792 <_realloc_r+0x1e>
 80017b8:	42b4      	cmp	r4, r6
 80017ba:	4622      	mov	r2, r4
 80017bc:	4629      	mov	r1, r5
 80017be:	bf28      	it	cs
 80017c0:	4632      	movcs	r2, r6
 80017c2:	f7ff ffc9 	bl	8001758 <memcpy>
 80017c6:	4629      	mov	r1, r5
 80017c8:	4638      	mov	r0, r7
 80017ca:	f7ff fbbf 	bl	8000f4c <_free_r>
 80017ce:	e7f1      	b.n	80017b4 <_realloc_r+0x40>

080017d0 <_malloc_usable_size_r>:
 80017d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80017d4:	1f18      	subs	r0, r3, #4
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	bfbc      	itt	lt
 80017da:	580b      	ldrlt	r3, [r1, r0]
 80017dc:	18c0      	addlt	r0, r0, r3
 80017de:	4770      	bx	lr

080017e0 <_init>:
 80017e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017e2:	bf00      	nop
 80017e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80017e6:	bc08      	pop	{r3}
 80017e8:	469e      	mov	lr, r3
 80017ea:	4770      	bx	lr

080017ec <_fini>:
 80017ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017ee:	bf00      	nop
 80017f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80017f2:	bc08      	pop	{r3}
 80017f4:	469e      	mov	lr, r3
 80017f6:	4770      	bx	lr
