/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [14:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_4z;
  wire [13:0] celloutsig_0_5z;
  wire celloutsig_0_9z;
  wire [23:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [6:0] celloutsig_1_16z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [20:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = ~(celloutsig_1_13z[2] | celloutsig_1_13z[6]);
  assign celloutsig_0_14z = ~(celloutsig_0_13z | celloutsig_0_4z[2]);
  assign celloutsig_0_15z = ~(celloutsig_0_5z[1] | celloutsig_0_14z);
  assign celloutsig_0_9z = ~((celloutsig_0_2z[3] | celloutsig_0_1z[0]) & (celloutsig_0_4z[1] | _00_));
  assign celloutsig_1_10z = celloutsig_1_4z[7] | ~(celloutsig_1_1z[5]);
  assign celloutsig_1_18z = celloutsig_1_13z[6] | ~(celloutsig_1_15z);
  assign celloutsig_0_13z = celloutsig_0_9z | ~(in_data[33]);
  assign celloutsig_1_16z = { celloutsig_1_3z[0], celloutsig_1_2z, celloutsig_1_12z } + { celloutsig_1_14z[3:1], celloutsig_1_3z };
  assign celloutsig_0_4z = in_data[9:6] + celloutsig_0_2z[3:0];
  assign celloutsig_1_0z = in_data[180:157] + in_data[136:113];
  reg [23:0] _13_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _13_ <= 24'h000000;
    else _13_ <= { celloutsig_0_15z, _00_, _02_[13:8], _01_, _02_[6:0], celloutsig_0_2z };
  assign out_data[55:32] = _13_;
  reg [3:0] _14_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _14_ <= 4'h0;
    else _14_ <= celloutsig_0_5z[8:5];
  assign out_data[3:0] = _14_;
  reg [14:0] _15_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _15_ <= 15'h0000;
    else _15_ <= { in_data[35:26], celloutsig_0_0z, celloutsig_0_1z };
  assign { _00_, _02_[13:8], _01_, _02_[6:0] } = _15_;
  assign celloutsig_0_0z = in_data[59:52] && in_data[25:18];
  assign celloutsig_1_12z = { celloutsig_1_8z[7:3], celloutsig_1_3z } && celloutsig_1_0z[17:9];
  assign celloutsig_1_6z = ! celloutsig_1_2z;
  assign celloutsig_1_7z = { celloutsig_1_5z[20:2], celloutsig_1_4z } < { celloutsig_1_5z[6:0], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_9z = celloutsig_1_5z[9] & ~(celloutsig_1_7z);
  assign celloutsig_0_1z = - { in_data[1:0], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_13z = celloutsig_1_8z[8:2] | celloutsig_1_0z[17:11];
  assign celloutsig_0_5z = { _02_[12:8], _01_, _02_[6:3], celloutsig_0_1z } | { _00_, _02_[13], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_1z } | { in_data[69:63], celloutsig_0_0z };
  assign celloutsig_1_4z = celloutsig_1_1z[11:3] | { celloutsig_1_1z[7:4], celloutsig_1_2z };
  assign celloutsig_1_5z = { celloutsig_1_0z[22:19], celloutsig_1_2z, celloutsig_1_1z } | { celloutsig_1_1z[11:5], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_8z = { celloutsig_1_1z[8:7], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_2z } >> celloutsig_1_5z[15:7];
  assign celloutsig_1_17z = celloutsig_1_16z[4:1] >> celloutsig_1_4z[7:4];
  assign celloutsig_1_14z = { celloutsig_1_2z[2:1], celloutsig_1_9z, celloutsig_1_11z } - celloutsig_1_3z;
  assign celloutsig_1_19z = celloutsig_1_5z[16:14] - celloutsig_1_17z[3:1];
  assign celloutsig_1_1z = celloutsig_1_0z[20:9] - in_data[147:136];
  assign celloutsig_1_2z = celloutsig_1_0z[16:12] - celloutsig_1_1z[4:0];
  assign celloutsig_1_3z = celloutsig_1_1z[7:4] - in_data[102:99];
  assign celloutsig_1_11z = ~((in_data[117] & celloutsig_1_10z) | (celloutsig_1_3z[1] & celloutsig_1_3z[2]));
  assign { _02_[14], _02_[7] } = { _00_, _01_ };
  assign { out_data[128], out_data[98:96] } = { celloutsig_1_18z, celloutsig_1_19z };
endmodule
