#Timing report of worst 99 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $abc$1154$abc$593$li04_li04.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo00.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
$abc$1154$abc$593$li04_li04.C[0] (dffsre)                         1.519     1.519
$abc$1154$abc$593$li04_li04.Q[0] (dffsre) [clock-to-output]       0.709     2.228
$abc$1154$new_new_n33__.in[0] (.names)                            1.519     3.747
$abc$1154$new_new_n33__.out[0] (.names)                           0.320     4.067
$abc$1154$abc$593$li00_li00.in[0] (.names)                        1.519     5.586
$abc$1154$abc$593$li00_li00.out[0] (.names)                       0.320     5.906
$abc$1154$abc$593$lo00.D[0] (dffsre)                              1.519     7.425
data arrival time                                                           7.425

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$1154$abc$593$lo00.C[0] (dffsre)                              1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -7.425
---------------------------------------------------------------------------------
slack (MET)                                                                 0.831


#Path 2
Startpoint: q.Q[0] (dffsre clocked by clock0)
Endpoint  : out:q.outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
q.C[0] (dffsre)                                                  1.519     1.519
q.Q[0] (dffsre) [clock-to-output]                                0.709     2.228
out:q.outpad[0] (.output)                                        1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 3
Startpoint: $abc$1154$abc$593$lo00.Q[0] (dffsre clocked by clock0)
Endpoint  : q.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$1154$abc$593$lo00.C[0] (dffsre)                             1.519     1.519
$abc$1154$abc$593$lo00.Q[0] (dffsre) [clock-to-output]           0.709     2.228
$abc$1154$abc$588$li0_li0.in[0] (.names)                         1.519     3.747
$abc$1154$abc$588$li0_li0.out[0] (.names)                        0.280     4.027
q.D[0] (dffsre)                                                  1.519     5.546
data arrival time                                                          5.546

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
q.C[0] (dffsre)                                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -5.546
--------------------------------------------------------------------------------
slack (MET)                                                                2.710


#Path 4
Startpoint: $abc$1154$abc$593$lo28.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo29.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
$abc$1154$abc$593$lo28.C[0] (dffsre)                              1.519     1.519
$abc$1154$abc$593$lo28.Q[0] (dffsre) [clock-to-output]            0.709     2.228
$abc$1154$abc$593$li29_li29.in[0] (.names)                        1.519     3.747
$abc$1154$abc$593$li29_li29.out[0] (.names)                       0.240     3.987
$abc$1154$abc$593$lo29.D[0] (dffsre)                              1.519     5.506
data arrival time                                                           5.506

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$1154$abc$593$lo29.C[0] (dffsre)                              1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -5.506
---------------------------------------------------------------------------------
slack (MET)                                                                 2.750


#Path 5
Startpoint: $abc$1154$abc$593$lo23.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$593$lo24.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
$abc$1154$abc$593$lo23.C[0] (dffsre)                              1.519     1.519
$abc$1154$abc$593$lo23.Q[0] (dffsre) [clock-to-output]            0.709     2.228
$abc$1154$abc$593$li24_li24.in[0] (.names)                        1.519     3.747
$abc$1154$abc$593$li24_li24.out[0] (.names)                       0.240     3.987
$abc$593$lo24.D[0] (dffsre)                                       1.519     5.506
data arrival time                                                           5.506

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$593$lo24.C[0] (dffsre)                                       1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -5.506
---------------------------------------------------------------------------------
slack (MET)                                                                 2.750


#Path 6
Startpoint: $abc$1154$abc$593$lo14.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo15.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
$abc$1154$abc$593$lo14.C[0] (dffsre)                              1.519     1.519
$abc$1154$abc$593$lo14.Q[0] (dffsre) [clock-to-output]            0.709     2.228
$abc$1154$abc$593$li15_li15.in[0] (.names)                        1.519     3.747
$abc$1154$abc$593$li15_li15.out[0] (.names)                       0.240     3.987
$abc$1154$abc$593$lo15.D[0] (dffsre)                              1.519     5.506
data arrival time                                                           5.506

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$1154$abc$593$lo15.C[0] (dffsre)                              1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -5.506
---------------------------------------------------------------------------------
slack (MET)                                                                 2.750


#Path 7
Startpoint: $abc$1154$abc$593$lo11.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo12.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
$abc$1154$abc$593$lo11.C[0] (dffsre)                              1.519     1.519
$abc$1154$abc$593$lo11.Q[0] (dffsre) [clock-to-output]            0.709     2.228
$abc$1154$abc$593$li12_li12.in[0] (.names)                        1.519     3.747
$abc$1154$abc$593$li12_li12.out[0] (.names)                       0.240     3.987
$abc$1154$abc$593$lo12.D[0] (dffsre)                              1.519     5.506
data arrival time                                                           5.506

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$1154$abc$593$lo12.C[0] (dffsre)                              1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -5.506
---------------------------------------------------------------------------------
slack (MET)                                                                 2.750


#Path 8
Startpoint: $abc$1154$abc$593$lo08.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo09.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
$abc$1154$abc$593$lo08.C[0] (dffsre)                              1.519     1.519
$abc$1154$abc$593$lo08.Q[0] (dffsre) [clock-to-output]            0.709     2.228
$abc$1154$abc$593$li09_li09.in[0] (.names)                        1.519     3.747
$abc$1154$abc$593$li09_li09.out[0] (.names)                       0.240     3.987
$abc$1154$abc$593$lo09.D[0] (dffsre)                              1.519     5.506
data arrival time                                                           5.506

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$1154$abc$593$lo09.C[0] (dffsre)                              1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -5.506
---------------------------------------------------------------------------------
slack (MET)                                                                 2.750


#Path 9
Startpoint: rst.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$593$li11_li11.S[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            1.000     1.000
rst.inpad[0] (.input)                                                                                                                                                                                                           0.000     1.000
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names)                        1.519     2.519
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names)                       0.240     2.759
$abc$593$li11_li11.S[0] (dffsre)                                                                                                                                                                                                1.519     4.278
data arrival time                                                                                                                                                                                                                         4.278

clock clock0 (rise edge)                                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                                        0.000     6.800
$abc$593$li11_li11.C[0] (dffsre)                                                                                                                                                                                                1.519     8.319
clock uncertainty                                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                                 0.067     8.386
data required time                                                                                                                                                                                                                        8.386
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        8.386
data arrival time                                                                                                                                                                                                                        -4.278
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               4.108


#Path 10
Startpoint: rst.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$593$li14_li14.S[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            1.000     1.000
rst.inpad[0] (.input)                                                                                                                                                                                                           0.000     1.000
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names)                        1.519     2.519
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names)                       0.240     2.759
$abc$593$li14_li14.S[0] (dffsre)                                                                                                                                                                                                1.519     4.278
data arrival time                                                                                                                                                                                                                         4.278

clock clock0 (rise edge)                                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                                        0.000     6.800
$abc$593$li14_li14.C[0] (dffsre)                                                                                                                                                                                                1.519     8.319
clock uncertainty                                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                                 0.067     8.386
data required time                                                                                                                                                                                                                        8.386
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        8.386
data arrival time                                                                                                                                                                                                                        -4.278
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               4.108


#Path 11
Startpoint: rst.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$593$li17_li17.S[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            1.000     1.000
rst.inpad[0] (.input)                                                                                                                                                                                                           0.000     1.000
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names)                        1.519     2.519
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names)                       0.240     2.759
$abc$593$li17_li17.S[0] (dffsre)                                                                                                                                                                                                1.519     4.278
data arrival time                                                                                                                                                                                                                         4.278

clock clock0 (rise edge)                                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                                        0.000     6.800
$abc$593$li17_li17.C[0] (dffsre)                                                                                                                                                                                                1.519     8.319
clock uncertainty                                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                                 0.067     8.386
data required time                                                                                                                                                                                                                        8.386
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        8.386
data arrival time                                                                                                                                                                                                                        -4.278
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               4.108


#Path 12
Startpoint: rst.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$593$li08_li08.S[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            1.000     1.000
rst.inpad[0] (.input)                                                                                                                                                                                                           0.000     1.000
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names)                        1.519     2.519
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names)                       0.240     2.759
$abc$593$li08_li08.S[0] (dffsre)                                                                                                                                                                                                1.519     4.278
data arrival time                                                                                                                                                                                                                         4.278

clock clock0 (rise edge)                                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                                        0.000     6.800
$abc$593$li08_li08.C[0] (dffsre)                                                                                                                                                                                                1.519     8.319
clock uncertainty                                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                                 0.067     8.386
data required time                                                                                                                                                                                                                        8.386
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        8.386
data arrival time                                                                                                                                                                                                                        -4.278
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               4.108


#Path 13
Startpoint: rst.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$593$li19_li19.S[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            1.000     1.000
rst.inpad[0] (.input)                                                                                                                                                                                                           0.000     1.000
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names)                        1.519     2.519
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names)                       0.240     2.759
$abc$593$li19_li19.S[0] (dffsre)                                                                                                                                                                                                1.519     4.278
data arrival time                                                                                                                                                                                                                         4.278

clock clock0 (rise edge)                                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                                        0.000     6.800
$abc$593$li19_li19.C[0] (dffsre)                                                                                                                                                                                                1.519     8.319
clock uncertainty                                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                                 0.067     8.386
data required time                                                                                                                                                                                                                        8.386
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        8.386
data arrival time                                                                                                                                                                                                                        -4.278
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               4.108


#Path 14
Startpoint: rst.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$li21_li21.S[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            1.000     1.000
rst.inpad[0] (.input)                                                                                                                                                                                                           0.000     1.000
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names)                        1.519     2.519
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names)                       0.240     2.759
$abc$1154$abc$593$li21_li21.S[0] (dffsre)                                                                                                                                                                                       1.519     4.278
data arrival time                                                                                                                                                                                                                         4.278

clock clock0 (rise edge)                                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                                        0.000     6.800
$abc$1154$abc$593$li21_li21.C[0] (dffsre)                                                                                                                                                                                       1.519     8.319
clock uncertainty                                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                                 0.067     8.386
data required time                                                                                                                                                                                                                        8.386
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        8.386
data arrival time                                                                                                                                                                                                                        -4.278
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               4.108


#Path 15
Startpoint: rst.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$593$li23_li23.S[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            1.000     1.000
rst.inpad[0] (.input)                                                                                                                                                                                                           0.000     1.000
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names)                        1.519     2.519
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names)                       0.240     2.759
$abc$593$li23_li23.S[0] (dffsre)                                                                                                                                                                                                1.519     4.278
data arrival time                                                                                                                                                                                                                         4.278

clock clock0 (rise edge)                                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                                        0.000     6.800
$abc$593$li23_li23.C[0] (dffsre)                                                                                                                                                                                                1.519     8.319
clock uncertainty                                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                                 0.067     8.386
data required time                                                                                                                                                                                                                        8.386
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        8.386
data arrival time                                                                                                                                                                                                                        -4.278
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               4.108


#Path 16
Startpoint: rst.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$593$li06_li06.S[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            1.000     1.000
rst.inpad[0] (.input)                                                                                                                                                                                                           0.000     1.000
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names)                        1.519     2.519
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names)                       0.240     2.759
$abc$593$li06_li06.S[0] (dffsre)                                                                                                                                                                                                1.519     4.278
data arrival time                                                                                                                                                                                                                         4.278

clock clock0 (rise edge)                                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                                        0.000     6.800
$abc$593$li06_li06.C[0] (dffsre)                                                                                                                                                                                                1.519     8.319
clock uncertainty                                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                                 0.067     8.386
data required time                                                                                                                                                                                                                        8.386
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        8.386
data arrival time                                                                                                                                                                                                                        -4.278
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               4.108


#Path 17
Startpoint: rst.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$593$li26_li26.S[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            1.000     1.000
rst.inpad[0] (.input)                                                                                                                                                                                                           0.000     1.000
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names)                        1.519     2.519
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names)                       0.240     2.759
$abc$593$li26_li26.S[0] (dffsre)                                                                                                                                                                                                1.519     4.278
data arrival time                                                                                                                                                                                                                         4.278

clock clock0 (rise edge)                                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                                        0.000     6.800
$abc$593$li26_li26.C[0] (dffsre)                                                                                                                                                                                                1.519     8.319
clock uncertainty                                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                                 0.067     8.386
data required time                                                                                                                                                                                                                        8.386
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        8.386
data arrival time                                                                                                                                                                                                                        -4.278
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               4.108


#Path 18
Startpoint: rst.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$li04_li04.S[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            1.000     1.000
rst.inpad[0] (.input)                                                                                                                                                                                                           0.000     1.000
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names)                        1.519     2.519
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names)                       0.240     2.759
$abc$1154$abc$593$li04_li04.S[0] (dffsre)                                                                                                                                                                                       1.519     4.278
data arrival time                                                                                                                                                                                                                         4.278

clock clock0 (rise edge)                                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                                        0.000     6.800
$abc$1154$abc$593$li04_li04.C[0] (dffsre)                                                                                                                                                                                       1.519     8.319
clock uncertainty                                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                                 0.067     8.386
data required time                                                                                                                                                                                                                        8.386
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        8.386
data arrival time                                                                                                                                                                                                                        -4.278
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               4.108


#Path 19
Startpoint: rst.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$li28_li28.S[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            1.000     1.000
rst.inpad[0] (.input)                                                                                                                                                                                                           0.000     1.000
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names)                        1.519     2.519
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names)                       0.240     2.759
$abc$1154$abc$593$li28_li28.S[0] (dffsre)                                                                                                                                                                                       1.519     4.278
data arrival time                                                                                                                                                                                                                         4.278

clock clock0 (rise edge)                                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                                        0.000     6.800
$abc$1154$abc$593$li28_li28.C[0] (dffsre)                                                                                                                                                                                       1.519     8.319
clock uncertainty                                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                                 0.067     8.386
data required time                                                                                                                                                                                                                        8.386
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        8.386
data arrival time                                                                                                                                                                                                                        -4.278
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               4.108


#Path 20
Startpoint: rst.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$li02_li02.S[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            1.000     1.000
rst.inpad[0] (.input)                                                                                                                                                                                                           0.000     1.000
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names)                        1.519     2.519
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names)                       0.240     2.759
$abc$1154$abc$593$li02_li02.S[0] (dffsre)                                                                                                                                                                                       1.519     4.278
data arrival time                                                                                                                                                                                                                         4.278

clock clock0 (rise edge)                                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                                        0.000     6.800
$abc$1154$abc$593$li02_li02.C[0] (dffsre)                                                                                                                                                                                       1.519     8.319
clock uncertainty                                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                                 0.067     8.386
data required time                                                                                                                                                                                                                        8.386
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        8.386
data arrival time                                                                                                                                                                                                                        -4.278
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               4.108


#Path 21
Startpoint: rst.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$593$li31_li31.S[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            1.000     1.000
rst.inpad[0] (.input)                                                                                                                                                                                                           0.000     1.000
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names)                        1.519     2.519
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names)                       0.240     2.759
$abc$593$li31_li31.S[0] (dffsre)                                                                                                                                                                                                1.519     4.278
data arrival time                                                                                                                                                                                                                         4.278

clock clock0 (rise edge)                                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                                        0.000     6.800
$abc$593$li31_li31.C[0] (dffsre)                                                                                                                                                                                                1.519     8.319
clock uncertainty                                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                                 0.067     8.386
data required time                                                                                                                                                                                                                        8.386
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        8.386
data arrival time                                                                                                                                                                                                                        -4.278
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               4.108


#Path 22
Startpoint: rst.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo04.R[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            1.000     1.000
rst.inpad[0] (.input)                                                                                                                                                                                                           0.000     1.000
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names)                        1.519     2.519
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names)                       0.240     2.759
$abc$1154$abc$593$lo04.R[0] (dffsre)                                                                                                                                                                                            1.519     4.278
data arrival time                                                                                                                                                                                                                         4.278

clock clock0 (rise edge)                                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                                        0.000     6.800
$abc$1154$abc$593$lo04.C[0] (dffsre)                                                                                                                                                                                            1.519     8.319
clock uncertainty                                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                                 0.087     8.406
data required time                                                                                                                                                                                                                        8.406
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        8.406
data arrival time                                                                                                                                                                                                                        -4.278
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               4.129


#Path 23
Startpoint: rst.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$593$lo06.R[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            1.000     1.000
rst.inpad[0] (.input)                                                                                                                                                                                                           0.000     1.000
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names)                        1.519     2.519
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names)                       0.240     2.759
$abc$593$lo06.R[0] (dffsre)                                                                                                                                                                                                     1.519     4.278
data arrival time                                                                                                                                                                                                                         4.278

clock clock0 (rise edge)                                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                                        0.000     6.800
$abc$593$lo06.C[0] (dffsre)                                                                                                                                                                                                     1.519     8.319
clock uncertainty                                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                                 0.087     8.406
data required time                                                                                                                                                                                                                        8.406
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        8.406
data arrival time                                                                                                                                                                                                                        -4.278
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               4.129


#Path 24
Startpoint: rst.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo02.R[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            1.000     1.000
rst.inpad[0] (.input)                                                                                                                                                                                                           0.000     1.000
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names)                        1.519     2.519
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names)                       0.240     2.759
$abc$1154$abc$593$lo02.R[0] (dffsre)                                                                                                                                                                                            1.519     4.278
data arrival time                                                                                                                                                                                                                         4.278

clock clock0 (rise edge)                                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                                        0.000     6.800
$abc$1154$abc$593$lo02.C[0] (dffsre)                                                                                                                                                                                            1.519     8.319
clock uncertainty                                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                                 0.087     8.406
data required time                                                                                                                                                                                                                        8.406
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        8.406
data arrival time                                                                                                                                                                                                                        -4.278
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               4.129


#Path 25
Startpoint: rst.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo08.R[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            1.000     1.000
rst.inpad[0] (.input)                                                                                                                                                                                                           0.000     1.000
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names)                        1.519     2.519
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names)                       0.240     2.759
$abc$1154$abc$593$lo08.R[0] (dffsre)                                                                                                                                                                                            1.519     4.278
data arrival time                                                                                                                                                                                                                         4.278

clock clock0 (rise edge)                                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                                        0.000     6.800
$abc$1154$abc$593$lo08.C[0] (dffsre)                                                                                                                                                                                            1.519     8.319
clock uncertainty                                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                                 0.087     8.406
data required time                                                                                                                                                                                                                        8.406
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        8.406
data arrival time                                                                                                                                                                                                                        -4.278
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               4.129


#Path 26
Startpoint: rst.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo09.R[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            1.000     1.000
rst.inpad[0] (.input)                                                                                                                                                                                                           0.000     1.000
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names)                        1.519     2.519
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names)                       0.240     2.759
$abc$1154$abc$593$lo09.R[0] (dffsre)                                                                                                                                                                                            1.519     4.278
data arrival time                                                                                                                                                                                                                         4.278

clock clock0 (rise edge)                                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                                        0.000     6.800
$abc$1154$abc$593$lo09.C[0] (dffsre)                                                                                                                                                                                            1.519     8.319
clock uncertainty                                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                                 0.087     8.406
data required time                                                                                                                                                                                                                        8.406
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        8.406
data arrival time                                                                                                                                                                                                                        -4.278
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               4.129


#Path 27
Startpoint: rst.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo00.R[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            1.000     1.000
rst.inpad[0] (.input)                                                                                                                                                                                                           0.000     1.000
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names)                        1.519     2.519
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names)                       0.240     2.759
$abc$1154$abc$593$lo00.R[0] (dffsre)                                                                                                                                                                                            1.519     4.278
data arrival time                                                                                                                                                                                                                         4.278

clock clock0 (rise edge)                                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                                        0.000     6.800
$abc$1154$abc$593$lo00.C[0] (dffsre)                                                                                                                                                                                            1.519     8.319
clock uncertainty                                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                                 0.087     8.406
data required time                                                                                                                                                                                                                        8.406
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        8.406
data arrival time                                                                                                                                                                                                                        -4.278
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               4.129


#Path 28
Startpoint: rst.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo14.R[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            1.000     1.000
rst.inpad[0] (.input)                                                                                                                                                                                                           0.000     1.000
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names)                        1.519     2.519
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names)                       0.240     2.759
$abc$1154$abc$593$lo14.R[0] (dffsre)                                                                                                                                                                                            1.519     4.278
data arrival time                                                                                                                                                                                                                         4.278

clock clock0 (rise edge)                                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                                        0.000     6.800
$abc$1154$abc$593$lo14.C[0] (dffsre)                                                                                                                                                                                            1.519     8.319
clock uncertainty                                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                                 0.087     8.406
data required time                                                                                                                                                                                                                        8.406
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        8.406
data arrival time                                                                                                                                                                                                                        -4.278
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               4.129


#Path 29
Startpoint: rst.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo12.R[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            1.000     1.000
rst.inpad[0] (.input)                                                                                                                                                                                                           0.000     1.000
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names)                        1.519     2.519
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names)                       0.240     2.759
$abc$1154$abc$593$lo12.R[0] (dffsre)                                                                                                                                                                                            1.519     4.278
data arrival time                                                                                                                                                                                                                         4.278

clock clock0 (rise edge)                                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                                        0.000     6.800
$abc$1154$abc$593$lo12.C[0] (dffsre)                                                                                                                                                                                            1.519     8.319
clock uncertainty                                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                                 0.087     8.406
data required time                                                                                                                                                                                                                        8.406
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        8.406
data arrival time                                                                                                                                                                                                                        -4.278
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               4.129


#Path 30
Startpoint: rst.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo31.R[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            1.000     1.000
rst.inpad[0] (.input)                                                                                                                                                                                                           0.000     1.000
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names)                        1.519     2.519
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names)                       0.240     2.759
$abc$1154$abc$593$lo31.R[0] (dffsre)                                                                                                                                                                                            1.519     4.278
data arrival time                                                                                                                                                                                                                         4.278

clock clock0 (rise edge)                                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                                        0.000     6.800
$abc$1154$abc$593$lo31.C[0] (dffsre)                                                                                                                                                                                            1.519     8.319
clock uncertainty                                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                                 0.087     8.406
data required time                                                                                                                                                                                                                        8.406
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        8.406
data arrival time                                                                                                                                                                                                                        -4.278
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               4.129


#Path 31
Startpoint: rst.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo29.R[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            1.000     1.000
rst.inpad[0] (.input)                                                                                                                                                                                                           0.000     1.000
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names)                        1.519     2.519
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names)                       0.240     2.759
$abc$1154$abc$593$lo29.R[0] (dffsre)                                                                                                                                                                                            1.519     4.278
data arrival time                                                                                                                                                                                                                         4.278

clock clock0 (rise edge)                                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                                        0.000     6.800
$abc$1154$abc$593$lo29.C[0] (dffsre)                                                                                                                                                                                            1.519     8.319
clock uncertainty                                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                                 0.087     8.406
data required time                                                                                                                                                                                                                        8.406
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        8.406
data arrival time                                                                                                                                                                                                                        -4.278
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               4.129


#Path 32
Startpoint: rst.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo28.R[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            1.000     1.000
rst.inpad[0] (.input)                                                                                                                                                                                                           0.000     1.000
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names)                        1.519     2.519
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names)                       0.240     2.759
$abc$1154$abc$593$lo28.R[0] (dffsre)                                                                                                                                                                                            1.519     4.278
data arrival time                                                                                                                                                                                                                         4.278

clock clock0 (rise edge)                                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                                        0.000     6.800
$abc$1154$abc$593$lo28.C[0] (dffsre)                                                                                                                                                                                            1.519     8.319
clock uncertainty                                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                                 0.087     8.406
data required time                                                                                                                                                                                                                        8.406
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        8.406
data arrival time                                                                                                                                                                                                                        -4.278
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               4.129


#Path 33
Startpoint: rst.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$593$lo26.R[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            1.000     1.000
rst.inpad[0] (.input)                                                                                                                                                                                                           0.000     1.000
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names)                        1.519     2.519
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names)                       0.240     2.759
$abc$593$lo26.R[0] (dffsre)                                                                                                                                                                                                     1.519     4.278
data arrival time                                                                                                                                                                                                                         4.278

clock clock0 (rise edge)                                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                                        0.000     6.800
$abc$593$lo26.C[0] (dffsre)                                                                                                                                                                                                     1.519     8.319
clock uncertainty                                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                                 0.087     8.406
data required time                                                                                                                                                                                                                        8.406
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        8.406
data arrival time                                                                                                                                                                                                                        -4.278
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               4.129


#Path 34
Startpoint: rst.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$593$lo24.R[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            1.000     1.000
rst.inpad[0] (.input)                                                                                                                                                                                                           0.000     1.000
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names)                        1.519     2.519
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names)                       0.240     2.759
$abc$593$lo24.R[0] (dffsre)                                                                                                                                                                                                     1.519     4.278
data arrival time                                                                                                                                                                                                                         4.278

clock clock0 (rise edge)                                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                                        0.000     6.800
$abc$593$lo24.C[0] (dffsre)                                                                                                                                                                                                     1.519     8.319
clock uncertainty                                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                                 0.087     8.406
data required time                                                                                                                                                                                                                        8.406
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        8.406
data arrival time                                                                                                                                                                                                                        -4.278
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               4.129


#Path 35
Startpoint: rst.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo23.R[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            1.000     1.000
rst.inpad[0] (.input)                                                                                                                                                                                                           0.000     1.000
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names)                        1.519     2.519
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names)                       0.240     2.759
$abc$1154$abc$593$lo23.R[0] (dffsre)                                                                                                                                                                                            1.519     4.278
data arrival time                                                                                                                                                                                                                         4.278

clock clock0 (rise edge)                                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                                        0.000     6.800
$abc$1154$abc$593$lo23.C[0] (dffsre)                                                                                                                                                                                            1.519     8.319
clock uncertainty                                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                                 0.087     8.406
data required time                                                                                                                                                                                                                        8.406
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        8.406
data arrival time                                                                                                                                                                                                                        -4.278
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               4.129


#Path 36
Startpoint: rst.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$593$lo21.R[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            1.000     1.000
rst.inpad[0] (.input)                                                                                                                                                                                                           0.000     1.000
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names)                        1.519     2.519
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names)                       0.240     2.759
$abc$593$lo21.R[0] (dffsre)                                                                                                                                                                                                     1.519     4.278
data arrival time                                                                                                                                                                                                                         4.278

clock clock0 (rise edge)                                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                                        0.000     6.800
$abc$593$lo21.C[0] (dffsre)                                                                                                                                                                                                     1.519     8.319
clock uncertainty                                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                                 0.087     8.406
data required time                                                                                                                                                                                                                        8.406
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        8.406
data arrival time                                                                                                                                                                                                                        -4.278
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               4.129


#Path 37
Startpoint: rst.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo19.R[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            1.000     1.000
rst.inpad[0] (.input)                                                                                                                                                                                                           0.000     1.000
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names)                        1.519     2.519
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names)                       0.240     2.759
$abc$1154$abc$593$lo19.R[0] (dffsre)                                                                                                                                                                                            1.519     4.278
data arrival time                                                                                                                                                                                                                         4.278

clock clock0 (rise edge)                                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                                        0.000     6.800
$abc$1154$abc$593$lo19.C[0] (dffsre)                                                                                                                                                                                            1.519     8.319
clock uncertainty                                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                                 0.087     8.406
data required time                                                                                                                                                                                                                        8.406
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        8.406
data arrival time                                                                                                                                                                                                                        -4.278
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               4.129


#Path 38
Startpoint: rst.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo17.R[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            1.000     1.000
rst.inpad[0] (.input)                                                                                                                                                                                                           0.000     1.000
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names)                        1.519     2.519
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names)                       0.240     2.759
$abc$1154$abc$593$lo17.R[0] (dffsre)                                                                                                                                                                                            1.519     4.278
data arrival time                                                                                                                                                                                                                         4.278

clock clock0 (rise edge)                                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                                        0.000     6.800
$abc$1154$abc$593$lo17.C[0] (dffsre)                                                                                                                                                                                            1.519     8.319
clock uncertainty                                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                                 0.087     8.406
data required time                                                                                                                                                                                                                        8.406
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        8.406
data arrival time                                                                                                                                                                                                                        -4.278
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               4.129


#Path 39
Startpoint: rst.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo15.R[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            1.000     1.000
rst.inpad[0] (.input)                                                                                                                                                                                                           0.000     1.000
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names)                        1.519     2.519
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names)                       0.240     2.759
$abc$1154$abc$593$lo15.R[0] (dffsre)                                                                                                                                                                                            1.519     4.278
data arrival time                                                                                                                                                                                                                         4.278

clock clock0 (rise edge)                                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                                        0.000     6.800
$abc$1154$abc$593$lo15.C[0] (dffsre)                                                                                                                                                                                            1.519     8.319
clock uncertainty                                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                                 0.087     8.406
data required time                                                                                                                                                                                                                        8.406
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        8.406
data arrival time                                                                                                                                                                                                                        -4.278
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               4.129


#Path 40
Startpoint: rst.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo11.R[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            1.000     1.000
rst.inpad[0] (.input)                                                                                                                                                                                                           0.000     1.000
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.in[0] (.names)                        1.519     2.519
$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y.out[0] (.names)                       0.240     2.759
$abc$1154$abc$593$lo11.R[0] (dffsre)                                                                                                                                                                                            1.519     4.278
data arrival time                                                                                                                                                                                                                         4.278

clock clock0 (rise edge)                                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                                        0.000     6.800
$abc$1154$abc$593$lo11.C[0] (dffsre)                                                                                                                                                                                            1.519     8.319
clock uncertainty                                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                                 0.087     8.406
data required time                                                                                                                                                                                                                        8.406
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                        8.406
data arrival time                                                                                                                                                                                                                        -4.278
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               4.129


#Path 41
Startpoint: $abc$593$li19_li19.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo19.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$593$li19_li19.C[0] (dffsre)                                 1.519     1.519
$abc$593$li19_li19.Q[0] (dffsre) [clock-to-output]               0.709     2.228
$abc$1154$abc$593$lo19.D[0] (dffsre)                             1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$1154$abc$593$lo19.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.508


#Path 42
Startpoint: $abc$593$li31_li31.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo31.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$593$li31_li31.C[0] (dffsre)                                 1.519     1.519
$abc$593$li31_li31.Q[0] (dffsre) [clock-to-output]               0.709     2.228
$abc$1154$abc$593$lo31.D[0] (dffsre)                             1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$1154$abc$593$lo31.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.508


#Path 43
Startpoint: $abc$1154$abc$593$lo29.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$593$li31_li31.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$1154$abc$593$lo29.C[0] (dffsre)                             1.519     1.519
$abc$1154$abc$593$lo29.Q[0] (dffsre) [clock-to-output]           0.709     2.228
$abc$593$li31_li31.D[0] (dffsre)                                 1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$593$li31_li31.C[0] (dffsre)                                 1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.508


#Path 44
Startpoint: $abc$1154$abc$593$li28_li28.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo28.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$1154$abc$593$li28_li28.C[0] (dffsre)                        1.519     1.519
$abc$1154$abc$593$li28_li28.Q[0] (dffsre) [clock-to-output]      0.709     2.228
$abc$1154$abc$593$lo28.D[0] (dffsre)                             1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$1154$abc$593$lo28.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.508


#Path 45
Startpoint: $abc$593$lo26.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$1154$abc$593$li28_li28.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$593$lo26.C[0] (dffsre)                                      1.519     1.519
$abc$593$lo26.Q[0] (dffsre) [clock-to-output]                    0.709     2.228
$abc$1154$abc$593$li28_li28.D[0] (dffsre)                        1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$1154$abc$593$li28_li28.C[0] (dffsre)                        1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.508


#Path 46
Startpoint: $abc$593$li26_li26.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$593$lo26.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$593$li26_li26.C[0] (dffsre)                                 1.519     1.519
$abc$593$li26_li26.Q[0] (dffsre) [clock-to-output]               0.709     2.228
$abc$593$lo26.D[0] (dffsre)                                      1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$593$lo26.C[0] (dffsre)                                      1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.508


#Path 47
Startpoint: $abc$593$lo24.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$593$li26_li26.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$593$lo24.C[0] (dffsre)                                      1.519     1.519
$abc$593$lo24.Q[0] (dffsre) [clock-to-output]                    0.709     2.228
$abc$593$li26_li26.D[0] (dffsre)                                 1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$593$li26_li26.C[0] (dffsre)                                 1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.508


#Path 48
Startpoint: $abc$593$li23_li23.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo23.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$593$li23_li23.C[0] (dffsre)                                 1.519     1.519
$abc$593$li23_li23.Q[0] (dffsre) [clock-to-output]               0.709     2.228
$abc$1154$abc$593$lo23.D[0] (dffsre)                             1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$1154$abc$593$lo23.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.508


#Path 49
Startpoint: $abc$593$lo21.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$593$li23_li23.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$593$lo21.C[0] (dffsre)                                      1.519     1.519
$abc$593$lo21.Q[0] (dffsre) [clock-to-output]                    0.709     2.228
$abc$593$li23_li23.D[0] (dffsre)                                 1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$593$li23_li23.C[0] (dffsre)                                 1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.508


#Path 50
Startpoint: $abc$1154$abc$593$li21_li21.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$593$lo21.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$1154$abc$593$li21_li21.C[0] (dffsre)                        1.519     1.519
$abc$1154$abc$593$li21_li21.Q[0] (dffsre) [clock-to-output]      0.709     2.228
$abc$593$lo21.D[0] (dffsre)                                      1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$593$lo21.C[0] (dffsre)                                      1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.508


#Path 51
Startpoint: $abc$1154$abc$593$lo04.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$593$li06_li06.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$1154$abc$593$lo04.C[0] (dffsre)                             1.519     1.519
$abc$1154$abc$593$lo04.Q[0] (dffsre) [clock-to-output]           0.709     2.228
$abc$593$li06_li06.D[0] (dffsre)                                 1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$593$li06_li06.C[0] (dffsre)                                 1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.508


#Path 52
Startpoint: $abc$1154$abc$593$lo19.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$1154$abc$593$li21_li21.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$1154$abc$593$lo19.C[0] (dffsre)                             1.519     1.519
$abc$1154$abc$593$lo19.Q[0] (dffsre) [clock-to-output]           0.709     2.228
$abc$1154$abc$593$li21_li21.D[0] (dffsre)                        1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$1154$abc$593$li21_li21.C[0] (dffsre)                        1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.508


#Path 53
Startpoint: $abc$1154$abc$593$lo00.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$1154$abc$593$li02_li02.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$1154$abc$593$lo00.C[0] (dffsre)                             1.519     1.519
$abc$1154$abc$593$lo00.Q[0] (dffsre) [clock-to-output]           0.709     2.228
$abc$1154$abc$593$li02_li02.D[0] (dffsre)                        1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$1154$abc$593$li02_li02.C[0] (dffsre)                        1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.508


#Path 54
Startpoint: $abc$1154$abc$593$li02_li02.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo02.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$1154$abc$593$li02_li02.C[0] (dffsre)                        1.519     1.519
$abc$1154$abc$593$li02_li02.Q[0] (dffsre) [clock-to-output]      0.709     2.228
$abc$1154$abc$593$lo02.D[0] (dffsre)                             1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$1154$abc$593$lo02.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.508


#Path 55
Startpoint: $abc$1154$abc$593$lo02.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$1154$abc$593$li04_li04.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$1154$abc$593$lo02.C[0] (dffsre)                             1.519     1.519
$abc$1154$abc$593$lo02.Q[0] (dffsre) [clock-to-output]           0.709     2.228
$abc$1154$abc$593$li04_li04.D[0] (dffsre)                        1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$1154$abc$593$li04_li04.C[0] (dffsre)                        1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.508


#Path 56
Startpoint: $abc$1154$abc$593$li04_li04.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo04.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$1154$abc$593$li04_li04.C[0] (dffsre)                        1.519     1.519
$abc$1154$abc$593$li04_li04.Q[0] (dffsre) [clock-to-output]      0.709     2.228
$abc$1154$abc$593$lo04.D[0] (dffsre)                             1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$1154$abc$593$lo04.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.508


#Path 57
Startpoint: $abc$593$li06_li06.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$593$lo06.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$593$li06_li06.C[0] (dffsre)                                 1.519     1.519
$abc$593$li06_li06.Q[0] (dffsre) [clock-to-output]               0.709     2.228
$abc$593$lo06.D[0] (dffsre)                                      1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$593$lo06.C[0] (dffsre)                                      1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.508


#Path 58
Startpoint: $abc$593$lo06.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$593$li08_li08.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$593$lo06.C[0] (dffsre)                                      1.519     1.519
$abc$593$lo06.Q[0] (dffsre) [clock-to-output]                    0.709     2.228
$abc$593$li08_li08.D[0] (dffsre)                                 1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$593$li08_li08.C[0] (dffsre)                                 1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.508


#Path 59
Startpoint: $abc$593$li08_li08.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo08.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$593$li08_li08.C[0] (dffsre)                                 1.519     1.519
$abc$593$li08_li08.Q[0] (dffsre) [clock-to-output]               0.709     2.228
$abc$1154$abc$593$lo08.D[0] (dffsre)                             1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$1154$abc$593$lo08.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.508


#Path 60
Startpoint: $abc$1154$abc$593$lo09.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$593$li11_li11.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$1154$abc$593$lo09.C[0] (dffsre)                             1.519     1.519
$abc$1154$abc$593$lo09.Q[0] (dffsre) [clock-to-output]           0.709     2.228
$abc$593$li11_li11.D[0] (dffsre)                                 1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$593$li11_li11.C[0] (dffsre)                                 1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.508


#Path 61
Startpoint: $abc$593$li11_li11.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo11.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$593$li11_li11.C[0] (dffsre)                                 1.519     1.519
$abc$593$li11_li11.Q[0] (dffsre) [clock-to-output]               0.709     2.228
$abc$1154$abc$593$lo11.D[0] (dffsre)                             1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$1154$abc$593$lo11.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.508


#Path 62
Startpoint: $abc$1154$abc$593$lo12.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$593$li14_li14.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$1154$abc$593$lo12.C[0] (dffsre)                             1.519     1.519
$abc$1154$abc$593$lo12.Q[0] (dffsre) [clock-to-output]           0.709     2.228
$abc$593$li14_li14.D[0] (dffsre)                                 1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$593$li14_li14.C[0] (dffsre)                                 1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.508


#Path 63
Startpoint: $abc$593$li14_li14.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo14.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$593$li14_li14.C[0] (dffsre)                                 1.519     1.519
$abc$593$li14_li14.Q[0] (dffsre) [clock-to-output]               0.709     2.228
$abc$1154$abc$593$lo14.D[0] (dffsre)                             1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$1154$abc$593$lo14.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.508


#Path 64
Startpoint: $abc$1154$abc$593$lo15.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$593$li17_li17.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$1154$abc$593$lo15.C[0] (dffsre)                             1.519     1.519
$abc$1154$abc$593$lo15.Q[0] (dffsre) [clock-to-output]           0.709     2.228
$abc$593$li17_li17.D[0] (dffsre)                                 1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$593$li17_li17.C[0] (dffsre)                                 1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.508


#Path 65
Startpoint: $abc$593$li17_li17.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo17.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$593$li17_li17.C[0] (dffsre)                                 1.519     1.519
$abc$593$li17_li17.Q[0] (dffsre) [clock-to-output]               0.709     2.228
$abc$1154$abc$593$lo17.D[0] (dffsre)                             1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$1154$abc$593$lo17.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.508


#Path 66
Startpoint: $abc$1154$abc$593$lo17.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$593$li19_li19.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$1154$abc$593$lo17.C[0] (dffsre)                             1.519     1.519
$abc$1154$abc$593$lo17.Q[0] (dffsre) [clock-to-output]           0.709     2.228
$abc$593$li19_li19.D[0] (dffsre)                                 1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$593$li19_li19.C[0] (dffsre)                                 1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.508


#Path 67
Startpoint: ce.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo15.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input)                                             0.000     1.000
$abc$1154$abc$593$lo15.E[0] (dffsre)                             1.519     2.519
data arrival time                                                          2.519

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$1154$abc$593$lo15.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.081     8.237
data required time                                                         8.237
--------------------------------------------------------------------------------
data required time                                                         8.237
data arrival time                                                         -2.519
--------------------------------------------------------------------------------
slack (MET)                                                                5.719


#Path 68
Startpoint: ce.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo14.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input)                                             0.000     1.000
$abc$1154$abc$593$lo14.E[0] (dffsre)                             1.519     2.519
data arrival time                                                          2.519

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$1154$abc$593$lo14.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.081     8.237
data required time                                                         8.237
--------------------------------------------------------------------------------
data required time                                                         8.237
data arrival time                                                         -2.519
--------------------------------------------------------------------------------
slack (MET)                                                                5.719


#Path 69
Startpoint: ce.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$593$li14_li14.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input)                                             0.000     1.000
$abc$593$li14_li14.E[0] (dffsre)                                 1.519     2.519
data arrival time                                                          2.519

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$593$li14_li14.C[0] (dffsre)                                 1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.081     8.237
data required time                                                         8.237
--------------------------------------------------------------------------------
data required time                                                         8.237
data arrival time                                                         -2.519
--------------------------------------------------------------------------------
slack (MET)                                                                5.719


#Path 70
Startpoint: ce.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo12.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input)                                             0.000     1.000
$abc$1154$abc$593$lo12.E[0] (dffsre)                             1.519     2.519
data arrival time                                                          2.519

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$1154$abc$593$lo12.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.081     8.237
data required time                                                         8.237
--------------------------------------------------------------------------------
data required time                                                         8.237
data arrival time                                                         -2.519
--------------------------------------------------------------------------------
slack (MET)                                                                5.719


#Path 71
Startpoint: ce.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo11.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input)                                             0.000     1.000
$abc$1154$abc$593$lo11.E[0] (dffsre)                             1.519     2.519
data arrival time                                                          2.519

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$1154$abc$593$lo11.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.081     8.237
data required time                                                         8.237
--------------------------------------------------------------------------------
data required time                                                         8.237
data arrival time                                                         -2.519
--------------------------------------------------------------------------------
slack (MET)                                                                5.719


#Path 72
Startpoint: ce.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$593$li11_li11.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input)                                             0.000     1.000
$abc$593$li11_li11.E[0] (dffsre)                                 1.519     2.519
data arrival time                                                          2.519

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$593$li11_li11.C[0] (dffsre)                                 1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.081     8.237
data required time                                                         8.237
--------------------------------------------------------------------------------
data required time                                                         8.237
data arrival time                                                         -2.519
--------------------------------------------------------------------------------
slack (MET)                                                                5.719


#Path 73
Startpoint: ce.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo09.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input)                                             0.000     1.000
$abc$1154$abc$593$lo09.E[0] (dffsre)                             1.519     2.519
data arrival time                                                          2.519

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$1154$abc$593$lo09.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.081     8.237
data required time                                                         8.237
--------------------------------------------------------------------------------
data required time                                                         8.237
data arrival time                                                         -2.519
--------------------------------------------------------------------------------
slack (MET)                                                                5.719


#Path 74
Startpoint: ce.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo08.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input)                                             0.000     1.000
$abc$1154$abc$593$lo08.E[0] (dffsre)                             1.519     2.519
data arrival time                                                          2.519

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$1154$abc$593$lo08.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.081     8.237
data required time                                                         8.237
--------------------------------------------------------------------------------
data required time                                                         8.237
data arrival time                                                         -2.519
--------------------------------------------------------------------------------
slack (MET)                                                                5.719


#Path 75
Startpoint: ce.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$593$lo24.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input)                                             0.000     1.000
$abc$593$lo24.E[0] (dffsre)                                      1.519     2.519
data arrival time                                                          2.519

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$593$lo24.C[0] (dffsre)                                      1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.081     8.237
data required time                                                         8.237
--------------------------------------------------------------------------------
data required time                                                         8.237
data arrival time                                                         -2.519
--------------------------------------------------------------------------------
slack (MET)                                                                5.719


#Path 76
Startpoint: ce.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$593$li08_li08.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input)                                             0.000     1.000
$abc$593$li08_li08.E[0] (dffsre)                                 1.519     2.519
data arrival time                                                          2.519

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$593$li08_li08.C[0] (dffsre)                                 1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.081     8.237
data required time                                                         8.237
--------------------------------------------------------------------------------
data required time                                                         8.237
data arrival time                                                         -2.519
--------------------------------------------------------------------------------
slack (MET)                                                                5.719


#Path 77
Startpoint: ce.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$593$lo06.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input)                                             0.000     1.000
$abc$593$lo06.E[0] (dffsre)                                      1.519     2.519
data arrival time                                                          2.519

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$593$lo06.C[0] (dffsre)                                      1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.081     8.237
data required time                                                         8.237
--------------------------------------------------------------------------------
data required time                                                         8.237
data arrival time                                                         -2.519
--------------------------------------------------------------------------------
slack (MET)                                                                5.719


#Path 78
Startpoint: ce.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$593$li06_li06.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input)                                             0.000     1.000
$abc$593$li06_li06.E[0] (dffsre)                                 1.519     2.519
data arrival time                                                          2.519

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$593$li06_li06.C[0] (dffsre)                                 1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.081     8.237
data required time                                                         8.237
--------------------------------------------------------------------------------
data required time                                                         8.237
data arrival time                                                         -2.519
--------------------------------------------------------------------------------
slack (MET)                                                                5.719


#Path 79
Startpoint: ce.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo04.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input)                                             0.000     1.000
$abc$1154$abc$593$lo04.E[0] (dffsre)                             1.519     2.519
data arrival time                                                          2.519

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$1154$abc$593$lo04.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.081     8.237
data required time                                                         8.237
--------------------------------------------------------------------------------
data required time                                                         8.237
data arrival time                                                         -2.519
--------------------------------------------------------------------------------
slack (MET)                                                                5.719


#Path 80
Startpoint: ce.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$li04_li04.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input)                                             0.000     1.000
$abc$1154$abc$593$li04_li04.E[0] (dffsre)                        1.519     2.519
data arrival time                                                          2.519

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$1154$abc$593$li04_li04.C[0] (dffsre)                        1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.081     8.237
data required time                                                         8.237
--------------------------------------------------------------------------------
data required time                                                         8.237
data arrival time                                                         -2.519
--------------------------------------------------------------------------------
slack (MET)                                                                5.719


#Path 81
Startpoint: ce.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo02.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input)                                             0.000     1.000
$abc$1154$abc$593$lo02.E[0] (dffsre)                             1.519     2.519
data arrival time                                                          2.519

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$1154$abc$593$lo02.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.081     8.237
data required time                                                         8.237
--------------------------------------------------------------------------------
data required time                                                         8.237
data arrival time                                                         -2.519
--------------------------------------------------------------------------------
slack (MET)                                                                5.719


#Path 82
Startpoint: ce.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$li02_li02.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input)                                             0.000     1.000
$abc$1154$abc$593$li02_li02.E[0] (dffsre)                        1.519     2.519
data arrival time                                                          2.519

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$1154$abc$593$li02_li02.C[0] (dffsre)                        1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.081     8.237
data required time                                                         8.237
--------------------------------------------------------------------------------
data required time                                                         8.237
data arrival time                                                         -2.519
--------------------------------------------------------------------------------
slack (MET)                                                                5.719


#Path 83
Startpoint: ce.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo00.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input)                                             0.000     1.000
$abc$1154$abc$593$lo00.E[0] (dffsre)                             1.519     2.519
data arrival time                                                          2.519

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$1154$abc$593$lo00.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.081     8.237
data required time                                                         8.237
--------------------------------------------------------------------------------
data required time                                                         8.237
data arrival time                                                         -2.519
--------------------------------------------------------------------------------
slack (MET)                                                                5.719


#Path 84
Startpoint: ce.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$593$li17_li17.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input)                                             0.000     1.000
$abc$593$li17_li17.E[0] (dffsre)                                 1.519     2.519
data arrival time                                                          2.519

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$593$li17_li17.C[0] (dffsre)                                 1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.081     8.237
data required time                                                         8.237
--------------------------------------------------------------------------------
data required time                                                         8.237
data arrival time                                                         -2.519
--------------------------------------------------------------------------------
slack (MET)                                                                5.719


#Path 85
Startpoint: ce.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo17.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input)                                             0.000     1.000
$abc$1154$abc$593$lo17.E[0] (dffsre)                             1.519     2.519
data arrival time                                                          2.519

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$1154$abc$593$lo17.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.081     8.237
data required time                                                         8.237
--------------------------------------------------------------------------------
data required time                                                         8.237
data arrival time                                                         -2.519
--------------------------------------------------------------------------------
slack (MET)                                                                5.719


#Path 86
Startpoint: ce.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$593$li19_li19.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input)                                             0.000     1.000
$abc$593$li19_li19.E[0] (dffsre)                                 1.519     2.519
data arrival time                                                          2.519

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$593$li19_li19.C[0] (dffsre)                                 1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.081     8.237
data required time                                                         8.237
--------------------------------------------------------------------------------
data required time                                                         8.237
data arrival time                                                         -2.519
--------------------------------------------------------------------------------
slack (MET)                                                                5.719


#Path 87
Startpoint: ce.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo19.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input)                                             0.000     1.000
$abc$1154$abc$593$lo19.E[0] (dffsre)                             1.519     2.519
data arrival time                                                          2.519

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$1154$abc$593$lo19.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.081     8.237
data required time                                                         8.237
--------------------------------------------------------------------------------
data required time                                                         8.237
data arrival time                                                         -2.519
--------------------------------------------------------------------------------
slack (MET)                                                                5.719


#Path 88
Startpoint: ce.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$li21_li21.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input)                                             0.000     1.000
$abc$1154$abc$593$li21_li21.E[0] (dffsre)                        1.519     2.519
data arrival time                                                          2.519

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$1154$abc$593$li21_li21.C[0] (dffsre)                        1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.081     8.237
data required time                                                         8.237
--------------------------------------------------------------------------------
data required time                                                         8.237
data arrival time                                                         -2.519
--------------------------------------------------------------------------------
slack (MET)                                                                5.719


#Path 89
Startpoint: ce.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$593$lo21.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input)                                             0.000     1.000
$abc$593$lo21.E[0] (dffsre)                                      1.519     2.519
data arrival time                                                          2.519

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$593$lo21.C[0] (dffsre)                                      1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.081     8.237
data required time                                                         8.237
--------------------------------------------------------------------------------
data required time                                                         8.237
data arrival time                                                         -2.519
--------------------------------------------------------------------------------
slack (MET)                                                                5.719


#Path 90
Startpoint: ce.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$593$li23_li23.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input)                                             0.000     1.000
$abc$593$li23_li23.E[0] (dffsre)                                 1.519     2.519
data arrival time                                                          2.519

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$593$li23_li23.C[0] (dffsre)                                 1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.081     8.237
data required time                                                         8.237
--------------------------------------------------------------------------------
data required time                                                         8.237
data arrival time                                                         -2.519
--------------------------------------------------------------------------------
slack (MET)                                                                5.719


#Path 91
Startpoint: ce.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo23.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input)                                             0.000     1.000
$abc$1154$abc$593$lo23.E[0] (dffsre)                             1.519     2.519
data arrival time                                                          2.519

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$1154$abc$593$lo23.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.081     8.237
data required time                                                         8.237
--------------------------------------------------------------------------------
data required time                                                         8.237
data arrival time                                                         -2.519
--------------------------------------------------------------------------------
slack (MET)                                                                5.719


#Path 92
Startpoint: ce.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$593$li26_li26.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input)                                             0.000     1.000
$abc$593$li26_li26.E[0] (dffsre)                                 1.519     2.519
data arrival time                                                          2.519

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$593$li26_li26.C[0] (dffsre)                                 1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.081     8.237
data required time                                                         8.237
--------------------------------------------------------------------------------
data required time                                                         8.237
data arrival time                                                         -2.519
--------------------------------------------------------------------------------
slack (MET)                                                                5.719


#Path 93
Startpoint: ce.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$593$lo26.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input)                                             0.000     1.000
$abc$593$lo26.E[0] (dffsre)                                      1.519     2.519
data arrival time                                                          2.519

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$593$lo26.C[0] (dffsre)                                      1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.081     8.237
data required time                                                         8.237
--------------------------------------------------------------------------------
data required time                                                         8.237
data arrival time                                                         -2.519
--------------------------------------------------------------------------------
slack (MET)                                                                5.719


#Path 94
Startpoint: ce.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$li28_li28.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input)                                             0.000     1.000
$abc$1154$abc$593$li28_li28.E[0] (dffsre)                        1.519     2.519
data arrival time                                                          2.519

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$1154$abc$593$li28_li28.C[0] (dffsre)                        1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.081     8.237
data required time                                                         8.237
--------------------------------------------------------------------------------
data required time                                                         8.237
data arrival time                                                         -2.519
--------------------------------------------------------------------------------
slack (MET)                                                                5.719


#Path 95
Startpoint: ce.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo28.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input)                                             0.000     1.000
$abc$1154$abc$593$lo28.E[0] (dffsre)                             1.519     2.519
data arrival time                                                          2.519

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$1154$abc$593$lo28.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.081     8.237
data required time                                                         8.237
--------------------------------------------------------------------------------
data required time                                                         8.237
data arrival time                                                         -2.519
--------------------------------------------------------------------------------
slack (MET)                                                                5.719


#Path 96
Startpoint: ce.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo29.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input)                                             0.000     1.000
$abc$1154$abc$593$lo29.E[0] (dffsre)                             1.519     2.519
data arrival time                                                          2.519

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$1154$abc$593$lo29.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.081     8.237
data required time                                                         8.237
--------------------------------------------------------------------------------
data required time                                                         8.237
data arrival time                                                         -2.519
--------------------------------------------------------------------------------
slack (MET)                                                                5.719


#Path 97
Startpoint: ce.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$593$li31_li31.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input)                                             0.000     1.000
$abc$593$li31_li31.E[0] (dffsre)                                 1.519     2.519
data arrival time                                                          2.519

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$593$li31_li31.C[0] (dffsre)                                 1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.081     8.237
data required time                                                         8.237
--------------------------------------------------------------------------------
data required time                                                         8.237
data arrival time                                                         -2.519
--------------------------------------------------------------------------------
slack (MET)                                                                5.719


#Path 98
Startpoint: ce.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$1154$abc$593$lo31.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input)                                             0.000     1.000
$abc$1154$abc$593$lo31.E[0] (dffsre)                             1.519     2.519
data arrival time                                                          2.519

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$1154$abc$593$lo31.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.081     8.237
data required time                                                         8.237
--------------------------------------------------------------------------------
data required time                                                         8.237
data arrival time                                                         -2.519
--------------------------------------------------------------------------------
slack (MET)                                                                5.719


#Path 99
Startpoint: ce.inpad[0] (.input clocked by clock0)
Endpoint  : q.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
ce.inpad[0] (.input)                                             0.000     1.000
q.E[0] (dffsre)                                                  1.519     2.519
data arrival time                                                          2.519

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
q.C[0] (dffsre)                                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.081     8.237
data required time                                                         8.237
--------------------------------------------------------------------------------
data required time                                                         8.237
data arrival time                                                         -2.519
--------------------------------------------------------------------------------
slack (MET)                                                                5.719


#End of timing report
