/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire [3:0] celloutsig_0_35z;
  reg [17:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [11:0] celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [9:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  reg [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  reg [24:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = !(celloutsig_1_5z[20] ? celloutsig_1_1z[3] : in_data[152]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_0_34z = ~(_01_ ^ _00_);
  assign celloutsig_1_11z = ~(celloutsig_1_4z[0] ^ celloutsig_1_10z[1]);
  assign celloutsig_1_12z = ~(celloutsig_1_4z[8] ^ celloutsig_1_10z[8]);
  assign celloutsig_1_14z = ~(celloutsig_1_5z[18] ^ celloutsig_1_7z);
  assign celloutsig_1_17z = ~(celloutsig_1_13z ^ celloutsig_1_14z);
  assign celloutsig_1_4z = { in_data[187:180], celloutsig_1_0z } + { in_data[113:110], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z };
  reg [2:0] _11_;
  always_ff @(posedge clkin_data[128], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _11_ <= 3'h0;
    else _11_ <= celloutsig_0_13z[2:0];
  assign { _02_[2], _01_, _00_ } = _11_;
  assign celloutsig_1_1z = in_data[189:182] & { in_data[152:147], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_6z = celloutsig_0_3z[14:5] & in_data[67:58];
  assign celloutsig_1_0z = in_data[130:125] === in_data[131:126];
  assign celloutsig_0_0z = in_data[37:26] <= in_data[43:32];
  assign celloutsig_1_3z = { celloutsig_1_1z[6:4], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z } <= { in_data[152:146], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_7z = { in_data[151:148], celloutsig_1_3z, celloutsig_1_3z } <= { celloutsig_1_5z[3], celloutsig_1_6z };
  assign celloutsig_1_8z = in_data[189:184] <= { celloutsig_1_5z[5:2], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_16z = { celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_8z } <= { celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_12z };
  assign celloutsig_1_15z = { celloutsig_1_10z[7:4], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_13z } < { celloutsig_1_6z[3:0], celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_9z };
  assign celloutsig_0_9z = { celloutsig_0_6z[4:3], celloutsig_0_4z, celloutsig_0_2z } * { celloutsig_0_5z[8:0], celloutsig_0_7z };
  assign celloutsig_0_13z = celloutsig_0_9z[8:3] * in_data[27:22];
  assign celloutsig_1_19z = { celloutsig_1_10z[3:1], celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_6z } != { celloutsig_1_6z[4:1], celloutsig_1_17z, celloutsig_1_9z, celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_0_2z = - { in_data[16:11], celloutsig_0_0z };
  assign celloutsig_0_4z = in_data[72:62] !== { celloutsig_0_3z[10:1], celloutsig_0_0z };
  assign celloutsig_1_13z = { celloutsig_1_4z[3:0], celloutsig_1_2z } !== { celloutsig_1_4z[7:2], celloutsig_1_9z };
  assign celloutsig_0_7z = celloutsig_0_3z[11:7] !== celloutsig_0_6z[9:5];
  assign celloutsig_0_35z = { celloutsig_0_13z[5:3], celloutsig_0_7z } >> { celloutsig_0_5z[9:7], celloutsig_0_7z };
  assign celloutsig_1_18z = celloutsig_1_4z[5:1] >> { in_data[174:172], celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_1_6z = { celloutsig_1_4z[8:5], celloutsig_1_0z } <<< { celloutsig_1_1z[6:3], celloutsig_1_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_3z = 18'h00000;
    else if (clkin_data[0]) celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_2z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_2z = celloutsig_1_1z[6:4];
  always_latch
    if (!clkin_data[96]) celloutsig_1_5z = 25'h0000000;
    else if (!clkin_data[32]) celloutsig_1_5z = { in_data[191:177], celloutsig_1_0z, celloutsig_1_4z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_10z = 10'h000;
    else if (clkin_data[32]) celloutsig_1_10z = celloutsig_1_5z[16:7];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_5z = 12'h000;
    else if (!clkin_data[0]) celloutsig_0_5z = { in_data[94:84], celloutsig_0_1z };
  assign _02_[1:0] = { _01_, _00_ };
  assign { out_data[132:128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
