// Seed: 3116973095
module module_0 (
    input wire id_0,
    input uwire id_1,
    input wand id_2,
    output tri id_3,
    input wor id_4,
    input tri1 id_5,
    input supply0 id_6,
    input tri0 id_7,
    output tri0 id_8,
    input tri0 id_9,
    output tri0 id_10,
    output wor id_11,
    input wand id_12,
    input tri0 id_13,
    input wire id_14
    , id_17,
    input wor id_15
);
  wire module_0;
  wire id_18;
  assign module_1.id_0 = 0;
  wire id_19;
  wire id_20;
  assign id_3 = id_0;
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1,
    input  uwire id_2
    , id_5,
    output tri0  id_3
);
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_3,
      id_2,
      id_0,
      id_0,
      id_0,
      id_1,
      id_2,
      id_3,
      id_1,
      id_2,
      id_0,
      id_2,
      id_2
  );
endmodule
