ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"I2C_CapSense.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.I2C_CapSense_Interrupt,"ax",%progbits
  21              		.align	2
  22              		.thumb
  23              		.thumb_func
  24              		.type	I2C_CapSense_Interrupt, %function
  25              	I2C_CapSense_Interrupt:
  26              	.LFB227:
  27              		.file 1 "Generated_Source\\PSoC6\\I2C_CapSense.h"
   1:Generated_Source\PSoC6/I2C_CapSense.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6/I2C_CapSense.h **** * \file I2C_CapSense.c
   3:Generated_Source\PSoC6/I2C_CapSense.h **** * \version 2.0
   4:Generated_Source\PSoC6/I2C_CapSense.h **** *
   5:Generated_Source\PSoC6/I2C_CapSense.h **** *  This file provides constants and parameter values for the EZI2C component.
   6:Generated_Source\PSoC6/I2C_CapSense.h **** *
   7:Generated_Source\PSoC6/I2C_CapSense.h **** ********************************************************************************
   8:Generated_Source\PSoC6/I2C_CapSense.h **** * \copyright
   9:Generated_Source\PSoC6/I2C_CapSense.h **** * Copyright 2016-2017, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6/I2C_CapSense.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6/I2C_CapSense.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6/I2C_CapSense.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6/I2C_CapSense.h **** *******************************************************************************/
  14:Generated_Source\PSoC6/I2C_CapSense.h **** 
  15:Generated_Source\PSoC6/I2C_CapSense.h **** #if !defined(I2C_CapSense_CY_SCB_EZI2C_PDL_H)
  16:Generated_Source\PSoC6/I2C_CapSense.h **** #define I2C_CapSense_CY_SCB_EZI2C_PDL_H
  17:Generated_Source\PSoC6/I2C_CapSense.h **** 
  18:Generated_Source\PSoC6/I2C_CapSense.h **** #include "cyfitter.h"
  19:Generated_Source\PSoC6/I2C_CapSense.h **** #include "scb/cy_scb_ezi2c.h"
  20:Generated_Source\PSoC6/I2C_CapSense.h **** 
  21:Generated_Source\PSoC6/I2C_CapSense.h **** #if defined(__cplusplus)
  22:Generated_Source\PSoC6/I2C_CapSense.h **** extern "C" {
  23:Generated_Source\PSoC6/I2C_CapSense.h **** #endif
  24:Generated_Source\PSoC6/I2C_CapSense.h **** 
  25:Generated_Source\PSoC6/I2C_CapSense.h **** /***************************************
  26:Generated_Source\PSoC6/I2C_CapSense.h **** *   Initial Parameter Constants
  27:Generated_Source\PSoC6/I2C_CapSense.h **** ****************************************/
  28:Generated_Source\PSoC6/I2C_CapSense.h **** 
  29:Generated_Source\PSoC6/I2C_CapSense.h **** #define I2C_CapSense_ENABLE_SECOND_ADDR  (0U)
  30:Generated_Source\PSoC6/I2C_CapSense.h **** 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 2


  31:Generated_Source\PSoC6/I2C_CapSense.h **** 
  32:Generated_Source\PSoC6/I2C_CapSense.h **** /***************************************
  33:Generated_Source\PSoC6/I2C_CapSense.h **** *        Function Prototypes
  34:Generated_Source\PSoC6/I2C_CapSense.h **** ***************************************/
  35:Generated_Source\PSoC6/I2C_CapSense.h **** /**
  36:Generated_Source\PSoC6/I2C_CapSense.h **** * \addtogroup group_general
  37:Generated_Source\PSoC6/I2C_CapSense.h **** * @{
  38:Generated_Source\PSoC6/I2C_CapSense.h **** */
  39:Generated_Source\PSoC6/I2C_CapSense.h **** /* Component only APIs. */
  40:Generated_Source\PSoC6/I2C_CapSense.h **** void I2C_CapSense_Start(void);
  41:Generated_Source\PSoC6/I2C_CapSense.h **** 
  42:Generated_Source\PSoC6/I2C_CapSense.h **** /* Basic functions. */
  43:Generated_Source\PSoC6/I2C_CapSense.h **** __STATIC_INLINE cy_en_scb_ezi2c_status_t I2C_CapSense_Init(cy_stc_scb_ezi2c_config_t const *config)
  44:Generated_Source\PSoC6/I2C_CapSense.h **** __STATIC_INLINE void I2C_CapSense_DeInit (void);
  45:Generated_Source\PSoC6/I2C_CapSense.h **** __STATIC_INLINE void I2C_CapSense_Enable (void);
  46:Generated_Source\PSoC6/I2C_CapSense.h **** __STATIC_INLINE void I2C_CapSense_Disable(void);
  47:Generated_Source\PSoC6/I2C_CapSense.h **** 
  48:Generated_Source\PSoC6/I2C_CapSense.h **** __STATIC_INLINE uint32_t I2C_CapSense_GetActivity(void);
  49:Generated_Source\PSoC6/I2C_CapSense.h **** 
  50:Generated_Source\PSoC6/I2C_CapSense.h **** /* Configuration functions for address 1 */
  51:Generated_Source\PSoC6/I2C_CapSense.h **** __STATIC_INLINE void     I2C_CapSense_SetAddress1(uint8_t addr);
  52:Generated_Source\PSoC6/I2C_CapSense.h **** __STATIC_INLINE uint32_t I2C_CapSense_GetAddress1(void);
  53:Generated_Source\PSoC6/I2C_CapSense.h **** __STATIC_INLINE void     I2C_CapSense_SetBuffer1(uint8_t* buffer, uint32_t size, uint32_t rwBoundar
  54:Generated_Source\PSoC6/I2C_CapSense.h **** 
  55:Generated_Source\PSoC6/I2C_CapSense.h **** #if (I2C_CapSense_ENABLE_SECOND_ADDR)
  56:Generated_Source\PSoC6/I2C_CapSense.h **** /* Configuration functions for address 2 */
  57:Generated_Source\PSoC6/I2C_CapSense.h **** __STATIC_INLINE void     I2C_CapSense_SetAddress2(uint8_t addr);
  58:Generated_Source\PSoC6/I2C_CapSense.h **** __STATIC_INLINE uint32_t I2C_CapSense_GetAddress2(void);
  59:Generated_Source\PSoC6/I2C_CapSense.h **** __STATIC_INLINE void     I2C_CapSense_SetBuffer2(uint8_t* buffer, uint32_t size, uint32_t rwBoundar
  60:Generated_Source\PSoC6/I2C_CapSense.h **** #endif /* (I2C_CapSense_ENABLE_SECOND_ADDR) */
  61:Generated_Source\PSoC6/I2C_CapSense.h **** 
  62:Generated_Source\PSoC6/I2C_CapSense.h **** __STATIC_INLINE void I2C_CapSense_Interrupt(void);
  63:Generated_Source\PSoC6/I2C_CapSense.h **** /** @} group_general */
  64:Generated_Source\PSoC6/I2C_CapSense.h **** 
  65:Generated_Source\PSoC6/I2C_CapSense.h **** 
  66:Generated_Source\PSoC6/I2C_CapSense.h **** /***************************************
  67:Generated_Source\PSoC6/I2C_CapSense.h **** *    Variables with External Linkage
  68:Generated_Source\PSoC6/I2C_CapSense.h **** ***************************************/
  69:Generated_Source\PSoC6/I2C_CapSense.h **** /**
  70:Generated_Source\PSoC6/I2C_CapSense.h **** * \addtogroup group_globals
  71:Generated_Source\PSoC6/I2C_CapSense.h **** * @{
  72:Generated_Source\PSoC6/I2C_CapSense.h **** */
  73:Generated_Source\PSoC6/I2C_CapSense.h **** extern uint8_t I2C_CapSense_initVar;
  74:Generated_Source\PSoC6/I2C_CapSense.h **** extern cy_stc_scb_ezi2c_config_t const I2C_CapSense_config;
  75:Generated_Source\PSoC6/I2C_CapSense.h **** extern cy_stc_scb_ezi2c_context_t I2C_CapSense_context;
  76:Generated_Source\PSoC6/I2C_CapSense.h **** /** @} group_globals */
  77:Generated_Source\PSoC6/I2C_CapSense.h **** 
  78:Generated_Source\PSoC6/I2C_CapSense.h **** 
  79:Generated_Source\PSoC6/I2C_CapSense.h **** /***************************************
  80:Generated_Source\PSoC6/I2C_CapSense.h **** *         Preprocessor Macros
  81:Generated_Source\PSoC6/I2C_CapSense.h **** ***************************************/
  82:Generated_Source\PSoC6/I2C_CapSense.h **** /**
  83:Generated_Source\PSoC6/I2C_CapSense.h **** * \addtogroup group_macros
  84:Generated_Source\PSoC6/I2C_CapSense.h **** * @{
  85:Generated_Source\PSoC6/I2C_CapSense.h **** */
  86:Generated_Source\PSoC6/I2C_CapSense.h **** /** The pointer to the base address of the SCB instance */
  87:Generated_Source\PSoC6/I2C_CapSense.h **** #define I2C_CapSense_HW     ((CySCB_Type *) I2C_CapSense_SCB__HW)
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 3


  88:Generated_Source\PSoC6/I2C_CapSense.h **** /** @} group_macros */
  89:Generated_Source\PSoC6/I2C_CapSense.h **** 
  90:Generated_Source\PSoC6/I2C_CapSense.h **** 
  91:Generated_Source\PSoC6/I2C_CapSense.h **** /***************************************
  92:Generated_Source\PSoC6/I2C_CapSense.h **** *    In-line Function Implementation
  93:Generated_Source\PSoC6/I2C_CapSense.h **** ***************************************/
  94:Generated_Source\PSoC6/I2C_CapSense.h **** 
  95:Generated_Source\PSoC6/I2C_CapSense.h **** /*******************************************************************************
  96:Generated_Source\PSoC6/I2C_CapSense.h **** * Function Name: I2C_CapSense_Init
  97:Generated_Source\PSoC6/I2C_CapSense.h **** ****************************************************************************//**
  98:Generated_Source\PSoC6/I2C_CapSense.h **** *
  99:Generated_Source\PSoC6/I2C_CapSense.h **** * Invokes the Cy_SCB_EZI2C_Init() PDL driver function.
 100:Generated_Source\PSoC6/I2C_CapSense.h **** *
 101:Generated_Source\PSoC6/I2C_CapSense.h **** *******************************************************************************/
 102:Generated_Source\PSoC6/I2C_CapSense.h **** __STATIC_INLINE cy_en_scb_ezi2c_status_t I2C_CapSense_Init(cy_stc_scb_ezi2c_config_t const *config)
 103:Generated_Source\PSoC6/I2C_CapSense.h **** {
 104:Generated_Source\PSoC6/I2C_CapSense.h ****     return Cy_SCB_EZI2C_Init(I2C_CapSense_HW, config, &I2C_CapSense_context);
 105:Generated_Source\PSoC6/I2C_CapSense.h **** }
 106:Generated_Source\PSoC6/I2C_CapSense.h **** 
 107:Generated_Source\PSoC6/I2C_CapSense.h **** 
 108:Generated_Source\PSoC6/I2C_CapSense.h **** /*******************************************************************************
 109:Generated_Source\PSoC6/I2C_CapSense.h **** *  Function Name: I2C_CapSense_DeInit
 110:Generated_Source\PSoC6/I2C_CapSense.h **** ****************************************************************************//**
 111:Generated_Source\PSoC6/I2C_CapSense.h **** *
 112:Generated_Source\PSoC6/I2C_CapSense.h **** * Invokes the Cy_SCB_EZI2C_DeInit() PDL driver function.
 113:Generated_Source\PSoC6/I2C_CapSense.h **** *
 114:Generated_Source\PSoC6/I2C_CapSense.h **** *******************************************************************************/
 115:Generated_Source\PSoC6/I2C_CapSense.h **** __STATIC_INLINE void I2C_CapSense_DeInit(void)
 116:Generated_Source\PSoC6/I2C_CapSense.h **** {
 117:Generated_Source\PSoC6/I2C_CapSense.h ****     Cy_SCB_EZI2C_DeInit(I2C_CapSense_HW);
 118:Generated_Source\PSoC6/I2C_CapSense.h **** }
 119:Generated_Source\PSoC6/I2C_CapSense.h **** 
 120:Generated_Source\PSoC6/I2C_CapSense.h **** 
 121:Generated_Source\PSoC6/I2C_CapSense.h **** /*******************************************************************************
 122:Generated_Source\PSoC6/I2C_CapSense.h **** * Function Name: I2C_CapSense_Enable
 123:Generated_Source\PSoC6/I2C_CapSense.h **** ****************************************************************************//**
 124:Generated_Source\PSoC6/I2C_CapSense.h **** *
 125:Generated_Source\PSoC6/I2C_CapSense.h **** * Invokes the Cy_SCB_EZI2C_Enable() PDL driver function.
 126:Generated_Source\PSoC6/I2C_CapSense.h **** *
 127:Generated_Source\PSoC6/I2C_CapSense.h **** *******************************************************************************/
 128:Generated_Source\PSoC6/I2C_CapSense.h **** __STATIC_INLINE void I2C_CapSense_Enable(void)
 129:Generated_Source\PSoC6/I2C_CapSense.h **** {
 130:Generated_Source\PSoC6/I2C_CapSense.h ****     Cy_SCB_EZI2C_Enable(I2C_CapSense_HW);
 131:Generated_Source\PSoC6/I2C_CapSense.h **** }
 132:Generated_Source\PSoC6/I2C_CapSense.h **** 
 133:Generated_Source\PSoC6/I2C_CapSense.h **** 
 134:Generated_Source\PSoC6/I2C_CapSense.h **** /*******************************************************************************
 135:Generated_Source\PSoC6/I2C_CapSense.h **** * Function Name: I2C_CapSense_Disable
 136:Generated_Source\PSoC6/I2C_CapSense.h **** ****************************************************************************//**
 137:Generated_Source\PSoC6/I2C_CapSense.h **** *
 138:Generated_Source\PSoC6/I2C_CapSense.h **** * Invokes the Cy_SCB_EZI2C_Disable() PDL driver function.
 139:Generated_Source\PSoC6/I2C_CapSense.h **** *
 140:Generated_Source\PSoC6/I2C_CapSense.h **** *******************************************************************************/
 141:Generated_Source\PSoC6/I2C_CapSense.h **** __STATIC_INLINE void I2C_CapSense_Disable(void)
 142:Generated_Source\PSoC6/I2C_CapSense.h **** {
 143:Generated_Source\PSoC6/I2C_CapSense.h ****     Cy_SCB_EZI2C_Disable(I2C_CapSense_HW, &I2C_CapSense_context);
 144:Generated_Source\PSoC6/I2C_CapSense.h **** }
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 4


 145:Generated_Source\PSoC6/I2C_CapSense.h **** 
 146:Generated_Source\PSoC6/I2C_CapSense.h **** 
 147:Generated_Source\PSoC6/I2C_CapSense.h **** /*******************************************************************************
 148:Generated_Source\PSoC6/I2C_CapSense.h **** * Function Name: I2C_CapSense_GetActivity
 149:Generated_Source\PSoC6/I2C_CapSense.h **** ****************************************************************************//**
 150:Generated_Source\PSoC6/I2C_CapSense.h **** *
 151:Generated_Source\PSoC6/I2C_CapSense.h **** * Invokes the Cy_SCB_EZI2C_GetActivity() PDL driver function.
 152:Generated_Source\PSoC6/I2C_CapSense.h **** *
 153:Generated_Source\PSoC6/I2C_CapSense.h **** *******************************************************************************/
 154:Generated_Source\PSoC6/I2C_CapSense.h **** __STATIC_INLINE uint32_t I2C_CapSense_GetActivity(void)
 155:Generated_Source\PSoC6/I2C_CapSense.h **** {
 156:Generated_Source\PSoC6/I2C_CapSense.h ****     return Cy_SCB_EZI2C_GetActivity(I2C_CapSense_HW, &I2C_CapSense_context);
 157:Generated_Source\PSoC6/I2C_CapSense.h **** }
 158:Generated_Source\PSoC6/I2C_CapSense.h **** 
 159:Generated_Source\PSoC6/I2C_CapSense.h **** 
 160:Generated_Source\PSoC6/I2C_CapSense.h **** /*******************************************************************************
 161:Generated_Source\PSoC6/I2C_CapSense.h **** * Function Name: I2C_CapSense_SetAddress1
 162:Generated_Source\PSoC6/I2C_CapSense.h **** ****************************************************************************//**
 163:Generated_Source\PSoC6/I2C_CapSense.h **** *
 164:Generated_Source\PSoC6/I2C_CapSense.h **** * Invokes the Cy_SCB_EZI2C_SetAddress1() PDL driver function.
 165:Generated_Source\PSoC6/I2C_CapSense.h **** *
 166:Generated_Source\PSoC6/I2C_CapSense.h **** *******************************************************************************/
 167:Generated_Source\PSoC6/I2C_CapSense.h **** __STATIC_INLINE void I2C_CapSense_SetAddress1(uint8_t addr)
 168:Generated_Source\PSoC6/I2C_CapSense.h **** {
 169:Generated_Source\PSoC6/I2C_CapSense.h ****     Cy_SCB_EZI2C_SetAddress1(I2C_CapSense_HW, addr, &I2C_CapSense_context);
 170:Generated_Source\PSoC6/I2C_CapSense.h **** }
 171:Generated_Source\PSoC6/I2C_CapSense.h **** 
 172:Generated_Source\PSoC6/I2C_CapSense.h **** 
 173:Generated_Source\PSoC6/I2C_CapSense.h **** /*******************************************************************************
 174:Generated_Source\PSoC6/I2C_CapSense.h **** * Function Name: I2C_CapSense_GetAddress1
 175:Generated_Source\PSoC6/I2C_CapSense.h **** ****************************************************************************//**
 176:Generated_Source\PSoC6/I2C_CapSense.h **** *
 177:Generated_Source\PSoC6/I2C_CapSense.h **** * Invokes the Cy_SCB_EZI2C_GetAddress1() PDL driver function.
 178:Generated_Source\PSoC6/I2C_CapSense.h **** *
 179:Generated_Source\PSoC6/I2C_CapSense.h **** *******************************************************************************/
 180:Generated_Source\PSoC6/I2C_CapSense.h **** __STATIC_INLINE uint32_t I2C_CapSense_GetAddress1(void)
 181:Generated_Source\PSoC6/I2C_CapSense.h **** {
 182:Generated_Source\PSoC6/I2C_CapSense.h ****     return Cy_SCB_EZI2C_GetAddress1(I2C_CapSense_HW, &I2C_CapSense_context);
 183:Generated_Source\PSoC6/I2C_CapSense.h **** }
 184:Generated_Source\PSoC6/I2C_CapSense.h **** 
 185:Generated_Source\PSoC6/I2C_CapSense.h **** 
 186:Generated_Source\PSoC6/I2C_CapSense.h **** /*******************************************************************************
 187:Generated_Source\PSoC6/I2C_CapSense.h **** * Function Name: I2C_CapSense_SetBuffer1
 188:Generated_Source\PSoC6/I2C_CapSense.h **** ****************************************************************************//**
 189:Generated_Source\PSoC6/I2C_CapSense.h **** *
 190:Generated_Source\PSoC6/I2C_CapSense.h **** * Invokes the Cy_SCB_EZI2C_SetBuffer1() PDL driver function.
 191:Generated_Source\PSoC6/I2C_CapSense.h **** *
 192:Generated_Source\PSoC6/I2C_CapSense.h **** *******************************************************************************/
 193:Generated_Source\PSoC6/I2C_CapSense.h **** __STATIC_INLINE void I2C_CapSense_SetBuffer1(uint8_t* buffer, uint32_t size, uint32_t rwBoundary)
 194:Generated_Source\PSoC6/I2C_CapSense.h **** {
 195:Generated_Source\PSoC6/I2C_CapSense.h ****     Cy_SCB_EZI2C_SetBuffer1(I2C_CapSense_HW, buffer, size, rwBoundary, &I2C_CapSense_context);
 196:Generated_Source\PSoC6/I2C_CapSense.h **** }
 197:Generated_Source\PSoC6/I2C_CapSense.h **** 
 198:Generated_Source\PSoC6/I2C_CapSense.h **** 
 199:Generated_Source\PSoC6/I2C_CapSense.h **** #if (I2C_CapSense_ENABLE_SECOND_ADDR)
 200:Generated_Source\PSoC6/I2C_CapSense.h **** /*******************************************************************************
 201:Generated_Source\PSoC6/I2C_CapSense.h **** * Function Name: I2C_CapSense_SetAddress2
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 5


 202:Generated_Source\PSoC6/I2C_CapSense.h **** ****************************************************************************//**
 203:Generated_Source\PSoC6/I2C_CapSense.h **** *
 204:Generated_Source\PSoC6/I2C_CapSense.h **** * Invokes the Cy_SCB_EZI2C_SlaveGetAddress2() PDL driver function.
 205:Generated_Source\PSoC6/I2C_CapSense.h **** *
 206:Generated_Source\PSoC6/I2C_CapSense.h **** *******************************************************************************/
 207:Generated_Source\PSoC6/I2C_CapSense.h **** __STATIC_INLINE void I2C_CapSense_SetAddress2(uint8_t addr)
 208:Generated_Source\PSoC6/I2C_CapSense.h **** {
 209:Generated_Source\PSoC6/I2C_CapSense.h ****     Cy_SCB_EZI2C_SetAddress2(I2C_CapSense_HW, addr, &I2C_CapSense_context);
 210:Generated_Source\PSoC6/I2C_CapSense.h **** }
 211:Generated_Source\PSoC6/I2C_CapSense.h **** 
 212:Generated_Source\PSoC6/I2C_CapSense.h **** 
 213:Generated_Source\PSoC6/I2C_CapSense.h **** /*******************************************************************************
 214:Generated_Source\PSoC6/I2C_CapSense.h **** * Function Name: I2C_CapSense_GetAddress2
 215:Generated_Source\PSoC6/I2C_CapSense.h **** ****************************************************************************//**
 216:Generated_Source\PSoC6/I2C_CapSense.h **** *
 217:Generated_Source\PSoC6/I2C_CapSense.h **** * Invokes the Cy_SCB_EZI2C_SlaveGetAddress2() PDL driver function.
 218:Generated_Source\PSoC6/I2C_CapSense.h **** *
 219:Generated_Source\PSoC6/I2C_CapSense.h **** *******************************************************************************/
 220:Generated_Source\PSoC6/I2C_CapSense.h **** __STATIC_INLINE uint32_t I2C_CapSense_GetAddress2(void)
 221:Generated_Source\PSoC6/I2C_CapSense.h **** {
 222:Generated_Source\PSoC6/I2C_CapSense.h ****     return Cy_SCB_EZI2C_GetAddress2(I2C_CapSense_HW, &I2C_CapSense_context);
 223:Generated_Source\PSoC6/I2C_CapSense.h **** }
 224:Generated_Source\PSoC6/I2C_CapSense.h **** 
 225:Generated_Source\PSoC6/I2C_CapSense.h **** 
 226:Generated_Source\PSoC6/I2C_CapSense.h **** /*******************************************************************************
 227:Generated_Source\PSoC6/I2C_CapSense.h **** * Function Name: I2C_CapSense_SetBuffer2
 228:Generated_Source\PSoC6/I2C_CapSense.h **** ****************************************************************************//**
 229:Generated_Source\PSoC6/I2C_CapSense.h **** *
 230:Generated_Source\PSoC6/I2C_CapSense.h **** * Invokes the Cy_SCB_EZI2C_SetBuffer2() PDL driver function.
 231:Generated_Source\PSoC6/I2C_CapSense.h **** *
 232:Generated_Source\PSoC6/I2C_CapSense.h **** *******************************************************************************/
 233:Generated_Source\PSoC6/I2C_CapSense.h **** __STATIC_INLINE void I2C_CapSense_SetBuffer2(uint8_t* buffer, uint32_t size, uint32_t rwBoundary)
 234:Generated_Source\PSoC6/I2C_CapSense.h **** {
 235:Generated_Source\PSoC6/I2C_CapSense.h ****     Cy_SCB_EZI2C_SetBuffer2(I2C_CapSense_HW, buffer, size, rwBoundary, &I2C_CapSense_context);
 236:Generated_Source\PSoC6/I2C_CapSense.h **** }
 237:Generated_Source\PSoC6/I2C_CapSense.h **** #endif /* (I2C_CapSense_ENABLE_SECOND_ADDR) */
 238:Generated_Source\PSoC6/I2C_CapSense.h **** 
 239:Generated_Source\PSoC6/I2C_CapSense.h **** 
 240:Generated_Source\PSoC6/I2C_CapSense.h **** /*******************************************************************************
 241:Generated_Source\PSoC6/I2C_CapSense.h **** * Function Name: I2C_CapSense_Interrupt
 242:Generated_Source\PSoC6/I2C_CapSense.h **** ****************************************************************************//**
 243:Generated_Source\PSoC6/I2C_CapSense.h **** *
 244:Generated_Source\PSoC6/I2C_CapSense.h **** * Invokes the Cy_SCB_EZI2C_Interrupt() PDL driver function.
 245:Generated_Source\PSoC6/I2C_CapSense.h **** *
 246:Generated_Source\PSoC6/I2C_CapSense.h **** *******************************************************************************/
 247:Generated_Source\PSoC6/I2C_CapSense.h **** __STATIC_INLINE void I2C_CapSense_Interrupt(void)
 248:Generated_Source\PSoC6/I2C_CapSense.h **** {
  28              		.loc 1 248 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
 249:Generated_Source\PSoC6/I2C_CapSense.h ****     Cy_SCB_EZI2C_Interrupt(I2C_CapSense_HW, &I2C_CapSense_context);
  36              		.loc 1 249 0
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 6


  37 0002 0249     		ldr	r1, .L3
  38 0004 0248     		ldr	r0, .L3+4
  39 0006 FFF7FEFF 		bl	Cy_SCB_EZI2C_Interrupt
  40              	.LVL0:
  41 000a 08BD     		pop	{r3, pc}
  42              	.L4:
  43              		.align	2
  44              	.L3:
  45 000c 00000000 		.word	I2C_CapSense_context
  46 0010 00006240 		.word	1080164352
  47              		.cfi_endproc
  48              	.LFE227:
  49              		.size	I2C_CapSense_Interrupt, .-I2C_CapSense_Interrupt
  50              		.section	.text.I2C_CapSense_Start,"ax",%progbits
  51              		.align	2
  52              		.global	I2C_CapSense_Start
  53              		.thumb
  54              		.thumb_func
  55              		.type	I2C_CapSense_Start, %function
  56              	I2C_CapSense_Start:
  57              	.LFB231:
  58              		.file 2 "Generated_Source\\PSoC6\\I2C_CapSense.c"
   1:Generated_Source\PSoC6/I2C_CapSense.c **** /***************************************************************************//**
   2:Generated_Source\PSoC6/I2C_CapSense.c **** * \file I2C_CapSense.c
   3:Generated_Source\PSoC6/I2C_CapSense.c **** * \version 2.0
   4:Generated_Source\PSoC6/I2C_CapSense.c **** *
   5:Generated_Source\PSoC6/I2C_CapSense.c **** *  This file provides the source code to the API for the EZI2C Component.
   6:Generated_Source\PSoC6/I2C_CapSense.c **** *
   7:Generated_Source\PSoC6/I2C_CapSense.c **** ********************************************************************************
   8:Generated_Source\PSoC6/I2C_CapSense.c **** * \copyright
   9:Generated_Source\PSoC6/I2C_CapSense.c **** * Copyright 2016-2017, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6/I2C_CapSense.c **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6/I2C_CapSense.c **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6/I2C_CapSense.c **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6/I2C_CapSense.c **** *******************************************************************************/
  14:Generated_Source\PSoC6/I2C_CapSense.c **** 
  15:Generated_Source\PSoC6/I2C_CapSense.c **** #include "I2C_CapSense.h"
  16:Generated_Source\PSoC6/I2C_CapSense.c **** #include "sysint/cy_sysint.h"
  17:Generated_Source\PSoC6/I2C_CapSense.c **** #include "cyfitter_sysint.h"
  18:Generated_Source\PSoC6/I2C_CapSense.c **** #include "cyfitter_sysint_cfg.h"
  19:Generated_Source\PSoC6/I2C_CapSense.c **** 
  20:Generated_Source\PSoC6/I2C_CapSense.c **** #if defined(__cplusplus)
  21:Generated_Source\PSoC6/I2C_CapSense.c **** extern "C" {
  22:Generated_Source\PSoC6/I2C_CapSense.c **** #endif
  23:Generated_Source\PSoC6/I2C_CapSense.c **** 
  24:Generated_Source\PSoC6/I2C_CapSense.c **** /***************************************
  25:Generated_Source\PSoC6/I2C_CapSense.c **** *     Global variables
  26:Generated_Source\PSoC6/I2C_CapSense.c **** ***************************************/
  27:Generated_Source\PSoC6/I2C_CapSense.c **** 
  28:Generated_Source\PSoC6/I2C_CapSense.c **** /** I2C_CapSense_initVar indicates whether the I2C_CapSense
  29:Generated_Source\PSoC6/I2C_CapSense.c **** *  component has been initialized. The variable is initialized to 0
  30:Generated_Source\PSoC6/I2C_CapSense.c **** *  and set to 1 the first time I2C_CapSense_Start() is called.
  31:Generated_Source\PSoC6/I2C_CapSense.c **** *  This allows  the component to restart without reinitialization
  32:Generated_Source\PSoC6/I2C_CapSense.c **** *  after the first call to the I2C_CapSense_Start() routine.
  33:Generated_Source\PSoC6/I2C_CapSense.c **** *
  34:Generated_Source\PSoC6/I2C_CapSense.c **** *  If re-initialization of the component is required, then the
  35:Generated_Source\PSoC6/I2C_CapSense.c **** *  I2C_CapSense_Init() function can be called before the
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 7


  36:Generated_Source\PSoC6/I2C_CapSense.c **** *  I2C_CapSense_Start() or I2C_CapSense_Enable() function.
  37:Generated_Source\PSoC6/I2C_CapSense.c **** */
  38:Generated_Source\PSoC6/I2C_CapSense.c **** uint8_t I2C_CapSense_initVar = 0U;
  39:Generated_Source\PSoC6/I2C_CapSense.c **** 
  40:Generated_Source\PSoC6/I2C_CapSense.c **** /** The instance-specific configuration structure.
  41:Generated_Source\PSoC6/I2C_CapSense.c **** * The pointer to this structure should be passed to Cy_SCB_EZI2C_Init function
  42:Generated_Source\PSoC6/I2C_CapSense.c **** * to initialize component with GUI selected settings.
  43:Generated_Source\PSoC6/I2C_CapSense.c **** */
  44:Generated_Source\PSoC6/I2C_CapSense.c **** cy_stc_scb_ezi2c_config_t const I2C_CapSense_config =
  45:Generated_Source\PSoC6/I2C_CapSense.c **** {
  46:Generated_Source\PSoC6/I2C_CapSense.c ****     .numberOfAddresses = CY_SCB_EZI2C_ONE_ADDRESS,
  47:Generated_Source\PSoC6/I2C_CapSense.c ****     .slaveAddress1     = 0x8U,
  48:Generated_Source\PSoC6/I2C_CapSense.c ****     .slaveAddress2     = 0U,
  49:Generated_Source\PSoC6/I2C_CapSense.c ****     .subAddressSize    = CY_SCB_EZI2C_SUB_ADDR16_BITS,
  50:Generated_Source\PSoC6/I2C_CapSense.c **** 
  51:Generated_Source\PSoC6/I2C_CapSense.c ****     .enableWakeFromSleep = false
  52:Generated_Source\PSoC6/I2C_CapSense.c **** };
  53:Generated_Source\PSoC6/I2C_CapSense.c **** 
  54:Generated_Source\PSoC6/I2C_CapSense.c **** /** The instance-specific context structure.
  55:Generated_Source\PSoC6/I2C_CapSense.c **** * It is used while the driver operation for internal configuration and
  56:Generated_Source\PSoC6/I2C_CapSense.c **** * data keeping for the EZI2C. The user should not modify anything in this 
  57:Generated_Source\PSoC6/I2C_CapSense.c **** * structure.
  58:Generated_Source\PSoC6/I2C_CapSense.c **** */
  59:Generated_Source\PSoC6/I2C_CapSense.c **** cy_stc_scb_ezi2c_context_t I2C_CapSense_context;
  60:Generated_Source\PSoC6/I2C_CapSense.c **** 
  61:Generated_Source\PSoC6/I2C_CapSense.c **** 
  62:Generated_Source\PSoC6/I2C_CapSense.c **** /*******************************************************************************
  63:Generated_Source\PSoC6/I2C_CapSense.c **** * Function Name: I2C_CapSense_Start
  64:Generated_Source\PSoC6/I2C_CapSense.c **** ****************************************************************************//**
  65:Generated_Source\PSoC6/I2C_CapSense.c **** *
  66:Generated_Source\PSoC6/I2C_CapSense.c **** * Invokes I2C_CapSense_Init() and I2C_CapSense_Enable().
  67:Generated_Source\PSoC6/I2C_CapSense.c **** * Also configures interrupt and low and high oversampling phases.
  68:Generated_Source\PSoC6/I2C_CapSense.c **** * After this function call the component is enabled and ready for operation.
  69:Generated_Source\PSoC6/I2C_CapSense.c **** * This is the preferred method to begin component operation.
  70:Generated_Source\PSoC6/I2C_CapSense.c **** *
  71:Generated_Source\PSoC6/I2C_CapSense.c **** * \globalvars
  72:Generated_Source\PSoC6/I2C_CapSense.c **** * \ref I2C_CapSense_initVar - used to check initial configuration,
  73:Generated_Source\PSoC6/I2C_CapSense.c **** * modified  on first function call.
  74:Generated_Source\PSoC6/I2C_CapSense.c **** *
  75:Generated_Source\PSoC6/I2C_CapSense.c **** *******************************************************************************/
  76:Generated_Source\PSoC6/I2C_CapSense.c **** void I2C_CapSense_Start(void)
  77:Generated_Source\PSoC6/I2C_CapSense.c **** {
  59              		.loc 2 77 0
  60              		.cfi_startproc
  61              		@ args = 0, pretend = 0, frame = 0
  62              		@ frame_needed = 0, uses_anonymous_args = 0
  63 0000 08B5     		push	{r3, lr}
  64              		.cfi_def_cfa_offset 8
  65              		.cfi_offset 3, -8
  66              		.cfi_offset 14, -4
  78:Generated_Source\PSoC6/I2C_CapSense.c ****     if (0U == I2C_CapSense_initVar)
  67              		.loc 2 78 0
  68 0002 114B     		ldr	r3, .L9
  69 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  70 0006 5BB9     		cbnz	r3, .L6
  79:Generated_Source\PSoC6/I2C_CapSense.c ****     {
  80:Generated_Source\PSoC6/I2C_CapSense.c ****         /* Configure component */
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 8


  81:Generated_Source\PSoC6/I2C_CapSense.c ****         (void) Cy_SCB_EZI2C_Init(I2C_CapSense_HW, &I2C_CapSense_config, &I2C_CapSense_context);
  71              		.loc 2 81 0
  72 0008 104A     		ldr	r2, .L9+4
  73 000a 1149     		ldr	r1, .L9+8
  74 000c 1148     		ldr	r0, .L9+12
  75 000e FFF7FEFF 		bl	Cy_SCB_EZI2C_Init
  76              	.LVL1:
  82:Generated_Source\PSoC6/I2C_CapSense.c **** 
  83:Generated_Source\PSoC6/I2C_CapSense.c ****         /* Hook interrupt service routine */
  84:Generated_Source\PSoC6/I2C_CapSense.c ****         #if defined(I2C_CapSense_SCB_IRQ__INTC_ASSIGNED)
  85:Generated_Source\PSoC6/I2C_CapSense.c ****             (void) Cy_SysInt_Init(&I2C_CapSense_SCB_IRQ_cfg, &I2C_CapSense_Interrupt);
  77              		.loc 2 85 0
  78 0012 1149     		ldr	r1, .L9+16
  79 0014 1148     		ldr	r0, .L9+20
  80 0016 FFF7FEFF 		bl	Cy_SysInt_Init
  81              	.LVL2:
  86:Generated_Source\PSoC6/I2C_CapSense.c ****         #endif /* (I2C_CapSense_SCB_IRQ__INTC_ASSIGNED) */
  87:Generated_Source\PSoC6/I2C_CapSense.c **** 
  88:Generated_Source\PSoC6/I2C_CapSense.c ****         I2C_CapSense_initVar = 1U;
  82              		.loc 2 88 0
  83 001a 0122     		movs	r2, #1
  84 001c 0A4B     		ldr	r3, .L9
  85 001e 1A70     		strb	r2, [r3]
  86              	.L6:
  89:Generated_Source\PSoC6/I2C_CapSense.c ****     }
  90:Generated_Source\PSoC6/I2C_CapSense.c **** 
  91:Generated_Source\PSoC6/I2C_CapSense.c ****     /* Enable interrupt in NVIC */
  92:Generated_Source\PSoC6/I2C_CapSense.c ****     #if defined(I2C_CapSense_SCB_IRQ__INTC_ASSIGNED)
  93:Generated_Source\PSoC6/I2C_CapSense.c ****         NVIC_EnableIRQ((IRQn_Type) I2C_CapSense_SCB_IRQ_cfg.intrSrc);
  87              		.loc 2 93 0
  88 0020 0E4B     		ldr	r3, .L9+20
  89 0022 B3F90030 		ldrsh	r3, [r3]
  90              	.LVL3:
  91              	.LBB6:
  92              	.LBB7:
  93              		.file 3 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm4.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @file     core_cm4.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @version  V5.0.5
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @date     08. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * See the License for the specific language governing permissions and
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 9


  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__clang__)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup Cortex_M4
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_version.h"
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 10


  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARMVFP__
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 11


 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* check device defines and use defaults */
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __CM4_REV
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __MPU_PRESENT
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 12


 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* following defines should be used for structure members */
 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 Register Abstraction
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Register contain:
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Register
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SCB Register
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Register
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Register
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core MPU Register
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core FPU Register
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 13


 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } APSR_Type;
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* APSR Register Definitions */
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } IPSR_Type;
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 14


 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IPSR Register Definitions */
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } xPSR_Type;
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* xPSR Register Definitions */
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 15


 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CONTROL_Type;
 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 16


 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }  NVIC_Type;
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCB_Type;
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 17


 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 18


 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 19


 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 20


 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 21


 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCnSCB_Type;
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 22


 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SysTick_Type;
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  union
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[864U];
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 23


 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } ITM_Type;
 846:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 851:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 858:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 861:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 864:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 867:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 870:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 873:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 876:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 24


 877:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 879:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 883:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 887:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 891:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 895:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 898:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 901:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 903:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 904:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 905:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 909:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 910:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 911:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 912:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 914:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 915:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 916:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 25


 934:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } DWT_Type;
 940:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 941:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 945:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 948:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 951:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 954:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 957:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 960:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 963:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 966:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 969:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 972:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 975:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 978:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 981:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 984:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 987:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 990:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 26


 991:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 993:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 996:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1000:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1004:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1008:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1012:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1016:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1020:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1024:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1027:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1030:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1033:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1036:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1039:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1042:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1045:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 27


1048:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1050:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1051:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1052:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1056:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1057:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1058:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1059:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1061:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1062:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1063:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } TPI_Type;
1088:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1089:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1093:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1096:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 28


1105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 29


1162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 30


1219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } MPU_Type;
1234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Type Register Definitions */
1238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Control Register Definitions */
1248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 31


1276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } FPU_Type;
1325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 32


1333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 33


1390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CoreDebug_Type;
1429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 34


1447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 35


1504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted value.
1529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 36


1561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
1573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} */
1578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Function Interface contains:
1584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Functions
1585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Functions
1586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Functions
1587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register Access Functions
1588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
1589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 37


1618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Priority Grouping
1639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            Only values from 0..7 are used.
1642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t reg_value;
1649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Priority Grouping
1662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Enable Interrupt
1673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 38


1675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  94              		.loc 3 1679 0
  95 0026 002B     		cmp	r3, #0
  96 0028 08DB     		blt	.L7
1680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  97              		.loc 3 1681 0
  98 002a 5909     		lsrs	r1, r3, #5
  99 002c 03F01F03 		and	r3, r3, #31
 100              	.LVL4:
 101 0030 0122     		movs	r2, #1
 102 0032 02FA03F3 		lsl	r3, r2, r3
 103 0036 0A4A     		ldr	r2, .L9+24
 104 0038 42F82130 		str	r3, [r2, r1, lsl #2]
 105              	.L7:
 106              	.LVL5:
 107              	.LBE7:
 108              	.LBE6:
 109              	.LBB8:
 110              	.LBB9:
 111              		.file 4 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_ezi2c.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \file cy_scb_ezi2c.h
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \version 2.30
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * Provides EZI2C API declarations of the SCB driver.
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** ********************************************************************************
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \copyright
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * Copyright 2016-2021, Cypress Semiconductor Corporation.  All rights reserved.
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *******************************************************************************/
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /**
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \addtogroup group_scb_ezi2c
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \{
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * Driver API for EZI2C Slave Peripheral
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * The functions and other declarations used in this part of the driver are in
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * cy_scb_ezi2c.h. You can also include cy_pdl.h (ModusToolbox only) to get access
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * to all functions and declarations in the PDL.
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * I2C - The Inter-Integrated Circuit (I2C) bus is an industry-standard.
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * The EZI2C slave peripheral driver provides an API to implement the I2C slave
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * device based on the SCB hardware block. This slave device emulates a common
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * I2C EEPROM interface that acts like dual-port memory between the external
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * master and your code. I2C devices based on the SCB hardware are compatible
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * with the I2C Standard mode, Fast mode, and Fast mode Plus specifications, as
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * defined in the I2C bus specification.
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 39


  33:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * Features:
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * * An industry-standard I2C bus interface
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * * Supports standard data rates of 100/400/1000 kbps
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * * Emulates a common I2C EEPROM Interface
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * * Acts like dual-port memory between the external master and your code
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * * Supports Hardware Address Match
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * * Supports two hardware addresses with separate buffers
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * * Supports Wake from Deep Sleep on address match
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * * Simple to set up and use; does not require calling EZI2C API
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *   at run time.
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** ********************************************************************************
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \section group_scb_ezi2c_configuration Configuration Considerations
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** ********************************************************************************
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * The EZI2C slave driver configuration can be divided to number of sequential
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * steps listed below:
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * * \ref group_scb_ezi2c_config
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * * \ref group_scb_ezi2c_pins
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * * \ref group_scb_ezi2c_clock
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * * \ref group_scb_ezi2c_data_rate
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * * \ref group_scb_ezi2c_intr
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * * \ref group_scb_ezi2c_enable
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \note
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * EZI2C slave driver is built on top of the SCB hardware block. The SCB3
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * instance is used as an example for all code snippets. Modify the code to
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * match your design.
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** ********************************************************************************
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \subsection group_scb_ezi2c_config Configure EZI2C slave
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** ********************************************************************************
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * To set up the EZI2C slave driver, provide the configuration parameters in the
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \ref cy_stc_scb_ezi2c_config_t structure. The primary slave address
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * slaveAddress1 must be provided. The other parameters are optional for
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * operation. To initialize the driver, call \ref Cy_SCB_EZI2C_Init
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * function providing a pointer to the populated \ref cy_stc_scb_ezi2c_config_t
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * structure and the allocated \ref cy_stc_scb_ezi2c_context_t structure.
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\ezi2c_snippets.c EZI2C_CFG
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * Set up the EZI2C slave buffer before enabling its
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * operation by using \ref Cy_SCB_EZI2C_SetBuffer1 for the primary slave address
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * and \ref Cy_SCB_EZI2C_SetBuffer2 for the secondary (if the secondary is enabled).
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\ezi2c_snippets.c EZI2C_CFG_BUFFER
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** ********************************************************************************
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \subsection group_scb_ezi2c_pins Assign and Configure Pins
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** ********************************************************************************
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * Only dedicated SCB pins can be used for I2C operation. The HSIOM
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * register must be configured to connect dedicated SCB I2C pins to the
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * SCB block. Also the I2C pins must be configured in Open-Drain, Drives Low mode
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * (this pin configuration implies usage of external pull-up resistors):
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\ezi2c_snippets.c EZI2C_CFG_PINS
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \note
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 40


  90:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * The alternative pins configuration is Resistive Pull-ups which implies usage
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * internal pull-up resistors. This configuration is not recommended because
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * resistor value is fixed and cannot be used for all supported data rates.
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * Refer to device datasheet parameter RPULLUP for resistor value specifications.
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** ********************************************************************************
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \subsection group_scb_ezi2c_clock Assign Clock Divider
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** ********************************************************************************
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * A clock source must be connected to the SCB block to oversample input and
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * output signals, in this document this clock will be referred as clk_scb.
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * You must use one of the 8-bit or 16-bit dividers. Use the \ref group_sysclk
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * driver API to do this.
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\ezi2c_snippets.c EZI2C_CFG_ASSIGN_CLOCK
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** ********************************************************************************
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \subsection group_scb_ezi2c_data_rate Configure Data Rate
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** ********************************************************************************
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * To get EZI2C slave to operate at the desired data rate, the clk_scb must be
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * fast enough to provide sufficient oversampling. Use the
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \ref group_sysclk driver API to do this.
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * <b>Refer to the technical reference manual (TRM) section I2C sub-section
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * Oversampling and Bit Rate to get information about how to configure the
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * I2C to run at the desired data rate</b>.
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\ezi2c_snippets.c EZI2C_CFG_DATA_RATE
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** ********************************************************************************
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \subsection group_scb_ezi2c_intr Configure Interrupt
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** ********************************************************************************
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * The interrupt is mandatory for the EZI2C slave operation.
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * The \ref Cy_SCB_EZI2C_Interrupt function must be called in the interrupt
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * handler for the selected SCB instance. Also, this interrupt must be enabled
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * in the NVIC or it will not work.
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\ezi2c_snippets.c EZI2C_INTR_A
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\ezi2c_snippets.c EZI2C_INTR_B
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** ********************************************************************************
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \subsection group_scb_ezi2c_enable Enable EZI2C slave
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** ********************************************************************************
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * Finally, enable the EZI2C slave operation by calling \ref Cy_SCB_EZI2C_Enable.
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * Now the I2C device responds to the assigned address.
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\ezi2c_snippets.c EZI2C_ENABLE
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** ********************************************************************************
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \section group_scb_ezi2c_use_cases Common Use Cases
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** ********************************************************************************
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * The EZI2C slave operation might not require calling any EZI2C slave function
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * because the I2C master is able to access the slave buffer. The application
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * can directly access it as well. Note that this is an application-level task
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * to ensure the buffer content integrity.
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** ********************************************************************************
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \subsection group_scb_ezi2c_master_wr Master Write operation
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** ********************************************************************************
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 41


 147:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * This operation starts with sending a base address that is one
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * or two bytes, depending on the sub-address size configuration. This base
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * address is retained and will be used for later read operations. Following
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * the base address, there is a sequence of bytes written into the buffer
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * starting from the base address location. The buffer index is incremented
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * for each written byte, but this does not affect the base address that is
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * retained. The length of a write operation is limited by the maximum buffer
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * read/write region size.\n
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * When a master attempts to write outside the read/write region or past the
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * end of the buffer, the last byte is NACKed.
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \image html scb_ezi2c_write.png
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** ********************************************************************************
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \subsection group_scb_ezi2c_master_rd Master Read operation
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** ********************************************************************************
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * This operation always starts from the base address set by the most
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * recent write operation. The buffer index is incremented for each read byte.
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * Two sequential read operations start from the same base address no matter
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * how many bytes are read. The length of a read operation is not limited by
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * the maximum size of the data buffer. The EZI2C slave returns 0xFF bytes
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * if the read operation passes the end of the buffer.\n
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * Typically, a read operation requires the base address to be updated before
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * starting the read. In this case, the write and read operations must be
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * combined together.
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \image html scb_ezi2c_read.png
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * The I2C master may use the ReStart or Stop/Start conditions to combine the
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * operations. The write operation sets only the base address and the following
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * read operation will start from the new base address. In cases where the base
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * address remains the same, there is no need for a write operation.
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \image html scb_ezi2c_set_ba_read.png
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** ********************************************************************************
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \section group_scb_ezi2c_lp Low Power Support
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** ********************************************************************************
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * The EZI2C slave provides the callback functions to handle power mode
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * transition. The callback \ref Cy_SCB_EZI2C_DeepSleepCallback must be called
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * during execution of \ref Cy_SysPm_CpuEnterDeepSleep;
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \ref Cy_SCB_EZI2C_HibernateCallback must be called during execution of
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \ref Cy_SysPm_SystemEnterHibernate. To trigger the callback execution, the
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * callback must be registered before calling the power mode transition function.
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * Refer to  \ref group_syspm driver for more information about power mode
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * transitions and callback registration.
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * The EZI2C configured to support two addresses can wakeup the device on
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * address match to NACK not supported address. This happens because the
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * hardware address-match-logic uses address bit masking to support to two
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * addresses. The address mask defines which bits in the address are treated
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * as non-significant while performing an address match. One non-significant
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * bit results in two matching addresses; two bits will match 4 and so on.
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * If the two addresses differ by more than a single bit, then the extra
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * addresses that will pass the hardware match and wakeup the device from
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * Deep Sleep mode. Then firmware address matching will to generate a NAK.
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * Due to this reason, it is preferable to select a secondary address that
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * is different from the primary by one bit. The address mask in this case
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 42


 204:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * makes one bit non-significant.
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * For example:
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * * Primary address = 0x24 and secondary address = 0x34, only one bit differs.
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *   Only the two addresses are treated as matching by the hardware.
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * * Primary address = 0x24 and secondary address = 0x30, two bits differ.
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *   Four addresses are treated as matching by the hardware: 0x24, 0x34, 0x20
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *   and 0x30. Firmware is required to ACK only the primary and secondary
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *   addresses 0x24 and 0x30 and NAK all others 0x20 and 0x34.
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \note
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * Only applicable for <b>rev-08 of the CY8CKIT-062-BLE</b>.
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * For proper operation, when the EZI2C slave is configured to be a wakeup
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * source from Deep Sleep mode, the \ref Cy_SCB_EZI2C_DeepSleepCallback must
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * be copied and modified. Refer to the function description to get the details.
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** ********************************************************************************
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \section group_scb_ezi2c_more_information More Information
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** ********************************************************************************
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * For more information on the SCB peripheral, refer to the technical reference
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * manual (TRM).
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** ********************************************************************************
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \section group_scb_ezi2c_MISRA MISRA-C Compliance
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** ********************************************************************************
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * <table class="doxtable">
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *   <tr>
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <th>MISRA Rule</th>
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <th>Rule Class (Required/Advisory)</th>
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <th>Rule Description</th>
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <th>Description of Deviation(s)</th>
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *   </tr>
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *   <tr>
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <td>11.4</td>
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <td>A</td>
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <td>A cast should not be performed between a pointer to object type and
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *         a different pointer to object type.</td>
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <td>The functions \ref Cy_SCB_EZI2C_DeepSleepCallback and
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *         \ref Cy_SCB_EZI2C_HibernateCallback are callback of
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *         \ref cy_en_syspm_status_t type. The cast operation safety in these
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *         functions becomes the user's responsibility because pointers are
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *         initialized when callback is registered in SysPm driver.</td>
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *   </tr>
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *   <tr>
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <td>14.1</td>
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <td>R</td>
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <td>There shall be no unreachable code.</td>
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <td>The SCB block parameters can be a constant false or true depending on
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *         the selected device and cause code to be unreachable.</td>
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *   </tr>
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *   <tr>
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <td>14.2</td>
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <td>R</td>
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <td>All non-null statements shall either: a) have at least one side-effect
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *         however executed, or b) cause control flow to change.</td>
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <td>The unused function parameters are cast to void. This statement
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *         has no side-effect and is used to suppress a compiler warning.</td>
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *   </tr>
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 43


 261:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *   <tr>
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <td>14.7</td>
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <td>R</td>
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <td>A function shall have a single point of exit at the end of the
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *         function.</td>
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <td>The functions can return from several points. This is done to improve
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *         code clarity when returning error status code if input parameter
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *         validation fails.</td>
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *   </tr>
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * </table>
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \section group_scb_ezi2c_changelog Changelog
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * <table class="doxtable">
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *   <tr>
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <td rowspan="2">2.20</td>
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <td>Flattened the organization of the driver source code into the single
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *         source directory and the single include directory.
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     </td>
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <td>Driver library directory-structure simplification.</td>
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *   </tr>
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *   <tr>
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <td>Added register access layer. Use register access macros instead
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *         of direct register access using dereferenced pointers.</td>
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <td>Makes register access device-independent, so that the PDL does
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *         not need to be recompiled for each supported part number.</td>
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *   </tr>
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *   <tr>
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <td>2.10</td>
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <td>None.</td>
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <td>SCB I2C driver updated.</td>
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *   </tr>
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *   <tr>
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <td rowspan="2"> 2.0</td>
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <td>Added parameters validation for public API.</td>
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <td></td>
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *   </tr>
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *   <tr>
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <td>Replaced variables that have limited range of values with enumerated
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *         types.</td>
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <td></td>
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *   </tr>
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *   <tr>
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <td>1.0</td>
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <td>Initial version.</td>
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *     <td></td>
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *   </tr>
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * </table>
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \defgroup group_scb_ezi2c_macros Macros
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \defgroup group_scb_ezi2c_functions Functions
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \{
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \defgroup group_scb_ezi2c_general_functions General
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \defgroup group_scb_ezi2c_slave_functions Slave
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \defgroup group_scb_ezi2c_low_power_functions Low Power Callbacks
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \}
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \defgroup group_scb_ezi2c_data_structures Data Structures
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 44


 318:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \defgroup group_scb_ezi2c_enums Enumerated Types
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** */
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** #if !defined(CY_SCB_EZI2C_H)
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** #define CY_SCB_EZI2C_H
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** #include "cy_scb_common.h"
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** #if defined(__cplusplus)
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** extern "C" {
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** #endif
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /*******************************************************************************
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *                            Enumerated Types
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *******************************************************************************/
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /**
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \addtogroup group_scb_ezi2c_enums
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \{
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** */
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /** EZI2C slave status codes */
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** typedef enum
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** {
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     /** Operation completed successfully */
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     CY_SCB_EZI2C_SUCCESS = 0U,
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     /** One or more of input parameters are invalid */
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     CY_SCB_EZI2C_BAD_PARAM = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_EZI2C_ID | 1U),
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** } cy_en_scb_ezi2c_status_t;
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /** Number of Addresses */
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** typedef enum
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** {
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     CY_SCB_EZI2C_ONE_ADDRESS,   /**< Only one address */
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     CY_SCB_EZI2C_TWO_ADDRESSES  /**< Two addresses */
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** } cy_en_scb_ezi2c_num_of_addr_t;
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /** Size of Sub-Address */
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** typedef enum
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** {
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     CY_SCB_EZI2C_SUB_ADDR8_BITS,    /**< Sub-address is 8 bits  */
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     CY_SCB_EZI2C_SUB_ADDR16_BITS    /**< Sub-address is 16 bits */
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** } cy_en_scb_ezi2c_sub_addr_size_t;
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /** \cond INTERNAL */
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /** EZI2C slave FSM states */
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** typedef enum
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** {
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     CY_SCB_EZI2C_STATE_IDLE,
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     CY_SCB_EZI2C_STATE_ADDR,
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     CY_SCB_EZI2C_STATE_RX_OFFSET_MSB,
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     CY_SCB_EZI2C_STATE_RX_OFFSET_LSB,
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     CY_SCB_EZI2C_STATE_RX_DATA0,
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     CY_SCB_EZI2C_STATE_RX_DATA1,
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     CY_SCB_EZI2C_STATE_TX_DATA
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** } cy_en_scb_ezi2c_state_t;
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 45


 375:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /** \endcond */
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /** \} group_scb_ezi2c_enums */
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /*******************************************************************************
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *                            Type Definitions
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *******************************************************************************/
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /**
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \addtogroup group_scb_ezi2c_data_structures
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \{
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** */
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /** EZI2C slave configuration structure */
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** typedef struct cy_stc_scb_ezi2c_config
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** {
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     /** The number of supported addresses either */
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     cy_en_scb_ezi2c_num_of_addr_t numberOfAddresses;
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     /** The 7-bit right justified primary slave address */
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     uint8_t slaveAddress1;
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     /** The 7-bit right justified secondary slave address */
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     uint8_t slaveAddress2;
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     /** The size of the sub-address, can either be 8 or 16 bits */
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     cy_en_scb_ezi2c_sub_addr_size_t subAddressSize;
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     /**
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     * When set, the slave will wake the device from Deep Sleep on an address
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     * match (The device datasheet must be consulted to determine which SCBs
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     * support this mode)
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     */
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     bool enableWakeFromSleep;
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** } cy_stc_scb_ezi2c_config_t;
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /** EZI2C slave context structure.
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * All fields for the context structure are internal. Firmware never reads or
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * writes these values. Firmware allocates the structure and provides the
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * address of the structure to the driver in function calls. Firmware must
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * ensure that the defined instance of this structure remains in scope
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * while the drive is in use.
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** */
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** typedef struct cy_stc_scb_ezi2c_context
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** {
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     /** \cond INTERNAL */
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     volatile cy_en_scb_ezi2c_state_t state;  /**< The driver state */
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     volatile uint32_t status;                /**< The slave status */
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     uint8_t  address1;      /**< The primary slave address (7-bits right justified) */
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     uint8_t  address2;      /**< The secondary slave address (7-bits right justified) */
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     cy_en_scb_ezi2c_sub_addr_size_t subAddrSize;   /**< The sub-address size */
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     uint32_t idx;       /**< The index within the buffer during operation */
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     uint32_t baseAddr1; /**< The valid base address for the primary slave address */
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     uint32_t baseAddr2; /**< The valid base address for the secondary slave address */
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 46


 432:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     bool     addr1Active; /**< Defines whether the request is intended for the primary slave addres
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     uint8_t  *curBuf;     /**< The pointer to the current location in the buffer (while it is acces
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     uint32_t bufSize;     /**< Specifies how many bytes are left in the current buffer */
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     uint8_t *buf1;          /**< The pointer to the buffer exposed  on the request intended for the
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     uint32_t buf1Size;      /**< The buffer size assigned to the primary slave address */
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     uint32_t buf1rwBondary; /**< The Read/Write boundary within the buffer assigned to the primary 
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     uint8_t *buf2;          /**< The pointer to the buffer exposed on the request intended for the 
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     uint32_t buf2Size;      /**< The buffer size assigned to the secondary slave address */
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     uint32_t buf2rwBondary; /**< The Read/Write boundary within the buffer assigned for the seconda
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     /** \endcond */
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** } cy_stc_scb_ezi2c_context_t;
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /** \} group_scb_ezi2c_data_structures */
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /*******************************************************************************
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *                           Function Prototypes
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *******************************************************************************/
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /**
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \addtogroup group_scb_ezi2c_general_functions
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \{
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** */
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** cy_en_scb_ezi2c_status_t Cy_SCB_EZI2C_Init(CySCB_Type *base, cy_stc_scb_ezi2c_config_t const *confi
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****                                            cy_stc_scb_ezi2c_context_t *context);
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** void     Cy_SCB_EZI2C_DeInit(CySCB_Type *base);
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** __STATIC_INLINE void Cy_SCB_EZI2C_Enable(CySCB_Type *base);
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** void     Cy_SCB_EZI2C_Disable(CySCB_Type *base, cy_stc_scb_ezi2c_context_t *context);
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** void     Cy_SCB_EZI2C_SetAddress1(CySCB_Type *base, uint8_t addr, cy_stc_scb_ezi2c_context_t *conte
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** uint32_t Cy_SCB_EZI2C_GetAddress1(CySCB_Type const *base, cy_stc_scb_ezi2c_context_t const *context
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** void     Cy_SCB_EZI2C_SetAddress2(CySCB_Type *base, uint8_t addr, cy_stc_scb_ezi2c_context_t *conte
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** uint32_t Cy_SCB_EZI2C_GetAddress2(CySCB_Type const *base, cy_stc_scb_ezi2c_context_t const *context
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /** \} group_scb_ezi2c_general_functions */
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /**
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \addtogroup group_scb_ezi2c_slave_functions
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \{
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** */
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** void Cy_SCB_EZI2C_SetBuffer1(CySCB_Type const *base, uint8_t *buffer, uint32_t size, uint32_t rwBou
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****                              cy_stc_scb_ezi2c_context_t *context);
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** void Cy_SCB_EZI2C_SetBuffer2(CySCB_Type const *base, uint8_t *buffer, uint32_t size, uint32_t rwBou
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****                              cy_stc_scb_ezi2c_context_t *context);
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** uint32_t Cy_SCB_EZI2C_GetActivity(CySCB_Type const *base, cy_stc_scb_ezi2c_context_t *context);
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** void Cy_SCB_EZI2C_Interrupt(CySCB_Type *base, cy_stc_scb_ezi2c_context_t *context);
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /** \} group_scb_ezi2c_slave_functions */
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /**
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \addtogroup group_scb_ezi2c_low_power_functions
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \{
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** */
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** cy_en_syspm_status_t Cy_SCB_EZI2C_DeepSleepCallback(cy_stc_syspm_callback_params_t *callbackParams,
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** cy_en_syspm_status_t Cy_SCB_EZI2C_HibernateCallback(cy_stc_syspm_callback_params_t *callbackParams,
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 47


 489:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /** \} group_scb_ezi2c_low_power_functions */
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /*******************************************************************************
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *                              API Constants
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *******************************************************************************/
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /**
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \addtogroup group_scb_ezi2c_macros
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \{
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** */
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /**
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \defgroup group_scb_ezi2c_macros_get_activity EZI2C Activity Status
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * Macros to check current EZI2C activity slave status returned by
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \ref Cy_SCB_EZI2C_GetActivity function. Each EZI2C slave status is encoded
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * in a separate bit, therefore multiple bits may be set to indicate the
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * current status.
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \{
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** */
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /**
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * The Read transfer intended for the primary slave address is complete.
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * The error condition status bit must be checked to ensure that the Read
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * transfer was completed successfully.
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** */
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** #define CY_SCB_EZI2C_STATUS_READ1       (0x01UL)
 516:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /**
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * The Write transfer intended for the primary slave address is complete.
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * The buffer content was modified.
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * The error condition status bit must be checked to ensure that the Write
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * transfer was completed successfully.
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** */
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** #define CY_SCB_EZI2C_STATUS_WRITE1      (0x02UL)
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /**
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * The Read transfer intended for the secondary slave address is complete.
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * The error condition status bit must be checked to ensure that the Read
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * transfer was completed successfully.
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** */
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** #define CY_SCB_EZI2C_STATUS_READ2       (0x04UL)
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /**
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * The Write transfer intended for the secondary slave address is complete.
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * The buffer content was modified.
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * The error condition status bit must be checked to ensure that the Write
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * transfer was completed successfully.
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** */
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** #define CY_SCB_EZI2C_STATUS_WRITE2       (0x08UL)
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /**
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * A transfer intended for the primary address or secondary address is in
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * progress. The status bit is set after an address match and cleared
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * on a Stop or ReStart condition.
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** */
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** #define CY_SCB_EZI2C_STATUS_BUSY        (0x10UL)
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 48


 546:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /**
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * An error occurred during a transfer intended for the primary or secondary
 549:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * slave address. The sources of the error are: a misplaced Start or Stop
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * condition or lost arbitration while the slave drives SDA.
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * When CY_SCB_EZI2C_STATUS_ERR is set, the slave buffer may contain an
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * invalid byte. Discard the buffer content in this case.
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** */
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** #define CY_SCB_EZI2C_STATUS_ERR         (0x20UL)
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /** \} group_scb_ezi2c_macros_get_activity */
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /**
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * This value is returned by the slave when the buffer is not configured or
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * the master requests more bytes than are available in the buffer.
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** */
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** #define CY_SCB_EZI2C_DEFAULT_TX  (0xFFUL)
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /*******************************************************************************
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *                          Internal Constants
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *******************************************************************************/
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /** \cond INTERNAL */
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /* Default registers values */
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** #define CY_SCB_EZI2C_I2C_CTRL   (SCB_I2C_CTRL_S_GENERAL_IGNORE_Msk | SCB_I2C_CTRL_SLAVE_MODE_Msk)
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** #define CY_SCB_EZI2C_RX_CTRL    (CY_SCB_I2C_RX_CTRL)
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** #define CY_SCB_EZI2C_TX_CTRL    (CY_SCB_I2C_TX_CTRL)
 573:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** #define CY_SCB_EZI2C_SLAVE_INTR     (CY_SCB_SLAVE_INTR_I2C_ADDR_MATCH | CY_SCB_SLAVE_INTR_I2C_STOP 
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****                                      CY_SCB_SLAVE_INTR_I2C_BUS_ERROR  | CY_SCB_SLAVE_INTR_I2C_ARB_L
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /* Error interrupt sources */
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** #define CY_SCB_EZI2C_SLAVE_INTR_ERROR   (CY_SCB_SLAVE_INTR_I2C_BUS_ERROR  | CY_SCB_SLAVE_INTR_I2C_A
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /* Disables Stop interrupt source */
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** #define CY_SCB_EZI2C_SLAVE_INTR_NO_STOP (CY_SCB_EZI2C_SLAVE_INTR & ((uint32_t) ~CY_SCB_SLAVE_INTR_I
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /* Disable Address interrupt source */
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** #define CY_SCB_EZI2C_SLAVE_INTR_NO_ADDR (CY_SCB_EZI2C_SLAVE_INTR & ((uint32_t) ~CY_SCB_SLAVE_INTR_I
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /* FIFO size */
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** #define CY_SCB_EZI2C_FIFO_SIZE          CY_SCB_FIFO_SIZE
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** #define CY_SCB_EZI2C_HALF_FIFO_SIZE    (CY_SCB_FIFO_SIZE / 2UL)
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** #define CY_SCB_EZI2C_ONE_ADDRESS_MASK   (0xFFUL)
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** #define CY_SCB_EZI2C_IS_NUM_OF_ADDR_VALID(numAddr)  ( (CY_SCB_EZI2C_ONE_ADDRESS   == (numAddr)) || 
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****                                                       (CY_SCB_EZI2C_TWO_ADDRESSES == (numAddr)) )
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** #define CY_SCB_EZI2C_IS_SUB_ADDR_SIZE_VALID(subAddrSize)    ( (CY_SCB_EZI2C_SUB_ADDR8_BITS  == (sub
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****                                                               (CY_SCB_EZI2C_SUB_ADDR16_BITS == (sub
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /** \endcond */
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /** \} group_scb_ezi2c_macros */
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /*******************************************************************************
 601:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *                  In-line Function Implementation
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *******************************************************************************/
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 49


 603:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** 
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /**
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \addtogroup group_scb_ezi2c_general_functions
 606:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \{
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** */
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** /*******************************************************************************
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * Function Name: Cy_SCB_EZI2C_Enable
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** ****************************************************************************//**
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * Enables the SCB block for the EZI2C operation
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * \param base
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** * The pointer to the EZI2C SCB instance.
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** *******************************************************************************/
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** __STATIC_INLINE void Cy_SCB_EZI2C_Enable(CySCB_Type *base)
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h **** {
 620:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_ezi2c.h ****     SCB_CTRL(base) |= SCB_CTRL_ENABLED_Msk;
 112              		.loc 4 620 0
 113 003c 054A     		ldr	r2, .L9+12
 114 003e 1368     		ldr	r3, [r2]
 115 0040 43F00043 		orr	r3, r3, #-2147483648
 116 0044 1360     		str	r3, [r2]
 117              	.LVL6:
 118 0046 08BD     		pop	{r3, pc}
 119              	.L10:
 120              		.align	2
 121              	.L9:
 122 0048 00000000 		.word	.LANCHOR0
 123 004c 00000000 		.word	I2C_CapSense_context
 124 0050 00000000 		.word	.LANCHOR1
 125 0054 00006240 		.word	1080164352
 126 0058 00000000 		.word	I2C_CapSense_Interrupt
 127 005c 00000000 		.word	I2C_CapSense_SCB_IRQ_cfg
 128 0060 00E100E0 		.word	-536813312
 129              	.LBE9:
 130              	.LBE8:
 131              		.cfi_endproc
 132              	.LFE231:
 133              		.size	I2C_CapSense_Start, .-I2C_CapSense_Start
 134              		.comm	I2C_CapSense_context,60,4
 135              		.global	I2C_CapSense_config
 136              		.global	I2C_CapSense_initVar
 137              		.section	.rodata
 138              		.align	2
 139              		.set	.LANCHOR1,. + 0
 140              		.type	I2C_CapSense_config, %object
 141              		.size	I2C_CapSense_config, 5
 142              	I2C_CapSense_config:
 143 0000 00       		.byte	0
 144 0001 08       		.byte	8
 145 0002 00       		.byte	0
 146 0003 01       		.byte	1
 147 0004 00       		.byte	0
 148              		.bss
 149              		.set	.LANCHOR0,. + 0
 150              		.type	I2C_CapSense_initVar, %object
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 50


 151              		.size	I2C_CapSense_initVar, 1
 152              	I2C_CapSense_initVar:
 153 0000 00       		.space	1
 154              		.text
 155              	.Letext0:
 156              		.file 5 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cy8c6347bzi_bld53.h"
 157              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\4.4\\psoc creator\\import\\gnu\\arm\
 158              		.file 7 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\4.4\\psoc creator\\import\\gnu\\arm\
 159              		.file 8 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/ip/cyip_scb.h"
 160              		.file 9 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/psoc6_01_config.h"
 161              		.file 10 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 162              		.file 11 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 163              		.file 12 "Generated_Source\\PSoC6\\cyfitter_sysint_cfg.h"
 164              		.section	.debug_info,"",%progbits
 165              	.Ldebug_info0:
 166 0000 B3120000 		.4byte	0x12b3
 167 0004 0400     		.2byte	0x4
 168 0006 00000000 		.4byte	.Ldebug_abbrev0
 169 000a 04       		.byte	0x4
 170 000b 01       		.uleb128 0x1
 171 000c C8040000 		.4byte	.LASF405
 172 0010 0C       		.byte	0xc
 173 0011 9C0F0000 		.4byte	.LASF406
 174 0015 7F100000 		.4byte	.LASF407
 175 0019 00000000 		.4byte	.Ldebug_ranges0+0
 176 001d 00000000 		.4byte	0
 177 0021 00000000 		.4byte	.Ldebug_line0
 178 0025 02       		.uleb128 0x2
 179 0026 02       		.byte	0x2
 180 0027 E6030000 		.4byte	0x3e6
 181 002b 05       		.byte	0x5
 182 002c 24       		.byte	0x24
 183 002d E6030000 		.4byte	0x3e6
 184 0031 03       		.uleb128 0x3
 185 0032 7F1B0000 		.4byte	.LASF0
 186 0036 71       		.sleb128 -15
 187 0037 03       		.uleb128 0x3
 188 0038 7A150000 		.4byte	.LASF1
 189 003c 72       		.sleb128 -14
 190 003d 03       		.uleb128 0x3
 191 003e E71B0000 		.4byte	.LASF2
 192 0042 73       		.sleb128 -13
 193 0043 03       		.uleb128 0x3
 194 0044 3A160000 		.4byte	.LASF3
 195 0048 74       		.sleb128 -12
 196 0049 03       		.uleb128 0x3
 197 004a 71100000 		.4byte	.LASF4
 198 004e 75       		.sleb128 -11
 199 004f 03       		.uleb128 0x3
 200 0050 8D190000 		.4byte	.LASF5
 201 0054 76       		.sleb128 -10
 202 0055 03       		.uleb128 0x3
 203 0056 C0080000 		.4byte	.LASF6
 204 005a 7B       		.sleb128 -5
 205 005b 03       		.uleb128 0x3
 206 005c 7B190000 		.4byte	.LASF7
 207 0060 7C       		.sleb128 -4
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 51


 208 0061 03       		.uleb128 0x3
 209 0062 BC040000 		.4byte	.LASF8
 210 0066 7E       		.sleb128 -2
 211 0067 03       		.uleb128 0x3
 212 0068 DF170000 		.4byte	.LASF9
 213 006c 7F       		.sleb128 -1
 214 006d 04       		.uleb128 0x4
 215 006e 291D0000 		.4byte	.LASF10
 216 0072 00       		.byte	0
 217 0073 04       		.uleb128 0x4
 218 0074 38120000 		.4byte	.LASF11
 219 0078 01       		.byte	0x1
 220 0079 04       		.uleb128 0x4
 221 007a 4A030000 		.4byte	.LASF12
 222 007e 02       		.byte	0x2
 223 007f 04       		.uleb128 0x4
 224 0080 F5160000 		.4byte	.LASF13
 225 0084 03       		.byte	0x3
 226 0085 04       		.uleb128 0x4
 227 0086 03140000 		.4byte	.LASF14
 228 008a 04       		.byte	0x4
 229 008b 04       		.uleb128 0x4
 230 008c 8B1C0000 		.4byte	.LASF15
 231 0090 05       		.byte	0x5
 232 0091 04       		.uleb128 0x4
 233 0092 7A110000 		.4byte	.LASF16
 234 0096 06       		.byte	0x6
 235 0097 04       		.uleb128 0x4
 236 0098 57060000 		.4byte	.LASF17
 237 009c 07       		.byte	0x7
 238 009d 04       		.uleb128 0x4
 239 009e 84160000 		.4byte	.LASF18
 240 00a2 08       		.byte	0x8
 241 00a3 04       		.uleb128 0x4
 242 00a4 E90B0000 		.4byte	.LASF19
 243 00a8 09       		.byte	0x9
 244 00a9 04       		.uleb128 0x4
 245 00aa 880C0000 		.4byte	.LASF20
 246 00ae 0A       		.byte	0xa
 247 00af 04       		.uleb128 0x4
 248 00b0 32090000 		.4byte	.LASF21
 249 00b4 0B       		.byte	0xb
 250 00b5 04       		.uleb128 0x4
 251 00b6 E2140000 		.4byte	.LASF22
 252 00ba 0C       		.byte	0xc
 253 00bb 04       		.uleb128 0x4
 254 00bc 73060000 		.4byte	.LASF23
 255 00c0 0D       		.byte	0xd
 256 00c1 04       		.uleb128 0x4
 257 00c2 01160000 		.4byte	.LASF24
 258 00c6 0E       		.byte	0xe
 259 00c7 04       		.uleb128 0x4
 260 00c8 53000000 		.4byte	.LASF25
 261 00cc 0F       		.byte	0xf
 262 00cd 04       		.uleb128 0x4
 263 00ce 0F1B0000 		.4byte	.LASF26
 264 00d2 10       		.byte	0x10
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 52


 265 00d3 04       		.uleb128 0x4
 266 00d4 F50E0000 		.4byte	.LASF27
 267 00d8 11       		.byte	0x11
 268 00d9 04       		.uleb128 0x4
 269 00da F1050000 		.4byte	.LASF28
 270 00de 12       		.byte	0x12
 271 00df 04       		.uleb128 0x4
 272 00e0 BA0E0000 		.4byte	.LASF29
 273 00e4 13       		.byte	0x13
 274 00e5 04       		.uleb128 0x4
 275 00e6 2E030000 		.4byte	.LASF30
 276 00ea 14       		.byte	0x14
 277 00eb 04       		.uleb128 0x4
 278 00ec 76080000 		.4byte	.LASF31
 279 00f0 15       		.byte	0x15
 280 00f1 04       		.uleb128 0x4
 281 00f2 C20C0000 		.4byte	.LASF32
 282 00f6 16       		.byte	0x16
 283 00f7 04       		.uleb128 0x4
 284 00f8 A6020000 		.4byte	.LASF33
 285 00fc 17       		.byte	0x17
 286 00fd 04       		.uleb128 0x4
 287 00fe 09150000 		.4byte	.LASF34
 288 0102 18       		.byte	0x18
 289 0103 04       		.uleb128 0x4
 290 0104 800F0000 		.4byte	.LASF35
 291 0108 19       		.byte	0x19
 292 0109 04       		.uleb128 0x4
 293 010a 11010000 		.4byte	.LASF36
 294 010e 1A       		.byte	0x1a
 295 010f 04       		.uleb128 0x4
 296 0110 FD090000 		.4byte	.LASF37
 297 0114 1B       		.byte	0x1b
 298 0115 04       		.uleb128 0x4
 299 0116 3F1E0000 		.4byte	.LASF38
 300 011a 1C       		.byte	0x1c
 301 011b 04       		.uleb128 0x4
 302 011c 151A0000 		.4byte	.LASF39
 303 0120 1D       		.byte	0x1d
 304 0121 04       		.uleb128 0x4
 305 0122 0B0F0000 		.4byte	.LASF40
 306 0126 1E       		.byte	0x1e
 307 0127 04       		.uleb128 0x4
 308 0128 1E160000 		.4byte	.LASF41
 309 012c 1F       		.byte	0x1f
 310 012d 04       		.uleb128 0x4
 311 012e 3A140000 		.4byte	.LASF42
 312 0132 20       		.byte	0x20
 313 0133 04       		.uleb128 0x4
 314 0134 6A090000 		.4byte	.LASF43
 315 0138 21       		.byte	0x21
 316 0139 04       		.uleb128 0x4
 317 013a 421A0000 		.4byte	.LASF44
 318 013e 22       		.byte	0x22
 319 013f 04       		.uleb128 0x4
 320 0140 C00D0000 		.4byte	.LASF45
 321 0144 23       		.byte	0x23
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 53


 322 0145 04       		.uleb128 0x4
 323 0146 18020000 		.4byte	.LASF46
 324 014a 24       		.byte	0x24
 325 014b 04       		.uleb128 0x4
 326 014c E4150000 		.4byte	.LASF47
 327 0150 25       		.byte	0x25
 328 0151 04       		.uleb128 0x4
 329 0152 4C080000 		.4byte	.LASF48
 330 0156 26       		.byte	0x26
 331 0157 04       		.uleb128 0x4
 332 0158 311B0000 		.4byte	.LASF49
 333 015c 27       		.byte	0x27
 334 015d 04       		.uleb128 0x4
 335 015e D70F0000 		.4byte	.LASF50
 336 0162 28       		.byte	0x28
 337 0163 04       		.uleb128 0x4
 338 0164 CC080000 		.4byte	.LASF51
 339 0168 29       		.byte	0x29
 340 0169 04       		.uleb128 0x4
 341 016a 4A110000 		.4byte	.LASF52
 342 016e 2A       		.byte	0x2a
 343 016f 04       		.uleb128 0x4
 344 0170 C9160000 		.4byte	.LASF53
 345 0174 2B       		.byte	0x2b
 346 0175 04       		.uleb128 0x4
 347 0176 2D010000 		.4byte	.LASF54
 348 017a 2C       		.byte	0x2c
 349 017b 04       		.uleb128 0x4
 350 017c 31070000 		.4byte	.LASF55
 351 0180 2D       		.byte	0x2d
 352 0181 04       		.uleb128 0x4
 353 0182 C20F0000 		.4byte	.LASF56
 354 0186 2E       		.byte	0x2e
 355 0187 04       		.uleb128 0x4
 356 0188 CF150000 		.4byte	.LASF57
 357 018c 2F       		.byte	0x2f
 358 018d 04       		.uleb128 0x4
 359 018e 7A1E0000 		.4byte	.LASF58
 360 0192 30       		.byte	0x30
 361 0193 04       		.uleb128 0x4
 362 0194 FB080000 		.4byte	.LASF59
 363 0198 31       		.byte	0x31
 364 0199 04       		.uleb128 0x4
 365 019a 89170000 		.4byte	.LASF60
 366 019e 32       		.byte	0x32
 367 019f 04       		.uleb128 0x4
 368 01a0 0E0D0000 		.4byte	.LASF61
 369 01a4 33       		.byte	0x33
 370 01a5 04       		.uleb128 0x4
 371 01a6 27000000 		.4byte	.LASF62
 372 01aa 34       		.byte	0x34
 373 01ab 04       		.uleb128 0x4
 374 01ac 0E120000 		.4byte	.LASF63
 375 01b0 35       		.byte	0x35
 376 01b1 04       		.uleb128 0x4
 377 01b2 AC180000 		.4byte	.LASF64
 378 01b6 36       		.byte	0x36
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 54


 379 01b7 04       		.uleb128 0x4
 380 01b8 9E0E0000 		.4byte	.LASF65
 381 01bc 37       		.byte	0x37
 382 01bd 04       		.uleb128 0x4
 383 01be 510C0000 		.4byte	.LASF66
 384 01c2 38       		.byte	0x38
 385 01c3 04       		.uleb128 0x4
 386 01c4 F0000000 		.4byte	.LASF67
 387 01c8 39       		.byte	0x39
 388 01c9 04       		.uleb128 0x4
 389 01ca CB1B0000 		.4byte	.LASF68
 390 01ce 3A       		.byte	0x3a
 391 01cf 04       		.uleb128 0x4
 392 01d0 F2110000 		.4byte	.LASF69
 393 01d4 3B       		.byte	0x3b
 394 01d5 04       		.uleb128 0x4
 395 01d6 B10B0000 		.4byte	.LASF70
 396 01da 3C       		.byte	0x3c
 397 01db 04       		.uleb128 0x4
 398 01dc 5B1D0000 		.4byte	.LASF71
 399 01e0 3D       		.byte	0x3d
 400 01e1 04       		.uleb128 0x4
 401 01e2 75120000 		.4byte	.LASF72
 402 01e6 3E       		.byte	0x3e
 403 01e7 04       		.uleb128 0x4
 404 01e8 72030000 		.4byte	.LASF73
 405 01ec 3F       		.byte	0x3f
 406 01ed 04       		.uleb128 0x4
 407 01ee 24170000 		.4byte	.LASF74
 408 01f2 40       		.byte	0x40
 409 01f3 04       		.uleb128 0x4
 410 01f4 A50C0000 		.4byte	.LASF75
 411 01f8 41       		.byte	0x41
 412 01f9 04       		.uleb128 0x4
 413 01fa 86040000 		.4byte	.LASF76
 414 01fe 42       		.byte	0x42
 415 01ff 04       		.uleb128 0x4
 416 0200 27180000 		.4byte	.LASF77
 417 0204 43       		.byte	0x43
 418 0205 04       		.uleb128 0x4
 419 0206 5E0D0000 		.4byte	.LASF78
 420 020a 44       		.byte	0x44
 421 020b 04       		.uleb128 0x4
 422 020c 931D0000 		.4byte	.LASF79
 423 0210 45       		.byte	0x45
 424 0211 04       		.uleb128 0x4
 425 0212 8F030000 		.4byte	.LASF80
 426 0216 46       		.byte	0x46
 427 0217 04       		.uleb128 0x4
 428 0218 6F070000 		.4byte	.LASF81
 429 021c 47       		.byte	0x47
 430 021d 04       		.uleb128 0x4
 431 021e 4A170000 		.4byte	.LASF82
 432 0222 48       		.byte	0x48
 433 0223 04       		.uleb128 0x4
 434 0224 E70C0000 		.4byte	.LASF83
 435 0228 49       		.byte	0x49
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 55


 436 0229 04       		.uleb128 0x4
 437 022a 52010000 		.4byte	.LASF84
 438 022e 4A       		.byte	0x4a
 439 022f 04       		.uleb128 0x4
 440 0230 D6110000 		.4byte	.LASF85
 441 0234 4B       		.byte	0x4b
 442 0235 04       		.uleb128 0x4
 443 0236 B0120000 		.4byte	.LASF86
 444 023a 4C       		.byte	0x4c
 445 023b 04       		.uleb128 0x4
 446 023c 9E070000 		.4byte	.LASF87
 447 0240 4D       		.byte	0x4d
 448 0241 04       		.uleb128 0x4
 449 0242 67160000 		.4byte	.LASF88
 450 0246 4E       		.byte	0x4e
 451 0247 04       		.uleb128 0x4
 452 0248 230C0000 		.4byte	.LASF89
 453 024c 4F       		.byte	0x4f
 454 024d 04       		.uleb128 0x4
 455 024e D8010000 		.4byte	.LASF90
 456 0252 50       		.byte	0x50
 457 0253 04       		.uleb128 0x4
 458 0254 39150000 		.4byte	.LASF91
 459 0258 51       		.byte	0x51
 460 0259 04       		.uleb128 0x4
 461 025a 96090000 		.4byte	.LASF92
 462 025e 52       		.byte	0x52
 463 025f 04       		.uleb128 0x4
 464 0260 DE1C0000 		.4byte	.LASF93
 465 0264 53       		.byte	0x53
 466 0265 04       		.uleb128 0x4
 467 0266 FE1D0000 		.4byte	.LASF94
 468 026a 54       		.byte	0x54
 469 026b 04       		.uleb128 0x4
 470 026c DD0D0000 		.4byte	.LASF95
 471 0270 55       		.byte	0x55
 472 0271 04       		.uleb128 0x4
 473 0272 B6110000 		.4byte	.LASF96
 474 0276 56       		.byte	0x56
 475 0277 04       		.uleb128 0x4
 476 0278 D4060000 		.4byte	.LASF97
 477 027c 57       		.byte	0x57
 478 027d 04       		.uleb128 0x4
 479 027e 941E0000 		.4byte	.LASF98
 480 0282 58       		.byte	0x58
 481 0283 04       		.uleb128 0x4
 482 0284 64130000 		.4byte	.LASF99
 483 0288 59       		.byte	0x59
 484 0289 04       		.uleb128 0x4
 485 028a 1A1E0000 		.4byte	.LASF100
 486 028e 5A       		.byte	0x5a
 487 028f 04       		.uleb128 0x4
 488 0290 760A0000 		.4byte	.LASF101
 489 0294 5B       		.byte	0x5b
 490 0295 04       		.uleb128 0x4
 491 0296 A2040000 		.4byte	.LASF102
 492 029a 5C       		.byte	0x5c
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 56


 493 029b 04       		.uleb128 0x4
 494 029c 7F180000 		.4byte	.LASF103
 495 02a0 5D       		.byte	0x5d
 496 02a1 04       		.uleb128 0x4
 497 02a2 5E1A0000 		.4byte	.LASF104
 498 02a6 5E       		.byte	0x5e
 499 02a7 04       		.uleb128 0x4
 500 02a8 FE0F0000 		.4byte	.LASF105
 501 02ac 5F       		.byte	0x5f
 502 02ad 04       		.uleb128 0x4
 503 02ae CD120000 		.4byte	.LASF106
 504 02b2 60       		.byte	0x60
 505 02b3 04       		.uleb128 0x4
 506 02b4 15040000 		.4byte	.LASF107
 507 02b8 61       		.byte	0x61
 508 02b9 04       		.uleb128 0x4
 509 02ba 9D190000 		.4byte	.LASF108
 510 02be 62       		.byte	0x62
 511 02bf 04       		.uleb128 0x4
 512 02c0 090B0000 		.4byte	.LASF109
 513 02c4 63       		.byte	0x63
 514 02c5 04       		.uleb128 0x4
 515 02c6 B41E0000 		.4byte	.LASF110
 516 02ca 64       		.byte	0x64
 517 02cb 04       		.uleb128 0x4
 518 02cc 84130000 		.4byte	.LASF111
 519 02d0 65       		.byte	0x65
 520 02d1 04       		.uleb128 0x4
 521 02d2 E1080000 		.4byte	.LASF112
 522 02d6 66       		.byte	0x66
 523 02d7 04       		.uleb128 0x4
 524 02d8 08190000 		.4byte	.LASF113
 525 02dc 67       		.byte	0x67
 526 02dd 04       		.uleb128 0x4
 527 02de 000E0000 		.4byte	.LASF114
 528 02e2 68       		.byte	0x68
 529 02e3 04       		.uleb128 0x4
 530 02e4 75020000 		.4byte	.LASF115
 531 02e8 69       		.byte	0x69
 532 02e9 04       		.uleb128 0x4
 533 02ea FA120000 		.4byte	.LASF116
 534 02ee 6A       		.byte	0x6a
 535 02ef 04       		.uleb128 0x4
 536 02f0 9B080000 		.4byte	.LASF117
 537 02f4 6B       		.byte	0x6b
 538 02f5 04       		.uleb128 0x4
 539 02f6 AF1D0000 		.4byte	.LASF118
 540 02fa 6C       		.byte	0x6c
 541 02fb 04       		.uleb128 0x4
 542 02fc 5F110000 		.4byte	.LASF119
 543 0300 6D       		.byte	0x6d
 544 0301 04       		.uleb128 0x4
 545 0302 4F090000 		.4byte	.LASF120
 546 0306 6E       		.byte	0x6e
 547 0307 04       		.uleb128 0x4
 548 0308 FA190000 		.4byte	.LASF121
 549 030c 6F       		.byte	0x6f
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 57


 550 030d 04       		.uleb128 0x4
 551 030e CE0B0000 		.4byte	.LASF122
 552 0312 70       		.byte	0x70
 553 0313 04       		.uleb128 0x4
 554 0314 6C000000 		.4byte	.LASF123
 555 0318 71       		.byte	0x71
 556 0319 04       		.uleb128 0x4
 557 031a 6D0C0000 		.4byte	.LASF124
 558 031e 72       		.byte	0x72
 559 031f 04       		.uleb128 0x4
 560 0320 0E060000 		.4byte	.LASF125
 561 0324 73       		.byte	0x73
 562 0325 04       		.uleb128 0x4
 563 0326 60190000 		.4byte	.LASF126
 564 032a 74       		.byte	0x74
 565 032b 04       		.uleb128 0x4
 566 032c 670E0000 		.4byte	.LASF127
 567 0330 75       		.byte	0x75
 568 0331 04       		.uleb128 0x4
 569 0332 E8020000 		.4byte	.LASF128
 570 0336 76       		.byte	0x76
 571 0337 04       		.uleb128 0x4
 572 0338 D6030000 		.4byte	.LASF129
 573 033c 77       		.byte	0x77
 574 033d 04       		.uleb128 0x4
 575 033e 66170000 		.4byte	.LASF130
 576 0342 78       		.byte	0x78
 577 0343 04       		.uleb128 0x4
 578 0344 BB030000 		.4byte	.LASF131
 579 0348 79       		.byte	0x79
 580 0349 04       		.uleb128 0x4
 581 034a 1A1C0000 		.4byte	.LASF132
 582 034e 7A       		.byte	0x7a
 583 034f 04       		.uleb128 0x4
 584 0350 12110000 		.4byte	.LASF133
 585 0354 7B       		.byte	0x7b
 586 0355 04       		.uleb128 0x4
 587 0356 46070000 		.4byte	.LASF134
 588 035a 7C       		.byte	0x7c
 589 035b 04       		.uleb128 0x4
 590 035c B7190000 		.4byte	.LASF135
 591 0360 7D       		.byte	0x7d
 592 0361 04       		.uleb128 0x4
 593 0362 3B0B0000 		.4byte	.LASF136
 594 0366 7E       		.byte	0x7e
 595 0367 04       		.uleb128 0x4
 596 0368 56140000 		.4byte	.LASF137
 597 036c 7F       		.byte	0x7f
 598 036d 04       		.uleb128 0x4
 599 036e BF130000 		.4byte	.LASF138
 600 0372 80       		.byte	0x80
 601 0373 04       		.uleb128 0x4
 602 0374 DB050000 		.4byte	.LASF139
 603 0378 81       		.byte	0x81
 604 0379 04       		.uleb128 0x4
 605 037a 22190000 		.4byte	.LASF140
 606 037e 82       		.byte	0x82
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 58


 607 037f 04       		.uleb128 0x4
 608 0380 1A0E0000 		.4byte	.LASF141
 609 0384 83       		.byte	0x83
 610 0385 04       		.uleb128 0x4
 611 0386 91000000 		.4byte	.LASF142
 612 038a 84       		.byte	0x84
 613 038b 04       		.uleb128 0x4
 614 038c E6090000 		.4byte	.LASF143
 615 0390 85       		.byte	0x85
 616 0391 04       		.uleb128 0x4
 617 0392 C8170000 		.4byte	.LASF144
 618 0396 86       		.byte	0x86
 619 0397 04       		.uleb128 0x4
 620 0398 410E0000 		.4byte	.LASF145
 621 039c 87       		.byte	0x87
 622 039d 04       		.uleb128 0x4
 623 039e F1030000 		.4byte	.LASF146
 624 03a2 88       		.byte	0x88
 625 03a3 04       		.uleb128 0x4
 626 03a4 A4060000 		.4byte	.LASF147
 627 03a8 89       		.byte	0x89
 628 03a9 04       		.uleb128 0x4
 629 03aa 021C0000 		.4byte	.LASF148
 630 03ae 8A       		.byte	0x8a
 631 03af 04       		.uleb128 0x4
 632 03b0 B30A0000 		.4byte	.LASF149
 633 03b4 8B       		.byte	0x8b
 634 03b5 04       		.uleb128 0x4
 635 03b6 5F0B0000 		.4byte	.LASF150
 636 03ba 8C       		.byte	0x8c
 637 03bb 04       		.uleb128 0x4
 638 03bc 0E090000 		.4byte	.LASF151
 639 03c0 8D       		.byte	0x8d
 640 03c1 04       		.uleb128 0x4
 641 03c2 B5160000 		.4byte	.LASF152
 642 03c6 8E       		.byte	0x8e
 643 03c7 04       		.uleb128 0x4
 644 03c8 34110000 		.4byte	.LASF153
 645 03cc 8F       		.byte	0x8f
 646 03cd 04       		.uleb128 0x4
 647 03ce BB070000 		.4byte	.LASF154
 648 03d2 90       		.byte	0x90
 649 03d3 04       		.uleb128 0x4
 650 03d4 AA0D0000 		.4byte	.LASF155
 651 03d8 91       		.byte	0x91
 652 03d9 04       		.uleb128 0x4
 653 03da F00A0000 		.4byte	.LASF156
 654 03de 92       		.byte	0x92
 655 03df 04       		.uleb128 0x4
 656 03e0 4D0D0000 		.4byte	.LASF157
 657 03e4 F0       		.byte	0xf0
 658 03e5 00       		.byte	0
 659 03e6 05       		.uleb128 0x5
 660 03e7 02       		.byte	0x2
 661 03e8 05       		.byte	0x5
 662 03e9 D60E0000 		.4byte	.LASF158
 663 03ed 06       		.uleb128 0x6
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 59


 664 03ee D1090000 		.4byte	.LASF160
 665 03f2 05       		.byte	0x5
 666 03f3 F4       		.byte	0xf4
 667 03f4 25000000 		.4byte	0x25
 668 03f8 05       		.uleb128 0x5
 669 03f9 01       		.byte	0x1
 670 03fa 06       		.byte	0x6
 671 03fb F61B0000 		.4byte	.LASF159
 672 03ff 06       		.uleb128 0x6
 673 0400 271B0000 		.4byte	.LASF161
 674 0404 06       		.byte	0x6
 675 0405 1D       		.byte	0x1d
 676 0406 0A040000 		.4byte	0x40a
 677 040a 05       		.uleb128 0x5
 678 040b 01       		.byte	0x1
 679 040c 08       		.byte	0x8
 680 040d CD190000 		.4byte	.LASF162
 681 0411 06       		.uleb128 0x6
 682 0412 F40F0000 		.4byte	.LASF163
 683 0416 06       		.byte	0x6
 684 0417 29       		.byte	0x29
 685 0418 E6030000 		.4byte	0x3e6
 686 041c 06       		.uleb128 0x6
 687 041d B5080000 		.4byte	.LASF164
 688 0421 06       		.byte	0x6
 689 0422 2B       		.byte	0x2b
 690 0423 27040000 		.4byte	0x427
 691 0427 05       		.uleb128 0x5
 692 0428 02       		.byte	0x2
 693 0429 07       		.byte	0x7
 694 042a 14130000 		.4byte	.LASF165
 695 042e 06       		.uleb128 0x6
 696 042f 9C020000 		.4byte	.LASF166
 697 0433 06       		.byte	0x6
 698 0434 3F       		.byte	0x3f
 699 0435 39040000 		.4byte	0x439
 700 0439 05       		.uleb128 0x5
 701 043a 04       		.byte	0x4
 702 043b 05       		.byte	0x5
 703 043c 30150000 		.4byte	.LASF167
 704 0440 06       		.uleb128 0x6
 705 0441 DB190000 		.4byte	.LASF168
 706 0445 06       		.byte	0x6
 707 0446 41       		.byte	0x41
 708 0447 4B040000 		.4byte	0x44b
 709 044b 05       		.uleb128 0x5
 710 044c 04       		.byte	0x4
 711 044d 07       		.byte	0x7
 712 044e 51180000 		.4byte	.LASF169
 713 0452 05       		.uleb128 0x5
 714 0453 08       		.byte	0x8
 715 0454 05       		.byte	0x5
 716 0455 500F0000 		.4byte	.LASF170
 717 0459 05       		.uleb128 0x5
 718 045a 08       		.byte	0x8
 719 045b 07       		.byte	0x7
 720 045c 0C080000 		.4byte	.LASF171
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 60


 721 0460 07       		.uleb128 0x7
 722 0461 04       		.byte	0x4
 723 0462 05       		.byte	0x5
 724 0463 696E7400 		.ascii	"int\000"
 725 0467 05       		.uleb128 0x5
 726 0468 04       		.byte	0x4
 727 0469 07       		.byte	0x7
 728 046a F5010000 		.4byte	.LASF172
 729 046e 06       		.uleb128 0x6
 730 046f 580E0000 		.4byte	.LASF173
 731 0473 07       		.byte	0x7
 732 0474 18       		.byte	0x18
 733 0475 FF030000 		.4byte	0x3ff
 734 0479 06       		.uleb128 0x6
 735 047a 9D050000 		.4byte	.LASF174
 736 047e 07       		.byte	0x7
 737 047f 20       		.byte	0x20
 738 0480 11040000 		.4byte	0x411
 739 0484 06       		.uleb128 0x6
 740 0485 08070000 		.4byte	.LASF175
 741 0489 07       		.byte	0x7
 742 048a 24       		.byte	0x24
 743 048b 1C040000 		.4byte	0x41c
 744 048f 06       		.uleb128 0x6
 745 0490 CF180000 		.4byte	.LASF176
 746 0494 07       		.byte	0x7
 747 0495 2C       		.byte	0x2c
 748 0496 2E040000 		.4byte	0x42e
 749 049a 06       		.uleb128 0x6
 750 049b 3B060000 		.4byte	.LASF177
 751 049f 07       		.byte	0x7
 752 04a0 30       		.byte	0x30
 753 04a1 40040000 		.4byte	0x440
 754 04a5 08       		.uleb128 0x8
 755 04a6 040E     		.2byte	0xe04
 756 04a8 03       		.byte	0x3
 757 04a9 9601     		.2byte	0x196
 758 04ab 61050000 		.4byte	0x561
 759 04af 09       		.uleb128 0x9
 760 04b0 CF060000 		.4byte	.LASF178
 761 04b4 03       		.byte	0x3
 762 04b5 9801     		.2byte	0x198
 763 04b7 7D050000 		.4byte	0x57d
 764 04bb 00       		.byte	0
 765 04bc 09       		.uleb128 0x9
 766 04bd 94140000 		.4byte	.LASF179
 767 04c1 03       		.byte	0x3
 768 04c2 9901     		.2byte	0x199
 769 04c4 82050000 		.4byte	0x582
 770 04c8 20       		.byte	0x20
 771 04c9 09       		.uleb128 0x9
 772 04ca EA1A0000 		.4byte	.LASF180
 773 04ce 03       		.byte	0x3
 774 04cf 9A01     		.2byte	0x19a
 775 04d1 92050000 		.4byte	0x592
 776 04d5 80       		.byte	0x80
 777 04d6 09       		.uleb128 0x9
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 61


 778 04d7 5C070000 		.4byte	.LASF181
 779 04db 03       		.byte	0x3
 780 04dc 9B01     		.2byte	0x19b
 781 04de 82050000 		.4byte	0x582
 782 04e2 A0       		.byte	0xa0
 783 04e3 0A       		.uleb128 0xa
 784 04e4 CD1C0000 		.4byte	.LASF182
 785 04e8 03       		.byte	0x3
 786 04e9 9C01     		.2byte	0x19c
 787 04eb 97050000 		.4byte	0x597
 788 04ef 0001     		.2byte	0x100
 789 04f1 0A       		.uleb128 0xa
 790 04f2 B0140000 		.4byte	.LASF183
 791 04f6 03       		.byte	0x3
 792 04f7 9D01     		.2byte	0x19d
 793 04f9 82050000 		.4byte	0x582
 794 04fd 2001     		.2byte	0x120
 795 04ff 0A       		.uleb128 0xa
 796 0500 70120000 		.4byte	.LASF184
 797 0504 03       		.byte	0x3
 798 0505 9E01     		.2byte	0x19e
 799 0507 9C050000 		.4byte	0x59c
 800 050b 8001     		.2byte	0x180
 801 050d 0A       		.uleb128 0xa
 802 050e BA140000 		.4byte	.LASF185
 803 0512 03       		.byte	0x3
 804 0513 9F01     		.2byte	0x19f
 805 0515 82050000 		.4byte	0x582
 806 0519 A001     		.2byte	0x1a0
 807 051b 0A       		.uleb128 0xa
 808 051c F51A0000 		.4byte	.LASF186
 809 0520 03       		.byte	0x3
 810 0521 A001     		.2byte	0x1a0
 811 0523 A1050000 		.4byte	0x5a1
 812 0527 0002     		.2byte	0x200
 813 0529 0A       		.uleb128 0xa
 814 052a C4140000 		.4byte	.LASF187
 815 052e 03       		.byte	0x3
 816 052f A101     		.2byte	0x1a1
 817 0531 A6050000 		.4byte	0x5a6
 818 0535 2002     		.2byte	0x220
 819 0537 0B       		.uleb128 0xb
 820 0538 495000   		.ascii	"IP\000"
 821 053b 03       		.byte	0x3
 822 053c A201     		.2byte	0x1a2
 823 053e CB050000 		.4byte	0x5cb
 824 0542 0003     		.2byte	0x300
 825 0544 0A       		.uleb128 0xa
 826 0545 CE140000 		.4byte	.LASF188
 827 0549 03       		.byte	0x3
 828 054a A301     		.2byte	0x1a3
 829 054c D0050000 		.4byte	0x5d0
 830 0550 F003     		.2byte	0x3f0
 831 0552 0A       		.uleb128 0xa
 832 0553 D5130000 		.4byte	.LASF189
 833 0557 03       		.byte	0x3
 834 0558 A401     		.2byte	0x1a4
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 62


 835 055a 78050000 		.4byte	0x578
 836 055e 000E     		.2byte	0xe00
 837 0560 00       		.byte	0
 838 0561 0C       		.uleb128 0xc
 839 0562 78050000 		.4byte	0x578
 840 0566 71050000 		.4byte	0x571
 841 056a 0D       		.uleb128 0xd
 842 056b 71050000 		.4byte	0x571
 843 056f 07       		.byte	0x7
 844 0570 00       		.byte	0
 845 0571 05       		.uleb128 0x5
 846 0572 04       		.byte	0x4
 847 0573 07       		.byte	0x7
 848 0574 6C140000 		.4byte	.LASF190
 849 0578 0E       		.uleb128 0xe
 850 0579 9A040000 		.4byte	0x49a
 851 057d 0E       		.uleb128 0xe
 852 057e 61050000 		.4byte	0x561
 853 0582 0C       		.uleb128 0xc
 854 0583 9A040000 		.4byte	0x49a
 855 0587 92050000 		.4byte	0x592
 856 058b 0D       		.uleb128 0xd
 857 058c 71050000 		.4byte	0x571
 858 0590 17       		.byte	0x17
 859 0591 00       		.byte	0
 860 0592 0E       		.uleb128 0xe
 861 0593 61050000 		.4byte	0x561
 862 0597 0E       		.uleb128 0xe
 863 0598 61050000 		.4byte	0x561
 864 059c 0E       		.uleb128 0xe
 865 059d 61050000 		.4byte	0x561
 866 05a1 0E       		.uleb128 0xe
 867 05a2 61050000 		.4byte	0x561
 868 05a6 0C       		.uleb128 0xc
 869 05a7 9A040000 		.4byte	0x49a
 870 05ab B6050000 		.4byte	0x5b6
 871 05af 0D       		.uleb128 0xd
 872 05b0 71050000 		.4byte	0x571
 873 05b4 37       		.byte	0x37
 874 05b5 00       		.byte	0
 875 05b6 0C       		.uleb128 0xc
 876 05b7 C6050000 		.4byte	0x5c6
 877 05bb C6050000 		.4byte	0x5c6
 878 05bf 0D       		.uleb128 0xd
 879 05c0 71050000 		.4byte	0x571
 880 05c4 EF       		.byte	0xef
 881 05c5 00       		.byte	0
 882 05c6 0E       		.uleb128 0xe
 883 05c7 6E040000 		.4byte	0x46e
 884 05cb 0E       		.uleb128 0xe
 885 05cc B6050000 		.4byte	0x5b6
 886 05d0 0C       		.uleb128 0xc
 887 05d1 9A040000 		.4byte	0x49a
 888 05d5 E1050000 		.4byte	0x5e1
 889 05d9 0F       		.uleb128 0xf
 890 05da 71050000 		.4byte	0x571
 891 05de 8302     		.2byte	0x283
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 63


 892 05e0 00       		.byte	0
 893 05e1 10       		.uleb128 0x10
 894 05e2 DE160000 		.4byte	.LASF191
 895 05e6 03       		.byte	0x3
 896 05e7 A501     		.2byte	0x1a5
 897 05e9 A5040000 		.4byte	0x4a5
 898 05ed 11       		.uleb128 0x11
 899 05ee 78050000 		.4byte	0x578
 900 05f2 0C       		.uleb128 0xc
 901 05f3 ED050000 		.4byte	0x5ed
 902 05f7 02060000 		.4byte	0x602
 903 05fb 0D       		.uleb128 0xd
 904 05fc 71050000 		.4byte	0x571
 905 0600 03       		.byte	0x3
 906 0601 00       		.byte	0
 907 0602 0C       		.uleb128 0xc
 908 0603 ED050000 		.4byte	0x5ed
 909 0607 12060000 		.4byte	0x612
 910 060b 0D       		.uleb128 0xd
 911 060c 71050000 		.4byte	0x571
 912 0610 05       		.byte	0x5
 913 0611 00       		.byte	0
 914 0612 0C       		.uleb128 0xc
 915 0613 ED050000 		.4byte	0x5ed
 916 0617 22060000 		.4byte	0x622
 917 061b 0D       		.uleb128 0xd
 918 061c 71050000 		.4byte	0x571
 919 0620 7F       		.byte	0x7f
 920 0621 00       		.byte	0
 921 0622 0C       		.uleb128 0xc
 922 0623 ED050000 		.4byte	0x5ed
 923 0627 32060000 		.4byte	0x632
 924 062b 0D       		.uleb128 0xd
 925 062c 71050000 		.4byte	0x571
 926 0630 0C       		.byte	0xc
 927 0631 00       		.byte	0
 928 0632 0C       		.uleb128 0xc
 929 0633 ED050000 		.4byte	0x5ed
 930 0637 42060000 		.4byte	0x642
 931 063b 0D       		.uleb128 0xd
 932 063c 71050000 		.4byte	0x571
 933 0640 1E       		.byte	0x1e
 934 0641 00       		.byte	0
 935 0642 0C       		.uleb128 0xc
 936 0643 ED050000 		.4byte	0x5ed
 937 0647 52060000 		.4byte	0x652
 938 064b 0D       		.uleb128 0xd
 939 064c 71050000 		.4byte	0x571
 940 0650 02       		.byte	0x2
 941 0651 00       		.byte	0
 942 0652 0C       		.uleb128 0xc
 943 0653 ED050000 		.4byte	0x5ed
 944 0657 62060000 		.4byte	0x662
 945 065b 0D       		.uleb128 0xd
 946 065c 71050000 		.4byte	0x571
 947 0660 0B       		.byte	0xb
 948 0661 00       		.byte	0
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 64


 949 0662 0C       		.uleb128 0xc
 950 0663 ED050000 		.4byte	0x5ed
 951 0667 72060000 		.4byte	0x672
 952 066b 0D       		.uleb128 0xd
 953 066c 71050000 		.4byte	0x571
 954 0670 0A       		.byte	0xa
 955 0671 00       		.byte	0
 956 0672 0C       		.uleb128 0xc
 957 0673 ED050000 		.4byte	0x5ed
 958 0677 82060000 		.4byte	0x682
 959 067b 0D       		.uleb128 0xd
 960 067c 71050000 		.4byte	0x571
 961 0680 2E       		.byte	0x2e
 962 0681 00       		.byte	0
 963 0682 0C       		.uleb128 0xc
 964 0683 ED050000 		.4byte	0x5ed
 965 0687 92060000 		.4byte	0x692
 966 068b 0D       		.uleb128 0xd
 967 068c 71050000 		.4byte	0x571
 968 0690 2D       		.byte	0x2d
 969 0691 00       		.byte	0
 970 0692 0C       		.uleb128 0xc
 971 0693 78050000 		.4byte	0x578
 972 0697 A3060000 		.4byte	0x6a3
 973 069b 0F       		.uleb128 0xf
 974 069c 71050000 		.4byte	0x571
 975 06a0 FF01     		.2byte	0x1ff
 976 06a2 00       		.byte	0
 977 06a3 0C       		.uleb128 0xc
 978 06a4 ED050000 		.4byte	0x5ed
 979 06a8 B3060000 		.4byte	0x6b3
 980 06ac 0D       		.uleb128 0xd
 981 06ad 71050000 		.4byte	0x571
 982 06b1 62       		.byte	0x62
 983 06b2 00       		.byte	0
 984 06b3 12       		.uleb128 0x12
 985 06b4 D00F     		.2byte	0xfd0
 986 06b6 08       		.byte	0x8
 987 06b7 21       		.byte	0x21
 988 06b8 1D0A0000 		.4byte	0xa1d
 989 06bc 13       		.uleb128 0x13
 990 06bd 8F1E0000 		.4byte	.LASF192
 991 06c1 08       		.byte	0x8
 992 06c2 22       		.byte	0x22
 993 06c3 78050000 		.4byte	0x578
 994 06c7 00       		.byte	0
 995 06c8 13       		.uleb128 0x13
 996 06c9 781D0000 		.4byte	.LASF193
 997 06cd 08       		.byte	0x8
 998 06ce 23       		.byte	0x23
 999 06cf ED050000 		.4byte	0x5ed
 1000 06d3 04       		.byte	0x4
 1001 06d4 13       		.uleb128 0x13
 1002 06d5 7D1C0000 		.4byte	.LASF194
 1003 06d9 08       		.byte	0x8
 1004 06da 24       		.byte	0x24
 1005 06db 78050000 		.4byte	0x578
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 65


 1006 06df 08       		.byte	0x8
 1007 06e0 13       		.uleb128 0x13
 1008 06e1 42010000 		.4byte	.LASF195
 1009 06e5 08       		.byte	0x8
 1010 06e6 25       		.byte	0x25
 1011 06e7 ED050000 		.4byte	0x5ed
 1012 06eb 0C       		.byte	0xc
 1013 06ec 13       		.uleb128 0x13
 1014 06ed 94050000 		.4byte	.LASF196
 1015 06f1 08       		.byte	0x8
 1016 06f2 26       		.byte	0x26
 1017 06f3 220A0000 		.4byte	0xa22
 1018 06f7 10       		.byte	0x10
 1019 06f8 13       		.uleb128 0x13
 1020 06f9 41170000 		.4byte	.LASF197
 1021 06fd 08       		.byte	0x8
 1022 06fe 27       		.byte	0x27
 1023 06ff 78050000 		.4byte	0x578
 1024 0703 20       		.byte	0x20
 1025 0704 13       		.uleb128 0x13
 1026 0705 55190000 		.4byte	.LASF198
 1027 0709 08       		.byte	0x8
 1028 070a 28       		.byte	0x28
 1029 070b ED050000 		.4byte	0x5ed
 1030 070f 24       		.byte	0x24
 1031 0710 13       		.uleb128 0x13
 1032 0711 511D0000 		.4byte	.LASF199
 1033 0715 08       		.byte	0x8
 1034 0716 29       		.byte	0x29
 1035 0717 2C0A0000 		.4byte	0xa2c
 1036 071b 28       		.byte	0x28
 1037 071c 13       		.uleb128 0x13
 1038 071d 301C0000 		.4byte	.LASF200
 1039 0721 08       		.byte	0x8
 1040 0722 2A       		.byte	0x2a
 1041 0723 78050000 		.4byte	0x578
 1042 0727 40       		.byte	0x40
 1043 0728 13       		.uleb128 0x13
 1044 0729 25090000 		.4byte	.LASF201
 1045 072d 08       		.byte	0x8
 1046 072e 2B       		.byte	0x2b
 1047 072f 78050000 		.4byte	0x578
 1048 0733 44       		.byte	0x44
 1049 0734 13       		.uleb128 0x13
 1050 0735 87050000 		.4byte	.LASF202
 1051 0739 08       		.byte	0x8
 1052 073a 2C       		.byte	0x2c
 1053 073b 78050000 		.4byte	0x578
 1054 073f 48       		.byte	0x48
 1055 0740 13       		.uleb128 0x13
 1056 0741 58160000 		.4byte	.LASF203
 1057 0745 08       		.byte	0x8
 1058 0746 2D       		.byte	0x2d
 1059 0747 ED050000 		.4byte	0x5ed
 1060 074b 4C       		.byte	0x4c
 1061 074c 13       		.uleb128 0x13
 1062 074d 18100000 		.4byte	.LASF204
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 66


 1063 0751 08       		.byte	0x8
 1064 0752 2E       		.byte	0x2e
 1065 0753 78050000 		.4byte	0x578
 1066 0757 50       		.byte	0x50
 1067 0758 13       		.uleb128 0x13
 1068 0759 B0140000 		.4byte	.LASF183
 1069 075d 08       		.byte	0x8
 1070 075e 2F       		.byte	0x2f
 1071 075f 360A0000 		.4byte	0xa36
 1072 0763 54       		.byte	0x54
 1073 0764 13       		.uleb128 0x13
 1074 0765 11180000 		.4byte	.LASF205
 1075 0769 08       		.byte	0x8
 1076 076a 30       		.byte	0x30
 1077 076b 78050000 		.4byte	0x578
 1078 076f 60       		.byte	0x60
 1079 0770 13       		.uleb128 0x13
 1080 0771 63150000 		.4byte	.LASF206
 1081 0775 08       		.byte	0x8
 1082 0776 31       		.byte	0x31
 1083 0777 ED050000 		.4byte	0x5ed
 1084 077b 64       		.byte	0x64
 1085 077c 13       		.uleb128 0x13
 1086 077d 65070000 		.4byte	.LASF207
 1087 0781 08       		.byte	0x8
 1088 0782 32       		.byte	0x32
 1089 0783 78050000 		.4byte	0x578
 1090 0787 68       		.byte	0x68
 1091 0788 13       		.uleb128 0x13
 1092 0789 75140000 		.4byte	.LASF208
 1093 078d 08       		.byte	0x8
 1094 078e 33       		.byte	0x33
 1095 078f 78050000 		.4byte	0x578
 1096 0793 6C       		.byte	0x6c
 1097 0794 13       		.uleb128 0x13
 1098 0795 06060000 		.4byte	.LASF209
 1099 0799 08       		.byte	0x8
 1100 079a 34       		.byte	0x34
 1101 079b 78050000 		.4byte	0x578
 1102 079f 70       		.byte	0x70
 1103 07a0 13       		.uleb128 0x13
 1104 07a1 BA140000 		.4byte	.LASF185
 1105 07a5 08       		.byte	0x8
 1106 07a6 35       		.byte	0x35
 1107 07a7 400A0000 		.4byte	0xa40
 1108 07ab 74       		.byte	0x74
 1109 07ac 14       		.uleb128 0x14
 1110 07ad 9B1B0000 		.4byte	.LASF210
 1111 07b1 08       		.byte	0x8
 1112 07b2 36       		.byte	0x36
 1113 07b3 78050000 		.4byte	0x578
 1114 07b7 0002     		.2byte	0x200
 1115 07b9 14       		.uleb128 0x14
 1116 07ba E8160000 		.4byte	.LASF211
 1117 07be 08       		.byte	0x8
 1118 07bf 37       		.byte	0x37
 1119 07c0 78050000 		.4byte	0x578
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 67


 1120 07c4 0402     		.2byte	0x204
 1121 07c6 14       		.uleb128 0x14
 1122 07c7 C9010000 		.4byte	.LASF212
 1123 07cb 08       		.byte	0x8
 1124 07cc 38       		.byte	0x38
 1125 07cd ED050000 		.4byte	0x5ed
 1126 07d1 0802     		.2byte	0x208
 1127 07d3 14       		.uleb128 0x14
 1128 07d4 C4140000 		.4byte	.LASF187
 1129 07d8 08       		.byte	0x8
 1130 07d9 39       		.byte	0x39
 1131 07da 4A0A0000 		.4byte	0xa4a
 1132 07de 0C02     		.2byte	0x20c
 1133 07e0 14       		.uleb128 0x14
 1134 07e1 FA1A0000 		.4byte	.LASF213
 1135 07e5 08       		.byte	0x8
 1136 07e6 3A       		.byte	0x3a
 1137 07e7 78050000 		.4byte	0x578
 1138 07eb 4002     		.2byte	0x240
 1139 07ed 14       		.uleb128 0x14
 1140 07ee CE140000 		.4byte	.LASF188
 1141 07f2 08       		.byte	0x8
 1142 07f3 3B       		.byte	0x3b
 1143 07f4 540A0000 		.4byte	0xa54
 1144 07f8 4402     		.2byte	0x244
 1145 07fa 14       		.uleb128 0x14
 1146 07fb 81170000 		.4byte	.LASF214
 1147 07ff 08       		.byte	0x8
 1148 0800 3C       		.byte	0x3c
 1149 0801 78050000 		.4byte	0x578
 1150 0805 0003     		.2byte	0x300
 1151 0807 14       		.uleb128 0x14
 1152 0808 8F020000 		.4byte	.LASF215
 1153 080c 08       		.byte	0x8
 1154 080d 3D       		.byte	0x3d
 1155 080e 78050000 		.4byte	0x578
 1156 0812 0403     		.2byte	0x304
 1157 0814 14       		.uleb128 0x14
 1158 0815 D01A0000 		.4byte	.LASF216
 1159 0819 08       		.byte	0x8
 1160 081a 3E       		.byte	0x3e
 1161 081b ED050000 		.4byte	0x5ed
 1162 081f 0803     		.2byte	0x308
 1163 0821 14       		.uleb128 0x14
 1164 0822 D8140000 		.4byte	.LASF217
 1165 0826 08       		.byte	0x8
 1166 0827 3F       		.byte	0x3f
 1167 0828 ED050000 		.4byte	0x5ed
 1168 082c 0C03     		.2byte	0x30c
 1169 082e 14       		.uleb128 0x14
 1170 082f 960A0000 		.4byte	.LASF218
 1171 0833 08       		.byte	0x8
 1172 0834 40       		.byte	0x40
 1173 0835 78050000 		.4byte	0x578
 1174 0839 1003     		.2byte	0x310
 1175 083b 14       		.uleb128 0x14
 1176 083c CA1D0000 		.4byte	.LASF219
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 68


 1177 0840 08       		.byte	0x8
 1178 0841 41       		.byte	0x41
 1179 0842 5E0A0000 		.4byte	0xa5e
 1180 0846 1403     		.2byte	0x314
 1181 0848 14       		.uleb128 0x14
 1182 0849 F31D0000 		.4byte	.LASF220
 1183 084d 08       		.byte	0x8
 1184 084e 42       		.byte	0x42
 1185 084f ED050000 		.4byte	0x5ed
 1186 0853 4003     		.2byte	0x340
 1187 0855 14       		.uleb128 0x14
 1188 0856 29060000 		.4byte	.LASF221
 1189 085a 08       		.byte	0x8
 1190 085b 43       		.byte	0x43
 1191 085c ED050000 		.4byte	0x5ed
 1192 0860 4403     		.2byte	0x344
 1193 0862 14       		.uleb128 0x14
 1194 0863 FF140000 		.4byte	.LASF222
 1195 0867 08       		.byte	0x8
 1196 0868 44       		.byte	0x44
 1197 0869 680A0000 		.4byte	0xa68
 1198 086d 4803     		.2byte	0x348
 1199 086f 14       		.uleb128 0x14
 1200 0870 44060000 		.4byte	.LASF223
 1201 0874 08       		.byte	0x8
 1202 0875 45       		.byte	0x45
 1203 0876 6D0A0000 		.4byte	0xa6d
 1204 087a 0004     		.2byte	0x400
 1205 087c 14       		.uleb128 0x14
 1206 087d D41D0000 		.4byte	.LASF224
 1207 0881 08       		.byte	0x8
 1208 0882 46       		.byte	0x46
 1209 0883 770A0000 		.4byte	0xa77
 1210 0887 000C     		.2byte	0xc00
 1211 0889 14       		.uleb128 0x14
 1212 088a 35020000 		.4byte	.LASF225
 1213 088e 08       		.byte	0x8
 1214 088f 47       		.byte	0x47
 1215 0890 ED050000 		.4byte	0x5ed
 1216 0894 000E     		.2byte	0xe00
 1217 0896 14       		.uleb128 0x14
 1218 0897 781A0000 		.4byte	.LASF226
 1219 089b 08       		.byte	0x8
 1220 089c 48       		.byte	0x48
 1221 089d 810A0000 		.4byte	0xa81
 1222 08a1 040E     		.2byte	0xe04
 1223 08a3 14       		.uleb128 0x14
 1224 08a4 E40A0000 		.4byte	.LASF227
 1225 08a8 08       		.byte	0x8
 1226 08a9 49       		.byte	0x49
 1227 08aa 78050000 		.4byte	0x578
 1228 08ae 800E     		.2byte	0xe80
 1229 08b0 14       		.uleb128 0x14
 1230 08b1 831A0000 		.4byte	.LASF228
 1231 08b5 08       		.byte	0x8
 1232 08b6 4A       		.byte	0x4a
 1233 08b7 ED050000 		.4byte	0x5ed
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 69


 1234 08bb 840E     		.2byte	0xe84
 1235 08bd 14       		.uleb128 0x14
 1236 08be 3C130000 		.4byte	.LASF229
 1237 08c2 08       		.byte	0x8
 1238 08c3 4B       		.byte	0x4b
 1239 08c4 78050000 		.4byte	0x578
 1240 08c8 880E     		.2byte	0xe88
 1241 08ca 14       		.uleb128 0x14
 1242 08cb 970D0000 		.4byte	.LASF230
 1243 08cf 08       		.byte	0x8
 1244 08d0 4C       		.byte	0x4c
 1245 08d1 ED050000 		.4byte	0x5ed
 1246 08d5 8C0E     		.2byte	0xe8c
 1247 08d7 14       		.uleb128 0x14
 1248 08d8 8E1A0000 		.4byte	.LASF231
 1249 08dc 08       		.byte	0x8
 1250 08dd 4D       		.byte	0x4d
 1251 08de 8B0A0000 		.4byte	0xa8b
 1252 08e2 900E     		.2byte	0xe90
 1253 08e4 14       		.uleb128 0x14
 1254 08e5 3A0A0000 		.4byte	.LASF232
 1255 08e9 08       		.byte	0x8
 1256 08ea 4E       		.byte	0x4e
 1257 08eb 78050000 		.4byte	0x578
 1258 08ef C00E     		.2byte	0xec0
 1259 08f1 14       		.uleb128 0x14
 1260 08f2 991A0000 		.4byte	.LASF233
 1261 08f6 08       		.byte	0x8
 1262 08f7 4F       		.byte	0x4f
 1263 08f8 ED050000 		.4byte	0x5ed
 1264 08fc C40E     		.2byte	0xec4
 1265 08fe 14       		.uleb128 0x14
 1266 08ff 29140000 		.4byte	.LASF234
 1267 0903 08       		.byte	0x8
 1268 0904 50       		.byte	0x50
 1269 0905 78050000 		.4byte	0x578
 1270 0909 C80E     		.2byte	0xec8
 1271 090b 14       		.uleb128 0x14
 1272 090c 11170000 		.4byte	.LASF235
 1273 0910 08       		.byte	0x8
 1274 0911 51       		.byte	0x51
 1275 0912 ED050000 		.4byte	0x5ed
 1276 0916 CC0E     		.2byte	0xecc
 1277 0918 14       		.uleb128 0x14
 1278 0919 A41A0000 		.4byte	.LASF236
 1279 091d 08       		.byte	0x8
 1280 091e 52       		.byte	0x52
 1281 091f 950A0000 		.4byte	0xa95
 1282 0923 D00E     		.2byte	0xed0
 1283 0925 14       		.uleb128 0x14
 1284 0926 99180000 		.4byte	.LASF237
 1285 092a 08       		.byte	0x8
 1286 092b 53       		.byte	0x53
 1287 092c 78050000 		.4byte	0x578
 1288 0930 000F     		.2byte	0xf00
 1289 0932 14       		.uleb128 0x14
 1290 0933 4C060000 		.4byte	.LASF238
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 70


 1291 0937 08       		.byte	0x8
 1292 0938 54       		.byte	0x54
 1293 0939 78050000 		.4byte	0x578
 1294 093d 040F     		.2byte	0xf04
 1295 093f 14       		.uleb128 0x14
 1296 0940 E7180000 		.4byte	.LASF239
 1297 0944 08       		.byte	0x8
 1298 0945 55       		.byte	0x55
 1299 0946 78050000 		.4byte	0x578
 1300 094a 080F     		.2byte	0xf08
 1301 094c 14       		.uleb128 0x14
 1302 094d 11070000 		.4byte	.LASF240
 1303 0951 08       		.byte	0x8
 1304 0952 56       		.byte	0x56
 1305 0953 ED050000 		.4byte	0x5ed
 1306 0957 0C0F     		.2byte	0xf0c
 1307 0959 14       		.uleb128 0x14
 1308 095a AF1A0000 		.4byte	.LASF241
 1309 095e 08       		.byte	0x8
 1310 095f 57       		.byte	0x57
 1311 0960 9F0A0000 		.4byte	0xa9f
 1312 0964 100F     		.2byte	0xf10
 1313 0966 14       		.uleb128 0x14
 1314 0967 C8180000 		.4byte	.LASF242
 1315 096b 08       		.byte	0x8
 1316 096c 58       		.byte	0x58
 1317 096d 78050000 		.4byte	0x578
 1318 0971 400F     		.2byte	0xf40
 1319 0973 14       		.uleb128 0x14
 1320 0974 F50D0000 		.4byte	.LASF243
 1321 0978 08       		.byte	0x8
 1322 0979 59       		.byte	0x59
 1323 097a 78050000 		.4byte	0x578
 1324 097e 440F     		.2byte	0xf44
 1325 0980 14       		.uleb128 0x14
 1326 0981 7A0D0000 		.4byte	.LASF244
 1327 0985 08       		.byte	0x8
 1328 0986 5A       		.byte	0x5a
 1329 0987 78050000 		.4byte	0x578
 1330 098b 480F     		.2byte	0xf48
 1331 098d 14       		.uleb128 0x14
 1332 098e 510B0000 		.4byte	.LASF245
 1333 0992 08       		.byte	0x8
 1334 0993 5B       		.byte	0x5b
 1335 0994 ED050000 		.4byte	0x5ed
 1336 0998 4C0F     		.2byte	0xf4c
 1337 099a 14       		.uleb128 0x14
 1338 099b BA1A0000 		.4byte	.LASF246
 1339 099f 08       		.byte	0x8
 1340 09a0 5C       		.byte	0x5c
 1341 09a1 A90A0000 		.4byte	0xaa9
 1342 09a5 500F     		.2byte	0xf50
 1343 09a7 14       		.uleb128 0x14
 1344 09a8 50160000 		.4byte	.LASF247
 1345 09ac 08       		.byte	0x8
 1346 09ad 5D       		.byte	0x5d
 1347 09ae 78050000 		.4byte	0x578
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 71


 1348 09b2 800F     		.2byte	0xf80
 1349 09b4 14       		.uleb128 0x14
 1350 09b5 66030000 		.4byte	.LASF248
 1351 09b9 08       		.byte	0x8
 1352 09ba 5E       		.byte	0x5e
 1353 09bb 78050000 		.4byte	0x578
 1354 09bf 840F     		.2byte	0xf84
 1355 09c1 14       		.uleb128 0x14
 1356 09c2 6E010000 		.4byte	.LASF249
 1357 09c6 08       		.byte	0x8
 1358 09c7 5F       		.byte	0x5f
 1359 09c8 78050000 		.4byte	0x578
 1360 09cc 880F     		.2byte	0xf88
 1361 09ce 14       		.uleb128 0x14
 1362 09cf 97150000 		.4byte	.LASF250
 1363 09d3 08       		.byte	0x8
 1364 09d4 60       		.byte	0x60
 1365 09d5 ED050000 		.4byte	0x5ed
 1366 09d9 8C0F     		.2byte	0xf8c
 1367 09db 14       		.uleb128 0x14
 1368 09dc C51A0000 		.4byte	.LASF251
 1369 09e0 08       		.byte	0x8
 1370 09e1 61       		.byte	0x61
 1371 09e2 B30A0000 		.4byte	0xab3
 1372 09e6 900F     		.2byte	0xf90
 1373 09e8 14       		.uleb128 0x14
 1374 09e9 92120000 		.4byte	.LASF252
 1375 09ed 08       		.byte	0x8
 1376 09ee 62       		.byte	0x62
 1377 09ef 78050000 		.4byte	0x578
 1378 09f3 C00F     		.2byte	0xfc0
 1379 09f5 14       		.uleb128 0x14
 1380 09f6 451D0000 		.4byte	.LASF253
 1381 09fa 08       		.byte	0x8
 1382 09fb 63       		.byte	0x63
 1383 09fc 78050000 		.4byte	0x578
 1384 0a00 C40F     		.2byte	0xfc4
 1385 0a02 14       		.uleb128 0x14
 1386 0a03 481C0000 		.4byte	.LASF254
 1387 0a07 08       		.byte	0x8
 1388 0a08 64       		.byte	0x64
 1389 0a09 78050000 		.4byte	0x578
 1390 0a0d C80F     		.2byte	0xfc8
 1391 0a0f 14       		.uleb128 0x14
 1392 0a10 5B1E0000 		.4byte	.LASF255
 1393 0a14 08       		.byte	0x8
 1394 0a15 65       		.byte	0x65
 1395 0a16 ED050000 		.4byte	0x5ed
 1396 0a1a CC0F     		.2byte	0xfcc
 1397 0a1c 00       		.byte	0
 1398 0a1d 0E       		.uleb128 0xe
 1399 0a1e F2050000 		.4byte	0x5f2
 1400 0a22 11       		.uleb128 0x11
 1401 0a23 1D0A0000 		.4byte	0xa1d
 1402 0a27 0E       		.uleb128 0xe
 1403 0a28 02060000 		.4byte	0x602
 1404 0a2c 11       		.uleb128 0x11
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 72


 1405 0a2d 270A0000 		.4byte	0xa27
 1406 0a31 0E       		.uleb128 0xe
 1407 0a32 42060000 		.4byte	0x642
 1408 0a36 11       		.uleb128 0x11
 1409 0a37 310A0000 		.4byte	0xa31
 1410 0a3b 0E       		.uleb128 0xe
 1411 0a3c A3060000 		.4byte	0x6a3
 1412 0a40 11       		.uleb128 0x11
 1413 0a41 3B0A0000 		.4byte	0xa3b
 1414 0a45 0E       		.uleb128 0xe
 1415 0a46 22060000 		.4byte	0x622
 1416 0a4a 11       		.uleb128 0x11
 1417 0a4b 450A0000 		.4byte	0xa45
 1418 0a4f 0E       		.uleb128 0xe
 1419 0a50 72060000 		.4byte	0x672
 1420 0a54 11       		.uleb128 0x11
 1421 0a55 4F0A0000 		.4byte	0xa4f
 1422 0a59 0E       		.uleb128 0xe
 1423 0a5a 62060000 		.4byte	0x662
 1424 0a5e 11       		.uleb128 0x11
 1425 0a5f 590A0000 		.4byte	0xa59
 1426 0a63 0E       		.uleb128 0xe
 1427 0a64 82060000 		.4byte	0x682
 1428 0a68 11       		.uleb128 0x11
 1429 0a69 630A0000 		.4byte	0xa63
 1430 0a6d 0E       		.uleb128 0xe
 1431 0a6e 92060000 		.4byte	0x692
 1432 0a72 0E       		.uleb128 0xe
 1433 0a73 12060000 		.4byte	0x612
 1434 0a77 11       		.uleb128 0x11
 1435 0a78 720A0000 		.4byte	0xa72
 1436 0a7c 0E       		.uleb128 0xe
 1437 0a7d 32060000 		.4byte	0x632
 1438 0a81 11       		.uleb128 0x11
 1439 0a82 7C0A0000 		.4byte	0xa7c
 1440 0a86 0E       		.uleb128 0xe
 1441 0a87 52060000 		.4byte	0x652
 1442 0a8b 11       		.uleb128 0x11
 1443 0a8c 860A0000 		.4byte	0xa86
 1444 0a90 0E       		.uleb128 0xe
 1445 0a91 52060000 		.4byte	0x652
 1446 0a95 11       		.uleb128 0x11
 1447 0a96 900A0000 		.4byte	0xa90
 1448 0a9a 0E       		.uleb128 0xe
 1449 0a9b 52060000 		.4byte	0x652
 1450 0a9f 11       		.uleb128 0x11
 1451 0aa0 9A0A0000 		.4byte	0xa9a
 1452 0aa4 0E       		.uleb128 0xe
 1453 0aa5 52060000 		.4byte	0x652
 1454 0aa9 11       		.uleb128 0x11
 1455 0aaa A40A0000 		.4byte	0xaa4
 1456 0aae 0E       		.uleb128 0xe
 1457 0aaf 52060000 		.4byte	0x652
 1458 0ab3 11       		.uleb128 0x11
 1459 0ab4 AE0A0000 		.4byte	0xaae
 1460 0ab8 06       		.uleb128 0x6
 1461 0ab9 2A0D0000 		.4byte	.LASF256
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 73


 1462 0abd 08       		.byte	0x8
 1463 0abe 66       		.byte	0x66
 1464 0abf B3060000 		.4byte	0x6b3
 1465 0ac3 10       		.uleb128 0x10
 1466 0ac4 D0050000 		.4byte	.LASF257
 1467 0ac8 09       		.byte	0x9
 1468 0ac9 4F06     		.2byte	0x64f
 1469 0acb B80A0000 		.4byte	0xab8
 1470 0acf 05       		.uleb128 0x5
 1471 0ad0 08       		.byte	0x8
 1472 0ad1 04       		.byte	0x4
 1473 0ad2 27130000 		.4byte	.LASF258
 1474 0ad6 15       		.uleb128 0x15
 1475 0ad7 B8       		.byte	0xb8
 1476 0ad8 0A       		.byte	0xa
 1477 0ad9 34       		.byte	0x34
 1478 0ada E70E0000 		.4byte	0xee7
 1479 0ade 13       		.uleb128 0x13
 1480 0adf CE020000 		.4byte	.LASF259
 1481 0ae3 0A       		.byte	0xa
 1482 0ae4 37       		.byte	0x37
 1483 0ae5 9A040000 		.4byte	0x49a
 1484 0ae9 00       		.byte	0
 1485 0aea 13       		.uleb128 0x13
 1486 0aeb 030D0000 		.4byte	.LASF260
 1487 0aef 0A       		.byte	0xa
 1488 0af0 38       		.byte	0x38
 1489 0af1 9A040000 		.4byte	0x49a
 1490 0af5 04       		.byte	0x4
 1491 0af6 13       		.uleb128 0x13
 1492 0af7 7B010000 		.4byte	.LASF261
 1493 0afb 0A       		.byte	0xa
 1494 0afc 39       		.byte	0x39
 1495 0afd 9A040000 		.4byte	0x49a
 1496 0b01 08       		.byte	0x8
 1497 0b02 13       		.uleb128 0x13
 1498 0b03 38190000 		.4byte	.LASF262
 1499 0b07 0A       		.byte	0xa
 1500 0b08 3A       		.byte	0x3a
 1501 0b09 9A040000 		.4byte	0x49a
 1502 0b0d 0C       		.byte	0xc
 1503 0b0e 13       		.uleb128 0x13
 1504 0b0f C6150000 		.4byte	.LASF263
 1505 0b13 0A       		.byte	0xa
 1506 0b14 3B       		.byte	0x3b
 1507 0b15 9A040000 		.4byte	0x49a
 1508 0b19 10       		.byte	0x10
 1509 0b1a 13       		.uleb128 0x13
 1510 0b1b 53100000 		.4byte	.LASF264
 1511 0b1f 0A       		.byte	0xa
 1512 0b20 3C       		.byte	0x3c
 1513 0b21 9A040000 		.4byte	0x49a
 1514 0b25 14       		.byte	0x14
 1515 0b26 13       		.uleb128 0x13
 1516 0b27 DB0A0000 		.4byte	.LASF265
 1517 0b2b 0A       		.byte	0xa
 1518 0b2c 3D       		.byte	0x3d
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 74


 1519 0b2d 9A040000 		.4byte	0x49a
 1520 0b31 18       		.byte	0x18
 1521 0b32 13       		.uleb128 0x13
 1522 0b33 0C1D0000 		.4byte	.LASF266
 1523 0b37 0A       		.byte	0xa
 1524 0b38 3E       		.byte	0x3e
 1525 0b39 9A040000 		.4byte	0x49a
 1526 0b3d 1C       		.byte	0x1c
 1527 0b3e 13       		.uleb128 0x13
 1528 0b3f 5E0F0000 		.4byte	.LASF267
 1529 0b43 0A       		.byte	0xa
 1530 0b44 3F       		.byte	0x3f
 1531 0b45 9A040000 		.4byte	0x49a
 1532 0b49 20       		.byte	0x20
 1533 0b4a 13       		.uleb128 0x13
 1534 0b4b 750F0000 		.4byte	.LASF268
 1535 0b4f 0A       		.byte	0xa
 1536 0b50 40       		.byte	0x40
 1537 0b51 9A040000 		.4byte	0x49a
 1538 0b55 24       		.byte	0x24
 1539 0b56 13       		.uleb128 0x13
 1540 0b57 56150000 		.4byte	.LASF269
 1541 0b5b 0A       		.byte	0xa
 1542 0b5c 43       		.byte	0x43
 1543 0b5d 6E040000 		.4byte	0x46e
 1544 0b61 28       		.byte	0x28
 1545 0b62 13       		.uleb128 0x13
 1546 0b63 FA060000 		.4byte	.LASF270
 1547 0b67 0A       		.byte	0xa
 1548 0b68 44       		.byte	0x44
 1549 0b69 6E040000 		.4byte	0x46e
 1550 0b6d 29       		.byte	0x29
 1551 0b6e 13       		.uleb128 0x13
 1552 0b6f 1F140000 		.4byte	.LASF271
 1553 0b73 0A       		.byte	0xa
 1554 0b74 45       		.byte	0x45
 1555 0b75 6E040000 		.4byte	0x46e
 1556 0b79 2A       		.byte	0x2a
 1557 0b7a 13       		.uleb128 0x13
 1558 0b7b A6150000 		.4byte	.LASF272
 1559 0b7f 0A       		.byte	0xa
 1560 0b80 46       		.byte	0x46
 1561 0b81 6E040000 		.4byte	0x46e
 1562 0b85 2B       		.byte	0x2b
 1563 0b86 13       		.uleb128 0x13
 1564 0b87 6E150000 		.4byte	.LASF273
 1565 0b8b 0A       		.byte	0xa
 1566 0b8c 47       		.byte	0x47
 1567 0b8d 6E040000 		.4byte	0x46e
 1568 0b91 2C       		.byte	0x2c
 1569 0b92 13       		.uleb128 0x13
 1570 0b93 1A180000 		.4byte	.LASF274
 1571 0b97 0A       		.byte	0xa
 1572 0b98 48       		.byte	0x48
 1573 0b99 6E040000 		.4byte	0x46e
 1574 0b9d 2D       		.byte	0x2d
 1575 0b9e 13       		.uleb128 0x13
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 75


 1576 0b9f 341E0000 		.4byte	.LASF275
 1577 0ba3 0A       		.byte	0xa
 1578 0ba4 49       		.byte	0x49
 1579 0ba5 6E040000 		.4byte	0x46e
 1580 0ba9 2E       		.byte	0x2e
 1581 0baa 13       		.uleb128 0x13
 1582 0bab D21C0000 		.4byte	.LASF276
 1583 0baf 0A       		.byte	0xa
 1584 0bb0 4A       		.byte	0x4a
 1585 0bb1 6E040000 		.4byte	0x46e
 1586 0bb5 2F       		.byte	0x2f
 1587 0bb6 13       		.uleb128 0x13
 1588 0bb7 7B050000 		.4byte	.LASF277
 1589 0bbb 0A       		.byte	0xa
 1590 0bbc 4B       		.byte	0x4b
 1591 0bbd 6E040000 		.4byte	0x46e
 1592 0bc1 30       		.byte	0x30
 1593 0bc2 13       		.uleb128 0x13
 1594 0bc3 96110000 		.4byte	.LASF278
 1595 0bc7 0A       		.byte	0xa
 1596 0bc8 4E       		.byte	0x4e
 1597 0bc9 6E040000 		.4byte	0x46e
 1598 0bcd 31       		.byte	0x31
 1599 0bce 13       		.uleb128 0x13
 1600 0bcf 3A1C0000 		.4byte	.LASF279
 1601 0bd3 0A       		.byte	0xa
 1602 0bd4 4F       		.byte	0x4f
 1603 0bd5 6E040000 		.4byte	0x46e
 1604 0bd9 32       		.byte	0x32
 1605 0bda 13       		.uleb128 0x13
 1606 0bdb 28110000 		.4byte	.LASF280
 1607 0bdf 0A       		.byte	0xa
 1608 0be0 50       		.byte	0x50
 1609 0be1 6E040000 		.4byte	0x46e
 1610 0be5 33       		.byte	0x33
 1611 0be6 13       		.uleb128 0x13
 1612 0be7 D60C0000 		.4byte	.LASF281
 1613 0beb 0A       		.byte	0xa
 1614 0bec 51       		.byte	0x51
 1615 0bed 6E040000 		.4byte	0x46e
 1616 0bf1 34       		.byte	0x34
 1617 0bf2 13       		.uleb128 0x13
 1618 0bf3 69080000 		.4byte	.LASF282
 1619 0bf7 0A       		.byte	0xa
 1620 0bf8 52       		.byte	0x52
 1621 0bf9 79040000 		.4byte	0x479
 1622 0bfd 36       		.byte	0x36
 1623 0bfe 13       		.uleb128 0x13
 1624 0bff 23030000 		.4byte	.LASF283
 1625 0c03 0A       		.byte	0xa
 1626 0c04 53       		.byte	0x53
 1627 0c05 79040000 		.4byte	0x479
 1628 0c09 38       		.byte	0x38
 1629 0c0a 13       		.uleb128 0x13
 1630 0c0b FD100000 		.4byte	.LASF284
 1631 0c0f 0A       		.byte	0xa
 1632 0c10 54       		.byte	0x54
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 76


 1633 0c11 79040000 		.4byte	0x479
 1634 0c15 3A       		.byte	0x3a
 1635 0c16 13       		.uleb128 0x13
 1636 0c17 BF020000 		.4byte	.LASF285
 1637 0c1b 0A       		.byte	0xa
 1638 0c1c 55       		.byte	0x55
 1639 0c1d 6E040000 		.4byte	0x46e
 1640 0c21 3C       		.byte	0x3c
 1641 0c22 13       		.uleb128 0x13
 1642 0c23 DB090000 		.4byte	.LASF286
 1643 0c27 0A       		.byte	0xa
 1644 0c28 56       		.byte	0x56
 1645 0c29 6E040000 		.4byte	0x46e
 1646 0c2d 3D       		.byte	0x3d
 1647 0c2e 13       		.uleb128 0x13
 1648 0c2f F5130000 		.4byte	.LASF287
 1649 0c33 0A       		.byte	0xa
 1650 0c34 57       		.byte	0x57
 1651 0c35 6E040000 		.4byte	0x46e
 1652 0c39 3E       		.byte	0x3e
 1653 0c3a 13       		.uleb128 0x13
 1654 0c3b EC170000 		.4byte	.LASF288
 1655 0c3f 0A       		.byte	0xa
 1656 0c40 58       		.byte	0x58
 1657 0c41 6E040000 		.4byte	0x46e
 1658 0c45 3F       		.byte	0x3f
 1659 0c46 13       		.uleb128 0x13
 1660 0c47 40020000 		.4byte	.LASF289
 1661 0c4b 0A       		.byte	0xa
 1662 0c4c 59       		.byte	0x59
 1663 0c4d 6E040000 		.4byte	0x46e
 1664 0c51 40       		.byte	0x40
 1665 0c52 13       		.uleb128 0x13
 1666 0c53 AB030000 		.4byte	.LASF290
 1667 0c57 0A       		.byte	0xa
 1668 0c58 5A       		.byte	0x5a
 1669 0c59 6E040000 		.4byte	0x46e
 1670 0c5d 41       		.byte	0x41
 1671 0c5e 13       		.uleb128 0x13
 1672 0c5f BF1B0000 		.4byte	.LASF291
 1673 0c63 0A       		.byte	0xa
 1674 0c64 5B       		.byte	0x5b
 1675 0c65 6E040000 		.4byte	0x46e
 1676 0c69 42       		.byte	0x42
 1677 0c6a 13       		.uleb128 0x13
 1678 0c6b 180C0000 		.4byte	.LASF292
 1679 0c6f 0A       		.byte	0xa
 1680 0c70 5C       		.byte	0x5c
 1681 0c71 6E040000 		.4byte	0x46e
 1682 0c75 43       		.byte	0x43
 1683 0c76 13       		.uleb128 0x13
 1684 0c77 860D0000 		.4byte	.LASF293
 1685 0c7b 0A       		.byte	0xa
 1686 0c7c 5D       		.byte	0x5d
 1687 0c7d 6E040000 		.4byte	0x46e
 1688 0c81 44       		.byte	0x44
 1689 0c82 13       		.uleb128 0x13
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 77


 1690 0c83 B4150000 		.4byte	.LASF294
 1691 0c87 0A       		.byte	0xa
 1692 0c88 5E       		.byte	0x5e
 1693 0c89 9A040000 		.4byte	0x49a
 1694 0c8d 48       		.byte	0x48
 1695 0c8e 13       		.uleb128 0x13
 1696 0c8f 6A040000 		.4byte	.LASF295
 1697 0c93 0A       		.byte	0xa
 1698 0c94 5F       		.byte	0x5f
 1699 0c95 9A040000 		.4byte	0x49a
 1700 0c99 4C       		.byte	0x4c
 1701 0c9a 13       		.uleb128 0x13
 1702 0c9b 8A1B0000 		.4byte	.LASF296
 1703 0c9f 0A       		.byte	0xa
 1704 0ca0 60       		.byte	0x60
 1705 0ca1 6E040000 		.4byte	0x46e
 1706 0ca5 50       		.byte	0x50
 1707 0ca6 13       		.uleb128 0x13
 1708 0ca7 460A0000 		.4byte	.LASF297
 1709 0cab 0A       		.byte	0xa
 1710 0cac 61       		.byte	0x61
 1711 0cad 6E040000 		.4byte	0x46e
 1712 0cb1 51       		.byte	0x51
 1713 0cb2 13       		.uleb128 0x13
 1714 0cb3 D8020000 		.4byte	.LASF298
 1715 0cb7 0A       		.byte	0xa
 1716 0cb8 62       		.byte	0x62
 1717 0cb9 6E040000 		.4byte	0x46e
 1718 0cbd 52       		.byte	0x52
 1719 0cbe 13       		.uleb128 0x13
 1720 0cbf 1F070000 		.4byte	.LASF299
 1721 0cc3 0A       		.byte	0xa
 1722 0cc4 63       		.byte	0x63
 1723 0cc5 6E040000 		.4byte	0x46e
 1724 0cc9 53       		.byte	0x53
 1725 0cca 13       		.uleb128 0x13
 1726 0ccb 86090000 		.4byte	.LASF300
 1727 0ccf 0A       		.byte	0xa
 1728 0cd0 64       		.byte	0x64
 1729 0cd1 6E040000 		.4byte	0x46e
 1730 0cd5 54       		.byte	0x54
 1731 0cd6 13       		.uleb128 0x13
 1732 0cd7 9F0A0000 		.4byte	.LASF301
 1733 0cdb 0A       		.byte	0xa
 1734 0cdc 65       		.byte	0x65
 1735 0cdd 6E040000 		.4byte	0x46e
 1736 0ce1 55       		.byte	0x55
 1737 0ce2 13       		.uleb128 0x13
 1738 0ce3 00000000 		.4byte	.LASF302
 1739 0ce7 0A       		.byte	0xa
 1740 0ce8 66       		.byte	0x66
 1741 0ce9 6E040000 		.4byte	0x46e
 1742 0ced 56       		.byte	0x56
 1743 0cee 13       		.uleb128 0x13
 1744 0cef 151D0000 		.4byte	.LASF303
 1745 0cf3 0A       		.byte	0xa
 1746 0cf4 67       		.byte	0x67
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 78


 1747 0cf5 6E040000 		.4byte	0x46e
 1748 0cf9 57       		.byte	0x57
 1749 0cfa 13       		.uleb128 0x13
 1750 0cfb B4090000 		.4byte	.LASF304
 1751 0cff 0A       		.byte	0xa
 1752 0d00 68       		.byte	0x68
 1753 0d01 6E040000 		.4byte	0x46e
 1754 0d05 58       		.byte	0x58
 1755 0d06 13       		.uleb128 0x13
 1756 0d07 7F1D0000 		.4byte	.LASF305
 1757 0d0b 0A       		.byte	0xa
 1758 0d0c 69       		.byte	0x69
 1759 0d0d 6E040000 		.4byte	0x46e
 1760 0d11 59       		.byte	0x59
 1761 0d12 13       		.uleb128 0x13
 1762 0d13 DF1A0000 		.4byte	.LASF306
 1763 0d17 0A       		.byte	0xa
 1764 0d18 6E       		.byte	0x6e
 1765 0d19 84040000 		.4byte	0x484
 1766 0d1d 5A       		.byte	0x5a
 1767 0d1e 13       		.uleb128 0x13
 1768 0d1f C0010000 		.4byte	.LASF307
 1769 0d23 0A       		.byte	0xa
 1770 0d24 6F       		.byte	0x6f
 1771 0d25 84040000 		.4byte	0x484
 1772 0d29 5C       		.byte	0x5c
 1773 0d2a 13       		.uleb128 0x13
 1774 0d2b 660F0000 		.4byte	.LASF308
 1775 0d2f 0A       		.byte	0xa
 1776 0d30 70       		.byte	0x70
 1777 0d31 6E040000 		.4byte	0x46e
 1778 0d35 5E       		.byte	0x5e
 1779 0d36 13       		.uleb128 0x13
 1780 0d37 551C0000 		.4byte	.LASF309
 1781 0d3b 0A       		.byte	0xa
 1782 0d3c 71       		.byte	0x71
 1783 0d3d 6E040000 		.4byte	0x46e
 1784 0d41 5F       		.byte	0x5f
 1785 0d42 13       		.uleb128 0x13
 1786 0d43 400C0000 		.4byte	.LASF310
 1787 0d47 0A       		.byte	0xa
 1788 0d48 72       		.byte	0x72
 1789 0d49 6E040000 		.4byte	0x46e
 1790 0d4d 60       		.byte	0x60
 1791 0d4e 13       		.uleb128 0x13
 1792 0d4f 300E0000 		.4byte	.LASF311
 1793 0d53 0A       		.byte	0xa
 1794 0d54 73       		.byte	0x73
 1795 0d55 9A040000 		.4byte	0x49a
 1796 0d59 64       		.byte	0x64
 1797 0d5a 13       		.uleb128 0x13
 1798 0d5b 6A1E0000 		.4byte	.LASF312
 1799 0d5f 0A       		.byte	0xa
 1800 0d60 76       		.byte	0x76
 1801 0d61 84040000 		.4byte	0x484
 1802 0d65 68       		.byte	0x68
 1803 0d66 13       		.uleb128 0x13
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 79


 1804 0d67 52130000 		.4byte	.LASF313
 1805 0d6b 0A       		.byte	0xa
 1806 0d6c 77       		.byte	0x77
 1807 0d6d 84040000 		.4byte	0x484
 1808 0d71 6A       		.byte	0x6a
 1809 0d72 13       		.uleb128 0x13
 1810 0d73 EE100000 		.4byte	.LASF314
 1811 0d77 0A       		.byte	0xa
 1812 0d78 78       		.byte	0x78
 1813 0d79 84040000 		.4byte	0x484
 1814 0d7d 6C       		.byte	0x6c
 1815 0d7e 13       		.uleb128 0x13
 1816 0d7f 08040000 		.4byte	.LASF315
 1817 0d83 0A       		.byte	0xa
 1818 0d84 79       		.byte	0x79
 1819 0d85 84040000 		.4byte	0x484
 1820 0d89 6E       		.byte	0x6e
 1821 0d8a 13       		.uleb128 0x13
 1822 0d8b 8A0E0000 		.4byte	.LASF316
 1823 0d8f 0A       		.byte	0xa
 1824 0d90 7B       		.byte	0x7b
 1825 0d91 6E040000 		.4byte	0x46e
 1826 0d95 70       		.byte	0x70
 1827 0d96 13       		.uleb128 0x13
 1828 0d97 A5050000 		.4byte	.LASF317
 1829 0d9b 0A       		.byte	0xa
 1830 0d9c 7C       		.byte	0x7c
 1831 0d9d 6E040000 		.4byte	0x46e
 1832 0da1 71       		.byte	0x71
 1833 0da2 13       		.uleb128 0x13
 1834 0da3 46040000 		.4byte	.LASF318
 1835 0da7 0A       		.byte	0xa
 1836 0da8 7D       		.byte	0x7d
 1837 0da9 6E040000 		.4byte	0x46e
 1838 0dad 72       		.byte	0x72
 1839 0dae 13       		.uleb128 0x13
 1840 0daf 5E020000 		.4byte	.LASF319
 1841 0db3 0A       		.byte	0xa
 1842 0db4 7E       		.byte	0x7e
 1843 0db5 6E040000 		.4byte	0x46e
 1844 0db9 73       		.byte	0x73
 1845 0dba 13       		.uleb128 0x13
 1846 0dbb 9E140000 		.4byte	.LASF320
 1847 0dbf 0A       		.byte	0xa
 1848 0dc0 80       		.byte	0x80
 1849 0dc1 84040000 		.4byte	0x484
 1850 0dc5 74       		.byte	0x74
 1851 0dc6 13       		.uleb128 0x13
 1852 0dc7 E7120000 		.4byte	.LASF321
 1853 0dcb 0A       		.byte	0xa
 1854 0dcc 81       		.byte	0x81
 1855 0dcd 84040000 		.4byte	0x484
 1856 0dd1 76       		.byte	0x76
 1857 0dd2 13       		.uleb128 0x13
 1858 0dd3 380D0000 		.4byte	.LASF322
 1859 0dd7 0A       		.byte	0xa
 1860 0dd8 82       		.byte	0x82
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 80


 1861 0dd9 84040000 		.4byte	0x484
 1862 0ddd 78       		.byte	0x78
 1863 0dde 13       		.uleb128 0x13
 1864 0ddf 23080000 		.4byte	.LASF323
 1865 0de3 0A       		.byte	0xa
 1866 0de4 83       		.byte	0x83
 1867 0de5 84040000 		.4byte	0x484
 1868 0de9 7A       		.byte	0x7a
 1869 0dea 13       		.uleb128 0x13
 1870 0deb E00E0000 		.4byte	.LASF324
 1871 0def 0A       		.byte	0xa
 1872 0df0 86       		.byte	0x86
 1873 0df1 6E040000 		.4byte	0x46e
 1874 0df5 7C       		.byte	0x7c
 1875 0df6 13       		.uleb128 0x13
 1876 0df7 311A0000 		.4byte	.LASF325
 1877 0dfb 0A       		.byte	0xa
 1878 0dfc 87       		.byte	0x87
 1879 0dfd 6E040000 		.4byte	0x46e
 1880 0e01 7D       		.byte	0x7d
 1881 0e02 13       		.uleb128 0x13
 1882 0e03 8B070000 		.4byte	.LASF326
 1883 0e07 0A       		.byte	0xa
 1884 0e08 88       		.byte	0x88
 1885 0e09 6E040000 		.4byte	0x46e
 1886 0e0d 7E       		.byte	0x7e
 1887 0e0e 13       		.uleb128 0x13
 1888 0e0f BB060000 		.4byte	.LASF327
 1889 0e13 0A       		.byte	0xa
 1890 0e14 89       		.byte	0x89
 1891 0e15 6E040000 		.4byte	0x46e
 1892 0e19 7F       		.byte	0x7f
 1893 0e1a 13       		.uleb128 0x13
 1894 0e1b 38080000 		.4byte	.LASF328
 1895 0e1f 0A       		.byte	0xa
 1896 0e20 8A       		.byte	0x8a
 1897 0e21 6E040000 		.4byte	0x46e
 1898 0e25 80       		.byte	0x80
 1899 0e26 13       		.uleb128 0x13
 1900 0e27 D9000000 		.4byte	.LASF329
 1901 0e2b 0A       		.byte	0xa
 1902 0e2c 8D       		.byte	0x8d
 1903 0e2d 9A040000 		.4byte	0x49a
 1904 0e31 84       		.byte	0x84
 1905 0e32 13       		.uleb128 0x13
 1906 0e33 D7100000 		.4byte	.LASF330
 1907 0e37 0A       		.byte	0xa
 1908 0e38 8E       		.byte	0x8e
 1909 0e39 9A040000 		.4byte	0x49a
 1910 0e3d 88       		.byte	0x88
 1911 0e3e 13       		.uleb128 0x13
 1912 0e3f A1110000 		.4byte	.LASF331
 1913 0e43 0A       		.byte	0xa
 1914 0e44 8F       		.byte	0x8f
 1915 0e45 9A040000 		.4byte	0x49a
 1916 0e49 8C       		.byte	0x8c
 1917 0e4a 13       		.uleb128 0x13
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 81


 1918 0e4b 40190000 		.4byte	.LASF332
 1919 0e4f 0A       		.byte	0xa
 1920 0e50 90       		.byte	0x90
 1921 0e51 9A040000 		.4byte	0x49a
 1922 0e55 90       		.byte	0x90
 1923 0e56 13       		.uleb128 0x13
 1924 0e57 A0160000 		.4byte	.LASF333
 1925 0e5b 0A       		.byte	0xa
 1926 0e5c 91       		.byte	0x91
 1927 0e5d 9A040000 		.4byte	0x49a
 1928 0e61 94       		.byte	0x94
 1929 0e62 13       		.uleb128 0x13
 1930 0e63 BA050000 		.4byte	.LASF334
 1931 0e67 0A       		.byte	0xa
 1932 0e68 92       		.byte	0x92
 1933 0e69 9A040000 		.4byte	0x49a
 1934 0e6d 98       		.byte	0x98
 1935 0e6e 13       		.uleb128 0x13
 1936 0e6f A5170000 		.4byte	.LASF335
 1937 0e73 0A       		.byte	0xa
 1938 0e74 93       		.byte	0x93
 1939 0e75 9A040000 		.4byte	0x49a
 1940 0e79 9C       		.byte	0x9c
 1941 0e7a 13       		.uleb128 0x13
 1942 0e7b 02020000 		.4byte	.LASF336
 1943 0e7f 0A       		.byte	0xa
 1944 0e80 94       		.byte	0x94
 1945 0e81 9A040000 		.4byte	0x49a
 1946 0e85 A0       		.byte	0xa0
 1947 0e86 13       		.uleb128 0x13
 1948 0e87 AB010000 		.4byte	.LASF337
 1949 0e8b 0A       		.byte	0xa
 1950 0e8c 95       		.byte	0x95
 1951 0e8d 84040000 		.4byte	0x484
 1952 0e91 A4       		.byte	0xa4
 1953 0e92 13       		.uleb128 0x13
 1954 0e93 7F140000 		.4byte	.LASF338
 1955 0e97 0A       		.byte	0xa
 1956 0e98 96       		.byte	0x96
 1957 0e99 84040000 		.4byte	0x484
 1958 0e9d A6       		.byte	0xa6
 1959 0e9e 13       		.uleb128 0x13
 1960 0e9f A0180000 		.4byte	.LASF339
 1961 0ea3 0A       		.byte	0xa
 1962 0ea4 97       		.byte	0x97
 1963 0ea5 84040000 		.4byte	0x484
 1964 0ea9 A8       		.byte	0xa8
 1965 0eaa 13       		.uleb128 0x13
 1966 0eab 420F0000 		.4byte	.LASF340
 1967 0eaf 0A       		.byte	0xa
 1968 0eb0 98       		.byte	0x98
 1969 0eb1 84040000 		.4byte	0x484
 1970 0eb5 AA       		.byte	0xaa
 1971 0eb6 13       		.uleb128 0x13
 1972 0eb7 78040000 		.4byte	.LASF341
 1973 0ebb 0A       		.byte	0xa
 1974 0ebc 99       		.byte	0x99
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 82


 1975 0ebd 84040000 		.4byte	0x484
 1976 0ec1 AC       		.byte	0xac
 1977 0ec2 13       		.uleb128 0x13
 1978 0ec3 2A120000 		.4byte	.LASF342
 1979 0ec7 0A       		.byte	0xa
 1980 0ec8 9A       		.byte	0x9a
 1981 0ec9 84040000 		.4byte	0x484
 1982 0ecd AE       		.byte	0xae
 1983 0ece 13       		.uleb128 0x13
 1984 0ecf 43180000 		.4byte	.LASF343
 1985 0ed3 0A       		.byte	0xa
 1986 0ed4 9D       		.byte	0x9d
 1987 0ed5 84040000 		.4byte	0x484
 1988 0ed9 B0       		.byte	0xb0
 1989 0eda 13       		.uleb128 0x13
 1990 0edb E6190000 		.4byte	.LASF344
 1991 0edf 0A       		.byte	0xa
 1992 0ee0 9E       		.byte	0x9e
 1993 0ee1 9A040000 		.4byte	0x49a
 1994 0ee5 B4       		.byte	0xb4
 1995 0ee6 00       		.byte	0
 1996 0ee7 06       		.uleb128 0x6
 1997 0ee8 D7180000 		.4byte	.LASF345
 1998 0eec 0A       		.byte	0xa
 1999 0eed 9F       		.byte	0x9f
 2000 0eee D60A0000 		.4byte	0xad6
 2001 0ef2 05       		.uleb128 0x5
 2002 0ef3 01       		.byte	0x1
 2003 0ef4 08       		.byte	0x8
 2004 0ef5 0C010000 		.4byte	.LASF346
 2005 0ef9 05       		.uleb128 0x5
 2006 0efa 04       		.byte	0x4
 2007 0efb 04       		.byte	0x4
 2008 0efc F4060000 		.4byte	.LASF347
 2009 0f00 05       		.uleb128 0x5
 2010 0f01 08       		.byte	0x8
 2011 0f02 04       		.byte	0x4
 2012 0f03 051D0000 		.4byte	.LASF348
 2013 0f07 16       		.uleb128 0x16
 2014 0f08 01       		.byte	0x1
 2015 0f09 0A040000 		.4byte	0x40a
 2016 0f0d 04       		.byte	0x4
 2017 0f0e 5F01     		.2byte	0x15f
 2018 0f10 210F0000 		.4byte	0xf21
 2019 0f14 04       		.uleb128 0x4
 2020 0f15 D2070000 		.4byte	.LASF349
 2021 0f19 00       		.byte	0
 2022 0f1a 04       		.uleb128 0x4
 2023 0f1b 270F0000 		.4byte	.LASF350
 2024 0f1f 01       		.byte	0x1
 2025 0f20 00       		.byte	0
 2026 0f21 10       		.uleb128 0x10
 2027 0f22 580A0000 		.4byte	.LASF351
 2028 0f26 04       		.byte	0x4
 2029 0f27 6201     		.2byte	0x162
 2030 0f29 070F0000 		.4byte	0xf07
 2031 0f2d 16       		.uleb128 0x16
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 83


 2032 0f2e 01       		.byte	0x1
 2033 0f2f 0A040000 		.4byte	0x40a
 2034 0f33 04       		.byte	0x4
 2035 0f34 6601     		.2byte	0x166
 2036 0f36 470F0000 		.4byte	0xf47
 2037 0f3a 04       		.uleb128 0x4
 2038 0f3b 950B0000 		.4byte	.LASF352
 2039 0f3f 00       		.byte	0
 2040 0f40 04       		.uleb128 0x4
 2041 0f41 27100000 		.4byte	.LASF353
 2042 0f45 01       		.byte	0x1
 2043 0f46 00       		.byte	0
 2044 0f47 10       		.uleb128 0x10
 2045 0f48 03030000 		.4byte	.LASF354
 2046 0f4c 04       		.byte	0x4
 2047 0f4d 6901     		.2byte	0x169
 2048 0f4f 2D0F0000 		.4byte	0xf2d
 2049 0f53 16       		.uleb128 0x16
 2050 0f54 01       		.byte	0x1
 2051 0f55 0A040000 		.4byte	0x40a
 2052 0f59 04       		.byte	0x4
 2053 0f5a 6E01     		.2byte	0x16e
 2054 0f5c 8B0F0000 		.4byte	0xf8b
 2055 0f60 04       		.uleb128 0x4
 2056 0f61 93010000 		.4byte	.LASF355
 2057 0f65 00       		.byte	0
 2058 0f66 04       		.uleb128 0x4
 2059 0f67 B51C0000 		.4byte	.LASF356
 2060 0f6b 01       		.byte	0x1
 2061 0f6c 04       		.uleb128 0x4
 2062 0f6d 9E130000 		.4byte	.LASF357
 2063 0f71 02       		.byte	0x2
 2064 0f72 04       		.uleb128 0x4
 2065 0f73 EB070000 		.4byte	.LASF358
 2066 0f77 03       		.byte	0x3
 2067 0f78 04       		.uleb128 0x4
 2068 0f79 54120000 		.4byte	.LASF359
 2069 0f7d 04       		.byte	0x4
 2070 0f7e 04       		.uleb128 0x4
 2071 0f7f 63180000 		.4byte	.LASF360
 2072 0f83 05       		.byte	0x5
 2073 0f84 04       		.uleb128 0x4
 2074 0f85 7A0B0000 		.4byte	.LASF361
 2075 0f89 06       		.byte	0x6
 2076 0f8a 00       		.byte	0
 2077 0f8b 10       		.uleb128 0x10
 2078 0f8c 230B0000 		.4byte	.LASF362
 2079 0f90 04       		.byte	0x4
 2080 0f91 7601     		.2byte	0x176
 2081 0f93 530F0000 		.4byte	0xf53
 2082 0f97 17       		.uleb128 0x17
 2083 0f98 AD000000 		.4byte	.LASF370
 2084 0f9c 05       		.byte	0x5
 2085 0f9d 04       		.byte	0x4
 2086 0f9e 8501     		.2byte	0x185
 2087 0fa0 E60F0000 		.4byte	0xfe6
 2088 0fa4 09       		.uleb128 0x9
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 84


 2089 0fa5 1E150000 		.4byte	.LASF363
 2090 0fa9 04       		.byte	0x4
 2091 0faa 8801     		.2byte	0x188
 2092 0fac 210F0000 		.4byte	0xf21
 2093 0fb0 00       		.byte	0
 2094 0fb1 09       		.uleb128 0x9
 2095 0fb2 A31B0000 		.4byte	.LASF364
 2096 0fb6 04       		.byte	0x4
 2097 0fb7 8B01     		.2byte	0x18b
 2098 0fb9 6E040000 		.4byte	0x46e
 2099 0fbd 01       		.byte	0x1
 2100 0fbe 09       		.uleb128 0x9
 2101 0fbf B11B0000 		.4byte	.LASF365
 2102 0fc3 04       		.byte	0x4
 2103 0fc4 8E01     		.2byte	0x18e
 2104 0fc6 6E040000 		.4byte	0x46e
 2105 0fca 02       		.byte	0x2
 2106 0fcb 09       		.uleb128 0x9
 2107 0fcc 44100000 		.4byte	.LASF366
 2108 0fd0 04       		.byte	0x4
 2109 0fd1 9101     		.2byte	0x191
 2110 0fd3 470F0000 		.4byte	0xf47
 2111 0fd7 03       		.byte	0x3
 2112 0fd8 09       		.uleb128 0x9
 2113 0fd9 5D100000 		.4byte	.LASF367
 2114 0fdd 04       		.byte	0x4
 2115 0fde 9801     		.2byte	0x198
 2116 0fe0 E60F0000 		.4byte	0xfe6
 2117 0fe4 04       		.byte	0x4
 2118 0fe5 00       		.byte	0
 2119 0fe6 05       		.uleb128 0x5
 2120 0fe7 01       		.byte	0x1
 2121 0fe8 02       		.byte	0x2
 2122 0fe9 900A0000 		.4byte	.LASF368
 2123 0fed 10       		.uleb128 0x10
 2124 0fee 651B0000 		.4byte	.LASF369
 2125 0ff2 04       		.byte	0x4
 2126 0ff3 9901     		.2byte	0x199
 2127 0ff5 970F0000 		.4byte	0xf97
 2128 0ff9 17       		.uleb128 0x17
 2129 0ffa F8170000 		.4byte	.LASF371
 2130 0ffe 3C       		.byte	0x3c
 2131 0fff 04       		.byte	0x4
 2132 1000 A201     		.2byte	0x1a2
 2133 1002 E4100000 		.4byte	0x10e4
 2134 1006 09       		.uleb128 0x9
 2135 1007 EF1A0000 		.4byte	.LASF372
 2136 100b 04       		.byte	0x4
 2137 100c A501     		.2byte	0x1a5
 2138 100e E4100000 		.4byte	0x10e4
 2139 1012 00       		.byte	0
 2140 1013 09       		.uleb128 0x9
 2141 1014 600E0000 		.4byte	.LASF373
 2142 1018 04       		.byte	0x4
 2143 1019 A601     		.2byte	0x1a6
 2144 101b 78050000 		.4byte	0x578
 2145 101f 04       		.byte	0x4
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 85


 2146 1020 09       		.uleb128 0x9
 2147 1021 33130000 		.4byte	.LASF374
 2148 1025 04       		.byte	0x4
 2149 1026 A801     		.2byte	0x1a8
 2150 1028 6E040000 		.4byte	0x46e
 2151 102c 08       		.byte	0x8
 2152 102d 09       		.uleb128 0x9
 2153 102e 8E150000 		.4byte	.LASF375
 2154 1032 04       		.byte	0x4
 2155 1033 A901     		.2byte	0x1a9
 2156 1035 6E040000 		.4byte	0x46e
 2157 1039 09       		.byte	0x9
 2158 103a 09       		.uleb128 0x9
 2159 103b 9A120000 		.4byte	.LASF376
 2160 103f 04       		.byte	0x4
 2161 1040 AA01     		.2byte	0x1aa
 2162 1042 470F0000 		.4byte	0xf47
 2163 1046 0A       		.byte	0xa
 2164 1047 18       		.uleb128 0x18
 2165 1048 69647800 		.ascii	"idx\000"
 2166 104c 04       		.byte	0x4
 2167 104d AC01     		.2byte	0x1ac
 2168 104f 9A040000 		.4byte	0x49a
 2169 1053 0C       		.byte	0xc
 2170 1054 09       		.uleb128 0x9
 2171 1055 A6120000 		.4byte	.LASF377
 2172 1059 04       		.byte	0x4
 2173 105a AD01     		.2byte	0x1ad
 2174 105c 9A040000 		.4byte	0x49a
 2175 1060 10       		.byte	0x10
 2176 1061 09       		.uleb128 0x9
 2177 1062 051B0000 		.4byte	.LASF378
 2178 1066 04       		.byte	0x4
 2179 1067 AE01     		.2byte	0x1ae
 2180 1069 9A040000 		.4byte	0x49a
 2181 106d 14       		.byte	0x14
 2182 106e 09       		.uleb128 0x9
 2183 106f 050C0000 		.4byte	.LASF379
 2184 1073 04       		.byte	0x4
 2185 1074 B001     		.2byte	0x1b0
 2186 1076 E60F0000 		.4byte	0xfe6
 2187 107a 18       		.byte	0x18
 2188 107b 09       		.uleb128 0x9
 2189 107c 110C0000 		.4byte	.LASF380
 2190 1080 04       		.byte	0x4
 2191 1081 B101     		.2byte	0x1b1
 2192 1083 E9100000 		.4byte	0x10e9
 2193 1087 1C       		.byte	0x1c
 2194 1088 09       		.uleb128 0x9
 2195 1089 190A0000 		.4byte	.LASF381
 2196 108d 04       		.byte	0x4
 2197 108e B201     		.2byte	0x1b2
 2198 1090 9A040000 		.4byte	0x49a
 2199 1094 20       		.byte	0x20
 2200 1095 09       		.uleb128 0x9
 2201 1096 91080000 		.4byte	.LASF382
 2202 109a 04       		.byte	0x4
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 86


 2203 109b B401     		.2byte	0x1b4
 2204 109d E9100000 		.4byte	0x10e9
 2205 10a1 24       		.byte	0x24
 2206 10a2 09       		.uleb128 0x9
 2207 10a3 FC1C0000 		.4byte	.LASF383
 2208 10a7 04       		.byte	0x4
 2209 10a8 B501     		.2byte	0x1b5
 2210 10aa 9A040000 		.4byte	0x49a
 2211 10ae 28       		.byte	0x28
 2212 10af 09       		.uleb128 0x9
 2213 10b0 5C040000 		.4byte	.LASF384
 2214 10b4 04       		.byte	0x4
 2215 10b5 B601     		.2byte	0x1b6
 2216 10b7 9A040000 		.4byte	0x49a
 2217 10bb 2C       		.byte	0x2c
 2218 10bc 09       		.uleb128 0x9
 2219 10bd 96080000 		.4byte	.LASF385
 2220 10c1 04       		.byte	0x4
 2221 10c2 B801     		.2byte	0x1b8
 2222 10c4 E9100000 		.4byte	0x10e9
 2223 10c8 30       		.byte	0x30
 2224 10c9 09       		.uleb128 0x9
 2225 10ca C8090000 		.4byte	.LASF386
 2226 10ce 04       		.byte	0x4
 2227 10cf B901     		.2byte	0x1b9
 2228 10d1 9A040000 		.4byte	0x49a
 2229 10d5 34       		.byte	0x34
 2230 10d6 09       		.uleb128 0x9
 2231 10d7 A71C0000 		.4byte	.LASF387
 2232 10db 04       		.byte	0x4
 2233 10dc BA01     		.2byte	0x1ba
 2234 10de 9A040000 		.4byte	0x49a
 2235 10e2 38       		.byte	0x38
 2236 10e3 00       		.byte	0
 2237 10e4 0E       		.uleb128 0xe
 2238 10e5 8B0F0000 		.4byte	0xf8b
 2239 10e9 19       		.uleb128 0x19
 2240 10ea 04       		.byte	0x4
 2241 10eb 6E040000 		.4byte	0x46e
 2242 10ef 10       		.uleb128 0x10
 2243 10f0 DA130000 		.4byte	.LASF388
 2244 10f4 04       		.byte	0x4
 2245 10f5 BC01     		.2byte	0x1bc
 2246 10f7 F90F0000 		.4byte	0xff9
 2247 10fb 1A       		.uleb128 0x1a
 2248 10fc 08       		.byte	0x8
 2249 10fd 0B       		.byte	0xb
 2250 10fe 2D01     		.2byte	0x12d
 2251 1100 1F110000 		.4byte	0x111f
 2252 1104 09       		.uleb128 0x9
 2253 1105 820E0000 		.4byte	.LASF389
 2254 1109 0B       		.byte	0xb
 2255 110a 2E01     		.2byte	0x12e
 2256 110c ED030000 		.4byte	0x3ed
 2257 1110 00       		.byte	0
 2258 1111 09       		.uleb128 0x9
 2259 1112 BB170000 		.4byte	.LASF390
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 87


 2260 1116 0B       		.byte	0xb
 2261 1117 3201     		.2byte	0x132
 2262 1119 9A040000 		.4byte	0x49a
 2263 111d 04       		.byte	0x4
 2264 111e 00       		.byte	0
 2265 111f 10       		.uleb128 0x10
 2266 1120 43000000 		.4byte	.LASF391
 2267 1124 0B       		.byte	0xb
 2268 1125 3301     		.2byte	0x133
 2269 1127 FB100000 		.4byte	0x10fb
 2270 112b 1B       		.uleb128 0x1b
 2271 112c C5000000 		.4byte	.LASF392
 2272 1130 04       		.byte	0x4
 2273 1131 6A02     		.2byte	0x26a
 2274 1133 03       		.byte	0x3
 2275 1134 45110000 		.4byte	0x1145
 2276 1138 1C       		.uleb128 0x1c
 2277 1139 A8000000 		.4byte	.LASF394
 2278 113d 04       		.byte	0x4
 2279 113e 6A02     		.2byte	0x26a
 2280 1140 45110000 		.4byte	0x1145
 2281 1144 00       		.byte	0
 2282 1145 19       		.uleb128 0x19
 2283 1146 04       		.byte	0x4
 2284 1147 C30A0000 		.4byte	0xac3
 2285 114b 1B       		.uleb128 0x1b
 2286 114c 4D020000 		.4byte	.LASF393
 2287 1150 03       		.byte	0x3
 2288 1151 8D06     		.2byte	0x68d
 2289 1153 03       		.byte	0x3
 2290 1154 65110000 		.4byte	0x1165
 2291 1158 1C       		.uleb128 0x1c
 2292 1159 4D130000 		.4byte	.LASF395
 2293 115d 03       		.byte	0x3
 2294 115e 8D06     		.2byte	0x68d
 2295 1160 ED030000 		.4byte	0x3ed
 2296 1164 00       		.byte	0
 2297 1165 1D       		.uleb128 0x1d
 2298 1166 2F040000 		.4byte	.LASF408
 2299 116a 01       		.byte	0x1
 2300 116b F7       		.byte	0xf7
 2301 116c 00000000 		.4byte	.LFB227
 2302 1170 14000000 		.4byte	.LFE227-.LFB227
 2303 1174 01       		.uleb128 0x1
 2304 1175 9C       		.byte	0x9c
 2305 1176 97110000 		.4byte	0x1197
 2306 117a 1E       		.uleb128 0x1e
 2307 117b 0A000000 		.4byte	.LVL0
 2308 117f 92120000 		.4byte	0x1292
 2309 1183 1F       		.uleb128 0x1f
 2310 1184 01       		.uleb128 0x1
 2311 1185 50       		.byte	0x50
 2312 1186 05       		.uleb128 0x5
 2313 1187 0C       		.byte	0xc
 2314 1188 00006240 		.4byte	0x40620000
 2315 118c 1F       		.uleb128 0x1f
 2316 118d 01       		.uleb128 0x1
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 88


 2317 118e 51       		.byte	0x51
 2318 118f 05       		.uleb128 0x5
 2319 1190 03       		.byte	0x3
 2320 1191 00000000 		.4byte	I2C_CapSense_context
 2321 1195 00       		.byte	0
 2322 1196 00       		.byte	0
 2323 1197 20       		.uleb128 0x20
 2324 1198 14000000 		.4byte	.LASF409
 2325 119c 02       		.byte	0x2
 2326 119d 4C       		.byte	0x4c
 2327 119e 00000000 		.4byte	.LFB231
 2328 11a2 64000000 		.4byte	.LFE231-.LFB231
 2329 11a6 01       		.uleb128 0x1
 2330 11a7 9C       		.byte	0x9c
 2331 11a8 23120000 		.4byte	0x1223
 2332 11ac 21       		.uleb128 0x21
 2333 11ad 4B110000 		.4byte	0x114b
 2334 11b1 26000000 		.4byte	.LBB6
 2335 11b5 16000000 		.4byte	.LBE6-.LBB6
 2336 11b9 02       		.byte	0x2
 2337 11ba 5D       		.byte	0x5d
 2338 11bb C9110000 		.4byte	0x11c9
 2339 11bf 22       		.uleb128 0x22
 2340 11c0 58110000 		.4byte	0x1158
 2341 11c4 00000000 		.4byte	.LLST0
 2342 11c8 00       		.byte	0
 2343 11c9 21       		.uleb128 0x21
 2344 11ca 2B110000 		.4byte	0x112b
 2345 11ce 3C000000 		.4byte	.LBB8
 2346 11d2 28000000 		.4byte	.LBE8-.LBB8
 2347 11d6 02       		.byte	0x2
 2348 11d7 60       		.byte	0x60
 2349 11d8 E6110000 		.4byte	0x11e6
 2350 11dc 22       		.uleb128 0x22
 2351 11dd 38110000 		.4byte	0x1138
 2352 11e1 13000000 		.4byte	.LLST1
 2353 11e5 00       		.byte	0
 2354 11e6 23       		.uleb128 0x23
 2355 11e7 12000000 		.4byte	.LVL1
 2356 11eb 9E120000 		.4byte	0x129e
 2357 11ef 0F120000 		.4byte	0x120f
 2358 11f3 1F       		.uleb128 0x1f
 2359 11f4 01       		.uleb128 0x1
 2360 11f5 50       		.byte	0x50
 2361 11f6 05       		.uleb128 0x5
 2362 11f7 0C       		.byte	0xc
 2363 11f8 00006240 		.4byte	0x40620000
 2364 11fc 1F       		.uleb128 0x1f
 2365 11fd 01       		.uleb128 0x1
 2366 11fe 51       		.byte	0x51
 2367 11ff 05       		.uleb128 0x5
 2368 1200 03       		.byte	0x3
 2369 1201 00000000 		.4byte	.LANCHOR1
 2370 1205 1F       		.uleb128 0x1f
 2371 1206 01       		.uleb128 0x1
 2372 1207 52       		.byte	0x52
 2373 1208 05       		.uleb128 0x5
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 89


 2374 1209 03       		.byte	0x3
 2375 120a 00000000 		.4byte	I2C_CapSense_context
 2376 120e 00       		.byte	0
 2377 120f 1E       		.uleb128 0x1e
 2378 1210 1A000000 		.4byte	.LVL2
 2379 1214 AA120000 		.4byte	0x12aa
 2380 1218 1F       		.uleb128 0x1f
 2381 1219 01       		.uleb128 0x1
 2382 121a 51       		.byte	0x51
 2383 121b 05       		.uleb128 0x5
 2384 121c 03       		.byte	0x3
 2385 121d 00000000 		.4byte	I2C_CapSense_Interrupt
 2386 1221 00       		.byte	0
 2387 1222 00       		.byte	0
 2388 1223 24       		.uleb128 0x24
 2389 1224 CE0A0000 		.4byte	.LASF396
 2390 1228 03       		.byte	0x3
 2391 1229 F907     		.2byte	0x7f9
 2392 122b 2F120000 		.4byte	0x122f
 2393 122f 0E       		.uleb128 0xe
 2394 1230 8F040000 		.4byte	0x48f
 2395 1234 25       		.uleb128 0x25
 2396 1235 87000000 		.4byte	.LASF397
 2397 1239 0A       		.byte	0xa
 2398 123a A7       		.byte	0xa7
 2399 123b 3F120000 		.4byte	0x123f
 2400 123f 19       		.uleb128 0x19
 2401 1240 04       		.byte	0x4
 2402 1241 45120000 		.4byte	0x1245
 2403 1245 11       		.uleb128 0x11
 2404 1246 E70E0000 		.4byte	0xee7
 2405 124a 26       		.uleb128 0x26
 2406 124b F3180000 		.4byte	.LASF398
 2407 124f 02       		.byte	0x2
 2408 1250 26       		.byte	0x26
 2409 1251 6E040000 		.4byte	0x46e
 2410 1255 05       		.uleb128 0x5
 2411 1256 03       		.byte	0x3
 2412 1257 00000000 		.4byte	I2C_CapSense_initVar
 2413 125b 26       		.uleb128 0x26
 2414 125c 90060000 		.4byte	.LASF399
 2415 1260 02       		.byte	0x2
 2416 1261 2C       		.byte	0x2c
 2417 1262 6C120000 		.4byte	0x126c
 2418 1266 05       		.uleb128 0x5
 2419 1267 03       		.byte	0x3
 2420 1268 00000000 		.4byte	I2C_CapSense_config
 2421 126c 11       		.uleb128 0x11
 2422 126d ED0F0000 		.4byte	0xfed
 2423 1271 26       		.uleb128 0x26
 2424 1272 DE1D0000 		.4byte	.LASF400
 2425 1276 02       		.byte	0x2
 2426 1277 3B       		.byte	0x3b
 2427 1278 EF100000 		.4byte	0x10ef
 2428 127c 05       		.uleb128 0x5
 2429 127d 03       		.byte	0x3
 2430 127e 00000000 		.4byte	I2C_CapSense_context
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 90


 2431 1282 25       		.uleb128 0x25
 2432 1283 210A0000 		.4byte	.LASF401
 2433 1287 0C       		.byte	0xc
 2434 1288 19       		.byte	0x19
 2435 1289 8D120000 		.4byte	0x128d
 2436 128d 11       		.uleb128 0x11
 2437 128e 1F110000 		.4byte	0x111f
 2438 1292 27       		.uleb128 0x27
 2439 1293 4E1B0000 		.4byte	.LASF402
 2440 1297 4E1B0000 		.4byte	.LASF402
 2441 129b 04       		.byte	0x4
 2442 129c E001     		.2byte	0x1e0
 2443 129e 27       		.uleb128 0x27
 2444 129f 6B1C0000 		.4byte	.LASF403
 2445 12a3 6B1C0000 		.4byte	.LASF403
 2446 12a7 04       		.byte	0x4
 2447 12a8 C801     		.2byte	0x1c8
 2448 12aa 27       		.uleb128 0x27
 2449 12ab 84010000 		.4byte	.LASF404
 2450 12af 84010000 		.4byte	.LASF404
 2451 12b3 0B       		.byte	0xb
 2452 12b4 6601     		.2byte	0x166
 2453 12b6 00       		.byte	0
 2454              		.section	.debug_abbrev,"",%progbits
 2455              	.Ldebug_abbrev0:
 2456 0000 01       		.uleb128 0x1
 2457 0001 11       		.uleb128 0x11
 2458 0002 01       		.byte	0x1
 2459 0003 25       		.uleb128 0x25
 2460 0004 0E       		.uleb128 0xe
 2461 0005 13       		.uleb128 0x13
 2462 0006 0B       		.uleb128 0xb
 2463 0007 03       		.uleb128 0x3
 2464 0008 0E       		.uleb128 0xe
 2465 0009 1B       		.uleb128 0x1b
 2466 000a 0E       		.uleb128 0xe
 2467 000b 55       		.uleb128 0x55
 2468 000c 17       		.uleb128 0x17
 2469 000d 11       		.uleb128 0x11
 2470 000e 01       		.uleb128 0x1
 2471 000f 10       		.uleb128 0x10
 2472 0010 17       		.uleb128 0x17
 2473 0011 00       		.byte	0
 2474 0012 00       		.byte	0
 2475 0013 02       		.uleb128 0x2
 2476 0014 04       		.uleb128 0x4
 2477 0015 01       		.byte	0x1
 2478 0016 0B       		.uleb128 0xb
 2479 0017 0B       		.uleb128 0xb
 2480 0018 49       		.uleb128 0x49
 2481 0019 13       		.uleb128 0x13
 2482 001a 3A       		.uleb128 0x3a
 2483 001b 0B       		.uleb128 0xb
 2484 001c 3B       		.uleb128 0x3b
 2485 001d 0B       		.uleb128 0xb
 2486 001e 01       		.uleb128 0x1
 2487 001f 13       		.uleb128 0x13
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 91


 2488 0020 00       		.byte	0
 2489 0021 00       		.byte	0
 2490 0022 03       		.uleb128 0x3
 2491 0023 28       		.uleb128 0x28
 2492 0024 00       		.byte	0
 2493 0025 03       		.uleb128 0x3
 2494 0026 0E       		.uleb128 0xe
 2495 0027 1C       		.uleb128 0x1c
 2496 0028 0D       		.uleb128 0xd
 2497 0029 00       		.byte	0
 2498 002a 00       		.byte	0
 2499 002b 04       		.uleb128 0x4
 2500 002c 28       		.uleb128 0x28
 2501 002d 00       		.byte	0
 2502 002e 03       		.uleb128 0x3
 2503 002f 0E       		.uleb128 0xe
 2504 0030 1C       		.uleb128 0x1c
 2505 0031 0B       		.uleb128 0xb
 2506 0032 00       		.byte	0
 2507 0033 00       		.byte	0
 2508 0034 05       		.uleb128 0x5
 2509 0035 24       		.uleb128 0x24
 2510 0036 00       		.byte	0
 2511 0037 0B       		.uleb128 0xb
 2512 0038 0B       		.uleb128 0xb
 2513 0039 3E       		.uleb128 0x3e
 2514 003a 0B       		.uleb128 0xb
 2515 003b 03       		.uleb128 0x3
 2516 003c 0E       		.uleb128 0xe
 2517 003d 00       		.byte	0
 2518 003e 00       		.byte	0
 2519 003f 06       		.uleb128 0x6
 2520 0040 16       		.uleb128 0x16
 2521 0041 00       		.byte	0
 2522 0042 03       		.uleb128 0x3
 2523 0043 0E       		.uleb128 0xe
 2524 0044 3A       		.uleb128 0x3a
 2525 0045 0B       		.uleb128 0xb
 2526 0046 3B       		.uleb128 0x3b
 2527 0047 0B       		.uleb128 0xb
 2528 0048 49       		.uleb128 0x49
 2529 0049 13       		.uleb128 0x13
 2530 004a 00       		.byte	0
 2531 004b 00       		.byte	0
 2532 004c 07       		.uleb128 0x7
 2533 004d 24       		.uleb128 0x24
 2534 004e 00       		.byte	0
 2535 004f 0B       		.uleb128 0xb
 2536 0050 0B       		.uleb128 0xb
 2537 0051 3E       		.uleb128 0x3e
 2538 0052 0B       		.uleb128 0xb
 2539 0053 03       		.uleb128 0x3
 2540 0054 08       		.uleb128 0x8
 2541 0055 00       		.byte	0
 2542 0056 00       		.byte	0
 2543 0057 08       		.uleb128 0x8
 2544 0058 13       		.uleb128 0x13
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 92


 2545 0059 01       		.byte	0x1
 2546 005a 0B       		.uleb128 0xb
 2547 005b 05       		.uleb128 0x5
 2548 005c 3A       		.uleb128 0x3a
 2549 005d 0B       		.uleb128 0xb
 2550 005e 3B       		.uleb128 0x3b
 2551 005f 05       		.uleb128 0x5
 2552 0060 01       		.uleb128 0x1
 2553 0061 13       		.uleb128 0x13
 2554 0062 00       		.byte	0
 2555 0063 00       		.byte	0
 2556 0064 09       		.uleb128 0x9
 2557 0065 0D       		.uleb128 0xd
 2558 0066 00       		.byte	0
 2559 0067 03       		.uleb128 0x3
 2560 0068 0E       		.uleb128 0xe
 2561 0069 3A       		.uleb128 0x3a
 2562 006a 0B       		.uleb128 0xb
 2563 006b 3B       		.uleb128 0x3b
 2564 006c 05       		.uleb128 0x5
 2565 006d 49       		.uleb128 0x49
 2566 006e 13       		.uleb128 0x13
 2567 006f 38       		.uleb128 0x38
 2568 0070 0B       		.uleb128 0xb
 2569 0071 00       		.byte	0
 2570 0072 00       		.byte	0
 2571 0073 0A       		.uleb128 0xa
 2572 0074 0D       		.uleb128 0xd
 2573 0075 00       		.byte	0
 2574 0076 03       		.uleb128 0x3
 2575 0077 0E       		.uleb128 0xe
 2576 0078 3A       		.uleb128 0x3a
 2577 0079 0B       		.uleb128 0xb
 2578 007a 3B       		.uleb128 0x3b
 2579 007b 05       		.uleb128 0x5
 2580 007c 49       		.uleb128 0x49
 2581 007d 13       		.uleb128 0x13
 2582 007e 38       		.uleb128 0x38
 2583 007f 05       		.uleb128 0x5
 2584 0080 00       		.byte	0
 2585 0081 00       		.byte	0
 2586 0082 0B       		.uleb128 0xb
 2587 0083 0D       		.uleb128 0xd
 2588 0084 00       		.byte	0
 2589 0085 03       		.uleb128 0x3
 2590 0086 08       		.uleb128 0x8
 2591 0087 3A       		.uleb128 0x3a
 2592 0088 0B       		.uleb128 0xb
 2593 0089 3B       		.uleb128 0x3b
 2594 008a 05       		.uleb128 0x5
 2595 008b 49       		.uleb128 0x49
 2596 008c 13       		.uleb128 0x13
 2597 008d 38       		.uleb128 0x38
 2598 008e 05       		.uleb128 0x5
 2599 008f 00       		.byte	0
 2600 0090 00       		.byte	0
 2601 0091 0C       		.uleb128 0xc
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 93


 2602 0092 01       		.uleb128 0x1
 2603 0093 01       		.byte	0x1
 2604 0094 49       		.uleb128 0x49
 2605 0095 13       		.uleb128 0x13
 2606 0096 01       		.uleb128 0x1
 2607 0097 13       		.uleb128 0x13
 2608 0098 00       		.byte	0
 2609 0099 00       		.byte	0
 2610 009a 0D       		.uleb128 0xd
 2611 009b 21       		.uleb128 0x21
 2612 009c 00       		.byte	0
 2613 009d 49       		.uleb128 0x49
 2614 009e 13       		.uleb128 0x13
 2615 009f 2F       		.uleb128 0x2f
 2616 00a0 0B       		.uleb128 0xb
 2617 00a1 00       		.byte	0
 2618 00a2 00       		.byte	0
 2619 00a3 0E       		.uleb128 0xe
 2620 00a4 35       		.uleb128 0x35
 2621 00a5 00       		.byte	0
 2622 00a6 49       		.uleb128 0x49
 2623 00a7 13       		.uleb128 0x13
 2624 00a8 00       		.byte	0
 2625 00a9 00       		.byte	0
 2626 00aa 0F       		.uleb128 0xf
 2627 00ab 21       		.uleb128 0x21
 2628 00ac 00       		.byte	0
 2629 00ad 49       		.uleb128 0x49
 2630 00ae 13       		.uleb128 0x13
 2631 00af 2F       		.uleb128 0x2f
 2632 00b0 05       		.uleb128 0x5
 2633 00b1 00       		.byte	0
 2634 00b2 00       		.byte	0
 2635 00b3 10       		.uleb128 0x10
 2636 00b4 16       		.uleb128 0x16
 2637 00b5 00       		.byte	0
 2638 00b6 03       		.uleb128 0x3
 2639 00b7 0E       		.uleb128 0xe
 2640 00b8 3A       		.uleb128 0x3a
 2641 00b9 0B       		.uleb128 0xb
 2642 00ba 3B       		.uleb128 0x3b
 2643 00bb 05       		.uleb128 0x5
 2644 00bc 49       		.uleb128 0x49
 2645 00bd 13       		.uleb128 0x13
 2646 00be 00       		.byte	0
 2647 00bf 00       		.byte	0
 2648 00c0 11       		.uleb128 0x11
 2649 00c1 26       		.uleb128 0x26
 2650 00c2 00       		.byte	0
 2651 00c3 49       		.uleb128 0x49
 2652 00c4 13       		.uleb128 0x13
 2653 00c5 00       		.byte	0
 2654 00c6 00       		.byte	0
 2655 00c7 12       		.uleb128 0x12
 2656 00c8 13       		.uleb128 0x13
 2657 00c9 01       		.byte	0x1
 2658 00ca 0B       		.uleb128 0xb
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 94


 2659 00cb 05       		.uleb128 0x5
 2660 00cc 3A       		.uleb128 0x3a
 2661 00cd 0B       		.uleb128 0xb
 2662 00ce 3B       		.uleb128 0x3b
 2663 00cf 0B       		.uleb128 0xb
 2664 00d0 01       		.uleb128 0x1
 2665 00d1 13       		.uleb128 0x13
 2666 00d2 00       		.byte	0
 2667 00d3 00       		.byte	0
 2668 00d4 13       		.uleb128 0x13
 2669 00d5 0D       		.uleb128 0xd
 2670 00d6 00       		.byte	0
 2671 00d7 03       		.uleb128 0x3
 2672 00d8 0E       		.uleb128 0xe
 2673 00d9 3A       		.uleb128 0x3a
 2674 00da 0B       		.uleb128 0xb
 2675 00db 3B       		.uleb128 0x3b
 2676 00dc 0B       		.uleb128 0xb
 2677 00dd 49       		.uleb128 0x49
 2678 00de 13       		.uleb128 0x13
 2679 00df 38       		.uleb128 0x38
 2680 00e0 0B       		.uleb128 0xb
 2681 00e1 00       		.byte	0
 2682 00e2 00       		.byte	0
 2683 00e3 14       		.uleb128 0x14
 2684 00e4 0D       		.uleb128 0xd
 2685 00e5 00       		.byte	0
 2686 00e6 03       		.uleb128 0x3
 2687 00e7 0E       		.uleb128 0xe
 2688 00e8 3A       		.uleb128 0x3a
 2689 00e9 0B       		.uleb128 0xb
 2690 00ea 3B       		.uleb128 0x3b
 2691 00eb 0B       		.uleb128 0xb
 2692 00ec 49       		.uleb128 0x49
 2693 00ed 13       		.uleb128 0x13
 2694 00ee 38       		.uleb128 0x38
 2695 00ef 05       		.uleb128 0x5
 2696 00f0 00       		.byte	0
 2697 00f1 00       		.byte	0
 2698 00f2 15       		.uleb128 0x15
 2699 00f3 13       		.uleb128 0x13
 2700 00f4 01       		.byte	0x1
 2701 00f5 0B       		.uleb128 0xb
 2702 00f6 0B       		.uleb128 0xb
 2703 00f7 3A       		.uleb128 0x3a
 2704 00f8 0B       		.uleb128 0xb
 2705 00f9 3B       		.uleb128 0x3b
 2706 00fa 0B       		.uleb128 0xb
 2707 00fb 01       		.uleb128 0x1
 2708 00fc 13       		.uleb128 0x13
 2709 00fd 00       		.byte	0
 2710 00fe 00       		.byte	0
 2711 00ff 16       		.uleb128 0x16
 2712 0100 04       		.uleb128 0x4
 2713 0101 01       		.byte	0x1
 2714 0102 0B       		.uleb128 0xb
 2715 0103 0B       		.uleb128 0xb
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 95


 2716 0104 49       		.uleb128 0x49
 2717 0105 13       		.uleb128 0x13
 2718 0106 3A       		.uleb128 0x3a
 2719 0107 0B       		.uleb128 0xb
 2720 0108 3B       		.uleb128 0x3b
 2721 0109 05       		.uleb128 0x5
 2722 010a 01       		.uleb128 0x1
 2723 010b 13       		.uleb128 0x13
 2724 010c 00       		.byte	0
 2725 010d 00       		.byte	0
 2726 010e 17       		.uleb128 0x17
 2727 010f 13       		.uleb128 0x13
 2728 0110 01       		.byte	0x1
 2729 0111 03       		.uleb128 0x3
 2730 0112 0E       		.uleb128 0xe
 2731 0113 0B       		.uleb128 0xb
 2732 0114 0B       		.uleb128 0xb
 2733 0115 3A       		.uleb128 0x3a
 2734 0116 0B       		.uleb128 0xb
 2735 0117 3B       		.uleb128 0x3b
 2736 0118 05       		.uleb128 0x5
 2737 0119 01       		.uleb128 0x1
 2738 011a 13       		.uleb128 0x13
 2739 011b 00       		.byte	0
 2740 011c 00       		.byte	0
 2741 011d 18       		.uleb128 0x18
 2742 011e 0D       		.uleb128 0xd
 2743 011f 00       		.byte	0
 2744 0120 03       		.uleb128 0x3
 2745 0121 08       		.uleb128 0x8
 2746 0122 3A       		.uleb128 0x3a
 2747 0123 0B       		.uleb128 0xb
 2748 0124 3B       		.uleb128 0x3b
 2749 0125 05       		.uleb128 0x5
 2750 0126 49       		.uleb128 0x49
 2751 0127 13       		.uleb128 0x13
 2752 0128 38       		.uleb128 0x38
 2753 0129 0B       		.uleb128 0xb
 2754 012a 00       		.byte	0
 2755 012b 00       		.byte	0
 2756 012c 19       		.uleb128 0x19
 2757 012d 0F       		.uleb128 0xf
 2758 012e 00       		.byte	0
 2759 012f 0B       		.uleb128 0xb
 2760 0130 0B       		.uleb128 0xb
 2761 0131 49       		.uleb128 0x49
 2762 0132 13       		.uleb128 0x13
 2763 0133 00       		.byte	0
 2764 0134 00       		.byte	0
 2765 0135 1A       		.uleb128 0x1a
 2766 0136 13       		.uleb128 0x13
 2767 0137 01       		.byte	0x1
 2768 0138 0B       		.uleb128 0xb
 2769 0139 0B       		.uleb128 0xb
 2770 013a 3A       		.uleb128 0x3a
 2771 013b 0B       		.uleb128 0xb
 2772 013c 3B       		.uleb128 0x3b
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 96


 2773 013d 05       		.uleb128 0x5
 2774 013e 01       		.uleb128 0x1
 2775 013f 13       		.uleb128 0x13
 2776 0140 00       		.byte	0
 2777 0141 00       		.byte	0
 2778 0142 1B       		.uleb128 0x1b
 2779 0143 2E       		.uleb128 0x2e
 2780 0144 01       		.byte	0x1
 2781 0145 03       		.uleb128 0x3
 2782 0146 0E       		.uleb128 0xe
 2783 0147 3A       		.uleb128 0x3a
 2784 0148 0B       		.uleb128 0xb
 2785 0149 3B       		.uleb128 0x3b
 2786 014a 05       		.uleb128 0x5
 2787 014b 27       		.uleb128 0x27
 2788 014c 19       		.uleb128 0x19
 2789 014d 20       		.uleb128 0x20
 2790 014e 0B       		.uleb128 0xb
 2791 014f 01       		.uleb128 0x1
 2792 0150 13       		.uleb128 0x13
 2793 0151 00       		.byte	0
 2794 0152 00       		.byte	0
 2795 0153 1C       		.uleb128 0x1c
 2796 0154 05       		.uleb128 0x5
 2797 0155 00       		.byte	0
 2798 0156 03       		.uleb128 0x3
 2799 0157 0E       		.uleb128 0xe
 2800 0158 3A       		.uleb128 0x3a
 2801 0159 0B       		.uleb128 0xb
 2802 015a 3B       		.uleb128 0x3b
 2803 015b 05       		.uleb128 0x5
 2804 015c 49       		.uleb128 0x49
 2805 015d 13       		.uleb128 0x13
 2806 015e 00       		.byte	0
 2807 015f 00       		.byte	0
 2808 0160 1D       		.uleb128 0x1d
 2809 0161 2E       		.uleb128 0x2e
 2810 0162 01       		.byte	0x1
 2811 0163 03       		.uleb128 0x3
 2812 0164 0E       		.uleb128 0xe
 2813 0165 3A       		.uleb128 0x3a
 2814 0166 0B       		.uleb128 0xb
 2815 0167 3B       		.uleb128 0x3b
 2816 0168 0B       		.uleb128 0xb
 2817 0169 27       		.uleb128 0x27
 2818 016a 19       		.uleb128 0x19
 2819 016b 11       		.uleb128 0x11
 2820 016c 01       		.uleb128 0x1
 2821 016d 12       		.uleb128 0x12
 2822 016e 06       		.uleb128 0x6
 2823 016f 40       		.uleb128 0x40
 2824 0170 18       		.uleb128 0x18
 2825 0171 9742     		.uleb128 0x2117
 2826 0173 19       		.uleb128 0x19
 2827 0174 01       		.uleb128 0x1
 2828 0175 13       		.uleb128 0x13
 2829 0176 00       		.byte	0
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 97


 2830 0177 00       		.byte	0
 2831 0178 1E       		.uleb128 0x1e
 2832 0179 898201   		.uleb128 0x4109
 2833 017c 01       		.byte	0x1
 2834 017d 11       		.uleb128 0x11
 2835 017e 01       		.uleb128 0x1
 2836 017f 31       		.uleb128 0x31
 2837 0180 13       		.uleb128 0x13
 2838 0181 00       		.byte	0
 2839 0182 00       		.byte	0
 2840 0183 1F       		.uleb128 0x1f
 2841 0184 8A8201   		.uleb128 0x410a
 2842 0187 00       		.byte	0
 2843 0188 02       		.uleb128 0x2
 2844 0189 18       		.uleb128 0x18
 2845 018a 9142     		.uleb128 0x2111
 2846 018c 18       		.uleb128 0x18
 2847 018d 00       		.byte	0
 2848 018e 00       		.byte	0
 2849 018f 20       		.uleb128 0x20
 2850 0190 2E       		.uleb128 0x2e
 2851 0191 01       		.byte	0x1
 2852 0192 3F       		.uleb128 0x3f
 2853 0193 19       		.uleb128 0x19
 2854 0194 03       		.uleb128 0x3
 2855 0195 0E       		.uleb128 0xe
 2856 0196 3A       		.uleb128 0x3a
 2857 0197 0B       		.uleb128 0xb
 2858 0198 3B       		.uleb128 0x3b
 2859 0199 0B       		.uleb128 0xb
 2860 019a 27       		.uleb128 0x27
 2861 019b 19       		.uleb128 0x19
 2862 019c 11       		.uleb128 0x11
 2863 019d 01       		.uleb128 0x1
 2864 019e 12       		.uleb128 0x12
 2865 019f 06       		.uleb128 0x6
 2866 01a0 40       		.uleb128 0x40
 2867 01a1 18       		.uleb128 0x18
 2868 01a2 9742     		.uleb128 0x2117
 2869 01a4 19       		.uleb128 0x19
 2870 01a5 01       		.uleb128 0x1
 2871 01a6 13       		.uleb128 0x13
 2872 01a7 00       		.byte	0
 2873 01a8 00       		.byte	0
 2874 01a9 21       		.uleb128 0x21
 2875 01aa 1D       		.uleb128 0x1d
 2876 01ab 01       		.byte	0x1
 2877 01ac 31       		.uleb128 0x31
 2878 01ad 13       		.uleb128 0x13
 2879 01ae 11       		.uleb128 0x11
 2880 01af 01       		.uleb128 0x1
 2881 01b0 12       		.uleb128 0x12
 2882 01b1 06       		.uleb128 0x6
 2883 01b2 58       		.uleb128 0x58
 2884 01b3 0B       		.uleb128 0xb
 2885 01b4 59       		.uleb128 0x59
 2886 01b5 0B       		.uleb128 0xb
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 98


 2887 01b6 01       		.uleb128 0x1
 2888 01b7 13       		.uleb128 0x13
 2889 01b8 00       		.byte	0
 2890 01b9 00       		.byte	0
 2891 01ba 22       		.uleb128 0x22
 2892 01bb 05       		.uleb128 0x5
 2893 01bc 00       		.byte	0
 2894 01bd 31       		.uleb128 0x31
 2895 01be 13       		.uleb128 0x13
 2896 01bf 02       		.uleb128 0x2
 2897 01c0 17       		.uleb128 0x17
 2898 01c1 00       		.byte	0
 2899 01c2 00       		.byte	0
 2900 01c3 23       		.uleb128 0x23
 2901 01c4 898201   		.uleb128 0x4109
 2902 01c7 01       		.byte	0x1
 2903 01c8 11       		.uleb128 0x11
 2904 01c9 01       		.uleb128 0x1
 2905 01ca 31       		.uleb128 0x31
 2906 01cb 13       		.uleb128 0x13
 2907 01cc 01       		.uleb128 0x1
 2908 01cd 13       		.uleb128 0x13
 2909 01ce 00       		.byte	0
 2910 01cf 00       		.byte	0
 2911 01d0 24       		.uleb128 0x24
 2912 01d1 34       		.uleb128 0x34
 2913 01d2 00       		.byte	0
 2914 01d3 03       		.uleb128 0x3
 2915 01d4 0E       		.uleb128 0xe
 2916 01d5 3A       		.uleb128 0x3a
 2917 01d6 0B       		.uleb128 0xb
 2918 01d7 3B       		.uleb128 0x3b
 2919 01d8 05       		.uleb128 0x5
 2920 01d9 49       		.uleb128 0x49
 2921 01da 13       		.uleb128 0x13
 2922 01db 3F       		.uleb128 0x3f
 2923 01dc 19       		.uleb128 0x19
 2924 01dd 3C       		.uleb128 0x3c
 2925 01de 19       		.uleb128 0x19
 2926 01df 00       		.byte	0
 2927 01e0 00       		.byte	0
 2928 01e1 25       		.uleb128 0x25
 2929 01e2 34       		.uleb128 0x34
 2930 01e3 00       		.byte	0
 2931 01e4 03       		.uleb128 0x3
 2932 01e5 0E       		.uleb128 0xe
 2933 01e6 3A       		.uleb128 0x3a
 2934 01e7 0B       		.uleb128 0xb
 2935 01e8 3B       		.uleb128 0x3b
 2936 01e9 0B       		.uleb128 0xb
 2937 01ea 49       		.uleb128 0x49
 2938 01eb 13       		.uleb128 0x13
 2939 01ec 3F       		.uleb128 0x3f
 2940 01ed 19       		.uleb128 0x19
 2941 01ee 3C       		.uleb128 0x3c
 2942 01ef 19       		.uleb128 0x19
 2943 01f0 00       		.byte	0
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 99


 2944 01f1 00       		.byte	0
 2945 01f2 26       		.uleb128 0x26
 2946 01f3 34       		.uleb128 0x34
 2947 01f4 00       		.byte	0
 2948 01f5 03       		.uleb128 0x3
 2949 01f6 0E       		.uleb128 0xe
 2950 01f7 3A       		.uleb128 0x3a
 2951 01f8 0B       		.uleb128 0xb
 2952 01f9 3B       		.uleb128 0x3b
 2953 01fa 0B       		.uleb128 0xb
 2954 01fb 49       		.uleb128 0x49
 2955 01fc 13       		.uleb128 0x13
 2956 01fd 3F       		.uleb128 0x3f
 2957 01fe 19       		.uleb128 0x19
 2958 01ff 02       		.uleb128 0x2
 2959 0200 18       		.uleb128 0x18
 2960 0201 00       		.byte	0
 2961 0202 00       		.byte	0
 2962 0203 27       		.uleb128 0x27
 2963 0204 2E       		.uleb128 0x2e
 2964 0205 00       		.byte	0
 2965 0206 3F       		.uleb128 0x3f
 2966 0207 19       		.uleb128 0x19
 2967 0208 3C       		.uleb128 0x3c
 2968 0209 19       		.uleb128 0x19
 2969 020a 6E       		.uleb128 0x6e
 2970 020b 0E       		.uleb128 0xe
 2971 020c 03       		.uleb128 0x3
 2972 020d 0E       		.uleb128 0xe
 2973 020e 3A       		.uleb128 0x3a
 2974 020f 0B       		.uleb128 0xb
 2975 0210 3B       		.uleb128 0x3b
 2976 0211 05       		.uleb128 0x5
 2977 0212 00       		.byte	0
 2978 0213 00       		.byte	0
 2979 0214 00       		.byte	0
 2980              		.section	.debug_loc,"",%progbits
 2981              	.Ldebug_loc0:
 2982              	.LLST0:
 2983 0000 26000000 		.4byte	.LVL3
 2984 0004 30000000 		.4byte	.LVL4
 2985 0008 0100     		.2byte	0x1
 2986 000a 53       		.byte	0x53
 2987 000b 00000000 		.4byte	0
 2988 000f 00000000 		.4byte	0
 2989              	.LLST1:
 2990 0013 3C000000 		.4byte	.LVL5
 2991 0017 46000000 		.4byte	.LVL6
 2992 001b 0600     		.2byte	0x6
 2993 001d 0C       		.byte	0xc
 2994 001e 00006240 		.4byte	0x40620000
 2995 0022 9F       		.byte	0x9f
 2996 0023 00000000 		.4byte	0
 2997 0027 00000000 		.4byte	0
 2998              		.section	.debug_aranges,"",%progbits
 2999 0000 24000000 		.4byte	0x24
 3000 0004 0200     		.2byte	0x2
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 100


 3001 0006 00000000 		.4byte	.Ldebug_info0
 3002 000a 04       		.byte	0x4
 3003 000b 00       		.byte	0
 3004 000c 0000     		.2byte	0
 3005 000e 0000     		.2byte	0
 3006 0010 00000000 		.4byte	.LFB227
 3007 0014 14000000 		.4byte	.LFE227-.LFB227
 3008 0018 00000000 		.4byte	.LFB231
 3009 001c 64000000 		.4byte	.LFE231-.LFB231
 3010 0020 00000000 		.4byte	0
 3011 0024 00000000 		.4byte	0
 3012              		.section	.debug_ranges,"",%progbits
 3013              	.Ldebug_ranges0:
 3014 0000 00000000 		.4byte	.LFB227
 3015 0004 14000000 		.4byte	.LFE227
 3016 0008 00000000 		.4byte	.LFB231
 3017 000c 64000000 		.4byte	.LFE231
 3018 0010 00000000 		.4byte	0
 3019 0014 00000000 		.4byte	0
 3020              		.section	.debug_line,"",%progbits
 3021              	.Ldebug_line0:
 3022 0000 49030000 		.section	.debug_str,"MS",%progbits,1
 3022      02000E03 
 3022      00000201 
 3022      FB0E0D00 
 3022      01010101 
 3023              	.LASF302:
 3024 0000 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 3024      6843746C 
 3024      4D61696E 
 3024      57733146 
 3024      72657100 
 3025              	.LASF409:
 3026 0014 4932435F 		.ascii	"I2C_CapSense_Start\000"
 3026      43617053 
 3026      656E7365 
 3026      5F537461 
 3026      727400
 3027              	.LASF62:
 3028 0027 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 3028      735F696E 
 3028      74657272 
 3028      75707473 
 3028      5F647730 
 3029              	.LASF391:
 3030 0043 63795F73 		.ascii	"cy_stc_sysint_t\000"
 3030      74635F73 
 3030      7973696E 
 3030      745F7400 
 3031              	.LASF25:
 3032 0053 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 3032      5F696E74 
 3032      65727275 
 3032      70745F67 
 3032      70696F5F 
 3033              	.LASF123:
 3034 006c 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 101


 3034      6D5F315F 
 3034      696E7465 
 3034      72727570 
 3034      74735F31 
 3035              	.LASF397:
 3036 0087 63795F64 		.ascii	"cy_device\000"
 3036      65766963 
 3036      6500
 3037              	.LASF142:
 3038 0091 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 3038      696E7465 
 3038      72727570 
 3038      74735F31 
 3038      305F4952 
 3039              	.LASF394:
 3040 00a8 62617365 		.ascii	"base\000"
 3040      00
 3041              	.LASF370:
 3042 00ad 63795F73 		.ascii	"cy_stc_scb_ezi2c_config\000"
 3042      74635F73 
 3042      63625F65 
 3042      7A693263 
 3042      5F636F6E 
 3043              	.LASF392:
 3044 00c5 43795F53 		.ascii	"Cy_SCB_EZI2C_Enable\000"
 3044      43425F45 
 3044      5A493243 
 3044      5F456E61 
 3044      626C6500 
 3045              	.LASF329:
 3046 00d9 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 3046      73436D30 
 3046      436C6F63 
 3046      6B43746C 
 3046      4F666673 
 3047              	.LASF67:
 3048 00f0 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 3048      735F696E 
 3048      74657272 
 3048      75707473 
 3048      5F647730 
 3049              	.LASF346:
 3050 010c 63686172 		.ascii	"char\000"
 3050      00
 3051              	.LASF36:
 3052 0111 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 3052      735F696E 
 3052      74657272 
 3052      75707473 
 3052      5F697063 
 3053              	.LASF54:
 3054 012d 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 3054      335F696E 
 3054      74657272 
 3054      7570745F 
 3054      4952516E 
 3055              	.LASF195:
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 102


 3056 0142 434D445F 		.ascii	"CMD_RESP_STATUS\000"
 3056      52455350 
 3056      5F535441 
 3056      54555300 
 3057              	.LASF84:
 3058 0152 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 3058      735F696E 
 3058      74657272 
 3058      75707473 
 3058      5F647731 
 3059              	.LASF249:
 3060 016e 494E5452 		.ascii	"INTR_TX_MASK\000"
 3060      5F54585F 
 3060      4D41534B 
 3060      00
 3061              	.LASF261:
 3062 017b 70657269 		.ascii	"periBase\000"
 3062      42617365 
 3062      00
 3063              	.LASF404:
 3064 0184 43795F53 		.ascii	"Cy_SysInt_Init\000"
 3064      7973496E 
 3064      745F496E 
 3064      697400
 3065              	.LASF355:
 3066 0193 43595F53 		.ascii	"CY_SCB_EZI2C_STATE_IDLE\000"
 3066      43425F45 
 3066      5A493243 
 3066      5F535441 
 3066      54455F49 
 3067              	.LASF337:
 3068 01ab 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 3068      73436D30 
 3068      4E6D6943 
 3068      746C4F66 
 3068      66736574 
 3069              	.LASF307:
 3070 01c0 64774368 		.ascii	"dwChSize\000"
 3070      53697A65 
 3070      00
 3071              	.LASF212:
 3072 01c9 54585F46 		.ascii	"TX_FIFO_STATUS\000"
 3072      49464F5F 
 3072      53544154 
 3072      555300
 3073              	.LASF90:
 3074 01d8 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 3074      735F696E 
 3074      74657272 
 3074      75707473 
 3074      5F647731 
 3075              	.LASF172:
 3076 01f5 756E7369 		.ascii	"unsigned int\000"
 3076      676E6564 
 3076      20696E74 
 3076      00
 3077              	.LASF336:
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 103


 3078 0202 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 3078      73537973 
 3078      5469636B 
 3078      43746C4F 
 3078      66667365 
 3079              	.LASF46:
 3080 0218 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 3080      735F696E 
 3080      74657272 
 3080      75707473 
 3080      5F697063 
 3081              	.LASF225:
 3082 0235 494E5452 		.ascii	"INTR_CAUSE\000"
 3082      5F434155 
 3082      534500
 3083              	.LASF289:
 3084 0240 736D6966 		.ascii	"smifDeviceNr\000"
 3084      44657669 
 3084      63654E72 
 3084      00
 3085              	.LASF393:
 3086 024d 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 3086      49435F45 
 3086      6E61626C 
 3086      65495251 
 3086      00
 3087              	.LASF319:
 3088 025e 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 3088      44697643 
 3088      6D645061 
 3088      54797065 
 3088      53656C50 
 3089              	.LASF115:
 3090 0275 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 3090      6D5F315F 
 3090      696E7465 
 3090      72727570 
 3090      74735F37 
 3091              	.LASF215:
 3092 028f 52585F46 		.ascii	"RX_FIFO_CTRL\000"
 3092      49464F5F 
 3092      4354524C 
 3092      00
 3093              	.LASF166:
 3094 029c 5F5F696E 		.ascii	"__int32_t\000"
 3094      7433325F 
 3094      7400
 3095              	.LASF33:
 3096 02a6 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 3096      5F696E74 
 3096      65727275 
 3096      70745F63 
 3096      7462735F 
 3097              	.LASF285:
 3098 02bf 73727373 		.ascii	"srssNumClkpath\000"
 3098      4E756D43 
 3098      6C6B7061 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 104


 3098      746800
 3099              	.LASF259:
 3100 02ce 63707573 		.ascii	"cpussBase\000"
 3100      73426173 
 3100      6500
 3101              	.LASF298:
 3102 02d8 666C6173 		.ascii	"flashWriteDelay\000"
 3102      68577269 
 3102      74654465 
 3102      6C617900 
 3103              	.LASF128:
 3104 02e8 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 3104      6D5F315F 
 3104      696E7465 
 3104      72727570 
 3104      74735F32 
 3105              	.LASF354:
 3106 0303 63795F65 		.ascii	"cy_en_scb_ezi2c_sub_addr_size_t\000"
 3106      6E5F7363 
 3106      625F657A 
 3106      6932635F 
 3106      7375625F 
 3107              	.LASF283:
 3108 0323 63707573 		.ascii	"cpussFmIrq\000"
 3108      73466D49 
 3108      727100
 3109              	.LASF30:
 3110 032e 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 3110      5F696E74 
 3110      65727275 
 3110      70745F6D 
 3110      63776474 
 3111              	.LASF12:
 3112 034a 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 3112      5F696E74 
 3112      65727275 
 3112      7074735F 
 3112      6770696F 
 3113              	.LASF248:
 3114 0366 494E5452 		.ascii	"INTR_TX_SET\000"
 3114      5F54585F 
 3114      53455400 
 3115              	.LASF73:
 3116 0372 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 3116      735F696E 
 3116      74657272 
 3116      75707473 
 3116      5F647730 
 3117              	.LASF80:
 3118 038f 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 3118      735F696E 
 3118      74657272 
 3118      75707473 
 3118      5F647731 
 3119              	.LASF290:
 3120 03ab 70617373 		.ascii	"passSarChannels\000"
 3120      53617243 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 105


 3120      68616E6E 
 3120      656C7300 
 3121              	.LASF131:
 3122 03bb 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 3122      6D5F315F 
 3122      696E7465 
 3122      72727570 
 3122      74735F32 
 3123              	.LASF129:
 3124 03d6 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 3124      6D5F315F 
 3124      696E7465 
 3124      72727570 
 3124      74735F32 
 3125              	.LASF146:
 3126 03f1 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 3126      696E7465 
 3126      72727570 
 3126      74735F31 
 3126      345F4952 
 3127              	.LASF315:
 3128 0408 70657269 		.ascii	"periTrGrSize\000"
 3128      54724772 
 3128      53697A65 
 3128      00
 3129              	.LASF107:
 3130 0415 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 3130      6D5F305F 
 3130      696E7465 
 3130      72727570 
 3130      74735F37 
 3131              	.LASF408:
 3132 042f 4932435F 		.ascii	"I2C_CapSense_Interrupt\000"
 3132      43617053 
 3132      656E7365 
 3132      5F496E74 
 3132      65727275 
 3133              	.LASF318:
 3134 0446 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 3134      44697643 
 3134      6D645061 
 3134      44697653 
 3134      656C506F 
 3135              	.LASF384:
 3136 045c 62756631 		.ascii	"buf1rwBondary\000"
 3136      7277426F 
 3136      6E646172 
 3136      7900
 3137              	.LASF295:
 3138 046a 63727970 		.ascii	"cryptoMemSize\000"
 3138      746F4D65 
 3138      6D53697A 
 3138      6500
 3139              	.LASF341:
 3140 0478 63707573 		.ascii	"cpussRam1Ctl0\000"
 3140      7352616D 
 3140      3143746C 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 106


 3140      3000
 3141              	.LASF76:
 3142 0486 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 3142      735F696E 
 3142      74657272 
 3142      75707473 
 3142      5F647731 
 3143              	.LASF102:
 3144 04a2 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 3144      6D5F305F 
 3144      696E7465 
 3144      72727570 
 3144      74735F32 
 3145              	.LASF8:
 3146 04bc 50656E64 		.ascii	"PendSV_IRQn\000"
 3146      53565F49 
 3146      52516E00 
 3147              	.LASF405:
 3148 04c8 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 3148      43313120 
 3148      352E342E 
 3148      31203230 
 3148      31363036 
 3149 04fb 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 3149      20726576 
 3149      6973696F 
 3149      6E203233 
 3149      37373135 
 3150 052e 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 3150      70202D6D 
 3150      6670753D 
 3150      66707634 
 3150      2D73702D 
 3151 0561 65637469 		.ascii	"ections -ffat-lto-objects\000"
 3151      6F6E7320 
 3151      2D666661 
 3151      742D6C74 
 3151      6F2D6F62 
 3152              	.LASF277:
 3153 057b 70726F74 		.ascii	"protVersion\000"
 3153      56657273 
 3153      696F6E00 
 3154              	.LASF202:
 3155 0587 55415254 		.ascii	"UART_RX_CTRL\000"
 3155      5F52585F 
 3155      4354524C 
 3155      00
 3156              	.LASF196:
 3157 0594 52455345 		.ascii	"RESERVED\000"
 3157      52564544 
 3157      00
 3158              	.LASF174:
 3159 059d 696E7431 		.ascii	"int16_t\000"
 3159      365F7400 
 3160              	.LASF317:
 3161 05a5 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 3161      44697643 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 107


 3161      6D645479 
 3161      70655365 
 3161      6C506F73 
 3162              	.LASF334:
 3163 05ba 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 3163      73547269 
 3163      6D52616D 
 3163      43746C4F 
 3163      66667365 
 3164              	.LASF257:
 3165 05d0 43795343 		.ascii	"CySCB_Type\000"
 3165      425F5479 
 3165      706500
 3166              	.LASF139:
 3167 05db 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 3167      696E7465 
 3167      72727570 
 3167      74735F37 
 3167      5F495251 
 3168              	.LASF28:
 3169 05f1 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 3169      385F696E 
 3169      74657272 
 3169      7570745F 
 3169      4952516E 
 3170              	.LASF209:
 3171 0606 4932435F 		.ascii	"I2C_CFG\000"
 3171      43464700 
 3172              	.LASF125:
 3173 060e 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 3173      6D5F315F 
 3173      696E7465 
 3173      72727570 
 3173      74735F31 
 3174              	.LASF221:
 3175 0629 52585F46 		.ascii	"RX_FIFO_RD_SILENT\000"
 3175      49464F5F 
 3175      52445F53 
 3175      494C454E 
 3175      5400
 3176              	.LASF177:
 3177 063b 75696E74 		.ascii	"uint32_t\000"
 3177      33325F74 
 3177      00
 3178              	.LASF223:
 3179 0644 455A5F44 		.ascii	"EZ_DATA\000"
 3179      41544100 
 3180              	.LASF238:
 3181 064c 494E5452 		.ascii	"INTR_M_SET\000"
 3181      5F4D5F53 
 3181      455400
 3182              	.LASF17:
 3183 0657 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 3183      5F696E74 
 3183      65727275 
 3183      7074735F 
 3183      6770696F 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 108


 3184              	.LASF23:
 3185 0673 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 3185      5F696E74 
 3185      65727275 
 3185      7074735F 
 3185      6770696F 
 3186              	.LASF399:
 3187 0690 4932435F 		.ascii	"I2C_CapSense_config\000"
 3187      43617053 
 3187      656E7365 
 3187      5F636F6E 
 3187      66696700 
 3188              	.LASF147:
 3189 06a4 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 3189      696E7465 
 3189      72727570 
 3189      74735F31 
 3189      355F4952 
 3190              	.LASF327:
 3191 06bb 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 3191      50727443 
 3191      66674F75 
 3191      744F6666 
 3191      73657400 
 3192              	.LASF178:
 3193 06cf 49534552 		.ascii	"ISER\000"
 3193      00
 3194              	.LASF97:
 3195 06d4 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 3195      735F696E 
 3195      74657272 
 3195      75707473 
 3195      5F636D30 
 3196              	.LASF347:
 3197 06f4 666C6F61 		.ascii	"float\000"
 3197      7400
 3198              	.LASF270:
 3199 06fa 63727970 		.ascii	"cryptoVersion\000"
 3199      746F5665 
 3199      7273696F 
 3199      6E00
 3200              	.LASF175:
 3201 0708 75696E74 		.ascii	"uint16_t\000"
 3201      31365F74 
 3201      00
 3202              	.LASF240:
 3203 0711 494E5452 		.ascii	"INTR_M_MASKED\000"
 3203      5F4D5F4D 
 3203      41534B45 
 3203      4400
 3204              	.LASF299:
 3205 071f 666C6173 		.ascii	"flashProgramDelay\000"
 3205      6850726F 
 3205      6772616D 
 3205      44656C61 
 3205      7900
 3206              	.LASF55:
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 109


 3207 0731 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 3207      345F696E 
 3207      74657272 
 3207      7570745F 
 3207      4952516E 
 3208              	.LASF134:
 3209 0746 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 3209      696E7465 
 3209      72727570 
 3209      74735F32 
 3209      5F495251 
 3210              	.LASF181:
 3211 075c 52534552 		.ascii	"RSERVED1\000"
 3211      56454431 
 3211      00
 3212              	.LASF207:
 3213 0765 4932435F 		.ascii	"I2C_M_CMD\000"
 3213      4D5F434D 
 3213      4400
 3214              	.LASF81:
 3215 076f 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 3215      735F696E 
 3215      74657272 
 3215      75707473 
 3215      5F647731 
 3216              	.LASF326:
 3217 078b 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 3217      50727443 
 3217      6667496E 
 3217      4F666673 
 3217      657400
 3218              	.LASF87:
 3219 079e 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 3219      735F696E 
 3219      74657272 
 3219      75707473 
 3219      5F647731 
 3220              	.LASF154:
 3221 07bb 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 3221      696E7465 
 3221      72727570 
 3221      745F6D65 
 3221      645F4952 
 3222              	.LASF349:
 3223 07d2 43595F53 		.ascii	"CY_SCB_EZI2C_ONE_ADDRESS\000"
 3223      43425F45 
 3223      5A493243 
 3223      5F4F4E45 
 3223      5F414444 
 3224              	.LASF358:
 3225 07eb 43595F53 		.ascii	"CY_SCB_EZI2C_STATE_RX_OFFSET_LSB\000"
 3225      43425F45 
 3225      5A493243 
 3225      5F535441 
 3225      54455F52 
 3226              	.LASF171:
 3227 080c 6C6F6E67 		.ascii	"long long unsigned int\000"
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 110


 3227      206C6F6E 
 3227      6720756E 
 3227      7369676E 
 3227      65642069 
 3228              	.LASF323:
 3229 0823 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 3229      44697632 
 3229      345F3543 
 3229      746C4F66 
 3229      66736574 
 3230              	.LASF328:
 3231 0838 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 3231      50727443 
 3231      66675369 
 3231      6F4F6666 
 3231      73657400 
 3232              	.LASF48:
 3233 084c 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 3233      735F696E 
 3233      74657272 
 3233      75707473 
 3233      5F697063 
 3234              	.LASF282:
 3235 0869 63707573 		.ascii	"cpussIpc0Irq\000"
 3235      73497063 
 3235      30497271 
 3235      00
 3236              	.LASF31:
 3237 0876 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 3237      5F696E74 
 3237      65727275 
 3237      70745F62 
 3237      61636B75 
 3238              	.LASF382:
 3239 0891 62756631 		.ascii	"buf1\000"
 3239      00
 3240              	.LASF385:
 3241 0896 62756632 		.ascii	"buf2\000"
 3241      00
 3242              	.LASF117:
 3243 089b 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 3243      6D5F315F 
 3243      696E7465 
 3243      72727570 
 3243      74735F39 
 3244              	.LASF164:
 3245 08b5 5F5F7569 		.ascii	"__uint16_t\000"
 3245      6E743136 
 3245      5F7400
 3246              	.LASF6:
 3247 08c0 53564361 		.ascii	"SVCall_IRQn\000"
 3247      6C6C5F49 
 3247      52516E00 
 3248              	.LASF51:
 3249 08cc 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 3249      305F696E 
 3249      74657272 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 111


 3249      7570745F 
 3249      4952516E 
 3250              	.LASF112:
 3251 08e1 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 3251      6D5F315F 
 3251      696E7465 
 3251      72727570 
 3251      74735F34 
 3252              	.LASF59:
 3253 08fb 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 3253      696E7465 
 3253      72727570 
 3253      745F4952 
 3253      516E00
 3254              	.LASF151:
 3255 090e 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 3255      696C655F 
 3255      696E7465 
 3255      72727570 
 3255      745F4952 
 3256              	.LASF201:
 3257 0925 55415254 		.ascii	"UART_TX_CTRL\000"
 3257      5F54585F 
 3257      4354524C 
 3257      00
 3258              	.LASF21:
 3259 0932 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 3259      5F696E74 
 3259      65727275 
 3259      7074735F 
 3259      6770696F 
 3260              	.LASF120:
 3261 094f 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 3261      6D5F315F 
 3261      696E7465 
 3261      72727570 
 3261      74735F31 
 3262              	.LASF43:
 3263 096a 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 3263      735F696E 
 3263      74657272 
 3263      75707473 
 3263      5F697063 
 3264              	.LASF300:
 3265 0986 666C6173 		.ascii	"flashEraseDelay\000"
 3265      68457261 
 3265      73654465 
 3265      6C617900 
 3266              	.LASF92:
 3267 0996 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 3267      735F696E 
 3267      74657272 
 3267      75707473 
 3267      5F666175 
 3268              	.LASF304:
 3269 09b4 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 3269      6843746C 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 112


 3269      4D61696E 
 3269      57733346 
 3269      72657100 
 3270              	.LASF386:
 3271 09c8 62756632 		.ascii	"buf2Size\000"
 3271      53697A65 
 3271      00
 3272              	.LASF160:
 3273 09d1 4952516E 		.ascii	"IRQn_Type\000"
 3273      5F547970 
 3273      6500
 3274              	.LASF286:
 3275 09db 73727373 		.ascii	"srssNumPll\000"
 3275      4E756D50 
 3275      6C6C00
 3276              	.LASF143:
 3277 09e6 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 3277      696E7465 
 3277      72727570 
 3277      74735F31 
 3277      315F4952 
 3278              	.LASF37:
 3279 09fd 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 3279      735F696E 
 3279      74657272 
 3279      75707473 
 3279      5F697063 
 3280              	.LASF381:
 3281 0a19 62756653 		.ascii	"bufSize\000"
 3281      697A6500 
 3282              	.LASF401:
 3283 0a21 4932435F 		.ascii	"I2C_CapSense_SCB_IRQ_cfg\000"
 3283      43617053 
 3283      656E7365 
 3283      5F534342 
 3283      5F495251 
 3284              	.LASF232:
 3285 0a3a 494E5452 		.ascii	"INTR_SPI_EC\000"
 3285      5F535049 
 3285      5F454300 
 3286              	.LASF297:
 3287 0a46 666C6173 		.ascii	"flashPipeRequired\000"
 3287      68506970 
 3287      65526571 
 3287      75697265 
 3287      6400
 3288              	.LASF351:
 3289 0a58 63795F65 		.ascii	"cy_en_scb_ezi2c_num_of_addr_t\000"
 3289      6E5F7363 
 3289      625F657A 
 3289      6932635F 
 3289      6E756D5F 
 3290              	.LASF101:
 3291 0a76 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 3291      6D5F305F 
 3291      696E7465 
 3291      72727570 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 113


 3291      74735F31 
 3292              	.LASF368:
 3293 0a90 5F426F6F 		.ascii	"_Bool\000"
 3293      6C00
 3294              	.LASF218:
 3295 0a96 52585F4D 		.ascii	"RX_MATCH\000"
 3295      41544348 
 3295      00
 3296              	.LASF301:
 3297 0a9f 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 3297      6843746C 
 3297      4D61696E 
 3297      57733046 
 3297      72657100 
 3298              	.LASF149:
 3299 0ab3 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 3299      6F73735F 
 3299      696E7465 
 3299      72727570 
 3299      745F6932 
 3300              	.LASF396:
 3301 0ace 49544D5F 		.ascii	"ITM_RxBuffer\000"
 3301      52784275 
 3301      66666572 
 3301      00
 3302              	.LASF265:
 3303 0adb 6770696F 		.ascii	"gpioBase\000"
 3303      42617365 
 3303      00
 3304              	.LASF227:
 3305 0ae4 494E5452 		.ascii	"INTR_I2C_EC\000"
 3305      5F493243 
 3305      5F454300 
 3306              	.LASF156:
 3307 0af0 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 3307      5F696E74 
 3307      65727275 
 3307      70745F64 
 3307      6163735F 
 3308              	.LASF109:
 3309 0b09 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 3309      6D5F315F 
 3309      696E7465 
 3309      72727570 
 3309      74735F31 
 3310              	.LASF362:
 3311 0b23 63795F65 		.ascii	"cy_en_scb_ezi2c_state_t\000"
 3311      6E5F7363 
 3311      625F657A 
 3311      6932635F 
 3311      73746174 
 3312              	.LASF136:
 3313 0b3b 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 3313      696E7465 
 3313      72727570 
 3313      74735F34 
 3313      5F495251 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 114


 3314              	.LASF245:
 3315 0b51 494E5452 		.ascii	"INTR_S_MASKED\000"
 3315      5F535F4D 
 3315      41534B45 
 3315      4400
 3316              	.LASF150:
 3317 0b5f 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 3317      6F73735F 
 3317      696E7465 
 3317      72727570 
 3317      745F7064 
 3318              	.LASF361:
 3319 0b7a 43595F53 		.ascii	"CY_SCB_EZI2C_STATE_TX_DATA\000"
 3319      43425F45 
 3319      5A493243 
 3319      5F535441 
 3319      54455F54 
 3320              	.LASF352:
 3321 0b95 43595F53 		.ascii	"CY_SCB_EZI2C_SUB_ADDR8_BITS\000"
 3321      43425F45 
 3321      5A493243 
 3321      5F535542 
 3321      5F414444 
 3322              	.LASF70:
 3323 0bb1 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 3323      735F696E 
 3323      74657272 
 3323      75707473 
 3323      5F647730 
 3324              	.LASF122:
 3325 0bce 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 3325      6D5F315F 
 3325      696E7465 
 3325      72727570 
 3325      74735F31 
 3326              	.LASF19:
 3327 0be9 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 3327      5F696E74 
 3327      65727275 
 3327      7074735F 
 3327      6770696F 
 3328              	.LASF379:
 3329 0c05 61646472 		.ascii	"addr1Active\000"
 3329      31416374 
 3329      69766500 
 3330              	.LASF380:
 3331 0c11 63757242 		.ascii	"curBuf\000"
 3331      756600
 3332              	.LASF292:
 3333 0c18 75646250 		.ascii	"udbPresent\000"
 3333      72657365 
 3333      6E7400
 3334              	.LASF89:
 3335 0c23 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 3335      735F696E 
 3335      74657272 
 3335      75707473 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 115


 3335      5F647731 
 3336              	.LASF310:
 3337 0c40 64775374 		.ascii	"dwStatusChIdxPos\000"
 3337      61747573 
 3337      43684964 
 3337      78506F73 
 3337      00
 3338              	.LASF66:
 3339 0c51 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 3339      735F696E 
 3339      74657272 
 3339      75707473 
 3339      5F647730 
 3340              	.LASF124:
 3341 0c6d 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 3341      6D5F315F 
 3341      696E7465 
 3341      72727570 
 3341      74735F31 
 3342              	.LASF20:
 3343 0c88 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 3343      5F696E74 
 3343      65727275 
 3343      7074735F 
 3343      6770696F 
 3344              	.LASF75:
 3345 0ca5 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 3345      735F696E 
 3345      74657272 
 3345      75707473 
 3345      5F647730 
 3346              	.LASF32:
 3347 0cc2 73727373 		.ascii	"srss_interrupt_IRQn\000"
 3347      5F696E74 
 3347      65727275 
 3347      70745F49 
 3347      52516E00 
 3348              	.LASF281:
 3349 0cd6 63707573 		.ascii	"cpussFlashPaSize\000"
 3349      73466C61 
 3349      73685061 
 3349      53697A65 
 3349      00
 3350              	.LASF83:
 3351 0ce7 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 3351      735F696E 
 3351      74657272 
 3351      75707473 
 3351      5F647731 
 3352              	.LASF260:
 3353 0d03 666C6173 		.ascii	"flashcBase\000"
 3353      68634261 
 3353      736500
 3354              	.LASF61:
 3355 0d0e 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 3355      735F696E 
 3355      74657272 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 116


 3355      75707473 
 3355      5F647730 
 3356              	.LASF256:
 3357 0d2a 43795343 		.ascii	"CySCB_V1_Type\000"
 3357      425F5631 
 3357      5F547970 
 3357      6500
 3358              	.LASF322:
 3359 0d38 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 3359      44697631 
 3359      365F3543 
 3359      746C4F66 
 3359      66736574 
 3360              	.LASF157:
 3361 0d4d 756E636F 		.ascii	"unconnected_IRQn\000"
 3361      6E6E6563 
 3361      7465645F 
 3361      4952516E 
 3361      00
 3362              	.LASF78:
 3363 0d5e 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 3363      735F696E 
 3363      74657272 
 3363      75707473 
 3363      5F647731 
 3364              	.LASF244:
 3365 0d7a 494E5452 		.ascii	"INTR_S_MASK\000"
 3365      5F535F4D 
 3365      41534B00 
 3366              	.LASF293:
 3367 0d86 73797350 		.ascii	"sysPmSimoPresent\000"
 3367      6D53696D 
 3367      6F507265 
 3367      73656E74 
 3367      00
 3368              	.LASF230:
 3369 0d97 494E5452 		.ascii	"INTR_I2C_EC_MASKED\000"
 3369      5F493243 
 3369      5F45435F 
 3369      4D41534B 
 3369      454400
 3370              	.LASF155:
 3371 0daa 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 3371      696E7465 
 3371      72727570 
 3371      745F6C6F 
 3371      5F495251 
 3372              	.LASF45:
 3373 0dc0 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 3373      735F696E 
 3373      74657272 
 3373      75707473 
 3373      5F697063 
 3374              	.LASF95:
 3375 0ddd 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 3375      735F696E 
 3375      74657272 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 117


 3375      7570745F 
 3375      666D5F49 
 3376              	.LASF243:
 3377 0df5 494E5452 		.ascii	"INTR_S_SET\000"
 3377      5F535F53 
 3377      455400
 3378              	.LASF114:
 3379 0e00 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 3379      6D5F315F 
 3379      696E7465 
 3379      72727570 
 3379      74735F36 
 3380              	.LASF141:
 3381 0e1a 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 3381      696E7465 
 3381      72727570 
 3381      74735F39 
 3381      5F495251 
 3382              	.LASF311:
 3383 0e30 64775374 		.ascii	"dwStatusChIdxMsk\000"
 3383      61747573 
 3383      43684964 
 3383      784D736B 
 3383      00
 3384              	.LASF145:
 3385 0e41 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 3385      696E7465 
 3385      72727570 
 3385      74735F31 
 3385      335F4952 
 3386              	.LASF173:
 3387 0e58 75696E74 		.ascii	"uint8_t\000"
 3387      385F7400 
 3388              	.LASF373:
 3389 0e60 73746174 		.ascii	"status\000"
 3389      757300
 3390              	.LASF127:
 3391 0e67 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 3391      6D5F315F 
 3391      696E7465 
 3391      72727570 
 3391      74735F31 
 3392              	.LASF389:
 3393 0e82 696E7472 		.ascii	"intrSrc\000"
 3393      53726300 
 3394              	.LASF316:
 3395 0e8a 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 3395      44697643 
 3395      6D644469 
 3395      7653656C 
 3395      4D736B00 
 3396              	.LASF65:
 3397 0e9e 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 3397      735F696E 
 3397      74657272 
 3397      75707473 
 3397      5F647730 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 118


 3398              	.LASF29:
 3399 0eba 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 3399      5F696E74 
 3399      65727275 
 3399      70745F6D 
 3399      63776474 
 3400              	.LASF158:
 3401 0ed6 73686F72 		.ascii	"short int\000"
 3401      7420696E 
 3401      7400
 3402              	.LASF324:
 3403 0ee0 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 3403      50727449 
 3403      6E747243 
 3403      66674F66 
 3403      66736574 
 3404              	.LASF27:
 3405 0ef5 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 3405      6D705F69 
 3405      6E746572 
 3405      72757074 
 3405      5F495251 
 3406              	.LASF40:
 3407 0f0b 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 3407      735F696E 
 3407      74657272 
 3407      75707473 
 3407      5F697063 
 3408              	.LASF350:
 3409 0f27 43595F53 		.ascii	"CY_SCB_EZI2C_TWO_ADDRESSES\000"
 3409      43425F45 
 3409      5A493243 
 3409      5F54574F 
 3409      5F414444 
 3410              	.LASF340:
 3411 0f42 63707573 		.ascii	"cpussRam0Ctl0\000"
 3411      7352616D 
 3411      3043746C 
 3411      3000
 3412              	.LASF170:
 3413 0f50 6C6F6E67 		.ascii	"long long int\000"
 3413      206C6F6E 
 3413      6720696E 
 3413      7400
 3414              	.LASF267:
 3415 0f5e 69706342 		.ascii	"ipcBase\000"
 3415      61736500 
 3416              	.LASF308:
 3417 0f66 64774368 		.ascii	"dwChCtlPrioPos\000"
 3417      43746C50 
 3417      72696F50 
 3417      6F7300
 3418              	.LASF268:
 3419 0f75 63727970 		.ascii	"cryptoBase\000"
 3419      746F4261 
 3419      736500
 3420              	.LASF35:
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 119


 3421 0f80 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 3421      735F696E 
 3421      74657272 
 3421      75707473 
 3421      5F697063 
 3422              	.LASF406:
 3423 0f9c 47656E65 		.ascii	"Generated_Source\\PSoC6\\I2C_CapSense.c\000"
 3423      72617465 
 3423      645F536F 
 3423      75726365 
 3423      5C50536F 
 3424              	.LASF56:
 3425 0fc2 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 3425      355F696E 
 3425      74657272 
 3425      7570745F 
 3425      4952516E 
 3426              	.LASF50:
 3427 0fd7 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 3427      735F696E 
 3427      74657272 
 3427      75707473 
 3427      5F697063 
 3428              	.LASF163:
 3429 0ff4 5F5F696E 		.ascii	"__int16_t\000"
 3429      7431365F 
 3429      7400
 3430              	.LASF105:
 3431 0ffe 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 3431      6D5F305F 
 3431      696E7465 
 3431      72727570 
 3431      74735F35 
 3432              	.LASF204:
 3433 1018 55415254 		.ascii	"UART_FLOW_CTRL\000"
 3433      5F464C4F 
 3433      575F4354 
 3433      524C00
 3434              	.LASF353:
 3435 1027 43595F53 		.ascii	"CY_SCB_EZI2C_SUB_ADDR16_BITS\000"
 3435      43425F45 
 3435      5A493243 
 3435      5F535542 
 3435      5F414444 
 3436              	.LASF366:
 3437 1044 73756241 		.ascii	"subAddressSize\000"
 3437      64647265 
 3437      73735369 
 3437      7A6500
 3438              	.LASF264:
 3439 1053 6873696F 		.ascii	"hsiomBase\000"
 3439      6D426173 
 3439      6500
 3440              	.LASF367:
 3441 105d 656E6162 		.ascii	"enableWakeFromSleep\000"
 3441      6C655761 
 3441      6B654672 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 120


 3441      6F6D536C 
 3441      65657000 
 3442              	.LASF4:
 3443 1071 42757346 		.ascii	"BusFault_IRQn\000"
 3443      61756C74 
 3443      5F495251 
 3443      6E00
 3444              	.LASF407:
 3445 107f 5C5C4D61 		.ascii	"\\\\Mac\\Data\\VScode\\GIT\\Onethinx_Project_Exampl"
 3445      635C4461 
 3445      74615C56 
 3445      53636F64 
 3445      655C4749 
 3446 10ac 65735C45 		.ascii	"es\\Example_CapSense\\Onethinx_Creator.cydsn\000"
 3446      78616D70 
 3446      6C655F43 
 3446      61705365 
 3446      6E73655C 
 3447              	.LASF330:
 3448 10d7 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 3448      73436D34 
 3448      436C6F63 
 3448      6B43746C 
 3448      4F666673 
 3449              	.LASF314:
 3450 10ee 70657269 		.ascii	"periTrGrOffset\000"
 3450      54724772 
 3450      4F666673 
 3450      657400
 3451              	.LASF284:
 3452 10fd 63707573 		.ascii	"cpussNotConnectedIrq\000"
 3452      734E6F74 
 3452      436F6E6E 
 3452      65637465 
 3452      64497271 
 3453              	.LASF133:
 3454 1112 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 3454      696E7465 
 3454      72727570 
 3454      74735F31 
 3454      5F495251 
 3455              	.LASF280:
 3456 1128 63707573 		.ascii	"cpussDwChNr\000"
 3456      73447743 
 3456      684E7200 
 3457              	.LASF153:
 3458 1134 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 3458      696E7465 
 3458      72727570 
 3458      745F6869 
 3458      5F495251 
 3459              	.LASF52:
 3460 114a 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 3460      315F696E 
 3460      74657272 
 3460      7570745F 
 3460      4952516E 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 121


 3461              	.LASF119:
 3462 115f 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 3462      6D5F315F 
 3462      696E7465 
 3462      72727570 
 3462      74735F31 
 3463              	.LASF16:
 3464 117a 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 3464      5F696E74 
 3464      65727275 
 3464      7074735F 
 3464      6770696F 
 3465              	.LASF278:
 3466 1196 63707573 		.ascii	"cpussIpcNr\000"
 3466      73497063 
 3466      4E7200
 3467              	.LASF331:
 3468 11a1 63707573 		.ascii	"cpussCm4StatusOffset\000"
 3468      73436D34 
 3468      53746174 
 3468      75734F66 
 3468      66736574 
 3469              	.LASF96:
 3470 11b6 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 3470      735F696E 
 3470      74657272 
 3470      75707473 
 3470      5F636D30 
 3471              	.LASF85:
 3472 11d6 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 3472      735F696E 
 3472      74657272 
 3472      75707473 
 3472      5F647731 
 3473              	.LASF69:
 3474 11f2 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 3474      735F696E 
 3474      74657272 
 3474      75707473 
 3474      5F647730 
 3475              	.LASF63:
 3476 120e 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 3476      735F696E 
 3476      74657272 
 3476      75707473 
 3476      5F647730 
 3477              	.LASF342:
 3478 122a 63707573 		.ascii	"cpussRam2Ctl0\000"
 3478      7352616D 
 3478      3243746C 
 3478      3000
 3479              	.LASF11:
 3480 1238 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 3480      5F696E74 
 3480      65727275 
 3480      7074735F 
 3480      6770696F 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 122


 3481              	.LASF359:
 3482 1254 43595F53 		.ascii	"CY_SCB_EZI2C_STATE_RX_DATA0\000"
 3482      43425F45 
 3482      5A493243 
 3482      5F535441 
 3482      54455F52 
 3483              	.LASF184:
 3484 1270 49435052 		.ascii	"ICPR\000"
 3484      00
 3485              	.LASF72:
 3486 1275 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 3486      735F696E 
 3486      74657272 
 3486      75707473 
 3486      5F647730 
 3487              	.LASF252:
 3488 1292 494E5452 		.ascii	"INTR_RX\000"
 3488      5F525800 
 3489              	.LASF376:
 3490 129a 73756241 		.ascii	"subAddrSize\000"
 3490      64647253 
 3490      697A6500 
 3491              	.LASF377:
 3492 12a6 62617365 		.ascii	"baseAddr1\000"
 3492      41646472 
 3492      3100
 3493              	.LASF86:
 3494 12b0 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 3494      735F696E 
 3494      74657272 
 3494      75707473 
 3494      5F647731 
 3495              	.LASF106:
 3496 12cd 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 3496      6D5F305F 
 3496      696E7465 
 3496      72727570 
 3496      74735F36 
 3497              	.LASF321:
 3498 12e7 70657269 		.ascii	"periDiv16CtlOffset\000"
 3498      44697631 
 3498      3643746C 
 3498      4F666673 
 3498      657400
 3499              	.LASF116:
 3500 12fa 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 3500      6D5F315F 
 3500      696E7465 
 3500      72727570 
 3500      74735F38 
 3501              	.LASF165:
 3502 1314 73686F72 		.ascii	"short unsigned int\000"
 3502      7420756E 
 3502      7369676E 
 3502      65642069 
 3502      6E7400
 3503              	.LASF258:
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 123


 3504 1327 6C6F6E67 		.ascii	"long double\000"
 3504      20646F75 
 3504      626C6500 
 3505              	.LASF374:
 3506 1333 61646472 		.ascii	"address1\000"
 3506      65737331 
 3506      00
 3507              	.LASF229:
 3508 133c 494E5452 		.ascii	"INTR_I2C_EC_MASK\000"
 3508      5F493243 
 3508      5F45435F 
 3508      4D41534B 
 3508      00
 3509              	.LASF395:
 3510 134d 4952516E 		.ascii	"IRQn\000"
 3510      00
 3511              	.LASF313:
 3512 1352 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 3512      5472436D 
 3512      64477253 
 3512      656C4D73 
 3512      6B00
 3513              	.LASF99:
 3514 1364 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 3514      735F696E 
 3514      74657272 
 3514      75707473 
 3514      5F636D34 
 3515              	.LASF111:
 3516 1384 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 3516      6D5F315F 
 3516      696E7465 
 3516      72727570 
 3516      74735F33 
 3517              	.LASF357:
 3518 139e 43595F53 		.ascii	"CY_SCB_EZI2C_STATE_RX_OFFSET_MSB\000"
 3518      43425F45 
 3518      5A493243 
 3518      5F535441 
 3518      54455F52 
 3519              	.LASF138:
 3520 13bf 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 3520      696E7465 
 3520      72727570 
 3520      74735F36 
 3520      5F495251 
 3521              	.LASF189:
 3522 13d5 53544952 		.ascii	"STIR\000"
 3522      00
 3523              	.LASF388:
 3524 13da 63795F73 		.ascii	"cy_stc_scb_ezi2c_context_t\000"
 3524      74635F73 
 3524      63625F65 
 3524      7A693263 
 3524      5F636F6E 
 3525              	.LASF287:
 3526 13f5 73727373 		.ascii	"srssNumHfroot\000"
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 124


 3526      4E756D48 
 3526      66726F6F 
 3526      7400
 3527              	.LASF14:
 3528 1403 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 3528      5F696E74 
 3528      65727275 
 3528      7074735F 
 3528      6770696F 
 3529              	.LASF271:
 3530 141f 64775665 		.ascii	"dwVersion\000"
 3530      7273696F 
 3530      6E00
 3531              	.LASF234:
 3532 1429 494E5452 		.ascii	"INTR_SPI_EC_MASK\000"
 3532      5F535049 
 3532      5F45435F 
 3532      4D41534B 
 3532      00
 3533              	.LASF42:
 3534 143a 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 3534      735F696E 
 3534      74657272 
 3534      75707473 
 3534      5F697063 
 3535              	.LASF137:
 3536 1456 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 3536      696E7465 
 3536      72727570 
 3536      74735F35 
 3536      5F495251 
 3537              	.LASF190:
 3538 146c 73697A65 		.ascii	"sizetype\000"
 3538      74797065 
 3538      00
 3539              	.LASF208:
 3540 1475 4932435F 		.ascii	"I2C_S_CMD\000"
 3540      535F434D 
 3540      4400
 3541              	.LASF338:
 3542 147f 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 3542      73436D34 
 3542      4E6D6943 
 3542      746C4F66 
 3542      66736574 
 3543              	.LASF179:
 3544 1494 52455345 		.ascii	"RESERVED0\000"
 3544      52564544 
 3544      3000
 3545              	.LASF320:
 3546 149e 70657269 		.ascii	"periDiv8CtlOffset\000"
 3546      44697638 
 3546      43746C4F 
 3546      66667365 
 3546      7400
 3547              	.LASF183:
 3548 14b0 52455345 		.ascii	"RESERVED2\000"
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 125


 3548      52564544 
 3548      3200
 3549              	.LASF185:
 3550 14ba 52455345 		.ascii	"RESERVED3\000"
 3550      52564544 
 3550      3300
 3551              	.LASF187:
 3552 14c4 52455345 		.ascii	"RESERVED4\000"
 3552      52564544 
 3552      3400
 3553              	.LASF188:
 3554 14ce 52455345 		.ascii	"RESERVED5\000"
 3554      52564544 
 3554      3500
 3555              	.LASF217:
 3556 14d8 52455345 		.ascii	"RESERVED6\000"
 3556      52564544 
 3556      3600
 3557              	.LASF22:
 3558 14e2 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 3558      5F696E74 
 3558      65727275 
 3558      7074735F 
 3558      6770696F 
 3559              	.LASF222:
 3560 14ff 52455345 		.ascii	"RESERVED8\000"
 3560      52564544 
 3560      3800
 3561              	.LASF34:
 3562 1509 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 3562      735F696E 
 3562      74657272 
 3562      7570745F 
 3562      4952516E 
 3563              	.LASF363:
 3564 151e 6E756D62 		.ascii	"numberOfAddresses\000"
 3564      65724F66 
 3564      41646472 
 3564      65737365 
 3564      7300
 3565              	.LASF167:
 3566 1530 6C6F6E67 		.ascii	"long int\000"
 3566      20696E74 
 3566      00
 3567              	.LASF91:
 3568 1539 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 3568      735F696E 
 3568      74657272 
 3568      75707473 
 3568      5F647731 
 3569              	.LASF269:
 3570 1556 63707573 		.ascii	"cpussVersion\000"
 3570      73566572 
 3570      73696F6E 
 3570      00
 3571              	.LASF206:
 3572 1563 4932435F 		.ascii	"I2C_STATUS\000"
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 126


 3572      53544154 
 3572      555300
 3573              	.LASF273:
 3574 156e 6770696F 		.ascii	"gpioVersion\000"
 3574      56657273 
 3574      696F6E00 
 3575              	.LASF1:
 3576 157a 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 3576      61736B61 
 3576      626C6549 
 3576      6E745F49 
 3576      52516E00 
 3577              	.LASF375:
 3578 158e 61646472 		.ascii	"address2\000"
 3578      65737332 
 3578      00
 3579              	.LASF250:
 3580 1597 494E5452 		.ascii	"INTR_TX_MASKED\000"
 3580      5F54585F 
 3580      4D41534B 
 3580      454400
 3581              	.LASF272:
 3582 15a6 666C6173 		.ascii	"flashcVersion\000"
 3582      68635665 
 3582      7273696F 
 3582      6E00
 3583              	.LASF294:
 3584 15b4 70726F74 		.ascii	"protBusMasterMask\000"
 3584      4275734D 
 3584      61737465 
 3584      724D6173 
 3584      6B00
 3585              	.LASF263:
 3586 15c6 70726F74 		.ascii	"protBase\000"
 3586      42617365 
 3586      00
 3587              	.LASF57:
 3588 15cf 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 3588      365F696E 
 3588      74657272 
 3588      7570745F 
 3588      4952516E 
 3589              	.LASF47:
 3590 15e4 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 3590      735F696E 
 3590      74657272 
 3590      75707473 
 3590      5F697063 
 3591              	.LASF24:
 3592 1601 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 3592      5F696E74 
 3592      65727275 
 3592      7074735F 
 3592      6770696F 
 3593              	.LASF41:
 3594 161e 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 3594      735F696E 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 127


 3594      74657272 
 3594      75707473 
 3594      5F697063 
 3595              	.LASF3:
 3596 163a 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 3596      72794D61 
 3596      6E616765 
 3596      6D656E74 
 3596      5F495251 
 3597              	.LASF247:
 3598 1650 494E5452 		.ascii	"INTR_TX\000"
 3598      5F545800 
 3599              	.LASF203:
 3600 1658 55415254 		.ascii	"UART_RX_STATUS\000"
 3600      5F52585F 
 3600      53544154 
 3600      555300
 3601              	.LASF88:
 3602 1667 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 3602      735F696E 
 3602      74657272 
 3602      75707473 
 3602      5F647731 
 3603              	.LASF18:
 3604 1684 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 3604      5F696E74 
 3604      65727275 
 3604      7074735F 
 3604      6770696F 
 3605              	.LASF333:
 3606 16a0 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 3606      73436D34 
 3606      50777243 
 3606      746C4F66 
 3606      66736574 
 3607              	.LASF152:
 3608 16b5 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 3608      5F696E74 
 3608      65727275 
 3608      70745F49 
 3608      52516E00 
 3609              	.LASF53:
 3610 16c9 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 3610      325F696E 
 3610      74657272 
 3610      7570745F 
 3610      4952516E 
 3611              	.LASF191:
 3612 16de 4E564943 		.ascii	"NVIC_Type\000"
 3612      5F547970 
 3612      6500
 3613              	.LASF211:
 3614 16e8 54585F46 		.ascii	"TX_FIFO_CTRL\000"
 3614      49464F5F 
 3614      4354524C 
 3614      00
 3615              	.LASF13:
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 128


 3616 16f5 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 3616      5F696E74 
 3616      65727275 
 3616      7074735F 
 3616      6770696F 
 3617              	.LASF235:
 3618 1711 494E5452 		.ascii	"INTR_SPI_EC_MASKED\000"
 3618      5F535049 
 3618      5F45435F 
 3618      4D41534B 
 3618      454400
 3619              	.LASF74:
 3620 1724 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 3620      735F696E 
 3620      74657272 
 3620      75707473 
 3620      5F647730 
 3621              	.LASF197:
 3622 1741 5350495F 		.ascii	"SPI_CTRL\000"
 3622      4354524C 
 3622      00
 3623              	.LASF82:
 3624 174a 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 3624      735F696E 
 3624      74657272 
 3624      75707473 
 3624      5F647731 
 3625              	.LASF130:
 3626 1766 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 3626      6D5F315F 
 3626      696E7465 
 3626      72727570 
 3626      74735F32 
 3627              	.LASF214:
 3628 1781 52585F43 		.ascii	"RX_CTRL\000"
 3628      54524C00 
 3629              	.LASF60:
 3630 1789 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 3630      735F696E 
 3630      74657272 
 3630      75707473 
 3630      5F647730 
 3631              	.LASF335:
 3632 17a5 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 3632      73547269 
 3632      6D526F6D 
 3632      43746C4F 
 3632      66667365 
 3633              	.LASF390:
 3634 17bb 696E7472 		.ascii	"intrPriority\000"
 3634      5072696F 
 3634      72697479 
 3634      00
 3635              	.LASF144:
 3636 17c8 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 3636      696E7465 
 3636      72727570 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 129


 3636      74735F31 
 3636      325F4952 
 3637              	.LASF9:
 3638 17df 53797354 		.ascii	"SysTick_IRQn\000"
 3638      69636B5F 
 3638      4952516E 
 3638      00
 3639              	.LASF288:
 3640 17ec 70657269 		.ascii	"periClockNr\000"
 3640      436C6F63 
 3640      6B4E7200 
 3641              	.LASF371:
 3642 17f8 63795F73 		.ascii	"cy_stc_scb_ezi2c_context\000"
 3642      74635F73 
 3642      63625F65 
 3642      7A693263 
 3642      5F636F6E 
 3643              	.LASF205:
 3644 1811 4932435F 		.ascii	"I2C_CTRL\000"
 3644      4354524C 
 3644      00
 3645              	.LASF274:
 3646 181a 6873696F 		.ascii	"hsiomVersion\000"
 3646      6D566572 
 3646      73696F6E 
 3646      00
 3647              	.LASF77:
 3648 1827 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 3648      735F696E 
 3648      74657272 
 3648      75707473 
 3648      5F647731 
 3649              	.LASF343:
 3650 1843 69706353 		.ascii	"ipcStructSize\000"
 3650      74727563 
 3650      7453697A 
 3650      6500
 3651              	.LASF169:
 3652 1851 6C6F6E67 		.ascii	"long unsigned int\000"
 3652      20756E73 
 3652      69676E65 
 3652      6420696E 
 3652      7400
 3653              	.LASF360:
 3654 1863 43595F53 		.ascii	"CY_SCB_EZI2C_STATE_RX_DATA1\000"
 3654      43425F45 
 3654      5A493243 
 3654      5F535441 
 3654      54455F52 
 3655              	.LASF103:
 3656 187f 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 3656      6D5F305F 
 3656      696E7465 
 3656      72727570 
 3656      74735F33 
 3657              	.LASF237:
 3658 1899 494E5452 		.ascii	"INTR_M\000"
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 130


 3658      5F4D00
 3659              	.LASF339:
 3660 18a0 63707573 		.ascii	"cpussRomCtl\000"
 3660      73526F6D 
 3660      43746C00 
 3661              	.LASF64:
 3662 18ac 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 3662      735F696E 
 3662      74657272 
 3662      75707473 
 3662      5F647730 
 3663              	.LASF242:
 3664 18c8 494E5452 		.ascii	"INTR_S\000"
 3664      5F5300
 3665              	.LASF176:
 3666 18cf 696E7433 		.ascii	"int32_t\000"
 3666      325F7400 
 3667              	.LASF345:
 3668 18d7 63795F73 		.ascii	"cy_stc_device_t\000"
 3668      74635F64 
 3668      65766963 
 3668      655F7400 
 3669              	.LASF239:
 3670 18e7 494E5452 		.ascii	"INTR_M_MASK\000"
 3670      5F4D5F4D 
 3670      41534B00 
 3671              	.LASF398:
 3672 18f3 4932435F 		.ascii	"I2C_CapSense_initVar\000"
 3672      43617053 
 3672      656E7365 
 3672      5F696E69 
 3672      74566172 
 3673              	.LASF113:
 3674 1908 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 3674      6D5F315F 
 3674      696E7465 
 3674      72727570 
 3674      74735F35 
 3675              	.LASF140:
 3676 1922 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 3676      696E7465 
 3676      72727570 
 3676      74735F38 
 3676      5F495251 
 3677              	.LASF262:
 3678 1938 75646242 		.ascii	"udbBase\000"
 3678      61736500 
 3679              	.LASF332:
 3680 1940 63707573 		.ascii	"cpussCm0StatusOffset\000"
 3680      73436D30 
 3680      53746174 
 3680      75734F66 
 3680      66736574 
 3681              	.LASF198:
 3682 1955 5350495F 		.ascii	"SPI_STATUS\000"
 3682      53544154 
 3682      555300
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 131


 3683              	.LASF126:
 3684 1960 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 3684      6D5F315F 
 3684      696E7465 
 3684      72727570 
 3684      74735F31 
 3685              	.LASF7:
 3686 197b 44656275 		.ascii	"DebugMonitor_IRQn\000"
 3686      674D6F6E 
 3686      69746F72 
 3686      5F495251 
 3686      6E00
 3687              	.LASF5:
 3688 198d 55736167 		.ascii	"UsageFault_IRQn\000"
 3688      65466175 
 3688      6C745F49 
 3688      52516E00 
 3689              	.LASF108:
 3690 199d 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 3690      6D5F315F 
 3690      696E7465 
 3690      72727570 
 3690      74735F30 
 3691              	.LASF135:
 3692 19b7 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 3692      696E7465 
 3692      72727570 
 3692      74735F33 
 3692      5F495251 
 3693              	.LASF162:
 3694 19cd 756E7369 		.ascii	"unsigned char\000"
 3694      676E6564 
 3694      20636861 
 3694      7200
 3695              	.LASF168:
 3696 19db 5F5F7569 		.ascii	"__uint32_t\000"
 3696      6E743332 
 3696      5F7400
 3697              	.LASF344:
 3698 19e6 6970634C 		.ascii	"ipcLockStatusOffset\000"
 3698      6F636B53 
 3698      74617475 
 3698      734F6666 
 3698      73657400 
 3699              	.LASF121:
 3700 19fa 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 3700      6D5F315F 
 3700      696E7465 
 3700      72727570 
 3700      74735F31 
 3701              	.LASF39:
 3702 1a15 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 3702      735F696E 
 3702      74657272 
 3702      75707473 
 3702      5F697063 
 3703              	.LASF325:
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 132


 3704 1a31 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 3704      50727443 
 3704      66674F66 
 3704      66736574 
 3704      00
 3705              	.LASF44:
 3706 1a42 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 3706      735F696E 
 3706      74657272 
 3706      75707473 
 3706      5F697063 
 3707              	.LASF104:
 3708 1a5e 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 3708      6D5F305F 
 3708      696E7465 
 3708      72727570 
 3708      74735F34 
 3709              	.LASF226:
 3710 1a78 52455345 		.ascii	"RESERVED10\000"
 3710      52564544 
 3710      313000
 3711              	.LASF228:
 3712 1a83 52455345 		.ascii	"RESERVED11\000"
 3712      52564544 
 3712      313100
 3713              	.LASF231:
 3714 1a8e 52455345 		.ascii	"RESERVED12\000"
 3714      52564544 
 3714      313200
 3715              	.LASF233:
 3716 1a99 52455345 		.ascii	"RESERVED13\000"
 3716      52564544 
 3716      313300
 3717              	.LASF236:
 3718 1aa4 52455345 		.ascii	"RESERVED14\000"
 3718      52564544 
 3718      313400
 3719              	.LASF241:
 3720 1aaf 52455345 		.ascii	"RESERVED15\000"
 3720      52564544 
 3720      313500
 3721              	.LASF246:
 3722 1aba 52455345 		.ascii	"RESERVED16\000"
 3722      52564544 
 3722      313600
 3723              	.LASF251:
 3724 1ac5 52455345 		.ascii	"RESERVED17\000"
 3724      52564544 
 3724      313700
 3725              	.LASF216:
 3726 1ad0 52585F46 		.ascii	"RX_FIFO_STATUS\000"
 3726      49464F5F 
 3726      53544154 
 3726      555300
 3727              	.LASF306:
 3728 1adf 64774368 		.ascii	"dwChOffset\000"
 3728      4F666673 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 133


 3728      657400
 3729              	.LASF180:
 3730 1aea 49434552 		.ascii	"ICER\000"
 3730      00
 3731              	.LASF372:
 3732 1aef 73746174 		.ascii	"state\000"
 3732      6500
 3733              	.LASF186:
 3734 1af5 49414252 		.ascii	"IABR\000"
 3734      00
 3735              	.LASF213:
 3736 1afa 54585F46 		.ascii	"TX_FIFO_WR\000"
 3736      49464F5F 
 3736      575200
 3737              	.LASF378:
 3738 1b05 62617365 		.ascii	"baseAddr2\000"
 3738      41646472 
 3738      3200
 3739              	.LASF26:
 3740 1b0f 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 3740      5F696E74 
 3740      65727275 
 3740      70745F76 
 3740      64645F49 
 3741              	.LASF161:
 3742 1b27 5F5F7569 		.ascii	"__uint8_t\000"
 3742      6E74385F 
 3742      7400
 3743              	.LASF49:
 3744 1b31 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 3744      735F696E 
 3744      74657272 
 3744      75707473 
 3744      5F697063 
 3745              	.LASF402:
 3746 1b4e 43795F53 		.ascii	"Cy_SCB_EZI2C_Interrupt\000"
 3746      43425F45 
 3746      5A493243 
 3746      5F496E74 
 3746      65727275 
 3747              	.LASF369:
 3748 1b65 63795F73 		.ascii	"cy_stc_scb_ezi2c_config_t\000"
 3748      74635F73 
 3748      63625F65 
 3748      7A693263 
 3748      5F636F6E 
 3749              	.LASF0:
 3750 1b7f 52657365 		.ascii	"Reset_IRQn\000"
 3750      745F4952 
 3750      516E00
 3751              	.LASF296:
 3752 1b8a 666C6173 		.ascii	"flashRwwRequired\000"
 3752      68527777 
 3752      52657175 
 3752      69726564 
 3752      00
 3753              	.LASF210:
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 134


 3754 1b9b 54585F43 		.ascii	"TX_CTRL\000"
 3754      54524C00 
 3755              	.LASF364:
 3756 1ba3 736C6176 		.ascii	"slaveAddress1\000"
 3756      65416464 
 3756      72657373 
 3756      3100
 3757              	.LASF365:
 3758 1bb1 736C6176 		.ascii	"slaveAddress2\000"
 3758      65416464 
 3758      72657373 
 3758      3200
 3759              	.LASF291:
 3760 1bbf 65704D6F 		.ascii	"epMonitorNr\000"
 3760      6E69746F 
 3760      724E7200 
 3761              	.LASF68:
 3762 1bcb 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 3762      735F696E 
 3762      74657272 
 3762      75707473 
 3762      5F647730 
 3763              	.LASF2:
 3764 1be7 48617264 		.ascii	"HardFault_IRQn\000"
 3764      4661756C 
 3764      745F4952 
 3764      516E00
 3765              	.LASF159:
 3766 1bf6 7369676E 		.ascii	"signed char\000"
 3766      65642063 
 3766      68617200 
 3767              	.LASF148:
 3768 1c02 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 3768      5F696E74 
 3768      65727275 
 3768      70745F73 
 3768      61725F49 
 3769              	.LASF132:
 3770 1c1a 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 3770      696E7465 
 3770      72727570 
 3770      74735F30 
 3770      5F495251 
 3771              	.LASF200:
 3772 1c30 55415254 		.ascii	"UART_CTRL\000"
 3772      5F435452 
 3772      4C00
 3773              	.LASF279:
 3774 1c3a 63707573 		.ascii	"cpussIpcIrqNr\000"
 3774      73497063 
 3774      4972714E 
 3774      7200
 3775              	.LASF254:
 3776 1c48 494E5452 		.ascii	"INTR_RX_MASK\000"
 3776      5F52585F 
 3776      4D41534B 
 3776      00
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 135


 3777              	.LASF309:
 3778 1c55 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 3778      43746C50 
 3778      7265656D 
 3778      70746162 
 3778      6C65506F 
 3779              	.LASF403:
 3780 1c6b 43795F53 		.ascii	"Cy_SCB_EZI2C_Init\000"
 3780      43425F45 
 3780      5A493243 
 3780      5F496E69 
 3780      7400
 3781              	.LASF194:
 3782 1c7d 434D445F 		.ascii	"CMD_RESP_CTRL\000"
 3782      52455350 
 3782      5F435452 
 3782      4C00
 3783              	.LASF15:
 3784 1c8b 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 3784      5F696E74 
 3784      65727275 
 3784      7074735F 
 3784      6770696F 
 3785              	.LASF387:
 3786 1ca7 62756632 		.ascii	"buf2rwBondary\000"
 3786      7277426F 
 3786      6E646172 
 3786      7900
 3787              	.LASF356:
 3788 1cb5 43595F53 		.ascii	"CY_SCB_EZI2C_STATE_ADDR\000"
 3788      43425F45 
 3788      5A493243 
 3788      5F535441 
 3788      54455F41 
 3789              	.LASF182:
 3790 1ccd 49535052 		.ascii	"ISPR\000"
 3790      00
 3791              	.LASF276:
 3792 1cd2 70657269 		.ascii	"periVersion\000"
 3792      56657273 
 3792      696F6E00 
 3793              	.LASF93:
 3794 1cde 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 3794      735F696E 
 3794      74657272 
 3794      75707473 
 3794      5F666175 
 3795              	.LASF383:
 3796 1cfc 62756631 		.ascii	"buf1Size\000"
 3796      53697A65 
 3796      00
 3797              	.LASF348:
 3798 1d05 646F7562 		.ascii	"double\000"
 3798      6C6500
 3799              	.LASF266:
 3800 1d0c 70617373 		.ascii	"passBase\000"
 3800      42617365 
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 136


 3800      00
 3801              	.LASF303:
 3802 1d15 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 3802      6843746C 
 3802      4D61696E 
 3802      57733246 
 3802      72657100 
 3803              	.LASF10:
 3804 1d29 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 3804      5F696E74 
 3804      65727275 
 3804      7074735F 
 3804      6770696F 
 3805              	.LASF253:
 3806 1d45 494E5452 		.ascii	"INTR_RX_SET\000"
 3806      5F52585F 
 3806      53455400 
 3807              	.LASF199:
 3808 1d51 52455345 		.ascii	"RESERVED1\000"
 3808      52564544 
 3808      3100
 3809              	.LASF71:
 3810 1d5b 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 3810      735F696E 
 3810      74657272 
 3810      75707473 
 3810      5F647730 
 3811              	.LASF193:
 3812 1d78 53544154 		.ascii	"STATUS\000"
 3812      555300
 3813              	.LASF305:
 3814 1d7f 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 3814      6843746C 
 3814      4D61696E 
 3814      57733446 
 3814      72657100 
 3815              	.LASF79:
 3816 1d93 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 3816      735F696E 
 3816      74657272 
 3816      75707473 
 3816      5F647731 
 3817              	.LASF118:
 3818 1daf 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 3818      6D5F315F 
 3818      696E7465 
 3818      72727570 
 3818      74735F31 
 3819              	.LASF219:
 3820 1dca 52455345 		.ascii	"RESERVED7\000"
 3820      52564544 
 3820      3700
 3821              	.LASF224:
 3822 1dd4 52455345 		.ascii	"RESERVED9\000"
 3822      52564544 
 3822      3900
 3823              	.LASF400:
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 137


 3824 1dde 4932435F 		.ascii	"I2C_CapSense_context\000"
 3824      43617053 
 3824      656E7365 
 3824      5F636F6E 
 3824      74657874 
 3825              	.LASF220:
 3826 1df3 52585F46 		.ascii	"RX_FIFO_RD\000"
 3826      49464F5F 
 3826      524400
 3827              	.LASF94:
 3828 1dfe 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 3828      735F696E 
 3828      74657272 
 3828      7570745F 
 3828      63727970 
 3829              	.LASF100:
 3830 1e1a 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 3830      6D5F305F 
 3830      696E7465 
 3830      72727570 
 3830      74735F30 
 3831              	.LASF275:
 3832 1e34 69706356 		.ascii	"ipcVersion\000"
 3832      65727369 
 3832      6F6E00
 3833              	.LASF38:
 3834 1e3f 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 3834      735F696E 
 3834      74657272 
 3834      75707473 
 3834      5F697063 
 3835              	.LASF255:
 3836 1e5b 494E5452 		.ascii	"INTR_RX_MASKED\000"
 3836      5F52585F 
 3836      4D41534B 
 3836      454400
 3837              	.LASF312:
 3838 1e6a 70657269 		.ascii	"periTrCmdOffset\000"
 3838      5472436D 
 3838      644F6666 
 3838      73657400 
 3839              	.LASF58:
 3840 1e7a 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 3840      375F696E 
 3840      74657272 
 3840      7570745F 
 3840      4952516E 
 3841              	.LASF192:
 3842 1e8f 4354524C 		.ascii	"CTRL\000"
 3842      00
 3843              	.LASF98:
 3844 1e94 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 3844      735F696E 
 3844      74657272 
 3844      75707473 
 3844      5F636D34 
 3845              	.LASF110:
ARM GAS  C:\Users\Rolf\AppData\Local\Temp\cchK4Yuu.s 			page 138


 3846 1eb4 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 3846      6D5F315F 
 3846      696E7465 
 3846      72727570 
 3846      74735F32 
 3847              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
