/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Samsung EXYNOS CAMERA PostProcessing DOF driver
 *
 * Copyright (C) 2024 Samsung Electronics Co., Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef CAMERAPP_SFR_DOF_V13_0_0_H
#define CAMERAPP_SFR_DOF_V13_0_0_H

/* INTERRUPT_TYPE INT_LEVEL(1) */

#define DOF_TRY_COUNT (20000)
#define DOF_SW_RESET_COUNT (10000)
/* DOF 13.0 */
#define IP_VERSION 0x13000000

enum is_sci_2025ap_reg_name {
	REGIONBASEADDR_0,
	REGIONTOPADDR_0,
	REGIONBASEADDR_1,
	REGIONTOPADDR_1,
	REGIONBASEADDR_2,
	REGIONTOPADDR_2,
	REGIONBASEADDR_3,
	REGIONTOPADDR_3,
	REGIONBASEADDR_4,
	REGIONTOPADDR_4,
	REGIONBASEADDR_5,
	REGIONTOPADDR_5,
	REGIONBASEADDR_6,
	REGIONTOPADDR_6,
	SCI_2025AP_REG_CNT,
};

static const struct is_reg sci_2025ap_regs[SCI_2025AP_REG_CNT] = {
	{ 0x0800, "REGIONBASEADDR_0" }, { 0x0804, "REGIONTOPADDR_0" },
	{ 0x0808, "REGIONBASEADDR_1" }, { 0x080c, "REGIONTOPADDR_1" },
	{ 0x0810, "REGIONBASEADDR_2" }, { 0x0814, "REGIONTOPADDR_2" },
	{ 0x0818, "REGIONBASEADDR_3" }, { 0x081c, "REGIONTOPADDR_3" },
	{ 0x0820, "REGIONBASEADDR_4" }, { 0x0824, "REGIONTOPADDR_4" },
	{ 0x0828, "REGIONBASEADDR_5" }, { 0x082c, "REGIONTOPADDR_5" },
	{ 0x0830, "REGIONBASEADDR_6" }, { 0x0834, "REGIONTOPADDR_6" },
};

enum is_sysreg_dof_reg_name {
	DOF_USER_DOF_AXCACHE,
	SYSREG_DOF_REG_CNT,
};

static const struct is_reg sysreg_dof_regs[SYSREG_DOF_REG_CNT] = {
	{ 0x045c, "DOF_USER_DOF_AXCACHE" },
};

enum is_sysreg_dof_field_name {
	ARCACHE_DOF_M0_OVERRIDE_EN,
	AWCACHE_DOF_M0_OVERRIDE_EN,
	ARCACHE_DOF_M1_OVERRIDE_EN,
	AWCACHE_DOF_M1_OVERRIDE_EN,
	ARCACHE_DOF_M0,
	AWCACHE_DOF_M0,
	ARCACHE_DOF_M1,
	AWCACHE_DOF_M1,
	SYSREG_DOF_REG_FIELD_CNT,
};

static const struct is_field sysreg_dof_fields[SYSREG_DOF_REG_FIELD_CNT] = {
	/* 1. register name 2. bit start 3. bit width 4. access type 5. reset */
	{ "ARCACHE_DOF_M0_OVERRIDE_EN", 0, 1, RW, 0x1 },
	{ "AWCACHE_DOF_M0_OVERRIDE_EN", 1, 1, RW, 0x1 },
	{ "ARCACHE_DOF_M1_OVERRIDE_EN", 2, 1, RW, 0x1 },
	{ "AWCACHE_DOF_M1_OVERRIDE_EN", 3, 1, RW, 0x1 },
	{ "ARCACHE_DOF_M0", 8, 4, RW, 0x2 },
	{ "AWCACHE_DOF_M0", 12, 4, RW, 0x2 },
	{ "ARCACHE_DOF_M1", 16, 4, RW, 0x2 },
	{ "AWCACHE_DOF_M1", 20, 4, RW, 0x0 },
};

enum is_llcaid_d_dof_reg_name {
	MASTERID_CFG0_STREAMID_CFG0_STREAM_ENABLE,
	MASTERID_CFG0_STREAMID_CFG0_STREAM_RD_CTRL,
	MASTERID_CFG0_STREAMID_CFG0_STREAM_WR_CTRL,
	LLCAID_D_DOF_REG_CNT,
};

static const struct is_reg llcaid_d_dof_regs[LLCAID_D_DOF_REG_CNT] = {
	{ 0x0420, "MASTERID_CFG0_STREAMID_CFG0_STREAM_ENABLE" },
	{ 0x0424, "MASTERID_CFG0_STREAMID_CFG0_STREAM_RD_CTRL" },
	{ 0x0428, "MASTERID_CFG0_STREAMID_CFG0_STREAM_WR_CTRL" },
};

enum llcaid_d_dof_field_name {
	ENABLE,
	TARGET_STREAMID_MASK,
	TARGET_STREAMID_VAL,
	RD_HINT_OVERRIDE_MODE,
	RD_STARIC_HINT_VAL,
	RD_LLC_ID,
	WR_HINT_OVERRIDE_MODE,
	WR_STARIC_HINT_VAL,
	WR_LLC_ID,
	LLCAID_D_DOF_REG_FIELD_CNT,
};

static const struct is_field llcaid_d_dof_fields[LLCAID_D_DOF_REG_FIELD_CNT] = {
	/* 1. register name 2. bit start 3. bit width 4. access type 5. reset */
	{ "ENABLE", 0, 1, RW, 0x0 },
	{ "TARGET_STREAMID_MASK", 8, 7, RW, 0x0 },
	{ "TARGET_STREAMID_VAL", 16, 7, RW, 0x0 },
	{ "RD_HINT_OVERRIDE_MODE", 0, 2, RW, 0x1 },
	{ "RD_STARIC_HINT_VAL", 4, 3, RW, 0x0 },
	{ "RD_LLC_ID", 24, 6, RW, 0x3f },
	{ "WR_HINT_OVERRIDE_MODE", 0, 2, RW, 0x1 },
	{ "WR_STARIC_HINT_VAL", 4, 3, RW, 0x0 },
	{ "WR_LLC_ID", 24, 6, RW, 0x3f },
};

enum dof_interrupt_map {
	INTR0_DOF_FRAME_START_INT = 0,
	INTR0_DOF_FRAME_END_INT = 1,
	INTR0_DOF_CMDQ_HOLD_INT = 2,
	INTR0_DOF_SETTING_DONE_INT = 3,
	INTR0_DOF_C_LOADER_END_INT = 4,
	INTR0_DOF_COREX_END_INT_0 = 5,
	INTR0_DOF_COREX_END_INT_1 = 6,
	INTR0_DOF_ROW_COL_INT = 7,
	INTR0_DOF_FREEZE_ON_ROW_COL_INT = 8,
	INTR0_DOF_TRANS_STOP_DONE_INT = 9,
	INTR0_DOF_CMDQ_ERROR_INT = 10,
	INTR0_DOF_C_LOADER_ERROR_INT = 11,
	INTR0_DOF_COREX_ERROR_INT = 12,
	INTR0_DOF_CINFIFO_0_ERROR_INT = 13,
	INTR0_DOF_CINFIFO_1_ERROR_INT = 14,
	INTR0_DOF_CINFIFO_2_ERROR_INT = 15,
	INTR0_DOF_CINFIFO_3_ERROR_INT = 16,
	INTR0_DOF_CINFIFO_4_ERROR_INT = 17,
	INTR0_DOF_CINFIFO_5_ERROR_INT = 18,
	INTR0_DOF_CINFIFO_6_ERROR_INT = 19,
	INTR0_DOF_CINFIFO_7_ERROR_INT = 20,
	INTR0_DOF_COUTFIFO_0_ERROR_INT = 21,
	INTR0_DOF_COUTFIFO_1_ERROR_INT = 22,
	INTR0_DOF_COUTFIFO_2_ERROR_INT = 23,
	INTR0_DOF_COUTFIFO_3_ERROR_INT = 24,
	INTR0_DOF_COUTFIFO_4_ERROR_INT = 25,
	INTR0_DOF_COUTFIFO_5_ERROR_INT = 26,
	INTR0_DOF_COUTFIFO_6_ERROR_INT = 27,
	INTR0_DOF_COUTFIFO_7_ERROR_INT = 28,
	INTR0_DOF_VOTF_GLOBAL_ERROR_INT = 29,
	INTR0_DOF_VOTF_LOST_CONNECTION_INT = 30,
	INTR0_DOF_OTF_SEQ_ID_ERROR_INT = 31,
	INTR0_DOF_MAX = 32,
};

enum dof_interrupt_group_map {
	INTR_GRP_DOF_FRAME_START_INT = 0,
	INTR_GRP_DOF_FRAME_END_INT = 1,
	INTR_GRP_DOF_ERROR_CRPT_INT = 2,
	INTR_GRP_DOF_CMDQ_HOLD_INT = 3,
	INTR_GRP_DOF_SETTING_DONE_INT = 4,
	INTR_GRP_DOF_DEBUG_INT = 5,
	INTR_GRP_DOF_ENABLE_ALL_INT = 7,
	INTR_GRP_DOF_MAX,
};

#define DOF_INT_EN_MASK                                                                            \
	((0) | (1 << INTR0_DOF_FRAME_START_INT) | (1 << INTR0_DOF_FRAME_END_INT) |                 \
		(1 << INTR0_DOF_CMDQ_HOLD_INT) | (1 << INTR0_DOF_SETTING_DONE_INT) |               \
		(1 << INTR0_DOF_C_LOADER_END_INT) | (1 << INTR0_DOF_COREX_END_INT_0) |             \
		(1 << INTR0_DOF_COREX_END_INT_1) | (1 << INTR0_DOF_ROW_COL_INT) |                  \
		(1 << INTR0_DOF_FREEZE_ON_ROW_COL_INT) | (1 << INTR0_DOF_TRANS_STOP_DONE_INT) |    \
		(1 << INTR0_DOF_CMDQ_ERROR_INT) | (1 << INTR0_DOF_C_LOADER_ERROR_INT) |            \
		(1 << INTR0_DOF_COREX_ERROR_INT) | (1 << INTR0_DOF_CINFIFO_0_ERROR_INT) |          \
		(1 << INTR0_DOF_CINFIFO_1_ERROR_INT) | (1 << INTR0_DOF_CINFIFO_2_ERROR_INT) |      \
		(1 << INTR0_DOF_CINFIFO_3_ERROR_INT) | (1 << INTR0_DOF_CINFIFO_4_ERROR_INT) |      \
		(1 << INTR0_DOF_CINFIFO_5_ERROR_INT) | (1 << INTR0_DOF_CINFIFO_6_ERROR_INT) |      \
		(1 << INTR0_DOF_CINFIFO_7_ERROR_INT) | (1 << INTR0_DOF_COUTFIFO_0_ERROR_INT) |     \
		(1 << INTR0_DOF_COUTFIFO_1_ERROR_INT) | (1 << INTR0_DOF_COUTFIFO_2_ERROR_INT) |    \
		(1 << INTR0_DOF_COUTFIFO_3_ERROR_INT) | (1 << INTR0_DOF_COUTFIFO_4_ERROR_INT) |    \
		(1 << INTR0_DOF_COUTFIFO_5_ERROR_INT) | (1 << INTR0_DOF_COUTFIFO_6_ERROR_INT) |    \
		(1 << INTR0_DOF_COUTFIFO_7_ERROR_INT) | (1 << INTR0_DOF_VOTF_GLOBAL_ERROR_INT) |   \
		(1 << INTR0_DOF_VOTF_LOST_CONNECTION_INT) | (1 << INTR0_DOF_OTF_SEQ_ID_ERROR_INT))

#define DOF_INT_ERR_MASK                                                                           \
	((0) | (1 << INTR0_DOF_CMDQ_ERROR_INT) | (1 << INTR0_DOF_C_LOADER_ERROR_INT) |             \
		(1 << INTR0_DOF_COREX_ERROR_INT) | (1 << INTR0_DOF_CINFIFO_0_ERROR_INT) |          \
		(1 << INTR0_DOF_CINFIFO_1_ERROR_INT) | (1 << INTR0_DOF_CINFIFO_2_ERROR_INT) |      \
		(1 << INTR0_DOF_CINFIFO_3_ERROR_INT) | (1 << INTR0_DOF_CINFIFO_4_ERROR_INT) |      \
		(1 << INTR0_DOF_CINFIFO_5_ERROR_INT) | (1 << INTR0_DOF_CINFIFO_6_ERROR_INT) |      \
		(1 << INTR0_DOF_CINFIFO_7_ERROR_INT) | (1 << INTR0_DOF_COUTFIFO_0_ERROR_INT) |     \
		(1 << INTR0_DOF_COUTFIFO_1_ERROR_INT) | (1 << INTR0_DOF_COUTFIFO_2_ERROR_INT) |    \
		(1 << INTR0_DOF_COUTFIFO_3_ERROR_INT) | (1 << INTR0_DOF_COUTFIFO_4_ERROR_INT) |    \
		(1 << INTR0_DOF_COUTFIFO_5_ERROR_INT) | (1 << INTR0_DOF_COUTFIFO_6_ERROR_INT) |    \
		(1 << INTR0_DOF_COUTFIFO_7_ERROR_INT) | (1 << INTR0_DOF_VOTF_GLOBAL_ERROR_INT) |   \
		(1 << INTR0_DOF_VOTF_LOST_CONNECTION_INT) | (1 << INTR0_DOF_OTF_SEQ_ID_ERROR_INT))

#define DOF_INT_GRP_EN_MASK                                                                        \
	((0) | (1 << INTR_GRP_DOF_FRAME_START_INT) | (1 << INTR_GRP_DOF_FRAME_END_INT) |           \
		(1 << INTR_GRP_DOF_ERROR_CRPT_INT) | (1 << INTR_GRP_DOF_CMDQ_HOLD_INT) |           \
		(1 << INTR_GRP_DOF_SETTING_DONE_INT) | (1 << INTR_GRP_DOF_DEBUG_INT) |             \
		(1 << INTR_GRP_DOF_ENABLE_ALL_INT))

enum dof_interrupt_map1 {
	INTR1_DOF_VOTF_LOST_FLUSH_INT = 00,
	INTR1_DOF_MAX = 32,
};

#define INT1_EN_MASK ((0) | (1 << INTR1_DOF_VOTF_LOST_FLUSH_INT))

#define INT1_ERR_MASK ((0) | (1 << INTR1_DOF_VOTF_LOST_FLUSH_INT))

#define DOF_REG_CNT 411

static const struct is_reg dof_regs[DOF_REG_CNT] = {
	{ 0x0000, "CMDQ_ENABLE" },
	{ 0x0008, "CMDQ_STOP_CRPT_ENABLE" },
	{ 0x0010, "SW_RESET" },
	{ 0x0014, "SW_CORE_RESET" },
	{ 0x0018, "SW_APB_RESET" },
	{ 0x001c, "TRANS_STOP_REQ" },
	{ 0x0020, "TRANS_STOP_REQ_RDY" },
	{ 0x0028, "IP_APG_MODE" },
	{ 0x002c, "IP_CLOCK_DOWN_MODE" },
	{ 0x0030, "IP_PROCESSING" },
	{ 0x0034, "FORCE_INTERNAL_CLOCK" },
	{ 0x0038, "DEBUG_CLOCK_ENABLE" },
	{ 0x003c, "IP_POST_FRAME_GAP" },
	{ 0x0040, "IP_DRCG_ENABLE" },
	{ 0x0050, "AUTO_IGNORE_INTERRUPT_ENABLE" },
	{ 0x0058, "IP_USE_SW_FINISH_COND" },
	{ 0x005c, "SW_FINISH_COND_ENABLE" },
	{ 0x006c, "IP_CORRUPTED_COND_ENABLE" },
	{ 0x0074, "IP_USE_OTF_PATH_67" },
	{ 0x0078, "IP_USE_OTF_PATH_45" },
	{ 0x007c, "IP_USE_OTF_PATH_23" },
	{ 0x0080, "IP_USE_OTF_PATH_01" },
	{ 0x0084, "IP_USE_CINFIFO_NEW_FRAME_IN" },
	{ 0x00c8, "SECU_CTRL_TZINFO_ICTRL" },
	{ 0x00d0, "ICTRL_CSUB_BASE_ADDR" },
	{ 0x00d4, "ICTRL_CSUB_RECV_TURN_OFF_MSG" },
	{ 0x00d8, "ICTRL_CSUB_RECV_IP_INFO_MSG" },
	{ 0x00dc, "ICTRL_CSUB_CONNECTION_TEST_MSG" },
	{ 0x00e0, "ICTRL_CSUB_MSG_SEND_ENABLE" },
	{ 0x00e4, "ICTRL_CSUB_INT0_EV_ENABLE" },
	{ 0x00e8, "ICTRL_CSUB_INT1_EV_ENABLE" },
	{ 0x00ec, "ICTRL_CSUB_IP_S_EV_ENABLE" },
	{ 0x0400, "CMDQ_QUE_CMD_H" },
	{ 0x0404, "CMDQ_QUE_CMD_M" },
	{ 0x0408, "CMDQ_QUE_CMD_L" },
	{ 0x040c, "CMDQ_ADD_TO_QUEUE_0" },
	{ 0x0418, "CMDQ_AUTO_CONV_ENABLE" },
	{ 0x0440, "CMDQ_LOCK" },
	{ 0x0450, "CMDQ_CTRL_SETSEL_EN" },
	{ 0x0454, "CMDQ_SETSEL" },
	{ 0x0460, "CMDQ_FLUSH_QUEUE_0" },
	{ 0x046c, "CMDQ_SWAP_QUEUE_0" },
	{ 0x0478, "CMDQ_ROTATE_QUEUE_0" },
	{ 0x0484, "CMDQ_HOLD_MARK_QUEUE_0" },
	{ 0x0494, "CMDQ_DEBUG_STATUS_PRE_LOAD" },
	{ 0x049c, "CMDQ_VHD_CONTROL" },
	{ 0x04a0, "CMDQ_FRAME_COUNTER_INC_TYPE" },
	{ 0x04a4, "CMDQ_FRAME_COUNTER_RESET" },
	{ 0x04a8, "CMDQ_FRAME_COUNTER" },
	{ 0x04ac, "CMDQ_FRAME_ID" },
	{ 0x04b0, "CMDQ_QUEUE_0_INFO" },
	{ 0x04b4, "CMDQ_QUEUE_0_RPTR_FOR_DEBUG" },
	{ 0x04b8, "CMDQ_DEBUG_QUE_0_CMD_H" },
	{ 0x04bc, "CMDQ_DEBUG_QUE_0_CMD_M" },
	{ 0x04c0, "CMDQ_DEBUG_QUE_0_CMD_L" },
	{ 0x04ec, "CMDQ_DEBUG_STATUS" },
	{ 0x04f0, "CMDQ_INT" },
	{ 0x04f4, "CMDQ_INT_ENABLE" },
	{ 0x04f8, "CMDQ_INT_STATUS" },
	{ 0x04fc, "CMDQ_INT_CLEAR" },
	{ 0x0500, "C_LOADER_ENABLE" },
	{ 0x0504, "C_LOADER_RESET" },
	{ 0x0508, "C_LOADER_FAST_MODE" },
	{ 0x050c, "C_LOADER_REMAP_EN" },
	{ 0x0510, "C_LOADER_ACCESS_INTERVAL" },
	{ 0x0540, "C_LOADER_REMAP_00_ADDR" },
	{ 0x0544, "C_LOADER_REMAP_01_ADDR" },
	{ 0x0548, "C_LOADER_REMAP_02_ADDR" },
	{ 0x054c, "C_LOADER_REMAP_03_ADDR" },
	{ 0x0550, "C_LOADER_REMAP_04_ADDR" },
	{ 0x0554, "C_LOADER_REMAP_05_ADDR" },
	{ 0x0558, "C_LOADER_REMAP_06_ADDR" },
	{ 0x055c, "C_LOADER_REMAP_07_ADDR" },
	{ 0x0580, "C_LOADER_LOGICAL_OFFSET_EN" },
	{ 0x0584, "C_LOADER_LOGICAL_OFFSET" },
	{ 0x05c0, "C_LOADER_DEBUG_STATUS" },
	{ 0x05c4, "C_LOADER_DEBUG_HEADER_REQ_COUNTER" },
	{ 0x05c8, "C_LOADER_DEBUG_HEADER_APB_COUNTER" },
	{ 0x05e0, "C_LOADER_HEADER_CRC_SEED" },
	{ 0x05e4, "C_LOADER_PAYLOAD_CRC_SEED" },
	{ 0x05f0, "C_LOADER_HEADER_CRC_RESULT" },
	{ 0x05f4, "C_LOADER_PAYLOAD_CRC_RESULT" },
	{ 0x0600, "COREX_ENABLE" },
	{ 0x0604, "COREX_RESET" },
	{ 0x0608, "COREX_FAST_MODE" },
	{ 0x060c, "COREX_UPDATE_TYPE_0" },
	{ 0x0610, "COREX_UPDATE_TYPE_1" },
	{ 0x0614, "COREX_UPDATE_MODE_0" },
	{ 0x0618, "COREX_UPDATE_MODE_1" },
	{ 0x061c, "COREX_START_0" },
	{ 0x0620, "COREX_START_1" },
	{ 0x0624, "COREX_COPY_FROM_IP_0" },
	{ 0x0628, "COREX_COPY_FROM_IP_1" },
	{ 0x062c, "COREX_STATUS_0" },
	{ 0x0630, "COREX_STATUS_1" },
	{ 0x0634, "COREX_PRE_ADDR_CONFIG" },
	{ 0x0638, "COREX_PRE_DATA_CONFIG" },
	{ 0x063c, "COREX_POST_ADDR_CONFIG" },
	{ 0x0640, "COREX_POST_DATA_CONFIG" },
	{ 0x0644, "COREX_PRE_POST_CONFIG_EN" },
	{ 0x0648, "COREX_TYPE_WRITE" },
	{ 0x064c, "COREX_TYPE_WRITE_TRIGGER" },
	{ 0x0650, "COREX_TYPE_READ" },
	{ 0x0654, "COREX_TYPE_READ_OFFSET" },
	{ 0x0658, "COREX_INT" },
	{ 0x065c, "COREX_INT_STATUS" },
	{ 0x0660, "COREX_INT_CLEAR" },
	{ 0x0664, "COREX_INT_ENABLE" },
	{ 0x0800, "INT_REQ_INT0" },
	{ 0x0804, "INT_REQ_INT0_ENABLE" },
	{ 0x0808, "INT_REQ_INT0_STATUS" },
	{ 0x080c, "INT_REQ_INT0_CLEAR" },
	{ 0x0810, "INT_REQ_INT1" },
	{ 0x0814, "INT_REQ_INT1_ENABLE" },
	{ 0x0818, "INT_REQ_INT1_STATUS" },
	{ 0x081c, "INT_REQ_INT1_CLEAR" },
	{ 0x0900, "INT_HIST_CURINT0" },
	{ 0x0904, "INT_HIST_CURINT0_ENABLE" },
	{ 0x0908, "INT_HIST_CURINT0_STATUS" },
	{ 0x090c, "INT_HIST_CURINT1" },
	{ 0x0910, "INT_HIST_CURINT1_ENABLE" },
	{ 0x0914, "INT_HIST_CURINT1_STATUS" },
	{ 0x0918, "INT_HIST_00_FRAME_ID" },
	{ 0x091c, "INT_HIST_00_INT0" },
	{ 0x0920, "INT_HIST_00_INT1" },
	{ 0x0924, "INT_HIST_01_FRAME_ID" },
	{ 0x0928, "INT_HIST_01_INT0" },
	{ 0x092c, "INT_HIST_01_INT1" },
	{ 0x0930, "INT_HIST_02_FRAME_ID" },
	{ 0x0934, "INT_HIST_02_INT0" },
	{ 0x0938, "INT_HIST_02_INT1" },
	{ 0x093c, "INT_HIST_03_FRAME_ID" },
	{ 0x0940, "INT_HIST_03_INT0" },
	{ 0x0944, "INT_HIST_03_INT1" },
	{ 0x0948, "INT_HIST_04_FRAME_ID" },
	{ 0x094c, "INT_HIST_04_INT0" },
	{ 0x0950, "INT_HIST_04_INT1" },
	{ 0x0954, "INT_HIST_05_FRAME_ID" },
	{ 0x0958, "INT_HIST_05_INT0" },
	{ 0x095c, "INT_HIST_05_INT1" },
	{ 0x0960, "INT_HIST_06_FRAME_ID" },
	{ 0x0964, "INT_HIST_06_INT0" },
	{ 0x0968, "INT_HIST_06_INT1" },
	{ 0x096c, "INT_HIST_07_FRAME_ID" },
	{ 0x0970, "INT_HIST_07_INT0" },
	{ 0x0974, "INT_HIST_07_INT1" },
	{ 0x0b00, "SECU_CTRL_SEQID" },
	{ 0x0b10, "SECU_CTRL_TZINFO_SEQID_0" },
	{ 0x0b14, "SECU_CTRL_TZINFO_SEQID_1" },
	{ 0x0b18, "SECU_CTRL_TZINFO_SEQID_2" },
	{ 0x0b1c, "SECU_CTRL_TZINFO_SEQID_3" },
	{ 0x0b20, "SECU_CTRL_TZINFO_SEQID_4" },
	{ 0x0b24, "SECU_CTRL_TZINFO_SEQID_5" },
	{ 0x0b28, "SECU_CTRL_TZINFO_SEQID_6" },
	{ 0x0b2c, "SECU_CTRL_TZINFO_SEQID_7" },
	{ 0x0b58, "SECU_OTF_SEQ_ID_PROT_ENABLE" },
	{ 0x0c00, "PERF_MONITOR_ENABLE" },
	{ 0x0c04, "PERF_MONITOR_CLEAR" },
	{ 0x0c08, "PERF_MONITOR_INT_USER_SEL" },
	{ 0x0c40, "PERF_MONITOR_INT_START" },
	{ 0x0c44, "PERF_MONITOR_INT_END" },
	{ 0x0c48, "PERF_MONITOR_INT_USER" },
	{ 0x0c4c, "PERF_MONITOR_PROCESS_PRE_CONFIG" },
	{ 0x0c50, "PERF_MONITOR_PROCESS_FRAME" },
	{ 0x0d00, "IP_VERSION" },
	{ 0x0d04, "COMMON_CTRL_VERSION" },
	{ 0x0d08, "QCH_STATUS" },
	{ 0x0d0c, "IDLENESS_STATUS" },
	{ 0x0d2c, "DEBUG_COUNTER_SIG_SEL" },
	{ 0x0d30, "DEBUG_COUNTER_0" },
	{ 0x0d34, "DEBUG_COUNTER_1" },
	{ 0x0d38, "DEBUG_COUNTER_2" },
	{ 0x0d3c, "DEBUG_COUNTER_3" },
	{ 0x0d40, "IP_BUSY_MONITOR_0" },
	{ 0x0d44, "IP_BUSY_MONITOR_1" },
	{ 0x0d48, "IP_BUSY_MONITOR_2" },
	{ 0x0d4c, "IP_BUSY_MONITOR_3" },
	{ 0x0d60, "IP_STALL_OUT_STATUS_0" },
	{ 0x0d64, "IP_STALL_OUT_STATUS_1" },
	{ 0x0d68, "IP_STALL_OUT_STATUS_2" },
	{ 0x0d6c, "IP_STALL_OUT_STATUS_3" },
	{ 0x0d80, "STOPEN_CRC_STOP_VALID_COUNT" },
	{ 0x0d88, "SFR_ACCESS_LOG_ENABLE" },
	{ 0x0d8c, "SFR_ACCESS_LOG_CLEAR" },
	{ 0x0d90, "SFR_ACCESS_LOG_0" },
	{ 0x0d94, "SFR_ACCESS_LOG_0_ADDRESS" },
	{ 0x0d98, "SFR_ACCESS_LOG_1" },
	{ 0x0d9c, "SFR_ACCESS_LOG_1_ADDRESS" },
	{ 0x0da0, "SFR_ACCESS_LOG_2" },
	{ 0x0da4, "SFR_ACCESS_LOG_2_ADDRESS" },
	{ 0x0da8, "SFR_ACCESS_LOG_3" },
	{ 0x0dac, "SFR_ACCESS_LOG_3_ADDRESS" },
	{ 0x0dd0, "IP_ROL_RESET" },
	{ 0x0dd4, "IP_ROL_MODE" },
	{ 0x0dd8, "IP_ROL_SELECT" },
	{ 0x0de0, "IP_INT_ON_COL_ROW" },
	{ 0x0de4, "IP_INT_ON_COL_ROW_POS" },
	{ 0x0de8, "FREEZE_FOR_DEBUG" },
	{ 0x0dec, "FREEZE_EXTENSION_ENABLE" },
	{ 0x0df0, "FREEZE_EN" },
	{ 0x0df4, "FREEZE_COL_ROW_POS" },
	{ 0x0df8, "FREEZE_CORRUPTED_ENABLE" },
	{ 0x1600, "STAT_RDMACL_EN" },
	{ 0x1610, "STAT_RDMACL_DATA_FORMAT" },
	{ 0x1620, "STAT_RDMACL_WIDTH" },
	{ 0x1624, "STAT_RDMACL_HEIGHT" },
	{ 0x1628, "STAT_RDMACL_IMG_STRIDE_1P" },
	{ 0x1640, "STAT_RDMACL_MAX_MO" },
	{ 0x1644, "STAT_RDMACL_LINEGAP" },
	{ 0x164c, "STAT_RDMACL_BUSINFO" },
	{ 0x1650, "STAT_RDMACL_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x1654, "STAT_RDMACL_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x1658, "STAT_RDMACL_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x165c, "STAT_RDMACL_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x1660, "STAT_RDMACL_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x1664, "STAT_RDMACL_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x1668, "STAT_RDMACL_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x166c, "STAT_RDMACL_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x1670, "STAT_RDMACL_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x1674, "STAT_RDMACL_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x1678, "STAT_RDMACL_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x167c, "STAT_RDMACL_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x1680, "STAT_RDMACL_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x1684, "STAT_RDMACL_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x1688, "STAT_RDMACL_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x168c, "STAT_RDMACL_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x1790, "STAT_RDMACL_IMG_CRC_1P" },
	{ 0x17b0, "STAT_RDMACL_MON_STATUS0" },
	{ 0x17b4, "STAT_RDMACL_MON_STATUS1" },
	{ 0x17b8, "STAT_RDMACL_MON_STATUS2" },
	{ 0x17bc, "STAT_RDMACL_MON_STATUS3" },
	{ 0x17e4, "DMA_AXI_DEBUG_CONTROL" },
	{ 0x3000, "CFG_BYPASS_PREFETCH" },
	{ 0x3004, "CFG_DATA_SWAP" },
	{ 0x3008, "CFG_MAX_OS" },
	{ 0x300c, "CFG_AXIM_USER_FIELD" },
	{ 0x3010, "CFG_INPUT0_BASE_ADDR_0_MSB" },
	{ 0x3014, "CFG_INPUT0_BASE_ADDR_0_LSB" },
	{ 0x3018, "CFG_INPUT1_BASE_ADDR_0_MSB" },
	{ 0x301c, "CFG_INPUT1_BASE_ADDR_0_LSB" },
	{ 0x3020, "CFG_OUTPUT_BASE_ADDR_0_MSB" },
	{ 0x3024, "CFG_OUTPUT_BASE_ADDR_0_LSB" },
	{ 0x3028, "CFG_TEMP_BASE_ADDR_0_MSB" },
	{ 0x302c, "CFG_TEMP_BASE_ADDR_0_LSB" },
	{ 0x3030, "CFG_CONST_BASE_ADDR_0_MSB" },
	{ 0x3034, "CFG_CONST_BASE_ADDR_0_LSB" },
	{ 0x3038, "CFG_INST_BASE_ADDR_0_MSB" },
	{ 0x303c, "CFG_INST_BASE_ADDR_0_LSB" },
	{ 0x3040, "CFG_PSTATE_BASE_ADDR_0_MSB" },
	{ 0x3044, "CFG_PSTATE_BASE_ADDR_0_LSB" },
	{ 0x3048, "CFG_NSTATE_BASE_ADDR_0_MSB" },
	{ 0x304c, "CFG_NSTATE_BASE_ADDR_0_LSB" },
	{ 0x3050, "CFG_INPUT0_BASE_ADDR_1_MSB" },
	{ 0x3054, "CFG_INPUT0_BASE_ADDR_1_LSB" },
	{ 0x3058, "CFG_INPUT1_BASE_ADDR_1_MSB" },
	{ 0x305c, "CFG_INPUT1_BASE_ADDR_1_LSB" },
	{ 0x3060, "CFG_OUTPUT_BASE_ADDR_1_MSB" },
	{ 0x3064, "CFG_OUTPUT_BASE_ADDR_1_LSB" },
	{ 0x3068, "CFG_TEMP_BASE_ADDR_1_MSB" },
	{ 0x306c, "CFG_TEMP_BASE_ADDR_1_LSB" },
	{ 0x3070, "CFG_CONST_BASE_ADDR_1_MSB" },
	{ 0x3074, "CFG_CONST_BASE_ADDR_1_LSB" },
	{ 0x3078, "CFG_INST_BASE_ADDR_1_MSB" },
	{ 0x307c, "CFG_INST_BASE_ADDR_1_LSB" },
	{ 0x3080, "CFG_PSTATE_BASE_ADDR_1_MSB" },
	{ 0x3084, "CFG_PSTATE_BASE_ADDR_1_LSB" },
	{ 0x3088, "CFG_NSTATE_BASE_ADDR_1_MSB" },
	{ 0x308c, "CFG_NSTATE_BASE_ADDR_1_LSB" },
	{ 0x3090, "CFG_INPUT0_BASE_ADDR_2_MSB" },
	{ 0x3094, "CFG_INPUT0_BASE_ADDR_2_LSB" },
	{ 0x3098, "CFG_INPUT1_BASE_ADDR_2_MSB" },
	{ 0x309c, "CFG_INPUT1_BASE_ADDR_2_LSB" },
	{ 0x30a0, "CFG_OUTPUT_BASE_ADDR_2_MSB" },
	{ 0x30a4, "CFG_OUTPUT_BASE_ADDR_2_LSB" },
	{ 0x30a8, "CFG_TEMP_BASE_ADDR_2_MSB" },
	{ 0x30ac, "CFG_TEMP_BASE_ADDR_2_LSB" },
	{ 0x30b0, "CFG_CONST_BASE_ADDR_2_MSB" },
	{ 0x30b4, "CFG_CONST_BASE_ADDR_2_LSB" },
	{ 0x30b8, "CFG_INST_BASE_ADDR_2_MSB" },
	{ 0x30bc, "CFG_INST_BASE_ADDR_2_LSB" },
	{ 0x30c0, "CFG_PSTATE_BASE_ADDR_2_MSB" },
	{ 0x30c4, "CFG_PSTATE_BASE_ADDR_2_LSB" },
	{ 0x30c8, "CFG_NSTATE_BASE_ADDR_2_MSB" },
	{ 0x30cc, "CFG_NSTATE_BASE_ADDR_2_LSB" },
	{ 0x30d0, "CFG_INPUT0_BASE_ADDR_3_MSB" },
	{ 0x30d4, "CFG_INPUT0_BASE_ADDR_3_LSB" },
	{ 0x30d8, "CFG_INPUT1_BASE_ADDR_3_MSB" },
	{ 0x30dc, "CFG_INPUT1_BASE_ADDR_3_LSB" },
	{ 0x30e0, "CFG_OUTPUT_BASE_ADDR_3_MSB" },
	{ 0x30e4, "CFG_OUTPUT_BASE_ADDR_3_LSB" },
	{ 0x30e8, "CFG_TEMP_BASE_ADDR_3_MSB" },
	{ 0x30ec, "CFG_TEMP_BASE_ADDR_3_LSB" },
	{ 0x30f0, "CFG_CONST_BASE_ADDR_3_MSB" },
	{ 0x30f4, "CFG_CONST_BASE_ADDR_3_LSB" },
	{ 0x30f8, "CFG_INST_BASE_ADDR_3_MSB" },
	{ 0x30fc, "CFG_INST_BASE_ADDR_3_LSB" },
	{ 0x3100, "CFG_PSTATE_BASE_ADDR_3_MSB" },
	{ 0x3104, "CFG_PSTATE_BASE_ADDR_3_LSB" },
	{ 0x3108, "CFG_NSTATE_BASE_ADDR_3_MSB" },
	{ 0x310c, "CFG_NSTATE_BASE_ADDR_3_LSB" },
	{ 0x3110, "CFG_INPUT0_BASE_ADDR_4_MSB" },
	{ 0x3114, "CFG_INPUT0_BASE_ADDR_4_LSB" },
	{ 0x3118, "CFG_INPUT1_BASE_ADDR_4_MSB" },
	{ 0x311c, "CFG_INPUT1_BASE_ADDR_4_LSB" },
	{ 0x3120, "CFG_OUTPUT_BASE_ADDR_4_MSB" },
	{ 0x3124, "CFG_OUTPUT_BASE_ADDR_4_LSB" },
	{ 0x3128, "CFG_TEMP_BASE_ADDR_4_MSB" },
	{ 0x312c, "CFG_TEMP_BASE_ADDR_4_LSB" },
	{ 0x3130, "CFG_CONST_BASE_ADDR_4_MSB" },
	{ 0x3134, "CFG_CONST_BASE_ADDR_4_LSB" },
	{ 0x3138, "CFG_INST_BASE_ADDR_4_MSB" },
	{ 0x313c, "CFG_INST_BASE_ADDR_4_LSB" },
	{ 0x3140, "CFG_PSTATE_BASE_ADDR_4_MSB" },
	{ 0x3144, "CFG_PSTATE_BASE_ADDR_4_LSB" },
	{ 0x3148, "CFG_NSTATE_BASE_ADDR_4_MSB" },
	{ 0x314c, "CFG_NSTATE_BASE_ADDR_4_LSB" },
	{ 0x3150, "CFG_INPUT0_BASE_ADDR_5_MSB" },
	{ 0x3154, "CFG_INPUT0_BASE_ADDR_5_LSB" },
	{ 0x3158, "CFG_INPUT1_BASE_ADDR_5_MSB" },
	{ 0x315c, "CFG_INPUT1_BASE_ADDR_5_LSB" },
	{ 0x3160, "CFG_OUTPUT_BASE_ADDR_5_MSB" },
	{ 0x3164, "CFG_OUTPUT_BASE_ADDR_5_LSB" },
	{ 0x3168, "CFG_TEMP_BASE_ADDR_5_MSB" },
	{ 0x316c, "CFG_TEMP_BASE_ADDR_5_LSB" },
	{ 0x3170, "CFG_CONST_BASE_ADDR_5_MSB" },
	{ 0x3174, "CFG_CONST_BASE_ADDR_5_LSB" },
	{ 0x3178, "CFG_INST_BASE_ADDR_5_MSB" },
	{ 0x317c, "CFG_INST_BASE_ADDR_5_LSB" },
	{ 0x3180, "CFG_PSTATE_BASE_ADDR_5_MSB" },
	{ 0x3184, "CFG_PSTATE_BASE_ADDR_5_LSB" },
	{ 0x3188, "CFG_NSTATE_BASE_ADDR_5_MSB" },
	{ 0x318c, "CFG_NSTATE_BASE_ADDR_5_LSB" },
	{ 0x3190, "CFG_INPUT0_BASE_ADDR_6_MSB" },
	{ 0x3194, "CFG_INPUT0_BASE_ADDR_6_LSB" },
	{ 0x3198, "CFG_INPUT1_BASE_ADDR_6_MSB" },
	{ 0x319c, "CFG_INPUT1_BASE_ADDR_6_LSB" },
	{ 0x31a0, "CFG_OUTPUT_BASE_ADDR_6_MSB" },
	{ 0x31a4, "CFG_OUTPUT_BASE_ADDR_6_LSB" },
	{ 0x31a8, "CFG_TEMP_BASE_ADDR_6_MSB" },
	{ 0x31ac, "CFG_TEMP_BASE_ADDR_6_LSB" },
	{ 0x31b0, "CFG_CONST_BASE_ADDR_6_MSB" },
	{ 0x31b4, "CFG_CONST_BASE_ADDR_6_LSB" },
	{ 0x31b8, "CFG_INST_BASE_ADDR_6_MSB" },
	{ 0x31bc, "CFG_INST_BASE_ADDR_6_LSB" },
	{ 0x31c0, "CFG_PSTATE_BASE_ADDR_6_MSB" },
	{ 0x31c4, "CFG_PSTATE_BASE_ADDR_6_LSB" },
	{ 0x31c8, "CFG_NSTATE_BASE_ADDR_6_MSB" },
	{ 0x31cc, "CFG_NSTATE_BASE_ADDR_6_LSB" },
	{ 0x31d0, "CFG_INPUT0_BASE_ADDR_7_MSB" },
	{ 0x31d4, "CFG_INPUT0_BASE_ADDR_7_LSB" },
	{ 0x31d8, "CFG_INPUT1_BASE_ADDR_7_MSB" },
	{ 0x31dc, "CFG_INPUT1_BASE_ADDR_7_LSB" },
	{ 0x31e0, "CFG_OUTPUT_BASE_ADDR_7_MSB" },
	{ 0x31e4, "CFG_OUTPUT_BASE_ADDR_7_LSB" },
	{ 0x31e8, "CFG_TEMP_BASE_ADDR_7_MSB" },
	{ 0x31ec, "CFG_TEMP_BASE_ADDR_7_LSB" },
	{ 0x31f0, "CFG_CONST_BASE_ADDR_7_MSB" },
	{ 0x31f4, "CFG_CONST_BASE_ADDR_7_LSB" },
	{ 0x31f8, "CFG_INST_BASE_ADDR_7_MSB" },
	{ 0x31fc, "CFG_INST_BASE_ADDR_7_LSB" },
	{ 0x3200, "CFG_PSTATE_BASE_ADDR_7_MSB" },
	{ 0x3204, "CFG_PSTATE_BASE_ADDR_7_LSB" },
	{ 0x3208, "CFG_NSTATE_BASE_ADDR_7_MSB" },
	{ 0x320c, "CFG_NSTATE_BASE_ADDR_7_LSB" },
	{ 0x3210, "CFG_FRAME_TIMEOUT" },
	{ 0x3214, "CFG_TRANSACTION_TIMEOUT" },
	{ 0x3218, "CFG_MASK" },
	{ 0x321c, "CFG_LAYER" },
	{ 0x3220, "STS_CURRENT_LAYER" },
	{ 0x3224, "STS_OUTSTANDING" },
	{ 0x3228, "STS_FRAME_CYCLES" },
	{ 0x322c, "STS_RESULT_CRC_CH0" },
	{ 0x3230, "STS_RESULT_CRC_CH1" },
	{ 0x3234, "STS_RESULT_CRC_CH2" },
	{ 0x3238, "STS_RESULT_CRC_CH3" },
	{ 0x323c, "STS_RESULT_CRC_CH4" },
	{ 0x3240, "STS_RESULT_CRC_CH5" },
	{ 0x3244, "STS_RESULT_CRC_CH6" },
	{ 0x3248, "STS_RESULT_CRC_CH7" },
	{ 0x324c, "STS_RESULT_CRC_CH8" },
	{ 0x3250, "STS_RESULT_CRC_CH9" },
	{ 0x3254, "STS_RESULT_CRC_CH10" },
	{ 0x3258, "STS_RESULT_CRC_CH11" },
	{ 0x325c, "STS_RESULT_CRC_CH12" },
	{ 0x3260, "STS_RESULT_CRC_CH13" },
	{ 0x3264, "STS_RESULT_CRC_CH14" },
	{ 0x3268, "STS_RESULT_CRC_CH15" },
	{ 0x326c, "STS_RESULT_CRC_CH16" },
	{ 0x3270, "STS_RESULT_CRC_CH17" },
	{ 0x3274, "STS_RESULT_CRC_CH18" },
	{ 0x3278, "STS_RESULT_CRC_CH19" },
	{ 0x327c, "STS_RESULT_CRC_CH20" },
	{ 0x3280, "STS_RESULT_CRC_CH21" },
	{ 0x3284, "STS_RESULT_CRC_CH22" },
	{ 0x3288, "STS_RESULT_CRC_CH23" },
	{ 0x328c, "STS_RESULT_CRC_CH24" },
	{ 0x3290, "STS_RESULT_CRC_CH25" },
	{ 0x3294, "STS_RESULT_CRC_CH26" },
	{ 0x3298, "STS_RESULT_CRC_CH27" },
	{ 0x329c, "STS_RD_REQUESTS" },
	{ 0x32a0, "STS_WR_REQUESTS" },
	{ 0x32a4, "STS_RD_CYCLES" },
	{ 0x32a8, "STS_WR_CYCLES" },
	{ 0x32ac, "STS_MAX_CYCLES" },
	{ 0x32b0, "ERROR" },
	{ 0x32b4, "DBG_STATUS" },
	{ 0x32b8, "DBG_DUMP_ADDRESS" },
	{ 0x32bc, "DBG_DUMP_DATA" },
	{ 0x32c0, "IRQ_BREAKPOINT" },
	{ 0x32c4, "SRC_VERSION" },
	{ 0x4000, "IP_CFG" },
};

/* interrupt check */
#define DOF_INT_FRAME_START (1 << INTR0_DOF_FRAME_START_INT)
#define DOF_INT_FRAME_END (1 << INTR0_DOF_FRAME_END_INT)
#define DOF_INT_COREX_END_0 (1 << INTR0_DOF_COREX_END_INT_0)
#define DOF_INT_COREX_END_1 (1 << INTR0_DOF_COREX_END_INT_1)
#define DOF_INT_ERR (DOF_INT_ERR_MASK)

#define DOF_R_CMDQ_ENABLE 0x0000
#define DOF_R_CMDQ_STOP_CRPT_ENABLE 0x0008
#define DOF_R_SW_RESET 0x0010
#define DOF_R_SW_CORE_RESET 0x0014
#define DOF_R_SW_APB_RESET 0x0018
#define DOF_R_TRANS_STOP_REQ 0x001c
#define DOF_R_TRANS_STOP_REQ_RDY 0x0020
#define DOF_R_IP_APG_MODE 0x0028
#define DOF_R_IP_CLOCK_DOWN_MODE 0x002c
#define DOF_R_IP_PROCESSING 0x0030
#define DOF_R_FORCE_INTERNAL_CLOCK 0x0034
#define DOF_R_DEBUG_CLOCK_ENABLE 0x0038
#define DOF_R_IP_POST_FRAME_GAP 0x003c
#define DOF_R_IP_DRCG_ENABLE 0x0040
#define DOF_R_AUTO_IGNORE_INTERRUPT_ENABLE 0x0050
#define DOF_R_IP_USE_SW_FINISH_COND 0x0058
#define DOF_R_SW_FINISH_COND_ENABLE 0x005c
#define DOF_R_IP_CORRUPTED_COND_ENABLE 0x006c
#define DOF_R_IP_USE_OTF_PATH_67 0x0074
#define DOF_R_IP_USE_OTF_PATH_45 0x0078
#define DOF_R_IP_USE_OTF_PATH_23 0x007c
#define DOF_R_IP_USE_OTF_PATH_01 0x0080
#define DOF_R_IP_USE_CINFIFO_NEW_FRAME_IN 0x0084
#define DOF_R_SECU_CTRL_TZINFO_ICTRL 0x00c8
#define DOF_R_ICTRL_CSUB_BASE_ADDR 0x00d0
#define DOF_R_ICTRL_CSUB_RECV_TURN_OFF_MSG 0x00d4
#define DOF_R_ICTRL_CSUB_RECV_IP_INFO_MSG 0x00d8
#define DOF_R_ICTRL_CSUB_CONNECTION_TEST_MSG 0x00dc
#define DOF_R_ICTRL_CSUB_MSG_SEND_ENABLE 0x00e0
#define DOF_R_ICTRL_CSUB_INT0_EV_ENABLE 0x00e4
#define DOF_R_ICTRL_CSUB_INT1_EV_ENABLE 0x00e8
#define DOF_R_ICTRL_CSUB_IP_S_EV_ENABLE 0x00ec
#define DOF_R_CMDQ_QUE_CMD_H 0x0400
#define DOF_R_CMDQ_QUE_CMD_M 0x0404
#define DOF_R_CMDQ_QUE_CMD_L 0x0408
#define DOF_R_CMDQ_ADD_TO_QUEUE_0 0x040c
#define DOF_R_CMDQ_AUTO_CONV_ENABLE 0x0418
#define DOF_R_CMDQ_LOCK 0x0440
#define DOF_R_CMDQ_CTRL_SETSEL_EN 0x0450
#define DOF_R_CMDQ_SETSEL 0x0454
#define DOF_R_CMDQ_FLUSH_QUEUE_0 0x0460
#define DOF_R_CMDQ_SWAP_QUEUE_0 0x046c
#define DOF_R_CMDQ_ROTATE_QUEUE_0 0x0478
#define DOF_R_CMDQ_HOLD_MARK_QUEUE_0 0x0484
#define DOF_R_CMDQ_DEBUG_STATUS_PRE_LOAD 0x0494
#define DOF_R_CMDQ_VHD_CONTROL 0x049c
#define DOF_R_CMDQ_FRAME_COUNTER_INC_TYPE 0x04a0
#define DOF_R_CMDQ_FRAME_COUNTER_RESET 0x04a4
#define DOF_R_CMDQ_FRAME_COUNTER 0x04a8
#define DOF_R_CMDQ_FRAME_ID 0x04ac
#define DOF_R_CMDQ_QUEUE_0_INFO 0x04b0
#define DOF_R_CMDQ_QUEUE_0_RPTR_FOR_DEBUG 0x04b4
#define DOF_R_CMDQ_DEBUG_QUE_0_CMD_H 0x04b8
#define DOF_R_CMDQ_DEBUG_QUE_0_CMD_M 0x04bc
#define DOF_R_CMDQ_DEBUG_QUE_0_CMD_L 0x04c0
#define DOF_R_CMDQ_DEBUG_STATUS 0x04ec
#define DOF_R_CMDQ_INT 0x04f0
#define DOF_R_CMDQ_INT_ENABLE 0x04f4
#define DOF_R_CMDQ_INT_STATUS 0x04f8
#define DOF_R_CMDQ_INT_CLEAR 0x04fc
#define DOF_R_C_LOADER_ENABLE 0x0500
#define DOF_R_C_LOADER_RESET 0x0504
#define DOF_R_C_LOADER_FAST_MODE 0x0508
#define DOF_R_C_LOADER_REMAP_EN 0x050c
#define DOF_R_C_LOADER_ACCESS_INTERVAL 0x0510
#define DOF_R_C_LOADER_REMAP_00_ADDR 0x0540
#define DOF_R_C_LOADER_REMAP_01_ADDR 0x0544
#define DOF_R_C_LOADER_REMAP_02_ADDR 0x0548
#define DOF_R_C_LOADER_REMAP_03_ADDR 0x054c
#define DOF_R_C_LOADER_REMAP_04_ADDR 0x0550
#define DOF_R_C_LOADER_REMAP_05_ADDR 0x0554
#define DOF_R_C_LOADER_REMAP_06_ADDR 0x0558
#define DOF_R_C_LOADER_REMAP_07_ADDR 0x055c
#define DOF_R_C_LOADER_LOGICAL_OFFSET_EN 0x0580
#define DOF_R_C_LOADER_LOGICAL_OFFSET 0x0584
#define DOF_R_C_LOADER_DEBUG_STATUS 0x05c0
#define DOF_R_C_LOADER_DEBUG_HEADER_REQ_COUNTER 0x05c4
#define DOF_R_C_LOADER_DEBUG_HEADER_APB_COUNTER 0x05c8
#define DOF_R_C_LOADER_HEADER_CRC_SEED 0x05e0
#define DOF_R_C_LOADER_PAYLOAD_CRC_SEED 0x05e4
#define DOF_R_C_LOADER_HEADER_CRC_RESULT 0x05f0
#define DOF_R_C_LOADER_PAYLOAD_CRC_RESULT 0x05f4
#define DOF_R_COREX_ENABLE 0x0600
#define DOF_R_COREX_RESET 0x0604
#define DOF_R_COREX_FAST_MODE 0x0608
#define DOF_R_COREX_UPDATE_TYPE_0 0x060c
#define DOF_R_COREX_UPDATE_TYPE_1 0x0610
#define DOF_R_COREX_UPDATE_MODE_0 0x0614
#define DOF_R_COREX_UPDATE_MODE_1 0x0618
#define DOF_R_COREX_START_0 0x061c
#define DOF_R_COREX_START_1 0x0620
#define DOF_R_COREX_COPY_FROM_IP_0 0x0624
#define DOF_R_COREX_COPY_FROM_IP_1 0x0628
#define DOF_R_COREX_STATUS_0 0x062c
#define DOF_R_COREX_STATUS_1 0x0630
#define DOF_R_COREX_PRE_ADDR_CONFIG 0x0634
#define DOF_R_COREX_PRE_DATA_CONFIG 0x0638
#define DOF_R_COREX_POST_ADDR_CONFIG 0x063c
#define DOF_R_COREX_POST_DATA_CONFIG 0x0640
#define DOF_R_COREX_PRE_POST_CONFIG_EN 0x0644
#define DOF_R_COREX_TYPE_WRITE 0x0648
#define DOF_R_COREX_TYPE_WRITE_TRIGGER 0x064c
#define DOF_R_COREX_TYPE_READ 0x0650
#define DOF_R_COREX_TYPE_READ_OFFSET 0x0654
#define DOF_R_COREX_INT 0x0658
#define DOF_R_COREX_INT_STATUS 0x065c
#define DOF_R_COREX_INT_CLEAR 0x0660
#define DOF_R_COREX_INT_ENABLE 0x0664
#define DOF_R_INT_REQ_INT0 0x0800
#define DOF_R_INT_REQ_INT0_ENABLE 0x0804
#define DOF_R_INT_REQ_INT0_STATUS 0x0808
#define DOF_R_INT_REQ_INT0_CLEAR 0x080c
#define DOF_R_INT_REQ_INT1 0x0810
#define DOF_R_INT_REQ_INT1_ENABLE 0x0814
#define DOF_R_INT_REQ_INT1_STATUS 0x0818
#define DOF_R_INT_REQ_INT1_CLEAR 0x081c
#define DOF_R_INT_HIST_CURINT0 0x0900
#define DOF_R_INT_HIST_CURINT0_ENABLE 0x0904
#define DOF_R_INT_HIST_CURINT0_STATUS 0x0908
#define DOF_R_INT_HIST_CURINT1 0x090c
#define DOF_R_INT_HIST_CURINT1_ENABLE 0x0910
#define DOF_R_INT_HIST_CURINT1_STATUS 0x0914
#define DOF_R_INT_HIST_00_FRAME_ID 0x0918
#define DOF_R_INT_HIST_00_INT0 0x091c
#define DOF_R_INT_HIST_00_INT1 0x0920
#define DOF_R_INT_HIST_01_FRAME_ID 0x0924
#define DOF_R_INT_HIST_01_INT0 0x0928
#define DOF_R_INT_HIST_01_INT1 0x092c
#define DOF_R_INT_HIST_02_FRAME_ID 0x0930
#define DOF_R_INT_HIST_02_INT0 0x0934
#define DOF_R_INT_HIST_02_INT1 0x0938
#define DOF_R_INT_HIST_03_FRAME_ID 0x093c
#define DOF_R_INT_HIST_03_INT0 0x0940
#define DOF_R_INT_HIST_03_INT1 0x0944
#define DOF_R_INT_HIST_04_FRAME_ID 0x0948
#define DOF_R_INT_HIST_04_INT0 0x094c
#define DOF_R_INT_HIST_04_INT1 0x0950
#define DOF_R_INT_HIST_05_FRAME_ID 0x0954
#define DOF_R_INT_HIST_05_INT0 0x0958
#define DOF_R_INT_HIST_05_INT1 0x095c
#define DOF_R_INT_HIST_06_FRAME_ID 0x0960
#define DOF_R_INT_HIST_06_INT0 0x0964
#define DOF_R_INT_HIST_06_INT1 0x0968
#define DOF_R_INT_HIST_07_FRAME_ID 0x096c
#define DOF_R_INT_HIST_07_INT0 0x0970
#define DOF_R_INT_HIST_07_INT1 0x0974
#define DOF_R_SECU_CTRL_SEQID 0x0b00
#define DOF_R_SECU_CTRL_TZINFO_SEQID_0 0x0b10
#define DOF_R_SECU_CTRL_TZINFO_SEQID_1 0x0b14
#define DOF_R_SECU_CTRL_TZINFO_SEQID_2 0x0b18
#define DOF_R_SECU_CTRL_TZINFO_SEQID_3 0x0b1c
#define DOF_R_SECU_CTRL_TZINFO_SEQID_4 0x0b20
#define DOF_R_SECU_CTRL_TZINFO_SEQID_5 0x0b24
#define DOF_R_SECU_CTRL_TZINFO_SEQID_6 0x0b28
#define DOF_R_SECU_CTRL_TZINFO_SEQID_7 0x0b2c
#define DOF_R_SECU_OTF_SEQ_ID_PROT_ENABLE 0x0b58
#define DOF_R_PERF_MONITOR_ENABLE 0x0c00
#define DOF_R_PERF_MONITOR_CLEAR 0x0c04
#define DOF_R_PERF_MONITOR_INT_USER_SEL 0x0c08
#define DOF_R_PERF_MONITOR_INT_START 0x0c40
#define DOF_R_PERF_MONITOR_INT_END 0x0c44
#define DOF_R_PERF_MONITOR_INT_USER 0x0c48
#define DOF_R_PERF_MONITOR_PROCESS_PRE_CONFIG 0x0c4c
#define DOF_R_PERF_MONITOR_PROCESS_FRAME 0x0c50
#define DOF_R_IP_VERSION 0x0d00
#define DOF_R_COMMON_CTRL_VERSION 0x0d04
#define DOF_R_QCH_STATUS 0x0d08
#define DOF_R_IDLENESS_STATUS 0x0d0c
#define DOF_R_DEBUG_COUNTER_SIG_SEL 0x0d2c
#define DOF_R_DEBUG_COUNTER_0 0x0d30
#define DOF_R_DEBUG_COUNTER_1 0x0d34
#define DOF_R_DEBUG_COUNTER_2 0x0d38
#define DOF_R_DEBUG_COUNTER_3 0x0d3c
#define DOF_R_IP_BUSY_MONITOR_0 0x0d40
#define DOF_R_IP_BUSY_MONITOR_1 0x0d44
#define DOF_R_IP_BUSY_MONITOR_2 0x0d48
#define DOF_R_IP_BUSY_MONITOR_3 0x0d4c
#define DOF_R_IP_STALL_OUT_STATUS_0 0x0d60
#define DOF_R_IP_STALL_OUT_STATUS_1 0x0d64
#define DOF_R_IP_STALL_OUT_STATUS_2 0x0d68
#define DOF_R_IP_STALL_OUT_STATUS_3 0x0d6c
#define DOF_R_STOPEN_CRC_STOP_VALID_COUNT 0x0d80
#define DOF_R_SFR_ACCESS_LOG_ENABLE 0x0d88
#define DOF_R_SFR_ACCESS_LOG_CLEAR 0x0d8c
#define DOF_R_SFR_ACCESS_LOG_0 0x0d90
#define DOF_R_SFR_ACCESS_LOG_0_ADDRESS 0x0d94
#define DOF_R_SFR_ACCESS_LOG_1 0x0d98
#define DOF_R_SFR_ACCESS_LOG_1_ADDRESS 0x0d9c
#define DOF_R_SFR_ACCESS_LOG_2 0x0da0
#define DOF_R_SFR_ACCESS_LOG_2_ADDRESS 0x0da4
#define DOF_R_SFR_ACCESS_LOG_3 0x0da8
#define DOF_R_SFR_ACCESS_LOG_3_ADDRESS 0x0dac
#define DOF_R_IP_ROL_RESET 0x0dd0
#define DOF_R_IP_ROL_MODE 0x0dd4
#define DOF_R_IP_ROL_SELECT 0x0dd8
#define DOF_R_IP_INT_ON_COL_ROW 0x0de0
#define DOF_R_IP_INT_ON_COL_ROW_POS 0x0de4
#define DOF_R_FREEZE_FOR_DEBUG 0x0de8
#define DOF_R_FREEZE_EXTENSION_ENABLE 0x0dec
#define DOF_R_FREEZE_EN 0x0df0
#define DOF_R_FREEZE_COL_ROW_POS 0x0df4
#define DOF_R_FREEZE_CORRUPTED_ENABLE 0x0df8
#define DOF_R_STAT_RDMACL_EN 0x1600
#define DOF_R_STAT_RDMACL_DATA_FORMAT 0x1610
#define DOF_R_STAT_RDMACL_WIDTH 0x1620
#define DOF_R_STAT_RDMACL_HEIGHT 0x1624
#define DOF_R_STAT_RDMACL_IMG_STRIDE_1P 0x1628
#define DOF_R_STAT_RDMACL_MAX_MO 0x1640
#define DOF_R_STAT_RDMACL_LINEGAP 0x1644
#define DOF_R_STAT_RDMACL_BUSINFO 0x164c
#define DOF_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO0 0x1650
#define DOF_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO1 0x1654
#define DOF_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO2 0x1658
#define DOF_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO3 0x165c
#define DOF_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO4 0x1660
#define DOF_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO5 0x1664
#define DOF_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO6 0x1668
#define DOF_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO7 0x166c
#define DOF_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x1670
#define DOF_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x1674
#define DOF_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x1678
#define DOF_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x167c
#define DOF_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x1680
#define DOF_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x1684
#define DOF_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x1688
#define DOF_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x168c
#define DOF_R_STAT_RDMACL_IMG_CRC_1P 0x1790
#define DOF_R_STAT_RDMACL_MON_STATUS0 0x17b0
#define DOF_R_STAT_RDMACL_MON_STATUS1 0x17b4
#define DOF_R_STAT_RDMACL_MON_STATUS2 0x17b8
#define DOF_R_STAT_RDMACL_MON_STATUS3 0x17bc
#define DOF_R_DMA_AXI_DEBUG_CONTROL 0x17e4
#define DOF_R_CFG_BYPASS_PREFETCH 0x3000
#define DOF_R_CFG_DATA_SWAP 0x3004
#define DOF_R_CFG_MAX_OS 0x3008
#define DOF_R_CFG_AXIM_USER_FIELD 0x300c
#define DOF_R_CFG_INPUT0_BASE_ADDR_0_MSB 0x3010
#define DOF_R_CFG_INPUT0_BASE_ADDR_0_LSB 0x3014
#define DOF_R_CFG_INPUT1_BASE_ADDR_0_MSB 0x3018
#define DOF_R_CFG_INPUT1_BASE_ADDR_0_LSB 0x301c
#define DOF_R_CFG_OUTPUT_BASE_ADDR_0_MSB 0x3020
#define DOF_R_CFG_OUTPUT_BASE_ADDR_0_LSB 0x3024
#define DOF_R_CFG_TEMP_BASE_ADDR_0_MSB 0x3028
#define DOF_R_CFG_TEMP_BASE_ADDR_0_LSB 0x302c
#define DOF_R_CFG_CONST_BASE_ADDR_0_MSB 0x3030
#define DOF_R_CFG_CONST_BASE_ADDR_0_LSB 0x3034
#define DOF_R_CFG_INST_BASE_ADDR_0_MSB 0x3038
#define DOF_R_CFG_INST_BASE_ADDR_0_LSB 0x303c
#define DOF_R_CFG_PSTATE_BASE_ADDR_0_MSB 0x3040
#define DOF_R_CFG_PSTATE_BASE_ADDR_0_LSB 0x3044
#define DOF_R_CFG_NSTATE_BASE_ADDR_0_MSB 0x3048
#define DOF_R_CFG_NSTATE_BASE_ADDR_0_LSB 0x304c
#define DOF_R_CFG_INPUT0_BASE_ADDR_1_MSB 0x3050
#define DOF_R_CFG_INPUT0_BASE_ADDR_1_LSB 0x3054
#define DOF_R_CFG_INPUT1_BASE_ADDR_1_MSB 0x3058
#define DOF_R_CFG_INPUT1_BASE_ADDR_1_LSB 0x305c
#define DOF_R_CFG_OUTPUT_BASE_ADDR_1_MSB 0x3060
#define DOF_R_CFG_OUTPUT_BASE_ADDR_1_LSB 0x3064
#define DOF_R_CFG_TEMP_BASE_ADDR_1_MSB 0x3068
#define DOF_R_CFG_TEMP_BASE_ADDR_1_LSB 0x306c
#define DOF_R_CFG_CONST_BASE_ADDR_1_MSB 0x3070
#define DOF_R_CFG_CONST_BASE_ADDR_1_LSB 0x3074
#define DOF_R_CFG_INST_BASE_ADDR_1_MSB 0x3078
#define DOF_R_CFG_INST_BASE_ADDR_1_LSB 0x307c
#define DOF_R_CFG_PSTATE_BASE_ADDR_1_MSB 0x3080
#define DOF_R_CFG_PSTATE_BASE_ADDR_1_LSB 0x3084
#define DOF_R_CFG_NSTATE_BASE_ADDR_1_MSB 0x3088
#define DOF_R_CFG_NSTATE_BASE_ADDR_1_LSB 0x308c
#define DOF_R_CFG_INPUT0_BASE_ADDR_2_MSB 0x3090
#define DOF_R_CFG_INPUT0_BASE_ADDR_2_LSB 0x3094
#define DOF_R_CFG_INPUT1_BASE_ADDR_2_MSB 0x3098
#define DOF_R_CFG_INPUT1_BASE_ADDR_2_LSB 0x309c
#define DOF_R_CFG_OUTPUT_BASE_ADDR_2_MSB 0x30a0
#define DOF_R_CFG_OUTPUT_BASE_ADDR_2_LSB 0x30a4
#define DOF_R_CFG_TEMP_BASE_ADDR_2_MSB 0x30a8
#define DOF_R_CFG_TEMP_BASE_ADDR_2_LSB 0x30ac
#define DOF_R_CFG_CONST_BASE_ADDR_2_MSB 0x30b0
#define DOF_R_CFG_CONST_BASE_ADDR_2_LSB 0x30b4
#define DOF_R_CFG_INST_BASE_ADDR_2_MSB 0x30b8
#define DOF_R_CFG_INST_BASE_ADDR_2_LSB 0x30bc
#define DOF_R_CFG_PSTATE_BASE_ADDR_2_MSB 0x30c0
#define DOF_R_CFG_PSTATE_BASE_ADDR_2_LSB 0x30c4
#define DOF_R_CFG_NSTATE_BASE_ADDR_2_MSB 0x30c8
#define DOF_R_CFG_NSTATE_BASE_ADDR_2_LSB 0x30cc
#define DOF_R_CFG_INPUT0_BASE_ADDR_3_MSB 0x30d0
#define DOF_R_CFG_INPUT0_BASE_ADDR_3_LSB 0x30d4
#define DOF_R_CFG_INPUT1_BASE_ADDR_3_MSB 0x30d8
#define DOF_R_CFG_INPUT1_BASE_ADDR_3_LSB 0x30dc
#define DOF_R_CFG_OUTPUT_BASE_ADDR_3_MSB 0x30e0
#define DOF_R_CFG_OUTPUT_BASE_ADDR_3_LSB 0x30e4
#define DOF_R_CFG_TEMP_BASE_ADDR_3_MSB 0x30e8
#define DOF_R_CFG_TEMP_BASE_ADDR_3_LSB 0x30ec
#define DOF_R_CFG_CONST_BASE_ADDR_3_MSB 0x30f0
#define DOF_R_CFG_CONST_BASE_ADDR_3_LSB 0x30f4
#define DOF_R_CFG_INST_BASE_ADDR_3_MSB 0x30f8
#define DOF_R_CFG_INST_BASE_ADDR_3_LSB 0x30fc
#define DOF_R_CFG_PSTATE_BASE_ADDR_3_MSB 0x3100
#define DOF_R_CFG_PSTATE_BASE_ADDR_3_LSB 0x3104
#define DOF_R_CFG_NSTATE_BASE_ADDR_3_MSB 0x3108
#define DOF_R_CFG_NSTATE_BASE_ADDR_3_LSB 0x310c
#define DOF_R_CFG_INPUT0_BASE_ADDR_4_MSB 0x3110
#define DOF_R_CFG_INPUT0_BASE_ADDR_4_LSB 0x3114
#define DOF_R_CFG_INPUT1_BASE_ADDR_4_MSB 0x3118
#define DOF_R_CFG_INPUT1_BASE_ADDR_4_LSB 0x311c
#define DOF_R_CFG_OUTPUT_BASE_ADDR_4_MSB 0x3120
#define DOF_R_CFG_OUTPUT_BASE_ADDR_4_LSB 0x3124
#define DOF_R_CFG_TEMP_BASE_ADDR_4_MSB 0x3128
#define DOF_R_CFG_TEMP_BASE_ADDR_4_LSB 0x312c
#define DOF_R_CFG_CONST_BASE_ADDR_4_MSB 0x3130
#define DOF_R_CFG_CONST_BASE_ADDR_4_LSB 0x3134
#define DOF_R_CFG_INST_BASE_ADDR_4_MSB 0x3138
#define DOF_R_CFG_INST_BASE_ADDR_4_LSB 0x313c
#define DOF_R_CFG_PSTATE_BASE_ADDR_4_MSB 0x3140
#define DOF_R_CFG_PSTATE_BASE_ADDR_4_LSB 0x3144
#define DOF_R_CFG_NSTATE_BASE_ADDR_4_MSB 0x3148
#define DOF_R_CFG_NSTATE_BASE_ADDR_4_LSB 0x314c
#define DOF_R_CFG_INPUT0_BASE_ADDR_5_MSB 0x3150
#define DOF_R_CFG_INPUT0_BASE_ADDR_5_LSB 0x3154
#define DOF_R_CFG_INPUT1_BASE_ADDR_5_MSB 0x3158
#define DOF_R_CFG_INPUT1_BASE_ADDR_5_LSB 0x315c
#define DOF_R_CFG_OUTPUT_BASE_ADDR_5_MSB 0x3160
#define DOF_R_CFG_OUTPUT_BASE_ADDR_5_LSB 0x3164
#define DOF_R_CFG_TEMP_BASE_ADDR_5_MSB 0x3168
#define DOF_R_CFG_TEMP_BASE_ADDR_5_LSB 0x316c
#define DOF_R_CFG_CONST_BASE_ADDR_5_MSB 0x3170
#define DOF_R_CFG_CONST_BASE_ADDR_5_LSB 0x3174
#define DOF_R_CFG_INST_BASE_ADDR_5_MSB 0x3178
#define DOF_R_CFG_INST_BASE_ADDR_5_LSB 0x317c
#define DOF_R_CFG_PSTATE_BASE_ADDR_5_MSB 0x3180
#define DOF_R_CFG_PSTATE_BASE_ADDR_5_LSB 0x3184
#define DOF_R_CFG_NSTATE_BASE_ADDR_5_MSB 0x3188
#define DOF_R_CFG_NSTATE_BASE_ADDR_5_LSB 0x318c
#define DOF_R_CFG_INPUT0_BASE_ADDR_6_MSB 0x3190
#define DOF_R_CFG_INPUT0_BASE_ADDR_6_LSB 0x3194
#define DOF_R_CFG_INPUT1_BASE_ADDR_6_MSB 0x3198
#define DOF_R_CFG_INPUT1_BASE_ADDR_6_LSB 0x319c
#define DOF_R_CFG_OUTPUT_BASE_ADDR_6_MSB 0x31a0
#define DOF_R_CFG_OUTPUT_BASE_ADDR_6_LSB 0x31a4
#define DOF_R_CFG_TEMP_BASE_ADDR_6_MSB 0x31a8
#define DOF_R_CFG_TEMP_BASE_ADDR_6_LSB 0x31ac
#define DOF_R_CFG_CONST_BASE_ADDR_6_MSB 0x31b0
#define DOF_R_CFG_CONST_BASE_ADDR_6_LSB 0x31b4
#define DOF_R_CFG_INST_BASE_ADDR_6_MSB 0x31b8
#define DOF_R_CFG_INST_BASE_ADDR_6_LSB 0x31bc
#define DOF_R_CFG_PSTATE_BASE_ADDR_6_MSB 0x31c0
#define DOF_R_CFG_PSTATE_BASE_ADDR_6_LSB 0x31c4
#define DOF_R_CFG_NSTATE_BASE_ADDR_6_MSB 0x31c8
#define DOF_R_CFG_NSTATE_BASE_ADDR_6_LSB 0x31cc
#define DOF_R_CFG_INPUT0_BASE_ADDR_7_MSB 0x31d0
#define DOF_R_CFG_INPUT0_BASE_ADDR_7_LSB 0x31d4
#define DOF_R_CFG_INPUT1_BASE_ADDR_7_MSB 0x31d8
#define DOF_R_CFG_INPUT1_BASE_ADDR_7_LSB 0x31dc
#define DOF_R_CFG_OUTPUT_BASE_ADDR_7_MSB 0x31e0
#define DOF_R_CFG_OUTPUT_BASE_ADDR_7_LSB 0x31e4
#define DOF_R_CFG_TEMP_BASE_ADDR_7_MSB 0x31e8
#define DOF_R_CFG_TEMP_BASE_ADDR_7_LSB 0x31ec
#define DOF_R_CFG_CONST_BASE_ADDR_7_MSB 0x31f0
#define DOF_R_CFG_CONST_BASE_ADDR_7_LSB 0x31f4
#define DOF_R_CFG_INST_BASE_ADDR_7_MSB 0x31f8
#define DOF_R_CFG_INST_BASE_ADDR_7_LSB 0x31fc
#define DOF_R_CFG_PSTATE_BASE_ADDR_7_MSB 0x3200
#define DOF_R_CFG_PSTATE_BASE_ADDR_7_LSB 0x3204
#define DOF_R_CFG_NSTATE_BASE_ADDR_7_MSB 0x3208
#define DOF_R_CFG_NSTATE_BASE_ADDR_7_LSB 0x320c
#define DOF_R_CFG_FRAME_TIMEOUT 0x3210
#define DOF_R_CFG_TRANSACTION_TIMEOUT 0x3214
#define DOF_R_CFG_MASK 0x3218
#define DOF_R_CFG_LAYER 0x321c
#define DOF_R_STS_CURRENT_LAYER 0x3220
#define DOF_R_STS_OUTSTANDING 0x3224
#define DOF_R_STS_FRAME_CYCLES 0x3228
#define DOF_R_STS_RESULT_CRC_CH0 0x322c
#define DOF_R_STS_RESULT_CRC_CH1 0x3230
#define DOF_R_STS_RESULT_CRC_CH2 0x3234
#define DOF_R_STS_RESULT_CRC_CH3 0x3238
#define DOF_R_STS_RESULT_CRC_CH4 0x323c
#define DOF_R_STS_RESULT_CRC_CH5 0x3240
#define DOF_R_STS_RESULT_CRC_CH6 0x3244
#define DOF_R_STS_RESULT_CRC_CH7 0x3248
#define DOF_R_STS_RESULT_CRC_CH8 0x324c
#define DOF_R_STS_RESULT_CRC_CH9 0x3250
#define DOF_R_STS_RESULT_CRC_CH10 0x3254
#define DOF_R_STS_RESULT_CRC_CH11 0x3258
#define DOF_R_STS_RESULT_CRC_CH12 0x325c
#define DOF_R_STS_RESULT_CRC_CH13 0x3260
#define DOF_R_STS_RESULT_CRC_CH14 0x3264
#define DOF_R_STS_RESULT_CRC_CH15 0x3268
#define DOF_R_STS_RESULT_CRC_CH16 0x326c
#define DOF_R_STS_RESULT_CRC_CH17 0x3270
#define DOF_R_STS_RESULT_CRC_CH18 0x3274
#define DOF_R_STS_RESULT_CRC_CH19 0x3278
#define DOF_R_STS_RESULT_CRC_CH20 0x327c
#define DOF_R_STS_RESULT_CRC_CH21 0x3280
#define DOF_R_STS_RESULT_CRC_CH22 0x3284
#define DOF_R_STS_RESULT_CRC_CH23 0x3288
#define DOF_R_STS_RESULT_CRC_CH24 0x328c
#define DOF_R_STS_RESULT_CRC_CH25 0x3290
#define DOF_R_STS_RESULT_CRC_CH26 0x3294
#define DOF_R_STS_RESULT_CRC_CH27 0x3298
#define DOF_R_STS_RD_REQUESTS 0x329c
#define DOF_R_STS_WR_REQUESTS 0x32a0
#define DOF_R_STS_RD_CYCLES 0x32a4
#define DOF_R_STS_WR_CYCLES 0x32a8
#define DOF_R_STS_MAX_CYCLES 0x32ac
#define DOF_R_ERROR 0x32b0
#define DOF_R_DBG_STATUS 0x32b4
#define DOF_R_DBG_DUMP_ADDRESS 0x32b8
#define DOF_R_DBG_DUMP_DATA 0x32bc
#define DOF_R_IRQ_BREAKPOINT 0x32c0
#define DOF_R_SRC_VERSION 0x32c4
#define DOF_R_IP_CFG 0x4000

enum dof_fields {
	DOF_F_CMDQ_ENABLE,
	DOF_F_CMDQ_STOP_CRPT_ENABLE,
	DOF_F_SW_RESET,
	DOF_F_SW_CORE_RESET,
	DOF_F_SW_APB_RESET,
	DOF_F_TRANS_STOP_REQ,
	DOF_F_TRANS_STOP_REQ_RDY,
	DOF_F_IP_APG_MODE,
	DOF_F_IP_CLOCK_DOWN_MODE,
	DOF_F_IP_PROCESSING,
	DOF_F_FORCE_INTERNAL_CLOCK,
	DOF_F_DEBUG_CLOCK_ENABLE,
	DOF_F_IP_POST_FRAME_GAP,
	DOF_F_IP_DRCG_ENABLE,
	DOF_F_AUTO_IGNORE_INTERRUPT_ENABLE,
	DOF_F_IP_USE_SW_FINISH_COND,
	DOF_F_SW_FINISH_COND_ENABLE,
	DOF_F_IP_CORRUPTED_COND_ENABLE,
	DOF_F_IP_USE_OTF_IN_FOR_PATH_6,
	DOF_F_IP_USE_OTF_IN_FOR_PATH_7,
	DOF_F_IP_USE_OTF_OUT_FOR_PATH_6,
	DOF_F_IP_USE_OTF_OUT_FOR_PATH_7,
	DOF_F_IP_USE_OTF_IN_FOR_PATH_4,
	DOF_F_IP_USE_OTF_IN_FOR_PATH_5,
	DOF_F_IP_USE_OTF_OUT_FOR_PATH_4,
	DOF_F_IP_USE_OTF_OUT_FOR_PATH_5,
	DOF_F_IP_USE_OTF_IN_FOR_PATH_2,
	DOF_F_IP_USE_OTF_IN_FOR_PATH_3,
	DOF_F_IP_USE_OTF_OUT_FOR_PATH_2,
	DOF_F_IP_USE_OTF_OUT_FOR_PATH_3,
	DOF_F_IP_USE_OTF_IN_FOR_PATH_0,
	DOF_F_IP_USE_OTF_IN_FOR_PATH_1,
	DOF_F_IP_USE_OTF_OUT_FOR_PATH_0,
	DOF_F_IP_USE_OTF_OUT_FOR_PATH_1,
	DOF_F_IP_USE_CINFIFO_NEW_FRAME_IN,
	DOF_F_SECU_CTRL_TZINFO_ICTRL,
	DOF_F_ICTRL_CSUB_BASE_ADDR,
	DOF_F_ICTRL_CSUB_RECV_TURN_OFF_MSG,
	DOF_F_ICTRL_CSUB_RECV_IP_INFO_MSG,
	DOF_F_ICTRL_CSUB_CONNECTION_TEST_MSG,
	DOF_F_ICTRL_CSUB_MSG_SEND_ENABLE,
	DOF_F_ICTRL_CSUB_INT0_EV_ENABLE,
	DOF_F_ICTRL_CSUB_INT1_EV_ENABLE,
	DOF_F_ICTRL_CSUB_IP_S_EV_ENABLE,
	DOF_F_CMDQ_QUE_CMD_BASE_ADDR,
	DOF_F_CMDQ_QUE_CMD_HEADER_NUM,
	DOF_F_CMDQ_QUE_CMD_SETTING_MODE,
	DOF_F_CMDQ_QUE_CMD_HOLD_MODE,
	DOF_F_CMDQ_QUE_CMD_FRAME_ID,
	DOF_F_CMDQ_QUE_CMD_INT_GROUP_ENABLE,
	DOF_F_CMDQ_QUE_CMD_FRO_INDEX,
	DOF_F_CMDQ_ADD_TO_QUEUE_0,
	DOF_F_CMDQ_AUTO_CONV_ENABLE,
	DOF_F_CMDQ_POP_LOCK,
	DOF_F_CMDQ_RELOAD_LOCK,
	DOF_F_CMDQ_CTRL_SETSEL_EN,
	DOF_F_CMDQ_SETSEL,
	DOF_F_CMDQ_FLUSH_QUEUE_0,
	DOF_F_CMDQ_SWAP_QUEUE_0_TRIG,
	DOF_F_CMDQ_SWAP_QUEUE_0_POS_A,
	DOF_F_CMDQ_SWAP_QUEUE_0_POS_B,
	DOF_F_CMDQ_ROTATE_QUEUE_0_TRIG,
	DOF_F_CMDQ_ROTATE_QUEUE_0_POS_S,
	DOF_F_CMDQ_ROTATE_QUEUE_0_POS_E,
	DOF_F_CMDQ_HM_QUEUE_0_TRIG,
	DOF_F_CMDQ_HM_QUEUE_0,
	DOF_F_CMDQ_HM_FRAME_ID_QUEUE_0,
	DOF_F_CMDQ_CHARGED_FRAME_ID,
	DOF_F_CMDQ_CHARGED_FOR_NEXT_FRAME,
	DOF_F_CMDQ_VHD_VBLANK_QRUN_ENABLE,
	DOF_F_CMDQ_VHD_STALL_ON_QSTOP_ENABLE,
	DOF_F_CMDQ_FRAME_COUNTER_INC_TYPE,
	DOF_F_CMDQ_FRAME_COUNTER_RESET,
	DOF_F_CMDQ_FRAME_COUNTER,
	DOF_F_CMDQ_PRE_FRAME_ID,
	DOF_F_CMDQ_CURRENT_FRAME_ID,
	DOF_F_CMDQ_QUEUE_0_FULLNESS,
	DOF_F_CMDQ_QUEUE_0_WPTR,
	DOF_F_CMDQ_QUEUE_0_RPTR,
	DOF_F_CMDQ_QUEUE_0_RPTR_FOR_DEBUG,
	DOF_F_CMDQ_DEBUG_QUE_0_CMD_H,
	DOF_F_CMDQ_DEBUG_QUE_0_CMD_M,
	DOF_F_CMDQ_DEBUG_QUE_0_CMD_L,
	DOF_F_CMDQ_DEBUG_PROCESS,
	DOF_F_CMDQ_DEBUG_HOLD,
	DOF_F_CMDQ_DEBUG_PERIOD,
	DOF_F_CMDQ_INT,
	DOF_F_CMDQ_INT_ENABLE,
	DOF_F_CMDQ_INT_STATUS,
	DOF_F_CMDQ_INT_CLEAR,
	DOF_F_C_LOADER_ENABLE,
	DOF_F_C_LOADER_RESET,
	DOF_F_C_LOADER_FAST_MODE,
	DOF_F_C_LOADER_REMAP_TO_SHADOW_EN,
	DOF_F_C_LOADER_REMAP_TO_DIRECT_EN,
	DOF_F_C_LOADER_REMAP_SETSEL_EN,
	DOF_F_C_LOADER_ACCESS_INTERVAL,
	DOF_F_C_LOADER_REMAP_00_SETA_ADDR,
	DOF_F_C_LOADER_REMAP_00_SETB_ADDR,
	DOF_F_C_LOADER_REMAP_01_SETA_ADDR,
	DOF_F_C_LOADER_REMAP_01_SETB_ADDR,
	DOF_F_C_LOADER_REMAP_02_SETA_ADDR,
	DOF_F_C_LOADER_REMAP_02_SETB_ADDR,
	DOF_F_C_LOADER_REMAP_03_SETA_ADDR,
	DOF_F_C_LOADER_REMAP_03_SETB_ADDR,
	DOF_F_C_LOADER_REMAP_04_SETA_ADDR,
	DOF_F_C_LOADER_REMAP_04_SETB_ADDR,
	DOF_F_C_LOADER_REMAP_05_SETA_ADDR,
	DOF_F_C_LOADER_REMAP_05_SETB_ADDR,
	DOF_F_C_LOADER_REMAP_06_SETA_ADDR,
	DOF_F_C_LOADER_REMAP_06_SETB_ADDR,
	DOF_F_C_LOADER_REMAP_07_SETA_ADDR,
	DOF_F_C_LOADER_REMAP_07_SETB_ADDR,
	DOF_F_C_LOADER_LOGICAL_OFFSET_EN,
	DOF_F_C_LOADER_LOGICAL_OFFSET_IP,
	DOF_F_C_LOADER_LOGICAL_OFFSET_VOTF_R,
	DOF_F_C_LOADER_LOGICAL_OFFSET_VOTF_W,
	DOF_F_C_LOADER_BUSY,
	DOF_F_C_LOADER_NUM_OF_HEADER_TO_REQ,
	DOF_F_C_LOADER_NUM_OF_HEADER_REQED,
	DOF_F_C_LOADER_NUM_OF_HEADER_APBED,
	DOF_F_C_LOADER_NUM_OF_HEADER_SKIPED,
	DOF_F_C_LOADER_HEADER_CRC_SEED,
	DOF_F_C_LOADER_PAYLOAD_CRC_SEED,
	DOF_F_C_LOADER_HEADER_CRC_RESULT,
	DOF_F_C_LOADER_PAYLOAD_CRC_RESULT,
	DOF_F_COREX_ENABLE,
	DOF_F_COREX_RESET,
	DOF_F_COREX_FAST_MODE,
	DOF_F_COREX_UPDATE_TYPE_0,
	DOF_F_COREX_UPDATE_TYPE_1,
	DOF_F_COREX_UPDATE_MODE_0,
	DOF_F_COREX_UPDATE_MODE_1,
	DOF_F_COREX_START_0,
	DOF_F_COREX_START_1,
	DOF_F_COREX_COPY_FROM_IP_0,
	DOF_F_COREX_COPY_FROM_IP_1,
	DOF_F_COREX_BUSY_0,
	DOF_F_COREX_IP_SET_0,
	DOF_F_COREX_BUSY_1,
	DOF_F_COREX_IP_SET_1,
	DOF_F_COREX_PRE_ADDR_CONFIG,
	DOF_F_COREX_PRE_DATA_CONFIG,
	DOF_F_COREX_POST_ADDR_CONFIG,
	DOF_F_COREX_POST_DATA_CONFIG,
	DOF_F_COREX_PRE_CONFIG_EN,
	DOF_F_COREX_POST_CONFIG_EN,
	DOF_F_COREX_TYPE_WRITE,
	DOF_F_COREX_TYPE_WRITE_TRIGGER,
	DOF_F_COREX_TYPE_READ,
	DOF_F_COREX_TYPE_READ_OFFSET,
	DOF_F_COREX_INT,
	DOF_F_COREX_INT_STATUS,
	DOF_F_COREX_INT_CLEAR,
	DOF_F_COREX_INT_ENABLE,
	DOF_F_INT_REQ_INT0,
	DOF_F_INT_REQ_INT0_ENABLE,
	DOF_F_INT_REQ_INT0_STATUS,
	DOF_F_INT_REQ_INT0_CLEAR,
	DOF_F_INT_REQ_INT1,
	DOF_F_INT_REQ_INT1_ENABLE,
	DOF_F_INT_REQ_INT1_STATUS,
	DOF_F_INT_REQ_INT1_CLEAR,
	DOF_F_INT_HIST_CURINT0,
	DOF_F_INT_HIST_CURINT0_ENABLE,
	DOF_F_INT_HIST_CURINT0_STATUS,
	DOF_F_INT_HIST_CURINT1,
	DOF_F_INT_HIST_CURINT1_ENABLE,
	DOF_F_INT_HIST_CURINT1_STATUS,
	DOF_F_INT_HIST_00_FRAME_ID,
	DOF_F_INT_HIST_00_INT0,
	DOF_F_INT_HIST_00_INT1,
	DOF_F_INT_HIST_01_FRAME_ID,
	DOF_F_INT_HIST_01_INT0,
	DOF_F_INT_HIST_01_INT1,
	DOF_F_INT_HIST_02_FRAME_ID,
	DOF_F_INT_HIST_02_INT0,
	DOF_F_INT_HIST_02_INT1,
	DOF_F_INT_HIST_03_FRAME_ID,
	DOF_F_INT_HIST_03_INT0,
	DOF_F_INT_HIST_03_INT1,
	DOF_F_INT_HIST_04_FRAME_ID,
	DOF_F_INT_HIST_04_INT0,
	DOF_F_INT_HIST_04_INT1,
	DOF_F_INT_HIST_05_FRAME_ID,
	DOF_F_INT_HIST_05_INT0,
	DOF_F_INT_HIST_05_INT1,
	DOF_F_INT_HIST_06_FRAME_ID,
	DOF_F_INT_HIST_06_INT0,
	DOF_F_INT_HIST_06_INT1,
	DOF_F_INT_HIST_07_FRAME_ID,
	DOF_F_INT_HIST_07_INT0,
	DOF_F_INT_HIST_07_INT1,
	DOF_F_SECU_CTRL_SEQID,
	DOF_F_SECU_CTRL_TZINFO_SEQID_0,
	DOF_F_SECU_CTRL_TZINFO_SEQID_1,
	DOF_F_SECU_CTRL_TZINFO_SEQID_2,
	DOF_F_SECU_CTRL_TZINFO_SEQID_3,
	DOF_F_SECU_CTRL_TZINFO_SEQID_4,
	DOF_F_SECU_CTRL_TZINFO_SEQID_5,
	DOF_F_SECU_CTRL_TZINFO_SEQID_6,
	DOF_F_SECU_CTRL_TZINFO_SEQID_7,
	DOF_F_SECU_OTF_SEQ_ID_PROT_ENABLE,
	DOF_F_PERF_MONITOR_ENABLE,
	DOF_F_PERF_MONITOR_CLEAR,
	DOF_F_PERF_MONITOR_INT_USER_SEL,
	DOF_F_PERF_MONITOR_INT_START,
	DOF_F_PERF_MONITOR_INT_END,
	DOF_F_PERF_MONITOR_INT_USER,
	DOF_F_PERF_MONITOR_PROCESS_PRE_CONFIG,
	DOF_F_PERF_MONITOR_PROCESS_FRAME,
	DOF_F_IP_MICRO,
	DOF_F_IP_MINOR,
	DOF_F_IP_MAJOR,
	DOF_F_CTRL_MICRO,
	DOF_F_CTRL_MINOR,
	DOF_F_CTRL_MAJOR,
	DOF_F_QCH_STATUS,
	DOF_F_IDLENESS_STATUS,
	DOF_F_CHAIN_IDLENESS_STATUS,
	DOF_F_DEBUG_COUNTER_0_SIG_SEL,
	DOF_F_DEBUG_COUNTER_1_SIG_SEL,
	DOF_F_DEBUG_COUNTER_2_SIG_SEL,
	DOF_F_DEBUG_COUNTER_3_SIG_SEL,
	DOF_F_DEBUG_COUNTER_0,
	DOF_F_DEBUG_COUNTER_1,
	DOF_F_DEBUG_COUNTER_2,
	DOF_F_DEBUG_COUNTER_3,
	DOF_F_IP_BUSY_MONITOR_0,
	DOF_F_IP_BUSY_MONITOR_1,
	DOF_F_IP_BUSY_MONITOR_2,
	DOF_F_IP_BUSY_MONITOR_3,
	DOF_F_IP_STALL_OUT_STATUS_0,
	DOF_F_IP_STALL_OUT_STATUS_1,
	DOF_F_IP_STALL_OUT_STATUS_2,
	DOF_F_IP_STALL_OUT_STATUS_3,
	DOF_F_STOPEN_CRC_STOP_VALID_COUNT,
	DOF_F_SFR_ACCESS_LOG_ENABLE,
	DOF_F_SFR_ACCESS_LOG_CLEAR,
	DOF_F_SFR_ACCESS_LOG_0_ADJUST_RANGE,
	DOF_F_SFR_ACCESS_LOG_0,
	DOF_F_SFR_ACCESS_LOG_0_ADDRESS,
	DOF_F_SFR_ACCESS_LOG_1_ADJUST_RANGE,
	DOF_F_SFR_ACCESS_LOG_1,
	DOF_F_SFR_ACCESS_LOG_1_ADDRESS,
	DOF_F_SFR_ACCESS_LOG_2_ADJUST_RANGE,
	DOF_F_SFR_ACCESS_LOG_2,
	DOF_F_SFR_ACCESS_LOG_2_ADDRESS,
	DOF_F_SFR_ACCESS_LOG_3_ADJUST_RANGE,
	DOF_F_SFR_ACCESS_LOG_3,
	DOF_F_SFR_ACCESS_LOG_3_ADDRESS,
	DOF_F_IP_ROL_RESET,
	DOF_F_IP_ROL_MODE,
	DOF_F_IP_ROL_SELECT,
	DOF_F_IP_INT_SRC_SEL,
	DOF_F_IP_INT_COL_EN,
	DOF_F_IP_INT_ROW_EN,
	DOF_F_IP_INT_COL_POS,
	DOF_F_IP_INT_ROW_POS,
	DOF_F_FREEZE_FOR_DEBUG,
	DOF_F_FREEZE_BY_SFR_ENABLE,
	DOF_F_FREEZE_BY_INT1_ENABLE,
	DOF_F_FREEZE_BY_INT0_ENABLE,
	DOF_F_FREEZE_SRC_SEL,
	DOF_F_FREEZE_EN,
	DOF_F_FREEZE_COL_POS,
	DOF_F_FREEZE_ROW_POS,
	DOF_F_FREEZE_CORRUPTED_ENABLE,
	DOF_F_STAT_RDMACL_EN,
	DOF_F_STAT_RDMACL_CLK_ALWAYS_ON_EN,
	DOF_F_STAT_RDMACL_DATA_FORMAT_BAYER,
	DOF_F_STAT_RDMACL_DATA_FORMAT_YUV,
	DOF_F_STAT_RDMACL_DATA_FORMAT_RGB,
	DOF_F_STAT_RDMACL_DATA_FORMAT_MSBALIGN,
	DOF_F_STAT_RDMACL_DATA_FORMAT_MSBALIGN_UNSIGN,
	DOF_F_STAT_RDMACL_WIDTH,
	DOF_F_STAT_RDMACL_HEIGHT,
	DOF_F_STAT_RDMACL_IMG_STRIDE_1P,
	DOF_F_STAT_RDMACL_MAX_MO,
	DOF_F_STAT_RDMACL_QURGENT_MO,
	DOF_F_STAT_RDMACL_LINEGAP,
	DOF_F_STAT_RDMACL_BUSINFO,
	DOF_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO0,
	DOF_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO1,
	DOF_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO2,
	DOF_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO3,
	DOF_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO4,
	DOF_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO5,
	DOF_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO6,
	DOF_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO7,
	DOF_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	DOF_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	DOF_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	DOF_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	DOF_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	DOF_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	DOF_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	DOF_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	DOF_F_STAT_RDMACL_IMG_CRC_1P,
	DOF_F_STAT_RDMACL_MON_STATUS0,
	DOF_F_STAT_RDMACL_MON_STATUS1,
	DOF_F_STAT_RDMACL_MON_STATUS2,
	DOF_F_STAT_RDMACL_MON_STATUS3,
	DOF_F_DMA_DEBUG_ENABLE,
	DOF_F_CFG_ZERO_SKIP_BYPASS,
	DOF_F_CFG_PREFETCH,
	DOF_F_CFG_PREFETCH_SIZE,
	DOF_F_CFG_RD_DATA_INPUT0,
	DOF_F_CFG_RD_DATA_INPUT1,
	DOF_F_CFG_RD_DATA_OUTPUT,
	DOF_F_CFG_MAX_RD_OS,
	DOF_F_CFG_MAX_WR_OS,
	DOF_F_CFG_AXIM_USER_FIELD,
	DOF_F_CFG_INPUT0_BASE_ADDR_0_MSB,
	DOF_F_CFG_INPUT0_BASE_ADDR_0_LSB,
	DOF_F_CFG_INPUT1_BASE_ADDR_0_MSB,
	DOF_F_CFG_INPUT1_BASE_ADDR_0_LSB,
	DOF_F_CFG_OUTPUT_BASE_ADDR_0_MSB,
	DOF_F_CFG_OUTPUT_BASE_ADDR_0_LSB,
	DOF_F_CFG_TEMP_BASE_ADDR_0_MSB,
	DOF_F_CFG_TEMP_BASE_ADDR_0_LSB,
	DOF_F_CFG_CONST_BASE_ADDR_0_MSB,
	DOF_F_CFG_CONST_BASE_ADDR_0_LSB,
	DOF_F_CFG_INST_BASE_ADDR_0_MSB,
	DOF_F_CFG_INST_BASE_ADDR_0_LSB,
	DOF_F_CFG_PSTATE_BASE_ADDR_0_MSB,
	DOF_F_CFG_PSTATE_BASE_ADDR_0_LSB,
	DOF_F_CFG_NSTATE_BASE_ADDR_0_MSB,
	DOF_F_CFG_NSTATE_BASE_ADDR_0_LSB,
	DOF_F_CFG_INPUT0_BASE_ADDR_1_MSB,
	DOF_F_CFG_INPUT0_BASE_ADDR_1_LSB,
	DOF_F_CFG_INPUT1_BASE_ADDR_1_MSB,
	DOF_F_CFG_INPUT1_BASE_ADDR_1_LSB,
	DOF_F_CFG_OUTPUT_BASE_ADDR_1_MSB,
	DOF_F_CFG_OUTPUT_BASE_ADDR_1_LSB,
	DOF_F_CFG_TEMP_BASE_ADDR_1_MSB,
	DOF_F_CFG_TEMP_BASE_ADDR_1_LSB,
	DOF_F_CFG_CONST_BASE_ADDR_1_MSB,
	DOF_F_CFG_CONST_BASE_ADDR_1_LSB,
	DOF_F_CFG_INST_BASE_ADDR_1_MSB,
	DOF_F_CFG_INST_BASE_ADDR_1_LSB,
	DOF_F_CFG_PSTATE_BASE_ADDR_1_MSB,
	DOF_F_CFG_PSTATE_BASE_ADDR_1_LSB,
	DOF_F_CFG_NSTATE_BASE_ADDR_1_MSB,
	DOF_F_CFG_NSTATE_BASE_ADDR_1_LSB,
	DOF_F_CFG_INPUT0_BASE_ADDR_2_MSB,
	DOF_F_CFG_INPUT0_BASE_ADDR_2_LSB,
	DOF_F_CFG_INPUT1_BASE_ADDR_2_MSB,
	DOF_F_CFG_INPUT1_BASE_ADDR_2_LSB,
	DOF_F_CFG_OUTPUT_BASE_ADDR_2_MSB,
	DOF_F_CFG_OUTPUT_BASE_ADDR_2_LSB,
	DOF_F_CFG_TEMP_BASE_ADDR_2_MSB,
	DOF_F_CFG_TEMP_BASE_ADDR_2_LSB,
	DOF_F_CFG_CONST_BASE_ADDR_2_MSB,
	DOF_F_CFG_CONST_BASE_ADDR_2_LSB,
	DOF_F_CFG_INST_BASE_ADDR_2_MSB,
	DOF_F_CFG_INST_BASE_ADDR_2_LSB,
	DOF_F_CFG_PSTATE_BASE_ADDR_2_MSB,
	DOF_F_CFG_PSTATE_BASE_ADDR_2_LSB,
	DOF_F_CFG_NSTATE_BASE_ADDR_2_MSB,
	DOF_F_CFG_NSTATE_BASE_ADDR_2_LSB,
	DOF_F_CFG_INPUT0_BASE_ADDR_3_MSB,
	DOF_F_CFG_INPUT0_BASE_ADDR_3_LSB,
	DOF_F_CFG_INPUT1_BASE_ADDR_3_MSB,
	DOF_F_CFG_INPUT1_BASE_ADDR_3_LSB,
	DOF_F_CFG_OUTPUT_BASE_ADDR_3_MSB,
	DOF_F_CFG_OUTPUT_BASE_ADDR_3_LSB,
	DOF_F_CFG_TEMP_BASE_ADDR_3_MSB,
	DOF_F_CFG_TEMP_BASE_ADDR_3_LSB,
	DOF_F_CFG_CONST_BASE_ADDR_3_MSB,
	DOF_F_CFG_CONST_BASE_ADDR_3_LSB,
	DOF_F_CFG_INST_BASE_ADDR_3_MSB,
	DOF_F_CFG_INST_BASE_ADDR_3_LSB,
	DOF_F_CFG_PSTATE_BASE_ADDR_3_MSB,
	DOF_F_CFG_PSTATE_BASE_ADDR_3_LSB,
	DOF_F_CFG_NSTATE_BASE_ADDR_3_MSB,
	DOF_F_CFG_NSTATE_BASE_ADDR_3_LSB,
	DOF_F_CFG_INPUT0_BASE_ADDR_4_MSB,
	DOF_F_CFG_INPUT0_BASE_ADDR_4_LSB,
	DOF_F_CFG_INPUT1_BASE_ADDR_4_MSB,
	DOF_F_CFG_INPUT1_BASE_ADDR_4_LSB,
	DOF_F_CFG_OUTPUT_BASE_ADDR_4_MSB,
	DOF_F_CFG_OUTPUT_BASE_ADDR_4_LSB,
	DOF_F_CFG_TEMP_BASE_ADDR_4_MSB,
	DOF_F_CFG_TEMP_BASE_ADDR_4_LSB,
	DOF_F_CFG_CONST_BASE_ADDR_4_MSB,
	DOF_F_CFG_CONST_BASE_ADDR_4_LSB,
	DOF_F_CFG_INST_BASE_ADDR_4_MSB,
	DOF_F_CFG_INST_BASE_ADDR_4_LSB,
	DOF_F_CFG_PSTATE_BASE_ADDR_4_MSB,
	DOF_F_CFG_PSTATE_BASE_ADDR_4_LSB,
	DOF_F_CFG_NSTATE_BASE_ADDR_4_MSB,
	DOF_F_CFG_NSTATE_BASE_ADDR_4_LSB,
	DOF_F_CFG_INPUT0_BASE_ADDR_5_MSB,
	DOF_F_CFG_INPUT0_BASE_ADDR_5_LSB,
	DOF_F_CFG_INPUT1_BASE_ADDR_5_MSB,
	DOF_F_CFG_INPUT1_BASE_ADDR_5_LSB,
	DOF_F_CFG_OUTPUT_BASE_ADDR_5_MSB,
	DOF_F_CFG_OUTPUT_BASE_ADDR_5_LSB,
	DOF_F_CFG_TEMP_BASE_ADDR_5_MSB,
	DOF_F_CFG_TEMP_BASE_ADDR_5_LSB,
	DOF_F_CFG_CONST_BASE_ADDR_5_MSB,
	DOF_F_CFG_CONST_BASE_ADDR_5_LSB,
	DOF_F_CFG_INST_BASE_ADDR_5_MSB,
	DOF_F_CFG_INST_BASE_ADDR_5_LSB,
	DOF_F_CFG_PSTATE_BASE_ADDR_5_MSB,
	DOF_F_CFG_PSTATE_BASE_ADDR_5_LSB,
	DOF_F_CFG_NSTATE_BASE_ADDR_5_MSB,
	DOF_F_CFG_NSTATE_BASE_ADDR_5_LSB,
	DOF_F_CFG_INPUT0_BASE_ADDR_6_MSB,
	DOF_F_CFG_INPUT0_BASE_ADDR_6_LSB,
	DOF_F_CFG_INPUT1_BASE_ADDR_6_MSB,
	DOF_F_CFG_INPUT1_BASE_ADDR_6_LSB,
	DOF_F_CFG_OUTPUT_BASE_ADDR_6_MSB,
	DOF_F_CFG_OUTPUT_BASE_ADDR_6_LSB,
	DOF_F_CFG_TEMP_BASE_ADDR_6_MSB,
	DOF_F_CFG_TEMP_BASE_ADDR_6_LSB,
	DOF_F_CFG_CONST_BASE_ADDR_6_MSB,
	DOF_F_CFG_CONST_BASE_ADDR_6_LSB,
	DOF_F_CFG_INST_BASE_ADDR_6_MSB,
	DOF_F_CFG_INST_BASE_ADDR_6_LSB,
	DOF_F_CFG_PSTATE_BASE_ADDR_6_MSB,
	DOF_F_CFG_PSTATE_BASE_ADDR_6_LSB,
	DOF_F_CFG_NSTATE_BASE_ADDR_6_MSB,
	DOF_F_CFG_NSTATE_BASE_ADDR_6_LSB,
	DOF_F_CFG_INPUT0_BASE_ADDR_7_MSB,
	DOF_F_CFG_INPUT0_BASE_ADDR_7_LSB,
	DOF_F_CFG_INPUT1_BASE_ADDR_7_MSB,
	DOF_F_CFG_INPUT1_BASE_ADDR_7_LSB,
	DOF_F_CFG_OUTPUT_BASE_ADDR_7_MSB,
	DOF_F_CFG_OUTPUT_BASE_ADDR_7_LSB,
	DOF_F_CFG_TEMP_BASE_ADDR_7_MSB,
	DOF_F_CFG_TEMP_BASE_ADDR_7_LSB,
	DOF_F_CFG_CONST_BASE_ADDR_7_MSB,
	DOF_F_CFG_CONST_BASE_ADDR_7_LSB,
	DOF_F_CFG_INST_BASE_ADDR_7_MSB,
	DOF_F_CFG_INST_BASE_ADDR_7_LSB,
	DOF_F_CFG_PSTATE_BASE_ADDR_7_MSB,
	DOF_F_CFG_PSTATE_BASE_ADDR_7_LSB,
	DOF_F_CFG_NSTATE_BASE_ADDR_7_MSB,
	DOF_F_CFG_NSTATE_BASE_ADDR_7_LSB,
	DOF_F_CFG_FRAME_TIMEOUT,
	DOF_F_CFG_TRANSACTION_TIMEOUT,
	DOF_F_CFG_BUFFER_MASK_CRC,
	DOF_F_CFG_MASK_STREAM_STATISTICS,
	DOF_F_CFG_LAYER_BREAKPOINT_ENABLE,
	DOF_F_CFG_LAYER_PREFETCH_DISABLE,
	DOF_F_CFG_LAYER_BREAKPOINT,
	DOF_F_STS_CURRENT_LAYER,
	DOF_F_STS_RD_OUTSTANDING,
	DOF_F_STS_WR_OUTSTANDING,
	DOF_F_STS_FRAME_CYCLES,
	DOF_F_STS_RESULT_CRC_CH0,
	DOF_F_STS_RESULT_CRC_CH1,
	DOF_F_STS_RESULT_CRC_CH2,
	DOF_F_STS_RESULT_CRC_CH3,
	DOF_F_STS_RESULT_CRC_CH4,
	DOF_F_STS_RESULT_CRC_CH5,
	DOF_F_STS_RESULT_CRC_CH6,
	DOF_F_STS_RESULT_CRC_CH7,
	DOF_F_STS_RESULT_CRC_CH8,
	DOF_F_STS_RESULT_CRC_CH9,
	DOF_F_STS_RESULT_CRC_CH10,
	DOF_F_STS_RESULT_CRC_CH11,
	DOF_F_STS_RESULT_CRC_CH12,
	DOF_F_STS_RESULT_CRC_CH13,
	DOF_F_STS_RESULT_CRC_CH14,
	DOF_F_STS_RESULT_CRC_CH15,
	DOF_F_STS_RESULT_CRC_CH16,
	DOF_F_STS_RESULT_CRC_CH17,
	DOF_F_STS_RESULT_CRC_CH18,
	DOF_F_STS_RESULT_CRC_CH19,
	DOF_F_STS_RESULT_CRC_CH20,
	DOF_F_STS_RESULT_CRC_CH21,
	DOF_F_STS_RESULT_CRC_CH22,
	DOF_F_STS_RESULT_CRC_CH23,
	DOF_F_STS_RESULT_CRC_CH24,
	DOF_F_STS_RESULT_CRC_CH25,
	DOF_F_STS_RESULT_CRC_CH26,
	DOF_F_STS_RESULT_CRC_CH27,
	DOF_F_STS_RD_REQUESTS,
	DOF_F_STS_WR_REQUESTS,
	DOF_F_STS_RD_CYCLES,
	DOF_F_STS_WR_CYCLES,
	DOF_F_STS_RD_MAX_CYCLES,
	DOF_F_STS_WR_MAX_CYCLES,
	DOF_F_ERR_AXI,
	DOF_F_ERR_FRAME_WATCHDOG,
	DOF_F_ERR_TRANSACTION_WATCHDOG,
	DOF_F_DBG_FRAME_CONTINUE,
	DOF_F_DBG_DUMP_VALID,
	DOF_F_DBG_DUMP_ADDRESS,
	DOF_F_DBG_DUMP_DATA,
	DOF_F_IRQ_BREAKPOINT,
	DOF_F_SRC_VERSION,
	DOF_F_Y_DOF_IP_ENABLE,
	DOF_REG_FIELD_CNT
};

struct pmio_field_desc dof_field_descs[] = {
	[DOF_F_CMDQ_ENABLE] = PMIO_FIELD_DESC(DOF_R_CMDQ_ENABLE, 0, 0),
	[DOF_F_CMDQ_STOP_CRPT_ENABLE] = PMIO_FIELD_DESC(DOF_R_CMDQ_STOP_CRPT_ENABLE, 0, 0),
	[DOF_F_SW_RESET] = PMIO_FIELD_DESC(DOF_R_SW_RESET, 0, 0),
	[DOF_F_SW_CORE_RESET] = PMIO_FIELD_DESC(DOF_R_SW_CORE_RESET, 0, 0),
	[DOF_F_SW_APB_RESET] = PMIO_FIELD_DESC(DOF_R_SW_APB_RESET, 0, 0),
	[DOF_F_TRANS_STOP_REQ] = PMIO_FIELD_DESC(DOF_R_TRANS_STOP_REQ, 0, 0),
	[DOF_F_TRANS_STOP_REQ_RDY] = PMIO_FIELD_DESC(DOF_R_TRANS_STOP_REQ_RDY, 0, 0),
	[DOF_F_IP_APG_MODE] = PMIO_FIELD_DESC(DOF_R_IP_APG_MODE, 0, 1),
	[DOF_F_IP_CLOCK_DOWN_MODE] = PMIO_FIELD_DESC(DOF_R_IP_CLOCK_DOWN_MODE, 0, 0),
	[DOF_F_IP_PROCESSING] = PMIO_FIELD_DESC(DOF_R_IP_PROCESSING, 0, 0),
	[DOF_F_FORCE_INTERNAL_CLOCK] = PMIO_FIELD_DESC(DOF_R_FORCE_INTERNAL_CLOCK, 0, 0),
	[DOF_F_DEBUG_CLOCK_ENABLE] = PMIO_FIELD_DESC(DOF_R_DEBUG_CLOCK_ENABLE, 0, 0),
	[DOF_F_IP_POST_FRAME_GAP] = PMIO_FIELD_DESC(DOF_R_IP_POST_FRAME_GAP, 0, 31),
	[DOF_F_IP_DRCG_ENABLE] = PMIO_FIELD_DESC(DOF_R_IP_DRCG_ENABLE, 0, 0),
	[DOF_F_AUTO_IGNORE_INTERRUPT_ENABLE] =
		PMIO_FIELD_DESC(DOF_R_AUTO_IGNORE_INTERRUPT_ENABLE, 0, 0),
	[DOF_F_IP_USE_SW_FINISH_COND] = PMIO_FIELD_DESC(DOF_R_IP_USE_SW_FINISH_COND, 0, 0),
	[DOF_F_SW_FINISH_COND_ENABLE] = PMIO_FIELD_DESC(DOF_R_SW_FINISH_COND_ENABLE, 0, 1),
	[DOF_F_IP_CORRUPTED_COND_ENABLE] = PMIO_FIELD_DESC(DOF_R_IP_CORRUPTED_COND_ENABLE, 0, 18),
	[DOF_F_IP_USE_OTF_IN_FOR_PATH_6] = PMIO_FIELD_DESC(DOF_R_IP_USE_OTF_PATH_67, 0, 0),
	[DOF_F_IP_USE_OTF_IN_FOR_PATH_7] = PMIO_FIELD_DESC(DOF_R_IP_USE_OTF_PATH_67, 8, 8),
	[DOF_F_IP_USE_OTF_OUT_FOR_PATH_6] = PMIO_FIELD_DESC(DOF_R_IP_USE_OTF_PATH_67, 16, 16),
	[DOF_F_IP_USE_OTF_OUT_FOR_PATH_7] = PMIO_FIELD_DESC(DOF_R_IP_USE_OTF_PATH_67, 24, 24),
	[DOF_F_IP_USE_OTF_IN_FOR_PATH_4] = PMIO_FIELD_DESC(DOF_R_IP_USE_OTF_PATH_45, 0, 0),
	[DOF_F_IP_USE_OTF_IN_FOR_PATH_5] = PMIO_FIELD_DESC(DOF_R_IP_USE_OTF_PATH_45, 8, 8),
	[DOF_F_IP_USE_OTF_OUT_FOR_PATH_4] = PMIO_FIELD_DESC(DOF_R_IP_USE_OTF_PATH_45, 16, 16),
	[DOF_F_IP_USE_OTF_OUT_FOR_PATH_5] = PMIO_FIELD_DESC(DOF_R_IP_USE_OTF_PATH_45, 24, 24),
	[DOF_F_IP_USE_OTF_IN_FOR_PATH_2] = PMIO_FIELD_DESC(DOF_R_IP_USE_OTF_PATH_23, 0, 0),
	[DOF_F_IP_USE_OTF_IN_FOR_PATH_3] = PMIO_FIELD_DESC(DOF_R_IP_USE_OTF_PATH_23, 8, 8),
	[DOF_F_IP_USE_OTF_OUT_FOR_PATH_2] = PMIO_FIELD_DESC(DOF_R_IP_USE_OTF_PATH_23, 16, 16),
	[DOF_F_IP_USE_OTF_OUT_FOR_PATH_3] = PMIO_FIELD_DESC(DOF_R_IP_USE_OTF_PATH_23, 24, 24),
	[DOF_F_IP_USE_OTF_IN_FOR_PATH_0] = PMIO_FIELD_DESC(DOF_R_IP_USE_OTF_PATH_01, 0, 0),
	[DOF_F_IP_USE_OTF_IN_FOR_PATH_1] = PMIO_FIELD_DESC(DOF_R_IP_USE_OTF_PATH_01, 8, 8),
	[DOF_F_IP_USE_OTF_OUT_FOR_PATH_0] = PMIO_FIELD_DESC(DOF_R_IP_USE_OTF_PATH_01, 16, 16),
	[DOF_F_IP_USE_OTF_OUT_FOR_PATH_1] = PMIO_FIELD_DESC(DOF_R_IP_USE_OTF_PATH_01, 24, 24),
	[DOF_F_IP_USE_CINFIFO_NEW_FRAME_IN] =
		PMIO_FIELD_DESC(DOF_R_IP_USE_CINFIFO_NEW_FRAME_IN, 0, 0),
	[DOF_F_SECU_CTRL_TZINFO_ICTRL] = PMIO_FIELD_DESC(DOF_R_SECU_CTRL_TZINFO_ICTRL, 0, 0),
	[DOF_F_ICTRL_CSUB_BASE_ADDR] = PMIO_FIELD_DESC(DOF_R_ICTRL_CSUB_BASE_ADDR, 0, 27),
	[DOF_F_ICTRL_CSUB_RECV_TURN_OFF_MSG] =
		PMIO_FIELD_DESC(DOF_R_ICTRL_CSUB_RECV_TURN_OFF_MSG, 0, 0),
	[DOF_F_ICTRL_CSUB_RECV_IP_INFO_MSG] =
		PMIO_FIELD_DESC(DOF_R_ICTRL_CSUB_RECV_IP_INFO_MSG, 0, 31),
	[DOF_F_ICTRL_CSUB_CONNECTION_TEST_MSG] =
		PMIO_FIELD_DESC(DOF_R_ICTRL_CSUB_CONNECTION_TEST_MSG, 0, 31),
	[DOF_F_ICTRL_CSUB_MSG_SEND_ENABLE] =
		PMIO_FIELD_DESC(DOF_R_ICTRL_CSUB_MSG_SEND_ENABLE, 0, 0),
	[DOF_F_ICTRL_CSUB_INT0_EV_ENABLE] = PMIO_FIELD_DESC(DOF_R_ICTRL_CSUB_INT0_EV_ENABLE, 0, 31),
	[DOF_F_ICTRL_CSUB_INT1_EV_ENABLE] = PMIO_FIELD_DESC(DOF_R_ICTRL_CSUB_INT1_EV_ENABLE, 0, 1),
	[DOF_F_ICTRL_CSUB_IP_S_EV_ENABLE] = PMIO_FIELD_DESC(DOF_R_ICTRL_CSUB_IP_S_EV_ENABLE, 0, 4),
	[DOF_F_CMDQ_QUE_CMD_BASE_ADDR] = PMIO_FIELD_DESC(DOF_R_CMDQ_QUE_CMD_H, 0, 31),
	[DOF_F_CMDQ_QUE_CMD_HEADER_NUM] = PMIO_FIELD_DESC(DOF_R_CMDQ_QUE_CMD_M, 0, 11),
	[DOF_F_CMDQ_QUE_CMD_SETTING_MODE] = PMIO_FIELD_DESC(DOF_R_CMDQ_QUE_CMD_M, 12, 13),
	[DOF_F_CMDQ_QUE_CMD_HOLD_MODE] = PMIO_FIELD_DESC(DOF_R_CMDQ_QUE_CMD_M, 14, 15),
	[DOF_F_CMDQ_QUE_CMD_FRAME_ID] = PMIO_FIELD_DESC(DOF_R_CMDQ_QUE_CMD_M, 16, 31),
	[DOF_F_CMDQ_QUE_CMD_INT_GROUP_ENABLE] = PMIO_FIELD_DESC(DOF_R_CMDQ_QUE_CMD_L, 0, 7),
	[DOF_F_CMDQ_QUE_CMD_FRO_INDEX] = PMIO_FIELD_DESC(DOF_R_CMDQ_QUE_CMD_L, 8, 11),
	[DOF_F_CMDQ_ADD_TO_QUEUE_0] = PMIO_FIELD_DESC(DOF_R_CMDQ_ADD_TO_QUEUE_0, 0, 0),
	[DOF_F_CMDQ_AUTO_CONV_ENABLE] = PMIO_FIELD_DESC(DOF_R_CMDQ_AUTO_CONV_ENABLE, 0, 0),
	[DOF_F_CMDQ_POP_LOCK] = PMIO_FIELD_DESC(DOF_R_CMDQ_LOCK, 0, 0),
	[DOF_F_CMDQ_RELOAD_LOCK] = PMIO_FIELD_DESC(DOF_R_CMDQ_LOCK, 8, 8),
	[DOF_F_CMDQ_CTRL_SETSEL_EN] = PMIO_FIELD_DESC(DOF_R_CMDQ_CTRL_SETSEL_EN, 0, 0),
	[DOF_F_CMDQ_SETSEL] = PMIO_FIELD_DESC(DOF_R_CMDQ_SETSEL, 0, 0),
	[DOF_F_CMDQ_FLUSH_QUEUE_0] = PMIO_FIELD_DESC(DOF_R_CMDQ_FLUSH_QUEUE_0, 0, 0),
	[DOF_F_CMDQ_SWAP_QUEUE_0_TRIG] = PMIO_FIELD_DESC(DOF_R_CMDQ_SWAP_QUEUE_0, 0, 0),
	[DOF_F_CMDQ_SWAP_QUEUE_0_POS_A] = PMIO_FIELD_DESC(DOF_R_CMDQ_SWAP_QUEUE_0, 8, 11),
	[DOF_F_CMDQ_SWAP_QUEUE_0_POS_B] = PMIO_FIELD_DESC(DOF_R_CMDQ_SWAP_QUEUE_0, 16, 19),
	[DOF_F_CMDQ_ROTATE_QUEUE_0_TRIG] = PMIO_FIELD_DESC(DOF_R_CMDQ_ROTATE_QUEUE_0, 0, 0),
	[DOF_F_CMDQ_ROTATE_QUEUE_0_POS_S] = PMIO_FIELD_DESC(DOF_R_CMDQ_ROTATE_QUEUE_0, 8, 11),
	[DOF_F_CMDQ_ROTATE_QUEUE_0_POS_E] = PMIO_FIELD_DESC(DOF_R_CMDQ_ROTATE_QUEUE_0, 16, 19),
	[DOF_F_CMDQ_HM_QUEUE_0_TRIG] = PMIO_FIELD_DESC(DOF_R_CMDQ_HOLD_MARK_QUEUE_0, 0, 0),
	[DOF_F_CMDQ_HM_QUEUE_0] = PMIO_FIELD_DESC(DOF_R_CMDQ_HOLD_MARK_QUEUE_0, 8, 9),
	[DOF_F_CMDQ_HM_FRAME_ID_QUEUE_0] = PMIO_FIELD_DESC(DOF_R_CMDQ_HOLD_MARK_QUEUE_0, 16, 31),
	[DOF_F_CMDQ_CHARGED_FRAME_ID] = PMIO_FIELD_DESC(DOF_R_CMDQ_DEBUG_STATUS_PRE_LOAD, 0, 15),
	[DOF_F_CMDQ_CHARGED_FOR_NEXT_FRAME] =
		PMIO_FIELD_DESC(DOF_R_CMDQ_DEBUG_STATUS_PRE_LOAD, 16, 16),
	[DOF_F_CMDQ_VHD_VBLANK_QRUN_ENABLE] = PMIO_FIELD_DESC(DOF_R_CMDQ_VHD_CONTROL, 0, 0),
	[DOF_F_CMDQ_VHD_STALL_ON_QSTOP_ENABLE] = PMIO_FIELD_DESC(DOF_R_CMDQ_VHD_CONTROL, 24, 24),
	[DOF_F_CMDQ_FRAME_COUNTER_INC_TYPE] =
		PMIO_FIELD_DESC(DOF_R_CMDQ_FRAME_COUNTER_INC_TYPE, 0, 0),
	[DOF_F_CMDQ_FRAME_COUNTER_RESET] = PMIO_FIELD_DESC(DOF_R_CMDQ_FRAME_COUNTER_RESET, 0, 0),
	[DOF_F_CMDQ_FRAME_COUNTER] = PMIO_FIELD_DESC(DOF_R_CMDQ_FRAME_COUNTER, 0, 31),
	[DOF_F_CMDQ_PRE_FRAME_ID] = PMIO_FIELD_DESC(DOF_R_CMDQ_FRAME_ID, 0, 15),
	[DOF_F_CMDQ_CURRENT_FRAME_ID] = PMIO_FIELD_DESC(DOF_R_CMDQ_FRAME_ID, 16, 31),
	[DOF_F_CMDQ_QUEUE_0_FULLNESS] = PMIO_FIELD_DESC(DOF_R_CMDQ_QUEUE_0_INFO, 0, 4),
	[DOF_F_CMDQ_QUEUE_0_WPTR] = PMIO_FIELD_DESC(DOF_R_CMDQ_QUEUE_0_INFO, 8, 11),
	[DOF_F_CMDQ_QUEUE_0_RPTR] = PMIO_FIELD_DESC(DOF_R_CMDQ_QUEUE_0_INFO, 16, 19),
	[DOF_F_CMDQ_QUEUE_0_RPTR_FOR_DEBUG] =
		PMIO_FIELD_DESC(DOF_R_CMDQ_QUEUE_0_RPTR_FOR_DEBUG, 0, 3),
	[DOF_F_CMDQ_DEBUG_QUE_0_CMD_H] = PMIO_FIELD_DESC(DOF_R_CMDQ_DEBUG_QUE_0_CMD_H, 0, 31),
	[DOF_F_CMDQ_DEBUG_QUE_0_CMD_M] = PMIO_FIELD_DESC(DOF_R_CMDQ_DEBUG_QUE_0_CMD_M, 0, 31),
	[DOF_F_CMDQ_DEBUG_QUE_0_CMD_L] = PMIO_FIELD_DESC(DOF_R_CMDQ_DEBUG_QUE_0_CMD_L, 0, 11),
	[DOF_F_CMDQ_DEBUG_PROCESS] = PMIO_FIELD_DESC(DOF_R_CMDQ_DEBUG_STATUS, 0, 5),
	[DOF_F_CMDQ_DEBUG_HOLD] = PMIO_FIELD_DESC(DOF_R_CMDQ_DEBUG_STATUS, 8, 9),
	[DOF_F_CMDQ_DEBUG_PERIOD] = PMIO_FIELD_DESC(DOF_R_CMDQ_DEBUG_STATUS, 16, 18),
	[DOF_F_CMDQ_INT] = PMIO_FIELD_DESC(DOF_R_CMDQ_INT, 0, 10),
	[DOF_F_CMDQ_INT_ENABLE] = PMIO_FIELD_DESC(DOF_R_CMDQ_INT_ENABLE, 0, 10),
	[DOF_F_CMDQ_INT_STATUS] = PMIO_FIELD_DESC(DOF_R_CMDQ_INT_STATUS, 0, 10),
	[DOF_F_CMDQ_INT_CLEAR] = PMIO_FIELD_DESC(DOF_R_CMDQ_INT_CLEAR, 0, 10),
	[DOF_F_C_LOADER_ENABLE] = PMIO_FIELD_DESC(DOF_R_C_LOADER_ENABLE, 0, 0),
	[DOF_F_C_LOADER_RESET] = PMIO_FIELD_DESC(DOF_R_C_LOADER_RESET, 0, 0),
	[DOF_F_C_LOADER_FAST_MODE] = PMIO_FIELD_DESC(DOF_R_C_LOADER_FAST_MODE, 0, 0),
	[DOF_F_C_LOADER_REMAP_TO_SHADOW_EN] = PMIO_FIELD_DESC(DOF_R_C_LOADER_REMAP_EN, 0, 0),
	[DOF_F_C_LOADER_REMAP_TO_DIRECT_EN] = PMIO_FIELD_DESC(DOF_R_C_LOADER_REMAP_EN, 8, 8),
	[DOF_F_C_LOADER_REMAP_SETSEL_EN] = PMIO_FIELD_DESC(DOF_R_C_LOADER_REMAP_EN, 16, 16),
	[DOF_F_C_LOADER_ACCESS_INTERVAL] = PMIO_FIELD_DESC(DOF_R_C_LOADER_ACCESS_INTERVAL, 0, 3),
	[DOF_F_C_LOADER_REMAP_00_SETA_ADDR] = PMIO_FIELD_DESC(DOF_R_C_LOADER_REMAP_00_ADDR, 0, 15),
	[DOF_F_C_LOADER_REMAP_00_SETB_ADDR] = PMIO_FIELD_DESC(DOF_R_C_LOADER_REMAP_00_ADDR, 16, 31),
	[DOF_F_C_LOADER_REMAP_01_SETA_ADDR] = PMIO_FIELD_DESC(DOF_R_C_LOADER_REMAP_01_ADDR, 0, 15),
	[DOF_F_C_LOADER_REMAP_01_SETB_ADDR] = PMIO_FIELD_DESC(DOF_R_C_LOADER_REMAP_01_ADDR, 16, 31),
	[DOF_F_C_LOADER_REMAP_02_SETA_ADDR] = PMIO_FIELD_DESC(DOF_R_C_LOADER_REMAP_02_ADDR, 0, 15),
	[DOF_F_C_LOADER_REMAP_02_SETB_ADDR] = PMIO_FIELD_DESC(DOF_R_C_LOADER_REMAP_02_ADDR, 16, 31),
	[DOF_F_C_LOADER_REMAP_03_SETA_ADDR] = PMIO_FIELD_DESC(DOF_R_C_LOADER_REMAP_03_ADDR, 0, 15),
	[DOF_F_C_LOADER_REMAP_03_SETB_ADDR] = PMIO_FIELD_DESC(DOF_R_C_LOADER_REMAP_03_ADDR, 16, 31),
	[DOF_F_C_LOADER_REMAP_04_SETA_ADDR] = PMIO_FIELD_DESC(DOF_R_C_LOADER_REMAP_04_ADDR, 0, 15),
	[DOF_F_C_LOADER_REMAP_04_SETB_ADDR] = PMIO_FIELD_DESC(DOF_R_C_LOADER_REMAP_04_ADDR, 16, 31),
	[DOF_F_C_LOADER_REMAP_05_SETA_ADDR] = PMIO_FIELD_DESC(DOF_R_C_LOADER_REMAP_05_ADDR, 0, 15),
	[DOF_F_C_LOADER_REMAP_05_SETB_ADDR] = PMIO_FIELD_DESC(DOF_R_C_LOADER_REMAP_05_ADDR, 16, 31),
	[DOF_F_C_LOADER_REMAP_06_SETA_ADDR] = PMIO_FIELD_DESC(DOF_R_C_LOADER_REMAP_06_ADDR, 0, 15),
	[DOF_F_C_LOADER_REMAP_06_SETB_ADDR] = PMIO_FIELD_DESC(DOF_R_C_LOADER_REMAP_06_ADDR, 16, 31),
	[DOF_F_C_LOADER_REMAP_07_SETA_ADDR] = PMIO_FIELD_DESC(DOF_R_C_LOADER_REMAP_07_ADDR, 0, 15),
	[DOF_F_C_LOADER_REMAP_07_SETB_ADDR] = PMIO_FIELD_DESC(DOF_R_C_LOADER_REMAP_07_ADDR, 16, 31),
	[DOF_F_C_LOADER_LOGICAL_OFFSET_EN] =
		PMIO_FIELD_DESC(DOF_R_C_LOADER_LOGICAL_OFFSET_EN, 0, 0),
	[DOF_F_C_LOADER_LOGICAL_OFFSET_IP] = PMIO_FIELD_DESC(DOF_R_C_LOADER_LOGICAL_OFFSET, 0, 3),
	[DOF_F_C_LOADER_LOGICAL_OFFSET_VOTF_R] =
		PMIO_FIELD_DESC(DOF_R_C_LOADER_LOGICAL_OFFSET, 8, 11),
	[DOF_F_C_LOADER_LOGICAL_OFFSET_VOTF_W] =
		PMIO_FIELD_DESC(DOF_R_C_LOADER_LOGICAL_OFFSET, 16, 19),
	[DOF_F_C_LOADER_BUSY] = PMIO_FIELD_DESC(DOF_R_C_LOADER_DEBUG_STATUS, 0, 0),
	[DOF_F_C_LOADER_NUM_OF_HEADER_TO_REQ] =
		PMIO_FIELD_DESC(DOF_R_C_LOADER_DEBUG_HEADER_REQ_COUNTER, 0, 13),
	[DOF_F_C_LOADER_NUM_OF_HEADER_REQED] =
		PMIO_FIELD_DESC(DOF_R_C_LOADER_DEBUG_HEADER_REQ_COUNTER, 16, 29),
	[DOF_F_C_LOADER_NUM_OF_HEADER_APBED] =
		PMIO_FIELD_DESC(DOF_R_C_LOADER_DEBUG_HEADER_APB_COUNTER, 0, 13),
	[DOF_F_C_LOADER_NUM_OF_HEADER_SKIPED] =
		PMIO_FIELD_DESC(DOF_R_C_LOADER_DEBUG_HEADER_APB_COUNTER, 16, 29),
	[DOF_F_C_LOADER_HEADER_CRC_SEED] = PMIO_FIELD_DESC(DOF_R_C_LOADER_HEADER_CRC_SEED, 0, 31),
	[DOF_F_C_LOADER_PAYLOAD_CRC_SEED] = PMIO_FIELD_DESC(DOF_R_C_LOADER_PAYLOAD_CRC_SEED, 0, 31),
	[DOF_F_C_LOADER_HEADER_CRC_RESULT] =
		PMIO_FIELD_DESC(DOF_R_C_LOADER_HEADER_CRC_RESULT, 0, 31),
	[DOF_F_C_LOADER_PAYLOAD_CRC_RESULT] =
		PMIO_FIELD_DESC(DOF_R_C_LOADER_PAYLOAD_CRC_RESULT, 0, 31),
	[DOF_F_COREX_ENABLE] = PMIO_FIELD_DESC(DOF_R_COREX_ENABLE, 0, 0),
	[DOF_F_COREX_RESET] = PMIO_FIELD_DESC(DOF_R_COREX_RESET, 0, 0),
	[DOF_F_COREX_FAST_MODE] = PMIO_FIELD_DESC(DOF_R_COREX_FAST_MODE, 0, 0),
	[DOF_F_COREX_UPDATE_TYPE_0] = PMIO_FIELD_DESC(DOF_R_COREX_UPDATE_TYPE_0, 0, 1),
	[DOF_F_COREX_UPDATE_TYPE_1] = PMIO_FIELD_DESC(DOF_R_COREX_UPDATE_TYPE_1, 0, 1),
	[DOF_F_COREX_UPDATE_MODE_0] = PMIO_FIELD_DESC(DOF_R_COREX_UPDATE_MODE_0, 0, 0),
	[DOF_F_COREX_UPDATE_MODE_1] = PMIO_FIELD_DESC(DOF_R_COREX_UPDATE_MODE_1, 0, 0),
	[DOF_F_COREX_START_0] = PMIO_FIELD_DESC(DOF_R_COREX_START_0, 0, 0),
	[DOF_F_COREX_START_1] = PMIO_FIELD_DESC(DOF_R_COREX_START_1, 0, 0),
	[DOF_F_COREX_COPY_FROM_IP_0] = PMIO_FIELD_DESC(DOF_R_COREX_COPY_FROM_IP_0, 0, 0),
	[DOF_F_COREX_COPY_FROM_IP_1] = PMIO_FIELD_DESC(DOF_R_COREX_COPY_FROM_IP_1, 0, 0),
	[DOF_F_COREX_BUSY_0] = PMIO_FIELD_DESC(DOF_R_COREX_STATUS_0, 0, 0),
	[DOF_F_COREX_IP_SET_0] = PMIO_FIELD_DESC(DOF_R_COREX_STATUS_0, 1, 1),
	[DOF_F_COREX_BUSY_1] = PMIO_FIELD_DESC(DOF_R_COREX_STATUS_1, 0, 0),
	[DOF_F_COREX_IP_SET_1] = PMIO_FIELD_DESC(DOF_R_COREX_STATUS_1, 1, 1),
	[DOF_F_COREX_PRE_ADDR_CONFIG] = PMIO_FIELD_DESC(DOF_R_COREX_PRE_ADDR_CONFIG, 0, 31),
	[DOF_F_COREX_PRE_DATA_CONFIG] = PMIO_FIELD_DESC(DOF_R_COREX_PRE_DATA_CONFIG, 0, 31),
	[DOF_F_COREX_POST_ADDR_CONFIG] = PMIO_FIELD_DESC(DOF_R_COREX_POST_ADDR_CONFIG, 0, 31),
	[DOF_F_COREX_POST_DATA_CONFIG] = PMIO_FIELD_DESC(DOF_R_COREX_POST_DATA_CONFIG, 0, 31),
	[DOF_F_COREX_PRE_CONFIG_EN] = PMIO_FIELD_DESC(DOF_R_COREX_PRE_POST_CONFIG_EN, 0, 0),
	[DOF_F_COREX_POST_CONFIG_EN] = PMIO_FIELD_DESC(DOF_R_COREX_PRE_POST_CONFIG_EN, 1, 1),
	[DOF_F_COREX_TYPE_WRITE] = PMIO_FIELD_DESC(DOF_R_COREX_TYPE_WRITE, 0, 31),
	[DOF_F_COREX_TYPE_WRITE_TRIGGER] = PMIO_FIELD_DESC(DOF_R_COREX_TYPE_WRITE_TRIGGER, 0, 0),
	[DOF_F_COREX_TYPE_READ] = PMIO_FIELD_DESC(DOF_R_COREX_TYPE_READ, 0, 31),
	[DOF_F_COREX_TYPE_READ_OFFSET] = PMIO_FIELD_DESC(DOF_R_COREX_TYPE_READ_OFFSET, 0, 8),
	[DOF_F_COREX_INT] = PMIO_FIELD_DESC(DOF_R_COREX_INT, 0, 8),
	[DOF_F_COREX_INT_STATUS] = PMIO_FIELD_DESC(DOF_R_COREX_INT_STATUS, 0, 8),
	[DOF_F_COREX_INT_CLEAR] = PMIO_FIELD_DESC(DOF_R_COREX_INT_CLEAR, 0, 8),
	[DOF_F_COREX_INT_ENABLE] = PMIO_FIELD_DESC(DOF_R_COREX_INT_ENABLE, 0, 8),
	[DOF_F_INT_REQ_INT0] = PMIO_FIELD_DESC(DOF_R_INT_REQ_INT0, 0, 31),
	[DOF_F_INT_REQ_INT0_ENABLE] = PMIO_FIELD_DESC(DOF_R_INT_REQ_INT0_ENABLE, 0, 31),
	[DOF_F_INT_REQ_INT0_STATUS] = PMIO_FIELD_DESC(DOF_R_INT_REQ_INT0_STATUS, 0, 31),
	[DOF_F_INT_REQ_INT0_CLEAR] = PMIO_FIELD_DESC(DOF_R_INT_REQ_INT0_CLEAR, 0, 31),
	[DOF_F_INT_REQ_INT1] = PMIO_FIELD_DESC(DOF_R_INT_REQ_INT1, 0, 31),
	[DOF_F_INT_REQ_INT1_ENABLE] = PMIO_FIELD_DESC(DOF_R_INT_REQ_INT1_ENABLE, 0, 31),
	[DOF_F_INT_REQ_INT1_STATUS] = PMIO_FIELD_DESC(DOF_R_INT_REQ_INT1_STATUS, 0, 31),
	[DOF_F_INT_REQ_INT1_CLEAR] = PMIO_FIELD_DESC(DOF_R_INT_REQ_INT1_CLEAR, 0, 31),
	[DOF_F_INT_HIST_CURINT0] = PMIO_FIELD_DESC(DOF_R_INT_HIST_CURINT0, 0, 31),
	[DOF_F_INT_HIST_CURINT0_ENABLE] = PMIO_FIELD_DESC(DOF_R_INT_HIST_CURINT0_ENABLE, 0, 31),
	[DOF_F_INT_HIST_CURINT0_STATUS] = PMIO_FIELD_DESC(DOF_R_INT_HIST_CURINT0_STATUS, 0, 31),
	[DOF_F_INT_HIST_CURINT1] = PMIO_FIELD_DESC(DOF_R_INT_HIST_CURINT1, 0, 31),
	[DOF_F_INT_HIST_CURINT1_ENABLE] = PMIO_FIELD_DESC(DOF_R_INT_HIST_CURINT1_ENABLE, 0, 31),
	[DOF_F_INT_HIST_CURINT1_STATUS] = PMIO_FIELD_DESC(DOF_R_INT_HIST_CURINT1_STATUS, 0, 31),
	[DOF_F_INT_HIST_00_FRAME_ID] = PMIO_FIELD_DESC(DOF_R_INT_HIST_00_FRAME_ID, 0, 15),
	[DOF_F_INT_HIST_00_INT0] = PMIO_FIELD_DESC(DOF_R_INT_HIST_00_INT0, 0, 31),
	[DOF_F_INT_HIST_00_INT1] = PMIO_FIELD_DESC(DOF_R_INT_HIST_00_INT1, 0, 31),
	[DOF_F_INT_HIST_01_FRAME_ID] = PMIO_FIELD_DESC(DOF_R_INT_HIST_01_FRAME_ID, 0, 15),
	[DOF_F_INT_HIST_01_INT0] = PMIO_FIELD_DESC(DOF_R_INT_HIST_01_INT0, 0, 31),
	[DOF_F_INT_HIST_01_INT1] = PMIO_FIELD_DESC(DOF_R_INT_HIST_01_INT1, 0, 31),
	[DOF_F_INT_HIST_02_FRAME_ID] = PMIO_FIELD_DESC(DOF_R_INT_HIST_02_FRAME_ID, 0, 15),
	[DOF_F_INT_HIST_02_INT0] = PMIO_FIELD_DESC(DOF_R_INT_HIST_02_INT0, 0, 31),
	[DOF_F_INT_HIST_02_INT1] = PMIO_FIELD_DESC(DOF_R_INT_HIST_02_INT1, 0, 31),
	[DOF_F_INT_HIST_03_FRAME_ID] = PMIO_FIELD_DESC(DOF_R_INT_HIST_03_FRAME_ID, 0, 15),
	[DOF_F_INT_HIST_03_INT0] = PMIO_FIELD_DESC(DOF_R_INT_HIST_03_INT0, 0, 31),
	[DOF_F_INT_HIST_03_INT1] = PMIO_FIELD_DESC(DOF_R_INT_HIST_03_INT1, 0, 31),
	[DOF_F_INT_HIST_04_FRAME_ID] = PMIO_FIELD_DESC(DOF_R_INT_HIST_04_FRAME_ID, 0, 15),
	[DOF_F_INT_HIST_04_INT0] = PMIO_FIELD_DESC(DOF_R_INT_HIST_04_INT0, 0, 31),
	[DOF_F_INT_HIST_04_INT1] = PMIO_FIELD_DESC(DOF_R_INT_HIST_04_INT1, 0, 31),
	[DOF_F_INT_HIST_05_FRAME_ID] = PMIO_FIELD_DESC(DOF_R_INT_HIST_05_FRAME_ID, 0, 15),
	[DOF_F_INT_HIST_05_INT0] = PMIO_FIELD_DESC(DOF_R_INT_HIST_05_INT0, 0, 31),
	[DOF_F_INT_HIST_05_INT1] = PMIO_FIELD_DESC(DOF_R_INT_HIST_05_INT1, 0, 31),
	[DOF_F_INT_HIST_06_FRAME_ID] = PMIO_FIELD_DESC(DOF_R_INT_HIST_06_FRAME_ID, 0, 15),
	[DOF_F_INT_HIST_06_INT0] = PMIO_FIELD_DESC(DOF_R_INT_HIST_06_INT0, 0, 31),
	[DOF_F_INT_HIST_06_INT1] = PMIO_FIELD_DESC(DOF_R_INT_HIST_06_INT1, 0, 31),
	[DOF_F_INT_HIST_07_FRAME_ID] = PMIO_FIELD_DESC(DOF_R_INT_HIST_07_FRAME_ID, 0, 15),
	[DOF_F_INT_HIST_07_INT0] = PMIO_FIELD_DESC(DOF_R_INT_HIST_07_INT0, 0, 31),
	[DOF_F_INT_HIST_07_INT1] = PMIO_FIELD_DESC(DOF_R_INT_HIST_07_INT1, 0, 31),
	[DOF_F_SECU_CTRL_SEQID] = PMIO_FIELD_DESC(DOF_R_SECU_CTRL_SEQID, 0, 2),
	[DOF_F_SECU_CTRL_TZINFO_SEQID_0] = PMIO_FIELD_DESC(DOF_R_SECU_CTRL_TZINFO_SEQID_0, 0, 31),
	[DOF_F_SECU_CTRL_TZINFO_SEQID_1] = PMIO_FIELD_DESC(DOF_R_SECU_CTRL_TZINFO_SEQID_1, 0, 31),
	[DOF_F_SECU_CTRL_TZINFO_SEQID_2] = PMIO_FIELD_DESC(DOF_R_SECU_CTRL_TZINFO_SEQID_2, 0, 31),
	[DOF_F_SECU_CTRL_TZINFO_SEQID_3] = PMIO_FIELD_DESC(DOF_R_SECU_CTRL_TZINFO_SEQID_3, 0, 31),
	[DOF_F_SECU_CTRL_TZINFO_SEQID_4] = PMIO_FIELD_DESC(DOF_R_SECU_CTRL_TZINFO_SEQID_4, 0, 31),
	[DOF_F_SECU_CTRL_TZINFO_SEQID_5] = PMIO_FIELD_DESC(DOF_R_SECU_CTRL_TZINFO_SEQID_5, 0, 31),
	[DOF_F_SECU_CTRL_TZINFO_SEQID_6] = PMIO_FIELD_DESC(DOF_R_SECU_CTRL_TZINFO_SEQID_6, 0, 31),
	[DOF_F_SECU_CTRL_TZINFO_SEQID_7] = PMIO_FIELD_DESC(DOF_R_SECU_CTRL_TZINFO_SEQID_7, 0, 31),
	[DOF_F_SECU_OTF_SEQ_ID_PROT_ENABLE] =
		PMIO_FIELD_DESC(DOF_R_SECU_OTF_SEQ_ID_PROT_ENABLE, 0, 0),
	[DOF_F_PERF_MONITOR_ENABLE] = PMIO_FIELD_DESC(DOF_R_PERF_MONITOR_ENABLE, 0, 4),
	[DOF_F_PERF_MONITOR_CLEAR] = PMIO_FIELD_DESC(DOF_R_PERF_MONITOR_CLEAR, 0, 4),
	[DOF_F_PERF_MONITOR_INT_USER_SEL] = PMIO_FIELD_DESC(DOF_R_PERF_MONITOR_INT_USER_SEL, 0, 5),
	[DOF_F_PERF_MONITOR_INT_START] = PMIO_FIELD_DESC(DOF_R_PERF_MONITOR_INT_START, 0, 31),
	[DOF_F_PERF_MONITOR_INT_END] = PMIO_FIELD_DESC(DOF_R_PERF_MONITOR_INT_END, 0, 31),
	[DOF_F_PERF_MONITOR_INT_USER] = PMIO_FIELD_DESC(DOF_R_PERF_MONITOR_INT_USER, 0, 31),
	[DOF_F_PERF_MONITOR_PROCESS_PRE_CONFIG] =
		PMIO_FIELD_DESC(DOF_R_PERF_MONITOR_PROCESS_PRE_CONFIG, 0, 31),
	[DOF_F_PERF_MONITOR_PROCESS_FRAME] =
		PMIO_FIELD_DESC(DOF_R_PERF_MONITOR_PROCESS_FRAME, 0, 31),
	[DOF_F_IP_MICRO] = PMIO_FIELD_DESC(DOF_R_IP_VERSION, 0, 15),
	[DOF_F_IP_MINOR] = PMIO_FIELD_DESC(DOF_R_IP_VERSION, 16, 23),
	[DOF_F_IP_MAJOR] = PMIO_FIELD_DESC(DOF_R_IP_VERSION, 24, 31),
	[DOF_F_CTRL_MICRO] = PMIO_FIELD_DESC(DOF_R_COMMON_CTRL_VERSION, 0, 15),
	[DOF_F_CTRL_MINOR] = PMIO_FIELD_DESC(DOF_R_COMMON_CTRL_VERSION, 16, 23),
	[DOF_F_CTRL_MAJOR] = PMIO_FIELD_DESC(DOF_R_COMMON_CTRL_VERSION, 24, 31),
	[DOF_F_QCH_STATUS] = PMIO_FIELD_DESC(DOF_R_QCH_STATUS, 0, 3),
	[DOF_F_IDLENESS_STATUS] = PMIO_FIELD_DESC(DOF_R_IDLENESS_STATUS, 0, 0),
	[DOF_F_CHAIN_IDLENESS_STATUS] = PMIO_FIELD_DESC(DOF_R_IDLENESS_STATUS, 16, 16),
	[DOF_F_DEBUG_COUNTER_0_SIG_SEL] = PMIO_FIELD_DESC(DOF_R_DEBUG_COUNTER_SIG_SEL, 0, 7),
	[DOF_F_DEBUG_COUNTER_1_SIG_SEL] = PMIO_FIELD_DESC(DOF_R_DEBUG_COUNTER_SIG_SEL, 8, 15),
	[DOF_F_DEBUG_COUNTER_2_SIG_SEL] = PMIO_FIELD_DESC(DOF_R_DEBUG_COUNTER_SIG_SEL, 16, 23),
	[DOF_F_DEBUG_COUNTER_3_SIG_SEL] = PMIO_FIELD_DESC(DOF_R_DEBUG_COUNTER_SIG_SEL, 24, 31),
	[DOF_F_DEBUG_COUNTER_0] = PMIO_FIELD_DESC(DOF_R_DEBUG_COUNTER_0, 0, 31),
	[DOF_F_DEBUG_COUNTER_1] = PMIO_FIELD_DESC(DOF_R_DEBUG_COUNTER_1, 0, 31),
	[DOF_F_DEBUG_COUNTER_2] = PMIO_FIELD_DESC(DOF_R_DEBUG_COUNTER_2, 0, 31),
	[DOF_F_DEBUG_COUNTER_3] = PMIO_FIELD_DESC(DOF_R_DEBUG_COUNTER_3, 0, 31),
	[DOF_F_IP_BUSY_MONITOR_0] = PMIO_FIELD_DESC(DOF_R_IP_BUSY_MONITOR_0, 0, 31),
	[DOF_F_IP_BUSY_MONITOR_1] = PMIO_FIELD_DESC(DOF_R_IP_BUSY_MONITOR_1, 0, 31),
	[DOF_F_IP_BUSY_MONITOR_2] = PMIO_FIELD_DESC(DOF_R_IP_BUSY_MONITOR_2, 0, 31),
	[DOF_F_IP_BUSY_MONITOR_3] = PMIO_FIELD_DESC(DOF_R_IP_BUSY_MONITOR_3, 0, 31),
	[DOF_F_IP_STALL_OUT_STATUS_0] = PMIO_FIELD_DESC(DOF_R_IP_STALL_OUT_STATUS_0, 0, 31),
	[DOF_F_IP_STALL_OUT_STATUS_1] = PMIO_FIELD_DESC(DOF_R_IP_STALL_OUT_STATUS_1, 0, 31),
	[DOF_F_IP_STALL_OUT_STATUS_2] = PMIO_FIELD_DESC(DOF_R_IP_STALL_OUT_STATUS_2, 0, 31),
	[DOF_F_IP_STALL_OUT_STATUS_3] = PMIO_FIELD_DESC(DOF_R_IP_STALL_OUT_STATUS_3, 0, 31),
	[DOF_F_STOPEN_CRC_STOP_VALID_COUNT] =
		PMIO_FIELD_DESC(DOF_R_STOPEN_CRC_STOP_VALID_COUNT, 0, 27),
	[DOF_F_SFR_ACCESS_LOG_ENABLE] = PMIO_FIELD_DESC(DOF_R_SFR_ACCESS_LOG_ENABLE, 0, 0),
	[DOF_F_SFR_ACCESS_LOG_CLEAR] = PMIO_FIELD_DESC(DOF_R_SFR_ACCESS_LOG_CLEAR, 0, 0),
	[DOF_F_SFR_ACCESS_LOG_0_ADJUST_RANGE] = PMIO_FIELD_DESC(DOF_R_SFR_ACCESS_LOG_0, 0, 7),
	[DOF_F_SFR_ACCESS_LOG_0] = PMIO_FIELD_DESC(DOF_R_SFR_ACCESS_LOG_0, 8, 31),
	[DOF_F_SFR_ACCESS_LOG_0_ADDRESS] = PMIO_FIELD_DESC(DOF_R_SFR_ACCESS_LOG_0_ADDRESS, 0, 31),
	[DOF_F_SFR_ACCESS_LOG_1_ADJUST_RANGE] = PMIO_FIELD_DESC(DOF_R_SFR_ACCESS_LOG_1, 0, 7),
	[DOF_F_SFR_ACCESS_LOG_1] = PMIO_FIELD_DESC(DOF_R_SFR_ACCESS_LOG_1, 8, 31),
	[DOF_F_SFR_ACCESS_LOG_1_ADDRESS] = PMIO_FIELD_DESC(DOF_R_SFR_ACCESS_LOG_1_ADDRESS, 0, 31),
	[DOF_F_SFR_ACCESS_LOG_2_ADJUST_RANGE] = PMIO_FIELD_DESC(DOF_R_SFR_ACCESS_LOG_2, 0, 7),
	[DOF_F_SFR_ACCESS_LOG_2] = PMIO_FIELD_DESC(DOF_R_SFR_ACCESS_LOG_2, 8, 31),
	[DOF_F_SFR_ACCESS_LOG_2_ADDRESS] = PMIO_FIELD_DESC(DOF_R_SFR_ACCESS_LOG_2_ADDRESS, 0, 31),
	[DOF_F_SFR_ACCESS_LOG_3_ADJUST_RANGE] = PMIO_FIELD_DESC(DOF_R_SFR_ACCESS_LOG_3, 0, 7),
	[DOF_F_SFR_ACCESS_LOG_3] = PMIO_FIELD_DESC(DOF_R_SFR_ACCESS_LOG_3, 8, 31),
	[DOF_F_SFR_ACCESS_LOG_3_ADDRESS] = PMIO_FIELD_DESC(DOF_R_SFR_ACCESS_LOG_3_ADDRESS, 0, 31),
	[DOF_F_IP_ROL_RESET] = PMIO_FIELD_DESC(DOF_R_IP_ROL_RESET, 0, 0),
	[DOF_F_IP_ROL_MODE] = PMIO_FIELD_DESC(DOF_R_IP_ROL_MODE, 0, 1),
	[DOF_F_IP_ROL_SELECT] = PMIO_FIELD_DESC(DOF_R_IP_ROL_SELECT, 0, 19),
	[DOF_F_IP_INT_SRC_SEL] = PMIO_FIELD_DESC(DOF_R_IP_INT_ON_COL_ROW, 0, 1),
	[DOF_F_IP_INT_COL_EN] = PMIO_FIELD_DESC(DOF_R_IP_INT_ON_COL_ROW, 8, 8),
	[DOF_F_IP_INT_ROW_EN] = PMIO_FIELD_DESC(DOF_R_IP_INT_ON_COL_ROW, 16, 16),
	[DOF_F_IP_INT_COL_POS] = PMIO_FIELD_DESC(DOF_R_IP_INT_ON_COL_ROW_POS, 0, 15),
	[DOF_F_IP_INT_ROW_POS] = PMIO_FIELD_DESC(DOF_R_IP_INT_ON_COL_ROW_POS, 16, 31),
	[DOF_F_FREEZE_FOR_DEBUG] = PMIO_FIELD_DESC(DOF_R_FREEZE_FOR_DEBUG, 0, 0),
	[DOF_F_FREEZE_BY_SFR_ENABLE] = PMIO_FIELD_DESC(DOF_R_FREEZE_EXTENSION_ENABLE, 0, 0),
	[DOF_F_FREEZE_BY_INT1_ENABLE] = PMIO_FIELD_DESC(DOF_R_FREEZE_EXTENSION_ENABLE, 8, 8),
	[DOF_F_FREEZE_BY_INT0_ENABLE] = PMIO_FIELD_DESC(DOF_R_FREEZE_EXTENSION_ENABLE, 16, 16),
	[DOF_F_FREEZE_SRC_SEL] = PMIO_FIELD_DESC(DOF_R_FREEZE_EN, 0, 1),
	[DOF_F_FREEZE_EN] = PMIO_FIELD_DESC(DOF_R_FREEZE_EN, 8, 8),
	[DOF_F_FREEZE_COL_POS] = PMIO_FIELD_DESC(DOF_R_FREEZE_COL_ROW_POS, 0, 15),
	[DOF_F_FREEZE_ROW_POS] = PMIO_FIELD_DESC(DOF_R_FREEZE_COL_ROW_POS, 16, 31),
	[DOF_F_FREEZE_CORRUPTED_ENABLE] = PMIO_FIELD_DESC(DOF_R_FREEZE_CORRUPTED_ENABLE, 0, 0),
	[DOF_F_STAT_RDMACL_EN] = PMIO_FIELD_DESC(DOF_R_STAT_RDMACL_EN, 0, 0),
	[DOF_F_STAT_RDMACL_CLK_ALWAYS_ON_EN] = PMIO_FIELD_DESC(DOF_R_STAT_RDMACL_EN, 1, 1),
	[DOF_F_STAT_RDMACL_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(DOF_R_STAT_RDMACL_DATA_FORMAT, 0, 4),
	[DOF_F_STAT_RDMACL_DATA_FORMAT_YUV] = PMIO_FIELD_DESC(DOF_R_STAT_RDMACL_DATA_FORMAT, 8, 13),
	[DOF_F_STAT_RDMACL_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(DOF_R_STAT_RDMACL_DATA_FORMAT, 16, 19),
	[DOF_F_STAT_RDMACL_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(DOF_R_STAT_RDMACL_DATA_FORMAT, 21, 21),
	[DOF_F_STAT_RDMACL_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(DOF_R_STAT_RDMACL_DATA_FORMAT, 22, 22),
	[DOF_F_STAT_RDMACL_WIDTH] = PMIO_FIELD_DESC(DOF_R_STAT_RDMACL_WIDTH, 0, 16),
	[DOF_F_STAT_RDMACL_HEIGHT] = PMIO_FIELD_DESC(DOF_R_STAT_RDMACL_HEIGHT, 0, 13),
	[DOF_F_STAT_RDMACL_IMG_STRIDE_1P] = PMIO_FIELD_DESC(DOF_R_STAT_RDMACL_IMG_STRIDE_1P, 0, 18),
	[DOF_F_STAT_RDMACL_MAX_MO] = PMIO_FIELD_DESC(DOF_R_STAT_RDMACL_MAX_MO, 0, 8),
	[DOF_F_STAT_RDMACL_QURGENT_MO] = PMIO_FIELD_DESC(DOF_R_STAT_RDMACL_MAX_MO, 16, 24),
	[DOF_F_STAT_RDMACL_LINEGAP] = PMIO_FIELD_DESC(DOF_R_STAT_RDMACL_LINEGAP, 0, 15),
	[DOF_F_STAT_RDMACL_BUSINFO] = PMIO_FIELD_DESC(DOF_R_STAT_RDMACL_BUSINFO, 0, 10),
	[DOF_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(DOF_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[DOF_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(DOF_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[DOF_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(DOF_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[DOF_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(DOF_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[DOF_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(DOF_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[DOF_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(DOF_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[DOF_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(DOF_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[DOF_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(DOF_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[DOF_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(DOF_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[DOF_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(DOF_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[DOF_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(DOF_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[DOF_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(DOF_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[DOF_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(DOF_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[DOF_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(DOF_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[DOF_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(DOF_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[DOF_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(DOF_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[DOF_F_STAT_RDMACL_IMG_CRC_1P] = PMIO_FIELD_DESC(DOF_R_STAT_RDMACL_IMG_CRC_1P, 0, 31),
	[DOF_F_STAT_RDMACL_MON_STATUS0] = PMIO_FIELD_DESC(DOF_R_STAT_RDMACL_MON_STATUS0, 0, 31),
	[DOF_F_STAT_RDMACL_MON_STATUS1] = PMIO_FIELD_DESC(DOF_R_STAT_RDMACL_MON_STATUS1, 0, 31),
	[DOF_F_STAT_RDMACL_MON_STATUS2] = PMIO_FIELD_DESC(DOF_R_STAT_RDMACL_MON_STATUS2, 0, 31),
	[DOF_F_STAT_RDMACL_MON_STATUS3] = PMIO_FIELD_DESC(DOF_R_STAT_RDMACL_MON_STATUS3, 0, 31),
	[DOF_F_DMA_DEBUG_ENABLE] = PMIO_FIELD_DESC(DOF_R_DMA_AXI_DEBUG_CONTROL, 0, 0),
	[DOF_F_CFG_ZERO_SKIP_BYPASS] = PMIO_FIELD_DESC(DOF_R_CFG_BYPASS_PREFETCH, 0, 0),
	[DOF_F_CFG_PREFETCH] = PMIO_FIELD_DESC(DOF_R_CFG_BYPASS_PREFETCH, 8, 8),
	[DOF_F_CFG_PREFETCH_SIZE] = PMIO_FIELD_DESC(DOF_R_CFG_BYPASS_PREFETCH, 16, 23),
	[DOF_F_CFG_RD_DATA_INPUT0] = PMIO_FIELD_DESC(DOF_R_CFG_DATA_SWAP, 0, 4),
	[DOF_F_CFG_RD_DATA_INPUT1] = PMIO_FIELD_DESC(DOF_R_CFG_DATA_SWAP, 8, 12),
	[DOF_F_CFG_RD_DATA_OUTPUT] = PMIO_FIELD_DESC(DOF_R_CFG_DATA_SWAP, 16, 20),
	[DOF_F_CFG_MAX_RD_OS] = PMIO_FIELD_DESC(DOF_R_CFG_MAX_OS, 0, 7),
	[DOF_F_CFG_MAX_WR_OS] = PMIO_FIELD_DESC(DOF_R_CFG_MAX_OS, 8, 15),
	[DOF_F_CFG_AXIM_USER_FIELD] = PMIO_FIELD_DESC(DOF_R_CFG_AXIM_USER_FIELD, 0, 10),
	[DOF_F_CFG_INPUT0_BASE_ADDR_0_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_INPUT0_BASE_ADDR_0_MSB, 0, 3),
	[DOF_F_CFG_INPUT0_BASE_ADDR_0_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_INPUT0_BASE_ADDR_0_LSB, 0, 31),
	[DOF_F_CFG_INPUT1_BASE_ADDR_0_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_INPUT1_BASE_ADDR_0_MSB, 0, 3),
	[DOF_F_CFG_INPUT1_BASE_ADDR_0_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_INPUT1_BASE_ADDR_0_LSB, 0, 31),
	[DOF_F_CFG_OUTPUT_BASE_ADDR_0_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_OUTPUT_BASE_ADDR_0_MSB, 0, 3),
	[DOF_F_CFG_OUTPUT_BASE_ADDR_0_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_OUTPUT_BASE_ADDR_0_LSB, 0, 31),
	[DOF_F_CFG_TEMP_BASE_ADDR_0_MSB] = PMIO_FIELD_DESC(DOF_R_CFG_TEMP_BASE_ADDR_0_MSB, 0, 3),
	[DOF_F_CFG_TEMP_BASE_ADDR_0_LSB] = PMIO_FIELD_DESC(DOF_R_CFG_TEMP_BASE_ADDR_0_LSB, 0, 31),
	[DOF_F_CFG_CONST_BASE_ADDR_0_MSB] = PMIO_FIELD_DESC(DOF_R_CFG_CONST_BASE_ADDR_0_MSB, 0, 3),
	[DOF_F_CFG_CONST_BASE_ADDR_0_LSB] = PMIO_FIELD_DESC(DOF_R_CFG_CONST_BASE_ADDR_0_LSB, 0, 31),
	[DOF_F_CFG_INST_BASE_ADDR_0_MSB] = PMIO_FIELD_DESC(DOF_R_CFG_INST_BASE_ADDR_0_MSB, 0, 3),
	[DOF_F_CFG_INST_BASE_ADDR_0_LSB] = PMIO_FIELD_DESC(DOF_R_CFG_INST_BASE_ADDR_0_LSB, 0, 31),
	[DOF_F_CFG_PSTATE_BASE_ADDR_0_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_PSTATE_BASE_ADDR_0_MSB, 0, 3),
	[DOF_F_CFG_PSTATE_BASE_ADDR_0_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_PSTATE_BASE_ADDR_0_LSB, 0, 31),
	[DOF_F_CFG_NSTATE_BASE_ADDR_0_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_NSTATE_BASE_ADDR_0_MSB, 0, 3),
	[DOF_F_CFG_NSTATE_BASE_ADDR_0_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_NSTATE_BASE_ADDR_0_LSB, 0, 31),
	[DOF_F_CFG_INPUT0_BASE_ADDR_1_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_INPUT0_BASE_ADDR_1_MSB, 0, 3),
	[DOF_F_CFG_INPUT0_BASE_ADDR_1_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_INPUT0_BASE_ADDR_1_LSB, 0, 31),
	[DOF_F_CFG_INPUT1_BASE_ADDR_1_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_INPUT1_BASE_ADDR_1_MSB, 0, 3),
	[DOF_F_CFG_INPUT1_BASE_ADDR_1_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_INPUT1_BASE_ADDR_1_LSB, 0, 31),
	[DOF_F_CFG_OUTPUT_BASE_ADDR_1_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_OUTPUT_BASE_ADDR_1_MSB, 0, 3),
	[DOF_F_CFG_OUTPUT_BASE_ADDR_1_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_OUTPUT_BASE_ADDR_1_LSB, 0, 31),
	[DOF_F_CFG_TEMP_BASE_ADDR_1_MSB] = PMIO_FIELD_DESC(DOF_R_CFG_TEMP_BASE_ADDR_1_MSB, 0, 3),
	[DOF_F_CFG_TEMP_BASE_ADDR_1_LSB] = PMIO_FIELD_DESC(DOF_R_CFG_TEMP_BASE_ADDR_1_LSB, 0, 31),
	[DOF_F_CFG_CONST_BASE_ADDR_1_MSB] = PMIO_FIELD_DESC(DOF_R_CFG_CONST_BASE_ADDR_1_MSB, 0, 3),
	[DOF_F_CFG_CONST_BASE_ADDR_1_LSB] = PMIO_FIELD_DESC(DOF_R_CFG_CONST_BASE_ADDR_1_LSB, 0, 31),
	[DOF_F_CFG_INST_BASE_ADDR_1_MSB] = PMIO_FIELD_DESC(DOF_R_CFG_INST_BASE_ADDR_1_MSB, 0, 3),
	[DOF_F_CFG_INST_BASE_ADDR_1_LSB] = PMIO_FIELD_DESC(DOF_R_CFG_INST_BASE_ADDR_1_LSB, 0, 31),
	[DOF_F_CFG_PSTATE_BASE_ADDR_1_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_PSTATE_BASE_ADDR_1_MSB, 0, 3),
	[DOF_F_CFG_PSTATE_BASE_ADDR_1_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_PSTATE_BASE_ADDR_1_LSB, 0, 31),
	[DOF_F_CFG_NSTATE_BASE_ADDR_1_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_NSTATE_BASE_ADDR_1_MSB, 0, 3),
	[DOF_F_CFG_NSTATE_BASE_ADDR_1_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_NSTATE_BASE_ADDR_1_LSB, 0, 31),
	[DOF_F_CFG_INPUT0_BASE_ADDR_2_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_INPUT0_BASE_ADDR_2_MSB, 0, 3),
	[DOF_F_CFG_INPUT0_BASE_ADDR_2_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_INPUT0_BASE_ADDR_2_LSB, 0, 31),
	[DOF_F_CFG_INPUT1_BASE_ADDR_2_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_INPUT1_BASE_ADDR_2_MSB, 0, 3),
	[DOF_F_CFG_INPUT1_BASE_ADDR_2_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_INPUT1_BASE_ADDR_2_LSB, 0, 31),
	[DOF_F_CFG_OUTPUT_BASE_ADDR_2_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_OUTPUT_BASE_ADDR_2_MSB, 0, 3),
	[DOF_F_CFG_OUTPUT_BASE_ADDR_2_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_OUTPUT_BASE_ADDR_2_LSB, 0, 31),
	[DOF_F_CFG_TEMP_BASE_ADDR_2_MSB] = PMIO_FIELD_DESC(DOF_R_CFG_TEMP_BASE_ADDR_2_MSB, 0, 3),
	[DOF_F_CFG_TEMP_BASE_ADDR_2_LSB] = PMIO_FIELD_DESC(DOF_R_CFG_TEMP_BASE_ADDR_2_LSB, 0, 31),
	[DOF_F_CFG_CONST_BASE_ADDR_2_MSB] = PMIO_FIELD_DESC(DOF_R_CFG_CONST_BASE_ADDR_2_MSB, 0, 3),
	[DOF_F_CFG_CONST_BASE_ADDR_2_LSB] = PMIO_FIELD_DESC(DOF_R_CFG_CONST_BASE_ADDR_2_LSB, 0, 31),
	[DOF_F_CFG_INST_BASE_ADDR_2_MSB] = PMIO_FIELD_DESC(DOF_R_CFG_INST_BASE_ADDR_2_MSB, 0, 3),
	[DOF_F_CFG_INST_BASE_ADDR_2_LSB] = PMIO_FIELD_DESC(DOF_R_CFG_INST_BASE_ADDR_2_LSB, 0, 31),
	[DOF_F_CFG_PSTATE_BASE_ADDR_2_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_PSTATE_BASE_ADDR_2_MSB, 0, 3),
	[DOF_F_CFG_PSTATE_BASE_ADDR_2_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_PSTATE_BASE_ADDR_2_LSB, 0, 31),
	[DOF_F_CFG_NSTATE_BASE_ADDR_2_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_NSTATE_BASE_ADDR_2_MSB, 0, 3),
	[DOF_F_CFG_NSTATE_BASE_ADDR_2_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_NSTATE_BASE_ADDR_2_LSB, 0, 31),
	[DOF_F_CFG_INPUT0_BASE_ADDR_3_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_INPUT0_BASE_ADDR_3_MSB, 0, 3),
	[DOF_F_CFG_INPUT0_BASE_ADDR_3_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_INPUT0_BASE_ADDR_3_LSB, 0, 31),
	[DOF_F_CFG_INPUT1_BASE_ADDR_3_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_INPUT1_BASE_ADDR_3_MSB, 0, 3),
	[DOF_F_CFG_INPUT1_BASE_ADDR_3_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_INPUT1_BASE_ADDR_3_LSB, 0, 31),
	[DOF_F_CFG_OUTPUT_BASE_ADDR_3_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_OUTPUT_BASE_ADDR_3_MSB, 0, 3),
	[DOF_F_CFG_OUTPUT_BASE_ADDR_3_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_OUTPUT_BASE_ADDR_3_LSB, 0, 31),
	[DOF_F_CFG_TEMP_BASE_ADDR_3_MSB] = PMIO_FIELD_DESC(DOF_R_CFG_TEMP_BASE_ADDR_3_MSB, 0, 3),
	[DOF_F_CFG_TEMP_BASE_ADDR_3_LSB] = PMIO_FIELD_DESC(DOF_R_CFG_TEMP_BASE_ADDR_3_LSB, 0, 31),
	[DOF_F_CFG_CONST_BASE_ADDR_3_MSB] = PMIO_FIELD_DESC(DOF_R_CFG_CONST_BASE_ADDR_3_MSB, 0, 3),
	[DOF_F_CFG_CONST_BASE_ADDR_3_LSB] = PMIO_FIELD_DESC(DOF_R_CFG_CONST_BASE_ADDR_3_LSB, 0, 31),
	[DOF_F_CFG_INST_BASE_ADDR_3_MSB] = PMIO_FIELD_DESC(DOF_R_CFG_INST_BASE_ADDR_3_MSB, 0, 3),
	[DOF_F_CFG_INST_BASE_ADDR_3_LSB] = PMIO_FIELD_DESC(DOF_R_CFG_INST_BASE_ADDR_3_LSB, 0, 31),
	[DOF_F_CFG_PSTATE_BASE_ADDR_3_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_PSTATE_BASE_ADDR_3_MSB, 0, 3),
	[DOF_F_CFG_PSTATE_BASE_ADDR_3_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_PSTATE_BASE_ADDR_3_LSB, 0, 31),
	[DOF_F_CFG_NSTATE_BASE_ADDR_3_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_NSTATE_BASE_ADDR_3_MSB, 0, 3),
	[DOF_F_CFG_NSTATE_BASE_ADDR_3_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_NSTATE_BASE_ADDR_3_LSB, 0, 31),
	[DOF_F_CFG_INPUT0_BASE_ADDR_4_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_INPUT0_BASE_ADDR_4_MSB, 0, 3),
	[DOF_F_CFG_INPUT0_BASE_ADDR_4_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_INPUT0_BASE_ADDR_4_LSB, 0, 31),
	[DOF_F_CFG_INPUT1_BASE_ADDR_4_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_INPUT1_BASE_ADDR_4_MSB, 0, 3),
	[DOF_F_CFG_INPUT1_BASE_ADDR_4_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_INPUT1_BASE_ADDR_4_LSB, 0, 31),
	[DOF_F_CFG_OUTPUT_BASE_ADDR_4_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_OUTPUT_BASE_ADDR_4_MSB, 0, 3),
	[DOF_F_CFG_OUTPUT_BASE_ADDR_4_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_OUTPUT_BASE_ADDR_4_LSB, 0, 31),
	[DOF_F_CFG_TEMP_BASE_ADDR_4_MSB] = PMIO_FIELD_DESC(DOF_R_CFG_TEMP_BASE_ADDR_4_MSB, 0, 3),
	[DOF_F_CFG_TEMP_BASE_ADDR_4_LSB] = PMIO_FIELD_DESC(DOF_R_CFG_TEMP_BASE_ADDR_4_LSB, 0, 31),
	[DOF_F_CFG_CONST_BASE_ADDR_4_MSB] = PMIO_FIELD_DESC(DOF_R_CFG_CONST_BASE_ADDR_4_MSB, 0, 3),
	[DOF_F_CFG_CONST_BASE_ADDR_4_LSB] = PMIO_FIELD_DESC(DOF_R_CFG_CONST_BASE_ADDR_4_LSB, 0, 31),
	[DOF_F_CFG_INST_BASE_ADDR_4_MSB] = PMIO_FIELD_DESC(DOF_R_CFG_INST_BASE_ADDR_4_MSB, 0, 3),
	[DOF_F_CFG_INST_BASE_ADDR_4_LSB] = PMIO_FIELD_DESC(DOF_R_CFG_INST_BASE_ADDR_4_LSB, 0, 31),
	[DOF_F_CFG_PSTATE_BASE_ADDR_4_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_PSTATE_BASE_ADDR_4_MSB, 0, 3),
	[DOF_F_CFG_PSTATE_BASE_ADDR_4_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_PSTATE_BASE_ADDR_4_LSB, 0, 31),
	[DOF_F_CFG_NSTATE_BASE_ADDR_4_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_NSTATE_BASE_ADDR_4_MSB, 0, 3),
	[DOF_F_CFG_NSTATE_BASE_ADDR_4_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_NSTATE_BASE_ADDR_4_LSB, 0, 31),
	[DOF_F_CFG_INPUT0_BASE_ADDR_5_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_INPUT0_BASE_ADDR_5_MSB, 0, 3),
	[DOF_F_CFG_INPUT0_BASE_ADDR_5_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_INPUT0_BASE_ADDR_5_LSB, 0, 31),
	[DOF_F_CFG_INPUT1_BASE_ADDR_5_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_INPUT1_BASE_ADDR_5_MSB, 0, 3),
	[DOF_F_CFG_INPUT1_BASE_ADDR_5_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_INPUT1_BASE_ADDR_5_LSB, 0, 31),
	[DOF_F_CFG_OUTPUT_BASE_ADDR_5_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_OUTPUT_BASE_ADDR_5_MSB, 0, 3),
	[DOF_F_CFG_OUTPUT_BASE_ADDR_5_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_OUTPUT_BASE_ADDR_5_LSB, 0, 31),
	[DOF_F_CFG_TEMP_BASE_ADDR_5_MSB] = PMIO_FIELD_DESC(DOF_R_CFG_TEMP_BASE_ADDR_5_MSB, 0, 3),
	[DOF_F_CFG_TEMP_BASE_ADDR_5_LSB] = PMIO_FIELD_DESC(DOF_R_CFG_TEMP_BASE_ADDR_5_LSB, 0, 31),
	[DOF_F_CFG_CONST_BASE_ADDR_5_MSB] = PMIO_FIELD_DESC(DOF_R_CFG_CONST_BASE_ADDR_5_MSB, 0, 3),
	[DOF_F_CFG_CONST_BASE_ADDR_5_LSB] = PMIO_FIELD_DESC(DOF_R_CFG_CONST_BASE_ADDR_5_LSB, 0, 31),
	[DOF_F_CFG_INST_BASE_ADDR_5_MSB] = PMIO_FIELD_DESC(DOF_R_CFG_INST_BASE_ADDR_5_MSB, 0, 3),
	[DOF_F_CFG_INST_BASE_ADDR_5_LSB] = PMIO_FIELD_DESC(DOF_R_CFG_INST_BASE_ADDR_5_LSB, 0, 31),
	[DOF_F_CFG_PSTATE_BASE_ADDR_5_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_PSTATE_BASE_ADDR_5_MSB, 0, 3),
	[DOF_F_CFG_PSTATE_BASE_ADDR_5_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_PSTATE_BASE_ADDR_5_LSB, 0, 31),
	[DOF_F_CFG_NSTATE_BASE_ADDR_5_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_NSTATE_BASE_ADDR_5_MSB, 0, 3),
	[DOF_F_CFG_NSTATE_BASE_ADDR_5_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_NSTATE_BASE_ADDR_5_LSB, 0, 31),
	[DOF_F_CFG_INPUT0_BASE_ADDR_6_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_INPUT0_BASE_ADDR_6_MSB, 0, 3),
	[DOF_F_CFG_INPUT0_BASE_ADDR_6_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_INPUT0_BASE_ADDR_6_LSB, 0, 31),
	[DOF_F_CFG_INPUT1_BASE_ADDR_6_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_INPUT1_BASE_ADDR_6_MSB, 0, 3),
	[DOF_F_CFG_INPUT1_BASE_ADDR_6_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_INPUT1_BASE_ADDR_6_LSB, 0, 31),
	[DOF_F_CFG_OUTPUT_BASE_ADDR_6_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_OUTPUT_BASE_ADDR_6_MSB, 0, 3),
	[DOF_F_CFG_OUTPUT_BASE_ADDR_6_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_OUTPUT_BASE_ADDR_6_LSB, 0, 31),
	[DOF_F_CFG_TEMP_BASE_ADDR_6_MSB] = PMIO_FIELD_DESC(DOF_R_CFG_TEMP_BASE_ADDR_6_MSB, 0, 3),
	[DOF_F_CFG_TEMP_BASE_ADDR_6_LSB] = PMIO_FIELD_DESC(DOF_R_CFG_TEMP_BASE_ADDR_6_LSB, 0, 31),
	[DOF_F_CFG_CONST_BASE_ADDR_6_MSB] = PMIO_FIELD_DESC(DOF_R_CFG_CONST_BASE_ADDR_6_MSB, 0, 3),
	[DOF_F_CFG_CONST_BASE_ADDR_6_LSB] = PMIO_FIELD_DESC(DOF_R_CFG_CONST_BASE_ADDR_6_LSB, 0, 31),
	[DOF_F_CFG_INST_BASE_ADDR_6_MSB] = PMIO_FIELD_DESC(DOF_R_CFG_INST_BASE_ADDR_6_MSB, 0, 3),
	[DOF_F_CFG_INST_BASE_ADDR_6_LSB] = PMIO_FIELD_DESC(DOF_R_CFG_INST_BASE_ADDR_6_LSB, 0, 31),
	[DOF_F_CFG_PSTATE_BASE_ADDR_6_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_PSTATE_BASE_ADDR_6_MSB, 0, 3),
	[DOF_F_CFG_PSTATE_BASE_ADDR_6_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_PSTATE_BASE_ADDR_6_LSB, 0, 31),
	[DOF_F_CFG_NSTATE_BASE_ADDR_6_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_NSTATE_BASE_ADDR_6_MSB, 0, 3),
	[DOF_F_CFG_NSTATE_BASE_ADDR_6_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_NSTATE_BASE_ADDR_6_LSB, 0, 31),
	[DOF_F_CFG_INPUT0_BASE_ADDR_7_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_INPUT0_BASE_ADDR_7_MSB, 0, 3),
	[DOF_F_CFG_INPUT0_BASE_ADDR_7_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_INPUT0_BASE_ADDR_7_LSB, 0, 31),
	[DOF_F_CFG_INPUT1_BASE_ADDR_7_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_INPUT1_BASE_ADDR_7_MSB, 0, 3),
	[DOF_F_CFG_INPUT1_BASE_ADDR_7_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_INPUT1_BASE_ADDR_7_LSB, 0, 31),
	[DOF_F_CFG_OUTPUT_BASE_ADDR_7_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_OUTPUT_BASE_ADDR_7_MSB, 0, 3),
	[DOF_F_CFG_OUTPUT_BASE_ADDR_7_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_OUTPUT_BASE_ADDR_7_LSB, 0, 31),
	[DOF_F_CFG_TEMP_BASE_ADDR_7_MSB] = PMIO_FIELD_DESC(DOF_R_CFG_TEMP_BASE_ADDR_7_MSB, 0, 3),
	[DOF_F_CFG_TEMP_BASE_ADDR_7_LSB] = PMIO_FIELD_DESC(DOF_R_CFG_TEMP_BASE_ADDR_7_LSB, 0, 31),
	[DOF_F_CFG_CONST_BASE_ADDR_7_MSB] = PMIO_FIELD_DESC(DOF_R_CFG_CONST_BASE_ADDR_7_MSB, 0, 3),
	[DOF_F_CFG_CONST_BASE_ADDR_7_LSB] = PMIO_FIELD_DESC(DOF_R_CFG_CONST_BASE_ADDR_7_LSB, 0, 31),
	[DOF_F_CFG_INST_BASE_ADDR_7_MSB] = PMIO_FIELD_DESC(DOF_R_CFG_INST_BASE_ADDR_7_MSB, 0, 3),
	[DOF_F_CFG_INST_BASE_ADDR_7_LSB] = PMIO_FIELD_DESC(DOF_R_CFG_INST_BASE_ADDR_7_LSB, 0, 31),
	[DOF_F_CFG_PSTATE_BASE_ADDR_7_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_PSTATE_BASE_ADDR_7_MSB, 0, 3),
	[DOF_F_CFG_PSTATE_BASE_ADDR_7_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_PSTATE_BASE_ADDR_7_LSB, 0, 31),
	[DOF_F_CFG_NSTATE_BASE_ADDR_7_MSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_NSTATE_BASE_ADDR_7_MSB, 0, 3),
	[DOF_F_CFG_NSTATE_BASE_ADDR_7_LSB] =
		PMIO_FIELD_DESC(DOF_R_CFG_NSTATE_BASE_ADDR_7_LSB, 0, 31),
	[DOF_F_CFG_FRAME_TIMEOUT] = PMIO_FIELD_DESC(DOF_R_CFG_FRAME_TIMEOUT, 0, 31),
	[DOF_F_CFG_TRANSACTION_TIMEOUT] = PMIO_FIELD_DESC(DOF_R_CFG_TRANSACTION_TIMEOUT, 0, 13),
	[DOF_F_CFG_BUFFER_MASK_CRC] = PMIO_FIELD_DESC(DOF_R_CFG_MASK, 0, 7),
	[DOF_F_CFG_MASK_STREAM_STATISTICS] = PMIO_FIELD_DESC(DOF_R_CFG_MASK, 8, 15),
	[DOF_F_CFG_LAYER_BREAKPOINT_ENABLE] = PMIO_FIELD_DESC(DOF_R_CFG_LAYER, 0, 0),
	[DOF_F_CFG_LAYER_PREFETCH_DISABLE] = PMIO_FIELD_DESC(DOF_R_CFG_LAYER, 1, 1),
	[DOF_F_CFG_LAYER_BREAKPOINT] = PMIO_FIELD_DESC(DOF_R_CFG_LAYER, 8, 31),
	[DOF_F_STS_CURRENT_LAYER] = PMIO_FIELD_DESC(DOF_R_STS_CURRENT_LAYER, 0, 23),
	[DOF_F_STS_RD_OUTSTANDING] = PMIO_FIELD_DESC(DOF_R_STS_OUTSTANDING, 0, 7),
	[DOF_F_STS_WR_OUTSTANDING] = PMIO_FIELD_DESC(DOF_R_STS_OUTSTANDING, 8, 15),
	[DOF_F_STS_FRAME_CYCLES] = PMIO_FIELD_DESC(DOF_R_STS_FRAME_CYCLES, 0, 31),
	[DOF_F_STS_RESULT_CRC_CH0] = PMIO_FIELD_DESC(DOF_R_STS_RESULT_CRC_CH0, 0, 31),
	[DOF_F_STS_RESULT_CRC_CH1] = PMIO_FIELD_DESC(DOF_R_STS_RESULT_CRC_CH1, 0, 31),
	[DOF_F_STS_RESULT_CRC_CH2] = PMIO_FIELD_DESC(DOF_R_STS_RESULT_CRC_CH2, 0, 31),
	[DOF_F_STS_RESULT_CRC_CH3] = PMIO_FIELD_DESC(DOF_R_STS_RESULT_CRC_CH3, 0, 31),
	[DOF_F_STS_RESULT_CRC_CH4] = PMIO_FIELD_DESC(DOF_R_STS_RESULT_CRC_CH4, 0, 31),
	[DOF_F_STS_RESULT_CRC_CH5] = PMIO_FIELD_DESC(DOF_R_STS_RESULT_CRC_CH5, 0, 31),
	[DOF_F_STS_RESULT_CRC_CH6] = PMIO_FIELD_DESC(DOF_R_STS_RESULT_CRC_CH6, 0, 31),
	[DOF_F_STS_RESULT_CRC_CH7] = PMIO_FIELD_DESC(DOF_R_STS_RESULT_CRC_CH7, 0, 31),
	[DOF_F_STS_RESULT_CRC_CH8] = PMIO_FIELD_DESC(DOF_R_STS_RESULT_CRC_CH8, 0, 31),
	[DOF_F_STS_RESULT_CRC_CH9] = PMIO_FIELD_DESC(DOF_R_STS_RESULT_CRC_CH9, 0, 31),
	[DOF_F_STS_RESULT_CRC_CH10] = PMIO_FIELD_DESC(DOF_R_STS_RESULT_CRC_CH10, 0, 31),
	[DOF_F_STS_RESULT_CRC_CH11] = PMIO_FIELD_DESC(DOF_R_STS_RESULT_CRC_CH11, 0, 31),
	[DOF_F_STS_RESULT_CRC_CH12] = PMIO_FIELD_DESC(DOF_R_STS_RESULT_CRC_CH12, 0, 31),
	[DOF_F_STS_RESULT_CRC_CH13] = PMIO_FIELD_DESC(DOF_R_STS_RESULT_CRC_CH13, 0, 31),
	[DOF_F_STS_RESULT_CRC_CH14] = PMIO_FIELD_DESC(DOF_R_STS_RESULT_CRC_CH14, 0, 31),
	[DOF_F_STS_RESULT_CRC_CH15] = PMIO_FIELD_DESC(DOF_R_STS_RESULT_CRC_CH15, 0, 31),
	[DOF_F_STS_RESULT_CRC_CH16] = PMIO_FIELD_DESC(DOF_R_STS_RESULT_CRC_CH16, 0, 31),
	[DOF_F_STS_RESULT_CRC_CH17] = PMIO_FIELD_DESC(DOF_R_STS_RESULT_CRC_CH17, 0, 31),
	[DOF_F_STS_RESULT_CRC_CH18] = PMIO_FIELD_DESC(DOF_R_STS_RESULT_CRC_CH18, 0, 31),
	[DOF_F_STS_RESULT_CRC_CH19] = PMIO_FIELD_DESC(DOF_R_STS_RESULT_CRC_CH19, 0, 31),
	[DOF_F_STS_RESULT_CRC_CH20] = PMIO_FIELD_DESC(DOF_R_STS_RESULT_CRC_CH20, 0, 31),
	[DOF_F_STS_RESULT_CRC_CH21] = PMIO_FIELD_DESC(DOF_R_STS_RESULT_CRC_CH21, 0, 31),
	[DOF_F_STS_RESULT_CRC_CH22] = PMIO_FIELD_DESC(DOF_R_STS_RESULT_CRC_CH22, 0, 31),
	[DOF_F_STS_RESULT_CRC_CH23] = PMIO_FIELD_DESC(DOF_R_STS_RESULT_CRC_CH23, 0, 31),
	[DOF_F_STS_RESULT_CRC_CH24] = PMIO_FIELD_DESC(DOF_R_STS_RESULT_CRC_CH24, 0, 31),
	[DOF_F_STS_RESULT_CRC_CH25] = PMIO_FIELD_DESC(DOF_R_STS_RESULT_CRC_CH25, 0, 31),
	[DOF_F_STS_RESULT_CRC_CH26] = PMIO_FIELD_DESC(DOF_R_STS_RESULT_CRC_CH26, 0, 31),
	[DOF_F_STS_RESULT_CRC_CH27] = PMIO_FIELD_DESC(DOF_R_STS_RESULT_CRC_CH27, 0, 31),
	[DOF_F_STS_RD_REQUESTS] = PMIO_FIELD_DESC(DOF_R_STS_RD_REQUESTS, 0, 31),
	[DOF_F_STS_WR_REQUESTS] = PMIO_FIELD_DESC(DOF_R_STS_WR_REQUESTS, 0, 31),
	[DOF_F_STS_RD_CYCLES] = PMIO_FIELD_DESC(DOF_R_STS_RD_CYCLES, 0, 31),
	[DOF_F_STS_WR_CYCLES] = PMIO_FIELD_DESC(DOF_R_STS_WR_CYCLES, 0, 31),
	[DOF_F_STS_RD_MAX_CYCLES] = PMIO_FIELD_DESC(DOF_R_STS_MAX_CYCLES, 0, 13),
	[DOF_F_STS_WR_MAX_CYCLES] = PMIO_FIELD_DESC(DOF_R_STS_MAX_CYCLES, 16, 29),
	[DOF_F_ERR_AXI] = PMIO_FIELD_DESC(DOF_R_ERROR, 0, 0),
	[DOF_F_ERR_FRAME_WATCHDOG] = PMIO_FIELD_DESC(DOF_R_ERROR, 8, 8),
	[DOF_F_ERR_TRANSACTION_WATCHDOG] = PMIO_FIELD_DESC(DOF_R_ERROR, 16, 16),
	[DOF_F_DBG_FRAME_CONTINUE] = PMIO_FIELD_DESC(DOF_R_DBG_STATUS, 0, 0),
	[DOF_F_DBG_DUMP_VALID] = PMIO_FIELD_DESC(DOF_R_DBG_STATUS, 8, 8),
	[DOF_F_DBG_DUMP_ADDRESS] = PMIO_FIELD_DESC(DOF_R_DBG_DUMP_ADDRESS, 0, 31),
	[DOF_F_DBG_DUMP_DATA] = PMIO_FIELD_DESC(DOF_R_DBG_DUMP_DATA, 0, 31),
	[DOF_F_IRQ_BREAKPOINT] = PMIO_FIELD_DESC(DOF_R_IRQ_BREAKPOINT, 0, 0),
	[DOF_F_SRC_VERSION] = PMIO_FIELD_DESC(DOF_R_SRC_VERSION, 0, 31),
	[DOF_F_Y_DOF_IP_ENABLE] = PMIO_FIELD_DESC(DOF_R_IP_CFG, 0, 0),
};

static const struct pmio_range dof_readable_ranges[] = {
	pmio_reg_range(DOF_R_CMDQ_ENABLE, DOF_R_CMDQ_STOP_CRPT_ENABLE),
	pmio_reg_range(DOF_R_TRANS_STOP_REQ, DOF_R_ICTRL_CSUB_BASE_ADDR),
	pmio_reg_range(DOF_R_ICTRL_CSUB_CONNECTION_TEST_MSG, DOF_R_CMDQ_QUE_CMD_L),
	pmio_reg_range(DOF_R_CMDQ_AUTO_CONV_ENABLE, DOF_R_CMDQ_SETSEL),
	pmio_reg_range(DOF_R_CMDQ_DEBUG_STATUS_PRE_LOAD, DOF_R_CMDQ_FRAME_COUNTER_INC_TYPE),
	pmio_reg_range(DOF_R_CMDQ_FRAME_COUNTER, DOF_R_CMDQ_INT_STATUS),
	pmio_reg_range(DOF_R_C_LOADER_ENABLE, DOF_R_C_LOADER_ENABLE),
	pmio_reg_range(DOF_R_C_LOADER_FAST_MODE, DOF_R_COREX_ENABLE),
	pmio_reg_range(DOF_R_COREX_FAST_MODE, DOF_R_COREX_UPDATE_MODE_1),
	pmio_reg_range(DOF_R_COREX_STATUS_0, DOF_R_COREX_PRE_POST_CONFIG_EN),
	pmio_reg_range(DOF_R_COREX_TYPE_READ, DOF_R_COREX_INT_STATUS),
	pmio_reg_range(DOF_R_COREX_INT_ENABLE, DOF_R_INT_REQ_INT0_STATUS),
	pmio_reg_range(DOF_R_INT_REQ_INT1, DOF_R_INT_REQ_INT1_STATUS),
	pmio_reg_range(DOF_R_INT_HIST_CURINT0, DOF_R_PERF_MONITOR_ENABLE),
	pmio_reg_range(DOF_R_PERF_MONITOR_INT_USER_SEL, DOF_R_SFR_ACCESS_LOG_ENABLE),
	pmio_reg_range(DOF_R_SFR_ACCESS_LOG_0, DOF_R_SFR_ACCESS_LOG_3_ADDRESS),
	pmio_reg_range(DOF_R_IP_ROL_MODE, DOF_R_IP_INT_ON_COL_ROW_POS),
};

static const struct pmio_access_table dof_readable_ranges_table = {
	.yes_ranges = dof_readable_ranges,
	.n_yes_ranges = ARRAY_SIZE(dof_readable_ranges),
	.no_ranges = dof_readable_ranges,
	.n_no_ranges = ARRAY_SIZE(dof_readable_ranges),
};

static const struct pmio_range dof_writable_ranges[] = {
	pmio_reg_range(DOF_R_CMDQ_ENABLE, DOF_R_TRANS_STOP_REQ),
	pmio_reg_range(DOF_R_IP_APG_MODE, DOF_R_CMDQ_CTRL_SETSEL_EN),
	pmio_reg_range(DOF_R_CMDQ_FLUSH_QUEUE_0, DOF_R_CMDQ_HOLD_MARK_QUEUE_0),
	pmio_reg_range(DOF_R_CMDQ_VHD_CONTROL, DOF_R_CMDQ_FRAME_COUNTER_RESET),
	pmio_reg_range(DOF_R_CMDQ_QUEUE_0_RPTR_FOR_DEBUG, DOF_R_CMDQ_QUEUE_0_RPTR_FOR_DEBUG),
	pmio_reg_range(DOF_R_CMDQ_INT_ENABLE, DOF_R_CMDQ_INT_ENABLE),
	pmio_reg_range(DOF_R_CMDQ_INT_CLEAR, DOF_R_C_LOADER_LOGICAL_OFFSET),
	pmio_reg_range(DOF_R_C_LOADER_HEADER_CRC_SEED, DOF_R_C_LOADER_PAYLOAD_CRC_SEED),
	pmio_reg_range(DOF_R_COREX_ENABLE, DOF_R_COREX_COPY_FROM_IP_1),
	pmio_reg_range(DOF_R_COREX_PRE_ADDR_CONFIG, DOF_R_COREX_TYPE_WRITE_TRIGGER),
	pmio_reg_range(DOF_R_COREX_TYPE_READ_OFFSET, DOF_R_COREX_TYPE_READ_OFFSET),
	pmio_reg_range(DOF_R_COREX_INT_CLEAR, DOF_R_COREX_INT_ENABLE),
	pmio_reg_range(DOF_R_INT_REQ_INT0_ENABLE, DOF_R_INT_REQ_INT0_ENABLE),
	pmio_reg_range(DOF_R_INT_REQ_INT0_CLEAR, DOF_R_INT_REQ_INT0_CLEAR),
	pmio_reg_range(DOF_R_INT_REQ_INT1_ENABLE, DOF_R_INT_REQ_INT1_ENABLE),
	pmio_reg_range(DOF_R_INT_REQ_INT1_CLEAR, DOF_R_INT_REQ_INT1_CLEAR),
	pmio_reg_range(DOF_R_INT_HIST_CURINT0_ENABLE, DOF_R_INT_HIST_CURINT0_ENABLE),
	pmio_reg_range(DOF_R_INT_HIST_CURINT1_ENABLE, DOF_R_INT_HIST_CURINT1_ENABLE),
	pmio_reg_range(DOF_R_SECU_CTRL_SEQID, DOF_R_PERF_MONITOR_INT_USER_SEL),
	pmio_reg_range(DOF_R_DEBUG_COUNTER_SIG_SEL, DOF_R_DEBUG_COUNTER_SIG_SEL),
	pmio_reg_range(DOF_R_STOPEN_CRC_STOP_VALID_COUNT, DOF_R_SFR_ACCESS_LOG_0),
	pmio_reg_range(DOF_R_SFR_ACCESS_LOG_0_ADDRESS, DOF_R_SFR_ACCESS_LOG_1),
	pmio_reg_range(DOF_R_SFR_ACCESS_LOG_1_ADDRESS, DOF_R_SFR_ACCESS_LOG_2),
	pmio_reg_range(DOF_R_SFR_ACCESS_LOG_2_ADDRESS, DOF_R_SFR_ACCESS_LOG_3),
	pmio_reg_range(
		DOF_R_SFR_ACCESS_LOG_3_ADDRESS, DOF_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO7_LSB_4B),
	pmio_reg_range(DOF_R_DMA_AXI_DEBUG_CONTROL, DOF_R_CFG_LAYER),
	pmio_reg_range(DOF_R_DBG_STATUS, DOF_R_DBG_DUMP_ADDRESS),
};

static const struct pmio_access_table dof_writable_ranges_table = {
	.yes_ranges = dof_writable_ranges,
	.n_yes_ranges = ARRAY_SIZE(dof_writable_ranges),
	.no_ranges = dof_writable_ranges,
	.n_no_ranges = ARRAY_SIZE(dof_writable_ranges),
};

static const struct pmio_range dof_volatile_ranges[] = {
	pmio_reg_range(DOF_R_CMDQ_ENABLE, DOF_R_CMDQ_ENABLE),
	pmio_reg_range(DOF_R_SW_RESET, DOF_R_SW_APB_RESET),
	pmio_reg_range(DOF_R_CMDQ_QUE_CMD_H, DOF_R_CMDQ_INT_CLEAR),
	pmio_reg_range(DOF_R_INT_REQ_INT0, DOF_R_INT_REQ_INT1_CLEAR),
};

static const struct pmio_access_table dof_volatile_table = {
	.yes_ranges = dof_volatile_ranges,
	.n_yes_ranges = ARRAY_SIZE(dof_volatile_ranges),
};

static const struct pmio_range dof_wr_noinc_ranges[] = {};

static const struct pmio_access_table dof_wr_noinc_table = {
	.yes_ranges = dof_wr_noinc_ranges,
	.n_yes_ranges = ARRAY_SIZE(dof_wr_noinc_ranges),
};

static const struct pmio_range_cfg dof_range_cfgs[] = {};

#endif
