<HdlDevice Language="Verilog" Pattern="%w%M%0_">
  <ComponentSpec>
    <DataInterfaceSpec Name="out" Producer="true" protocol='stream_protocol'/>
  </ComponentSpec>
    <Property Name="wsiMStatus" Readable="true" />
    <Property Name="adcStatusLS" Readable="true" />
    <Property Name="maxMesgLength" Readable="true" Writable="true" Type="ULong"/>
    <Property Name="adcControl" Readable="true" Writable="true" Type="ULong"/>
    <Property Name="reserved0" Readable="true" />
    <Property Name="fcAdc" Readable="true" />
    <Property Name="adcSampleEng" Readable="true" />
    <Property Name="sampleSpy0" Readable="true" />
    <Property Name="sampleSpy1" Readable="true" />
    <Property Name="spiClock" Readable="false" Writable="true" Type="ULong"/>
    <Property Name="spiAdc0" Readable="false" Writable="true" Type="ULong"/>
    <Property Name="spiAdc1" Readable="false" Writable="true" Type="ULong"/>
    <Property Name="spiResponse" Readable="true" />
    <Property Name="mesgCount" Readable="true" />
    <Property Name="reserved1" Readable="true" />
    <Property Name="stats_dwellStarts" Readable="true" />
    <Property Name="stats_dwellFails" Readable="true" />
    <Property Name="lastOverflowMesg" Readable="true" />
    <Property Name="phaseCmdAdc0" Readable="false" Writable="true" Type="ULong"/>
    <Property Name="phaseCmdAdc1" Readable="false" Writable="true" Type="ULong"/>
    <Property Name="extStatus_pMesgCount" Readable="true" />
    <Property Name="extStatus_iMesgCount" Readable="true" />
    <Property Name="stats_dropCount" Readable="true" />
    <Property Name="dwellFails" Readable="true" />
    <Property Name="reserved2" Readable="true"  SequenceLength="232"/>
    <Property Name="adc0spi" Readable="true"  SequenceLength="64"/>
    <Property Name="reserved3" Readable="true"  SequenceLength="192"/>
    <Property Name="adc1spi" Readable="true"  SequenceLength="64"/>
    <Property Name="reserved4" Readable="true"  SequenceLength="256"/>
    <Property Name="clockspi" Readable="true"  SequenceLength="64"/>
      <Property Name="Control" Type="ULong" Readable="true" Writable="true"/>
      <Property Name="Controlbyte" Type="UChar" Readable="true" Writable="true"/>
  <StreamInterface Name="out" ImpreciseBurst="True" PreciseBurst="True" DataWidth="32"/>
  <TimeInterface/>
  <Signal Input="CLK_sys0_clk"/>
  <Signal Input="RST_N_sys0_rst"/>
  <Signal Input="CLK_adc_clk"/>
  <Signal Input="CLK_adc0_clk"/>
  <Signal Input="CLK_adc1_clk"/>
  <Signal Input="RST_N_adcx_rst"/>
  <Signal Input="wtiS0_req" Width="67"/>
  <Signal Input="adx_sdi_arg"/>
  <Signal Input="adx_status_arg"/>
  <Signal Input="adc0_ddp_arg" Width="7"/>
  <Signal Input="adc0_ddn_arg" Width="7"/>
  <Signal Input="adc0_sdout_arg"/>
  <Signal Input="adc1_ddp_arg" Width="7"/>
  <Signal Input="adc1_ddn_arg" Width="7"/>
  <Signal Input="adc1_sdout_arg"/>
  <Signal Output="adx_csb"/>
  <Signal Output="adx_sdo"/>
  <Signal Output="adx_funct"/>
  <Signal Output="adc0_oe"/>
  <Signal Output="adc0_resetp"/>
  <Signal Output="adc0_sen"/>
  <Signal Output="adc0_sdata"/>
  <Signal Output="adc1_oe"/>
  <Signal Output="adc1_resetp"/>
  <Signal Output="adc1_sen"/>
  <Signal Output="adc1_sdata"/>
  <Signal Output="CLK_adx_sclk"/>
  <Signal Output="CLK_GATE_adx_sclk"/>
  <Signal Output="CLK_adx_sclkn"/>
  <Signal Output="CLK_GATE_adx_sclkn"/>
  <Signal Output="CLK_adc0_sclk"/>
  <Signal Output="CLK_GATE_adc0_sclk"/>
  <Signal Output="CLK_adc0_sclkn"/>
  <Signal Output="CLK_GATE_adc0_sclkn"/>
  <Signal Output="CLK_adc1_sclk"/>
  <Signal Output="CLK_GATE_adc1_sclk"/>
  <Signal Output="CLK_adc1_sclkn"/>
  <Signal Output="CLK_GATE_adc1_sclkn"/>
  <Signal Output="CLK_adcSdrClk"/>
  <Signal Output="CLK_GATE_adcSdrClk"/>
  <Signal Output="RST_N_adx_srst"/>
  <Signal Output="RST_N_adc0_rst"/>
  <Signal Output="RST_N_adc1_rst"/>
  <Signal Output="RST_N_adcSdrRst"/>
</HdlDevice>


