Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Nov 13 16:24:26 2023
| Host         : ECEB-3022-14 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file runman_top_control_sets_placed.rpt
| Design       : runman_top
| Device       : xc7s50
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    75 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              45 |           14 |
| Yes          | No                    | No                     |              78 |           29 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             128 |           41 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                 Enable Signal                                                |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|  data_manager_i/clk_wiz_0/inst/clk_out1 | sdcard_init_i/m_sdcard/cs_bo11_out                                                                           |                                                    |                1 |              1 |         1.00 |
|  data_manager_i/clk_wiz_0/inst/clk_out1 | sdcard_init_i/m_sdcard/mosi_o5_out                                                                           |                                                    |                1 |              1 |         1.00 |
|  data_manager_i/clk_wiz_0/inst/clk_out1 | sdcard_init_i/m_sdcard/rtnState_v[3]_i_1_n_0                                                                 |                                                    |                1 |              4 |         4.00 |
|  data_manager_i/clk_wiz_0/inst/clk_out1 |                                                                                                              | reset_rtl_0_IBUF                                   |                2 |              5 |         2.50 |
|  data_manager_i/clk_wiz_0/inst/clk_out1 | sdcard_init_i/m_sdcard/byteCnt_v[9]_i_1_n_0                                                                  |                                                    |                4 |              5 |         1.25 |
|  data_manager_i/clk_wiz_0/inst/clk_out1 | sdcard_init_i/m_sdcard/byteCnt_v[9]_i_1_n_0                                                                  | sdcard_init_i/m_sdcard/byteCnt_v[8]_i_1_n_0        |                4 |              5 |         1.25 |
|  data_manager_i/clk_wiz_0/inst/clk_out1 | sdcard_init_i/m_sdcard/state_v[4]_i_1_n_0                                                                    | reset_rtl_0_IBUF                                   |                4 |              5 |         1.25 |
|  data_manager_i/clk_wiz_0/inst/clk_out1 | sdcard_init_i/m_sdcard/tx_v[44]_i_2_n_0                                                                      | sdcard_init_i/m_sdcard/tx_v[44]_i_1_n_0            |                2 |              5 |         2.50 |
|  data_manager_i/clk_wiz_0/inst/clk_out1 |                                                                                                              | sdcard_init_i/m_sdcard/sclkPhaseTimer_v[5]_i_1_n_0 |                2 |              6 |         3.00 |
|  data_manager_i/clk_wiz_0/inst/clk_out1 | sdcard_init_i/m_sdcard/bitCnt_v[7]_i_1_n_0                                                                   |                                                    |                4 |              8 |         2.00 |
|  data_manager_i/clk_wiz_0/inst/clk_out1 | sdcard_init_i/m_sdcard/E[0]                                                                                  | reset_rtl_0_IBUF                                   |                3 |              9 |         3.00 |
|  data_manager_i/clk_wiz_0/inst/clk_out1 |                                                                                                              |                                                    |                9 |             10 |         1.11 |
|  data_manager_i/clk_wiz_0/inst/clk_out1 | sdcard_init_i/m_sdcard/addr_v_0                                                                              | sdcard_init_i/m_sdcard/addr_v[16]_i_1_n_0          |                4 |             12 |         3.00 |
|  data_manager_i/clk_wiz_0/inst/clk_out1 | sdcard_init_i/m_sdcard/addr_v_0                                                                              |                                                    |                4 |             20 |         5.00 |
|  data_manager_i/clk_wiz_0/inst/clk_out1 | sdcard_init_i/Q[1]                                                                                           | reset_rtl_0_IBUF                                   |                7 |             25 |         3.57 |
|  data_manager_i/clk_wiz_0/inst/clk_out1 | data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | reset_rtl_0_IBUF                                   |                8 |             27 |         3.38 |
|  Clk_IBUF_BUFG                          |                                                                                                              | reset_rtl_0_IBUF                                   |               10 |             34 |         3.40 |
|  data_manager_i/clk_wiz_0/inst/clk_out1 | sdcard_init_i/m_sdcard/tx_v[39]_i_1_n_0                                                                      |                                                    |               14 |             39 |         2.79 |
|  data_manager_i/clk_wiz_0/inst/clk_out1 | data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | reset_rtl_0_IBUF                                   |                9 |             40 |         4.44 |
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+


