Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jan 27 02:57:26 2023
| Host         : DESKTOP-S7G1336 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_rx_timing_summary_routed.rpt -pb uart_rx_timing_summary_routed.pb -rpx uart_rx_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_rx
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
   1077.721        0.000                      0                  279        0.217        0.000                      0                  279      542.035        0.000                       0                   118  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)           Period(ns)      Frequency(MHz)
-----     ------------           ----------      --------------
uart_clk  {0.000 542.535}        1085.070        0.922           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
uart_clk         1077.721        0.000                      0                  209        0.217        0.000                      0                  209      542.035        0.000                       0                   118  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  uart_clk           uart_clk              1082.046        0.000                      0                   70        0.615        0.000                      0                   70  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  uart_clk
  To Clock:  uart_clk

Setup :            0  Failing Endpoints,  Worst Slack     1077.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      542.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1077.721ns  (required time - arrival time)
  Source:                 synch_DUT/p_rx_synch_fsm.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            synch_DUT/uart_data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1085.070ns  (uart_clk rise@1085.070ns - uart_clk rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 2.602ns (37.390%)  route 4.357ns (62.610%))
  Logic Levels:           12  (CARRY4=8 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 1089.521 - 1085.070 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.747     4.970    synch_DUT/CLK
    SLICE_X41Y15         FDCE                                         r  synch_DUT/p_rx_synch_fsm.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDCE (Prop_fdce_C_Q)         0.456     5.426 r  synch_DUT/p_rx_synch_fsm.count_reg[3]/Q
                         net (fo=2, routed)           0.818     6.244    synch_DUT/p_rx_synch_fsm.count_reg_n_0_[3]
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.748 r  synch_DUT/p_rx_synch_fsm.count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.748    synch_DUT/p_rx_synch_fsm.count_reg[4]_i_2_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.865 r  synch_DUT/p_rx_synch_fsm.count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.865    synch_DUT/p_rx_synch_fsm.count_reg[8]_i_2_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.982 r  synch_DUT/p_rx_synch_fsm.count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.982    synch_DUT/p_rx_synch_fsm.count_reg[12]_i_2_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.099 r  synch_DUT/p_rx_synch_fsm.count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.099    synch_DUT/p_rx_synch_fsm.count_reg[16]_i_2_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.216 r  synch_DUT/p_rx_synch_fsm.count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.216    synch_DUT/p_rx_synch_fsm.count_reg[20]_i_2_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  synch_DUT/p_rx_synch_fsm.count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.333    synch_DUT/p_rx_synch_fsm.count_reg[24]_i_2_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  synch_DUT/p_rx_synch_fsm.count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.450    synch_DUT/p_rx_synch_fsm.count_reg[28]_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.689 f  synch_DUT/p_rx_synch_fsm.count_reg[31]_i_4/O[2]
                         net (fo=2, routed)           0.599     8.288    synch_DUT/data0[31]
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.301     8.589 f  synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_15/O
                         net (fo=1, routed)           0.800     9.389    synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_15_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.513 f  synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_8/O
                         net (fo=3, routed)           0.832    10.345    synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_8_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.124    10.469 r  synch_DUT/uart_data_out[7]_i_3/O
                         net (fo=8, routed)           0.830    11.299    synch_DUT/uart_data_out[7]_i_3_n_0
    SLICE_X38Y16         LUT5 (Prop_lut5_I3_O)        0.152    11.451 r  synch_DUT/uart_data_out[7]_i_1/O
                         net (fo=1, routed)           0.478    11.929    synch_DUT/uart_data_out[7]_i_1_n_0
    SLICE_X37Y16         FDCE                                         r  synch_DUT/uart_data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   1085.070  1085.070 r  
    U14                                               0.000  1085.070 r  clk (IN)
                         net (fo=0)                   0.000  1085.070    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1085.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1087.862    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1087.953 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.568  1089.521    synch_DUT/CLK
    SLICE_X37Y16         FDCE                                         r  synch_DUT/uart_data_out_reg[7]/C
                         clock pessimism              0.455  1089.976    
                         clock uncertainty           -0.035  1089.940    
    SLICE_X37Y16         FDCE (Setup_fdce_C_D)       -0.291  1089.649    synch_DUT/uart_data_out_reg[7]
  -------------------------------------------------------------------
                         required time                       1089.649    
                         arrival time                         -11.929    
  -------------------------------------------------------------------
                         slack                               1077.721    

Slack (MET) :             1077.787ns  (required time - arrival time)
  Source:                 synch_DUT/p_rx_synch_fsm.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            synch_DUT/bit_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1085.070ns  (uart_clk rise@1085.070ns - uart_clk rise@0.000ns)
  Data Path Delay:        6.978ns  (logic 2.574ns (36.886%)  route 4.404ns (63.114%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 1089.521 - 1085.070 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.747     4.970    synch_DUT/CLK
    SLICE_X41Y15         FDCE                                         r  synch_DUT/p_rx_synch_fsm.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDCE (Prop_fdce_C_Q)         0.456     5.426 r  synch_DUT/p_rx_synch_fsm.count_reg[3]/Q
                         net (fo=2, routed)           0.818     6.244    synch_DUT/p_rx_synch_fsm.count_reg_n_0_[3]
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.748 r  synch_DUT/p_rx_synch_fsm.count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.748    synch_DUT/p_rx_synch_fsm.count_reg[4]_i_2_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.865 r  synch_DUT/p_rx_synch_fsm.count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.865    synch_DUT/p_rx_synch_fsm.count_reg[8]_i_2_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.982 r  synch_DUT/p_rx_synch_fsm.count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.982    synch_DUT/p_rx_synch_fsm.count_reg[12]_i_2_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.099 r  synch_DUT/p_rx_synch_fsm.count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.099    synch_DUT/p_rx_synch_fsm.count_reg[16]_i_2_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.216 r  synch_DUT/p_rx_synch_fsm.count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.216    synch_DUT/p_rx_synch_fsm.count_reg[20]_i_2_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  synch_DUT/p_rx_synch_fsm.count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.333    synch_DUT/p_rx_synch_fsm.count_reg[24]_i_2_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  synch_DUT/p_rx_synch_fsm.count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.450    synch_DUT/p_rx_synch_fsm.count_reg[28]_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.689 f  synch_DUT/p_rx_synch_fsm.count_reg[31]_i_4/O[2]
                         net (fo=2, routed)           0.599     8.288    synch_DUT/data0[31]
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.301     8.589 f  synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_15/O
                         net (fo=1, routed)           0.800     9.389    synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_15_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.513 f  synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_8/O
                         net (fo=3, routed)           0.663    10.176    synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_8_n_0
    SLICE_X43Y16         LUT6 (Prop_lut6_I0_O)        0.124    10.300 f  synch_DUT/p_rx_synch_fsm.count[3]_i_3/O
                         net (fo=2, routed)           0.807    11.107    synch_DUT/p_rx_synch_fsm.count[3]_i_3_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.231 r  synch_DUT/bit_count[3]_i_1/O
                         net (fo=4, routed)           0.718    11.948    synch_DUT/bit_count
    SLICE_X39Y16         FDCE                                         r  synch_DUT/bit_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   1085.070  1085.070 r  
    U14                                               0.000  1085.070 r  clk (IN)
                         net (fo=0)                   0.000  1085.070    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1085.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1087.862    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1087.953 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.568  1089.521    synch_DUT/CLK
    SLICE_X39Y16         FDCE                                         r  synch_DUT/bit_count_reg[1]/C
                         clock pessimism              0.455  1089.976    
                         clock uncertainty           -0.035  1089.940    
    SLICE_X39Y16         FDCE (Setup_fdce_C_CE)      -0.205  1089.735    synch_DUT/bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                       1089.735    
                         arrival time                         -11.948    
  -------------------------------------------------------------------
                         slack                               1077.787    

Slack (MET) :             1077.787ns  (required time - arrival time)
  Source:                 synch_DUT/p_rx_synch_fsm.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            synch_DUT/bit_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1085.070ns  (uart_clk rise@1085.070ns - uart_clk rise@0.000ns)
  Data Path Delay:        6.978ns  (logic 2.574ns (36.886%)  route 4.404ns (63.114%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 1089.521 - 1085.070 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.747     4.970    synch_DUT/CLK
    SLICE_X41Y15         FDCE                                         r  synch_DUT/p_rx_synch_fsm.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDCE (Prop_fdce_C_Q)         0.456     5.426 r  synch_DUT/p_rx_synch_fsm.count_reg[3]/Q
                         net (fo=2, routed)           0.818     6.244    synch_DUT/p_rx_synch_fsm.count_reg_n_0_[3]
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.748 r  synch_DUT/p_rx_synch_fsm.count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.748    synch_DUT/p_rx_synch_fsm.count_reg[4]_i_2_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.865 r  synch_DUT/p_rx_synch_fsm.count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.865    synch_DUT/p_rx_synch_fsm.count_reg[8]_i_2_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.982 r  synch_DUT/p_rx_synch_fsm.count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.982    synch_DUT/p_rx_synch_fsm.count_reg[12]_i_2_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.099 r  synch_DUT/p_rx_synch_fsm.count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.099    synch_DUT/p_rx_synch_fsm.count_reg[16]_i_2_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.216 r  synch_DUT/p_rx_synch_fsm.count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.216    synch_DUT/p_rx_synch_fsm.count_reg[20]_i_2_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  synch_DUT/p_rx_synch_fsm.count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.333    synch_DUT/p_rx_synch_fsm.count_reg[24]_i_2_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  synch_DUT/p_rx_synch_fsm.count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.450    synch_DUT/p_rx_synch_fsm.count_reg[28]_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.689 f  synch_DUT/p_rx_synch_fsm.count_reg[31]_i_4/O[2]
                         net (fo=2, routed)           0.599     8.288    synch_DUT/data0[31]
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.301     8.589 f  synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_15/O
                         net (fo=1, routed)           0.800     9.389    synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_15_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.513 f  synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_8/O
                         net (fo=3, routed)           0.663    10.176    synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_8_n_0
    SLICE_X43Y16         LUT6 (Prop_lut6_I0_O)        0.124    10.300 f  synch_DUT/p_rx_synch_fsm.count[3]_i_3/O
                         net (fo=2, routed)           0.807    11.107    synch_DUT/p_rx_synch_fsm.count[3]_i_3_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.231 r  synch_DUT/bit_count[3]_i_1/O
                         net (fo=4, routed)           0.718    11.948    synch_DUT/bit_count
    SLICE_X39Y16         FDCE                                         r  synch_DUT/bit_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   1085.070  1085.070 r  
    U14                                               0.000  1085.070 r  clk (IN)
                         net (fo=0)                   0.000  1085.070    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1085.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1087.862    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1087.953 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.568  1089.521    synch_DUT/CLK
    SLICE_X39Y16         FDCE                                         r  synch_DUT/bit_count_reg[2]/C
                         clock pessimism              0.455  1089.976    
                         clock uncertainty           -0.035  1089.940    
    SLICE_X39Y16         FDCE (Setup_fdce_C_CE)      -0.205  1089.735    synch_DUT/bit_count_reg[2]
  -------------------------------------------------------------------
                         required time                       1089.735    
                         arrival time                         -11.948    
  -------------------------------------------------------------------
                         slack                               1077.787    

Slack (MET) :             1077.787ns  (required time - arrival time)
  Source:                 synch_DUT/p_rx_synch_fsm.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            synch_DUT/bit_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1085.070ns  (uart_clk rise@1085.070ns - uart_clk rise@0.000ns)
  Data Path Delay:        6.978ns  (logic 2.574ns (36.886%)  route 4.404ns (63.114%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 1089.521 - 1085.070 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.747     4.970    synch_DUT/CLK
    SLICE_X41Y15         FDCE                                         r  synch_DUT/p_rx_synch_fsm.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDCE (Prop_fdce_C_Q)         0.456     5.426 r  synch_DUT/p_rx_synch_fsm.count_reg[3]/Q
                         net (fo=2, routed)           0.818     6.244    synch_DUT/p_rx_synch_fsm.count_reg_n_0_[3]
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.748 r  synch_DUT/p_rx_synch_fsm.count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.748    synch_DUT/p_rx_synch_fsm.count_reg[4]_i_2_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.865 r  synch_DUT/p_rx_synch_fsm.count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.865    synch_DUT/p_rx_synch_fsm.count_reg[8]_i_2_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.982 r  synch_DUT/p_rx_synch_fsm.count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.982    synch_DUT/p_rx_synch_fsm.count_reg[12]_i_2_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.099 r  synch_DUT/p_rx_synch_fsm.count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.099    synch_DUT/p_rx_synch_fsm.count_reg[16]_i_2_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.216 r  synch_DUT/p_rx_synch_fsm.count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.216    synch_DUT/p_rx_synch_fsm.count_reg[20]_i_2_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  synch_DUT/p_rx_synch_fsm.count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.333    synch_DUT/p_rx_synch_fsm.count_reg[24]_i_2_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  synch_DUT/p_rx_synch_fsm.count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.450    synch_DUT/p_rx_synch_fsm.count_reg[28]_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.689 f  synch_DUT/p_rx_synch_fsm.count_reg[31]_i_4/O[2]
                         net (fo=2, routed)           0.599     8.288    synch_DUT/data0[31]
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.301     8.589 f  synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_15/O
                         net (fo=1, routed)           0.800     9.389    synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_15_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.513 f  synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_8/O
                         net (fo=3, routed)           0.663    10.176    synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_8_n_0
    SLICE_X43Y16         LUT6 (Prop_lut6_I0_O)        0.124    10.300 f  synch_DUT/p_rx_synch_fsm.count[3]_i_3/O
                         net (fo=2, routed)           0.807    11.107    synch_DUT/p_rx_synch_fsm.count[3]_i_3_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.231 r  synch_DUT/bit_count[3]_i_1/O
                         net (fo=4, routed)           0.718    11.948    synch_DUT/bit_count
    SLICE_X39Y16         FDCE                                         r  synch_DUT/bit_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   1085.070  1085.070 r  
    U14                                               0.000  1085.070 r  clk (IN)
                         net (fo=0)                   0.000  1085.070    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1085.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1087.862    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1087.953 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.568  1089.521    synch_DUT/CLK
    SLICE_X39Y16         FDCE                                         r  synch_DUT/bit_count_reg[3]/C
                         clock pessimism              0.455  1089.976    
                         clock uncertainty           -0.035  1089.940    
    SLICE_X39Y16         FDCE (Setup_fdce_C_CE)      -0.205  1089.735    synch_DUT/bit_count_reg[3]
  -------------------------------------------------------------------
                         required time                       1089.735    
                         arrival time                         -11.948    
  -------------------------------------------------------------------
                         slack                               1077.787    

Slack (MET) :             1078.012ns  (required time - arrival time)
  Source:                 synch_DUT/p_rx_synch_fsm.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            synch_DUT/bit_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1085.070ns  (uart_clk rise@1085.070ns - uart_clk rise@0.000ns)
  Data Path Delay:        6.789ns  (logic 2.574ns (37.914%)  route 4.215ns (62.086%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 1089.521 - 1085.070 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.747     4.970    synch_DUT/CLK
    SLICE_X41Y15         FDCE                                         r  synch_DUT/p_rx_synch_fsm.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDCE (Prop_fdce_C_Q)         0.456     5.426 r  synch_DUT/p_rx_synch_fsm.count_reg[3]/Q
                         net (fo=2, routed)           0.818     6.244    synch_DUT/p_rx_synch_fsm.count_reg_n_0_[3]
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.748 r  synch_DUT/p_rx_synch_fsm.count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.748    synch_DUT/p_rx_synch_fsm.count_reg[4]_i_2_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.865 r  synch_DUT/p_rx_synch_fsm.count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.865    synch_DUT/p_rx_synch_fsm.count_reg[8]_i_2_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.982 r  synch_DUT/p_rx_synch_fsm.count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.982    synch_DUT/p_rx_synch_fsm.count_reg[12]_i_2_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.099 r  synch_DUT/p_rx_synch_fsm.count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.099    synch_DUT/p_rx_synch_fsm.count_reg[16]_i_2_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.216 r  synch_DUT/p_rx_synch_fsm.count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.216    synch_DUT/p_rx_synch_fsm.count_reg[20]_i_2_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  synch_DUT/p_rx_synch_fsm.count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.333    synch_DUT/p_rx_synch_fsm.count_reg[24]_i_2_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  synch_DUT/p_rx_synch_fsm.count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.450    synch_DUT/p_rx_synch_fsm.count_reg[28]_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.689 f  synch_DUT/p_rx_synch_fsm.count_reg[31]_i_4/O[2]
                         net (fo=2, routed)           0.599     8.288    synch_DUT/data0[31]
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.301     8.589 f  synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_15/O
                         net (fo=1, routed)           0.800     9.389    synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_15_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.513 f  synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_8/O
                         net (fo=3, routed)           0.663    10.176    synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_8_n_0
    SLICE_X43Y16         LUT6 (Prop_lut6_I0_O)        0.124    10.300 f  synch_DUT/p_rx_synch_fsm.count[3]_i_3/O
                         net (fo=2, routed)           0.807    11.107    synch_DUT/p_rx_synch_fsm.count[3]_i_3_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.231 r  synch_DUT/bit_count[3]_i_1/O
                         net (fo=4, routed)           0.529    11.759    synch_DUT/bit_count
    SLICE_X38Y16         FDCE                                         r  synch_DUT/bit_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   1085.070  1085.070 r  
    U14                                               0.000  1085.070 r  clk (IN)
                         net (fo=0)                   0.000  1085.070    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1085.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1087.862    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1087.953 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.568  1089.521    synch_DUT/CLK
    SLICE_X38Y16         FDCE                                         r  synch_DUT/bit_count_reg[0]/C
                         clock pessimism              0.455  1089.976    
                         clock uncertainty           -0.035  1089.940    
    SLICE_X38Y16         FDCE (Setup_fdce_C_CE)      -0.169  1089.771    synch_DUT/bit_count_reg[0]
  -------------------------------------------------------------------
                         required time                       1089.771    
                         arrival time                         -11.759    
  -------------------------------------------------------------------
                         slack                               1078.012    

Slack (MET) :             1078.365ns  (required time - arrival time)
  Source:                 synch_DUT/p_rx_synch_fsm.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            synch_DUT/uart_data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1085.070ns  (uart_clk rise@1085.070ns - uart_clk rise@0.000ns)
  Data Path Delay:        6.633ns  (logic 2.574ns (38.804%)  route 4.059ns (61.196%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 1089.520 - 1085.070 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.747     4.970    synch_DUT/CLK
    SLICE_X41Y15         FDCE                                         r  synch_DUT/p_rx_synch_fsm.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDCE (Prop_fdce_C_Q)         0.456     5.426 r  synch_DUT/p_rx_synch_fsm.count_reg[3]/Q
                         net (fo=2, routed)           0.818     6.244    synch_DUT/p_rx_synch_fsm.count_reg_n_0_[3]
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.748 r  synch_DUT/p_rx_synch_fsm.count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.748    synch_DUT/p_rx_synch_fsm.count_reg[4]_i_2_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.865 r  synch_DUT/p_rx_synch_fsm.count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.865    synch_DUT/p_rx_synch_fsm.count_reg[8]_i_2_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.982 r  synch_DUT/p_rx_synch_fsm.count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.982    synch_DUT/p_rx_synch_fsm.count_reg[12]_i_2_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.099 r  synch_DUT/p_rx_synch_fsm.count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.099    synch_DUT/p_rx_synch_fsm.count_reg[16]_i_2_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.216 r  synch_DUT/p_rx_synch_fsm.count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.216    synch_DUT/p_rx_synch_fsm.count_reg[20]_i_2_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  synch_DUT/p_rx_synch_fsm.count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.333    synch_DUT/p_rx_synch_fsm.count_reg[24]_i_2_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  synch_DUT/p_rx_synch_fsm.count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.450    synch_DUT/p_rx_synch_fsm.count_reg[28]_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.689 f  synch_DUT/p_rx_synch_fsm.count_reg[31]_i_4/O[2]
                         net (fo=2, routed)           0.599     8.288    synch_DUT/data0[31]
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.301     8.589 f  synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_15/O
                         net (fo=1, routed)           0.800     9.389    synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_15_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.513 f  synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_8/O
                         net (fo=3, routed)           0.832    10.345    synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_8_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.124    10.469 r  synch_DUT/uart_data_out[7]_i_3/O
                         net (fo=8, routed)           1.010    11.479    synch_DUT/uart_data_out[7]_i_3_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I4_O)        0.124    11.603 r  synch_DUT/uart_data_out[2]_i_1/O
                         net (fo=1, routed)           0.000    11.603    synch_DUT/uart_data_out[2]_i_1_n_0
    SLICE_X39Y17         FDCE                                         r  synch_DUT/uart_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   1085.070  1085.070 r  
    U14                                               0.000  1085.070 r  clk (IN)
                         net (fo=0)                   0.000  1085.070    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1085.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1087.862    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1087.953 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.567  1089.520    synch_DUT/CLK
    SLICE_X39Y17         FDCE                                         r  synch_DUT/uart_data_out_reg[2]/C
                         clock pessimism              0.455  1089.975    
                         clock uncertainty           -0.035  1089.939    
    SLICE_X39Y17         FDCE (Setup_fdce_C_D)        0.029  1089.969    synch_DUT/uart_data_out_reg[2]
  -------------------------------------------------------------------
                         required time                       1089.969    
                         arrival time                         -11.603    
  -------------------------------------------------------------------
                         slack                               1078.365    

Slack (MET) :             1078.366ns  (required time - arrival time)
  Source:                 synch_DUT/p_rx_synch_fsm.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            synch_DUT/uart_data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1085.070ns  (uart_clk rise@1085.070ns - uart_clk rise@0.000ns)
  Data Path Delay:        6.635ns  (logic 2.574ns (38.792%)  route 4.061ns (61.208%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 1089.520 - 1085.070 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.747     4.970    synch_DUT/CLK
    SLICE_X41Y15         FDCE                                         r  synch_DUT/p_rx_synch_fsm.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDCE (Prop_fdce_C_Q)         0.456     5.426 r  synch_DUT/p_rx_synch_fsm.count_reg[3]/Q
                         net (fo=2, routed)           0.818     6.244    synch_DUT/p_rx_synch_fsm.count_reg_n_0_[3]
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.748 r  synch_DUT/p_rx_synch_fsm.count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.748    synch_DUT/p_rx_synch_fsm.count_reg[4]_i_2_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.865 r  synch_DUT/p_rx_synch_fsm.count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.865    synch_DUT/p_rx_synch_fsm.count_reg[8]_i_2_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.982 r  synch_DUT/p_rx_synch_fsm.count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.982    synch_DUT/p_rx_synch_fsm.count_reg[12]_i_2_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.099 r  synch_DUT/p_rx_synch_fsm.count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.099    synch_DUT/p_rx_synch_fsm.count_reg[16]_i_2_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.216 r  synch_DUT/p_rx_synch_fsm.count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.216    synch_DUT/p_rx_synch_fsm.count_reg[20]_i_2_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  synch_DUT/p_rx_synch_fsm.count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.333    synch_DUT/p_rx_synch_fsm.count_reg[24]_i_2_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  synch_DUT/p_rx_synch_fsm.count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.450    synch_DUT/p_rx_synch_fsm.count_reg[28]_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.689 f  synch_DUT/p_rx_synch_fsm.count_reg[31]_i_4/O[2]
                         net (fo=2, routed)           0.599     8.288    synch_DUT/data0[31]
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.301     8.589 f  synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_15/O
                         net (fo=1, routed)           0.800     9.389    synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_15_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.513 f  synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_8/O
                         net (fo=3, routed)           0.832    10.345    synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_8_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.124    10.469 r  synch_DUT/uart_data_out[7]_i_3/O
                         net (fo=8, routed)           1.012    11.481    synch_DUT/uart_data_out[7]_i_3_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I4_O)        0.124    11.605 r  synch_DUT/uart_data_out[0]_i_1/O
                         net (fo=1, routed)           0.000    11.605    synch_DUT/uart_data_out[0]_i_1_n_0
    SLICE_X39Y17         FDCE                                         r  synch_DUT/uart_data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   1085.070  1085.070 r  
    U14                                               0.000  1085.070 r  clk (IN)
                         net (fo=0)                   0.000  1085.070    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1085.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1087.862    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1087.953 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.567  1089.520    synch_DUT/CLK
    SLICE_X39Y17         FDCE                                         r  synch_DUT/uart_data_out_reg[0]/C
                         clock pessimism              0.455  1089.975    
                         clock uncertainty           -0.035  1089.939    
    SLICE_X39Y17         FDCE (Setup_fdce_C_D)        0.032  1089.971    synch_DUT/uart_data_out_reg[0]
  -------------------------------------------------------------------
                         required time                       1089.972    
                         arrival time                         -11.605    
  -------------------------------------------------------------------
                         slack                               1078.366    

Slack (MET) :             1078.367ns  (required time - arrival time)
  Source:                 synch_DUT/p_rx_synch_fsm.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            synch_DUT/uart_data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1085.070ns  (uart_clk rise@1085.070ns - uart_clk rise@0.000ns)
  Data Path Delay:        6.633ns  (logic 2.574ns (38.804%)  route 4.059ns (61.196%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 1089.520 - 1085.070 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.747     4.970    synch_DUT/CLK
    SLICE_X41Y15         FDCE                                         r  synch_DUT/p_rx_synch_fsm.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDCE (Prop_fdce_C_Q)         0.456     5.426 r  synch_DUT/p_rx_synch_fsm.count_reg[3]/Q
                         net (fo=2, routed)           0.818     6.244    synch_DUT/p_rx_synch_fsm.count_reg_n_0_[3]
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.748 r  synch_DUT/p_rx_synch_fsm.count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.748    synch_DUT/p_rx_synch_fsm.count_reg[4]_i_2_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.865 r  synch_DUT/p_rx_synch_fsm.count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.865    synch_DUT/p_rx_synch_fsm.count_reg[8]_i_2_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.982 r  synch_DUT/p_rx_synch_fsm.count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.982    synch_DUT/p_rx_synch_fsm.count_reg[12]_i_2_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.099 r  synch_DUT/p_rx_synch_fsm.count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.099    synch_DUT/p_rx_synch_fsm.count_reg[16]_i_2_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.216 r  synch_DUT/p_rx_synch_fsm.count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.216    synch_DUT/p_rx_synch_fsm.count_reg[20]_i_2_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  synch_DUT/p_rx_synch_fsm.count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.333    synch_DUT/p_rx_synch_fsm.count_reg[24]_i_2_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  synch_DUT/p_rx_synch_fsm.count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.450    synch_DUT/p_rx_synch_fsm.count_reg[28]_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.689 f  synch_DUT/p_rx_synch_fsm.count_reg[31]_i_4/O[2]
                         net (fo=2, routed)           0.599     8.288    synch_DUT/data0[31]
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.301     8.589 f  synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_15/O
                         net (fo=1, routed)           0.800     9.389    synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_15_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.513 f  synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_8/O
                         net (fo=3, routed)           0.832    10.345    synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_8_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.124    10.469 r  synch_DUT/uart_data_out[7]_i_3/O
                         net (fo=8, routed)           1.010    11.479    synch_DUT/uart_data_out[7]_i_3_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I4_O)        0.124    11.603 r  synch_DUT/uart_data_out[6]_i_1/O
                         net (fo=1, routed)           0.000    11.603    synch_DUT/uart_data_out[6]_i_1_n_0
    SLICE_X39Y17         FDCE                                         r  synch_DUT/uart_data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   1085.070  1085.070 r  
    U14                                               0.000  1085.070 r  clk (IN)
                         net (fo=0)                   0.000  1085.070    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1085.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1087.862    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1087.953 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.567  1089.520    synch_DUT/CLK
    SLICE_X39Y17         FDCE                                         r  synch_DUT/uart_data_out_reg[6]/C
                         clock pessimism              0.455  1089.975    
                         clock uncertainty           -0.035  1089.939    
    SLICE_X39Y17         FDCE (Setup_fdce_C_D)        0.031  1089.970    synch_DUT/uart_data_out_reg[6]
  -------------------------------------------------------------------
                         required time                       1089.971    
                         arrival time                         -11.603    
  -------------------------------------------------------------------
                         slack                               1078.367    

Slack (MET) :             1078.368ns  (required time - arrival time)
  Source:                 synch_DUT/p_rx_synch_fsm.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            synch_DUT/uart_data_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1085.070ns  (uart_clk rise@1085.070ns - uart_clk rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 2.574ns (38.810%)  route 4.058ns (61.190%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 1089.520 - 1085.070 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.747     4.970    synch_DUT/CLK
    SLICE_X41Y15         FDCE                                         r  synch_DUT/p_rx_synch_fsm.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDCE (Prop_fdce_C_Q)         0.456     5.426 r  synch_DUT/p_rx_synch_fsm.count_reg[3]/Q
                         net (fo=2, routed)           0.818     6.244    synch_DUT/p_rx_synch_fsm.count_reg_n_0_[3]
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.748 r  synch_DUT/p_rx_synch_fsm.count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.748    synch_DUT/p_rx_synch_fsm.count_reg[4]_i_2_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.865 r  synch_DUT/p_rx_synch_fsm.count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.865    synch_DUT/p_rx_synch_fsm.count_reg[8]_i_2_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.982 r  synch_DUT/p_rx_synch_fsm.count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.982    synch_DUT/p_rx_synch_fsm.count_reg[12]_i_2_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.099 r  synch_DUT/p_rx_synch_fsm.count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.099    synch_DUT/p_rx_synch_fsm.count_reg[16]_i_2_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.216 r  synch_DUT/p_rx_synch_fsm.count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.216    synch_DUT/p_rx_synch_fsm.count_reg[20]_i_2_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  synch_DUT/p_rx_synch_fsm.count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.333    synch_DUT/p_rx_synch_fsm.count_reg[24]_i_2_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  synch_DUT/p_rx_synch_fsm.count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.450    synch_DUT/p_rx_synch_fsm.count_reg[28]_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.689 f  synch_DUT/p_rx_synch_fsm.count_reg[31]_i_4/O[2]
                         net (fo=2, routed)           0.599     8.288    synch_DUT/data0[31]
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.301     8.589 f  synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_15/O
                         net (fo=1, routed)           0.800     9.389    synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_15_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.513 f  synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_8/O
                         net (fo=3, routed)           0.832    10.345    synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_8_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.124    10.469 r  synch_DUT/uart_data_out[7]_i_3/O
                         net (fo=8, routed)           1.009    11.478    synch_DUT/uart_data_out[7]_i_3_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I4_O)        0.124    11.602 r  synch_DUT/uart_data_out[4]_i_1/O
                         net (fo=1, routed)           0.000    11.602    synch_DUT/uart_data_out[4]_i_1_n_0
    SLICE_X39Y17         FDCE                                         r  synch_DUT/uart_data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   1085.070  1085.070 r  
    U14                                               0.000  1085.070 r  clk (IN)
                         net (fo=0)                   0.000  1085.070    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1085.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1087.862    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1087.953 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.567  1089.520    synch_DUT/CLK
    SLICE_X39Y17         FDCE                                         r  synch_DUT/uart_data_out_reg[4]/C
                         clock pessimism              0.455  1089.975    
                         clock uncertainty           -0.035  1089.939    
    SLICE_X39Y17         FDCE (Setup_fdce_C_D)        0.031  1089.970    synch_DUT/uart_data_out_reg[4]
  -------------------------------------------------------------------
                         required time                       1089.971    
                         arrival time                         -11.602    
  -------------------------------------------------------------------
                         slack                               1078.368    

Slack (MET) :             1078.589ns  (required time - arrival time)
  Source:                 synch_DUT/p_rx_synch_fsm.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            synch_DUT/p_rx_synch_fsm.count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1085.070ns  (uart_clk rise@1085.070ns - uart_clk rise@0.000ns)
  Data Path Delay:        6.449ns  (logic 2.707ns (41.973%)  route 3.742ns (58.027%))
  Logic Levels:           12  (CARRY4=8 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 1089.523 - 1085.070 ) 
    Source Clock Delay      (SCD):    4.973ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.750     4.973    synch_DUT/CLK
    SLICE_X43Y12         FDCE                                         r  synch_DUT/p_rx_synch_fsm.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDCE (Prop_fdce_C_Q)         0.456     5.429 r  synch_DUT/p_rx_synch_fsm.count_reg[1]/Q
                         net (fo=2, routed)           0.677     6.106    synch_DUT/p_rx_synch_fsm.count_reg_n_0_[1]
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.743 r  synch_DUT/p_rx_synch_fsm.count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.743    synch_DUT/p_rx_synch_fsm.count_reg[4]_i_2_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.860 r  synch_DUT/p_rx_synch_fsm.count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.860    synch_DUT/p_rx_synch_fsm.count_reg[8]_i_2_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.977 r  synch_DUT/p_rx_synch_fsm.count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.977    synch_DUT/p_rx_synch_fsm.count_reg[12]_i_2_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.094 r  synch_DUT/p_rx_synch_fsm.count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.094    synch_DUT/p_rx_synch_fsm.count_reg[16]_i_2_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.211 r  synch_DUT/p_rx_synch_fsm.count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.211    synch_DUT/p_rx_synch_fsm.count_reg[20]_i_2_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.328 r  synch_DUT/p_rx_synch_fsm.count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.328    synch_DUT/p_rx_synch_fsm.count_reg[24]_i_2_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.445 r  synch_DUT/p_rx_synch_fsm.count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.445    synch_DUT/p_rx_synch_fsm.count_reg[28]_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.684 r  synch_DUT/p_rx_synch_fsm.count_reg[31]_i_4/O[2]
                         net (fo=2, routed)           0.599     8.283    synch_DUT/data0[31]
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.301     8.584 r  synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_15/O
                         net (fo=1, routed)           0.800     9.383    synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_15_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.507 r  synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_8/O
                         net (fo=3, routed)           0.663    10.170    synch_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_8_n_0
    SLICE_X43Y16         LUT6 (Prop_lut6_I0_O)        0.124    10.294 r  synch_DUT/p_rx_synch_fsm.count[3]_i_3/O
                         net (fo=2, routed)           1.004    11.298    synch_DUT/p_rx_synch_fsm.count[3]_i_3_n_0
    SLICE_X41Y15         LUT5 (Prop_lut5_I3_O)        0.124    11.422 r  synch_DUT/p_rx_synch_fsm.count[3]_i_1/O
                         net (fo=1, routed)           0.000    11.422    synch_DUT/p_rx_synch_fsm.count[3]_i_1_n_0
    SLICE_X41Y15         FDCE                                         r  synch_DUT/p_rx_synch_fsm.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   1085.070  1085.070 r  
    U14                                               0.000  1085.070 r  clk (IN)
                         net (fo=0)                   0.000  1085.070    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1085.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1087.862    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1087.953 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.570  1089.523    synch_DUT/CLK
    SLICE_X41Y15         FDCE                                         r  synch_DUT/p_rx_synch_fsm.count_reg[3]/C
                         clock pessimism              0.493  1090.016    
                         clock uncertainty           -0.035  1089.980    
    SLICE_X41Y15         FDCE (Setup_fdce_C_D)        0.031  1090.011    synch_DUT/p_rx_synch_fsm.count_reg[3]
  -------------------------------------------------------------------
                         required time                       1090.012    
                         arrival time                         -11.422    
  -------------------------------------------------------------------
                         slack                               1078.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 buff_DUT/FSM_sequential_rx_buff_fsm_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            buff_DUT/FSM_sequential_rx_buff_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.584     1.511    buff_DUT/CLK
    SLICE_X37Y17         FDCE                                         r  buff_DUT/FSM_sequential_rx_buff_fsm_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDCE (Prop_fdce_C_Q)         0.128     1.639 r  buff_DUT/FSM_sequential_rx_buff_fsm_state_reg[2]/Q
                         net (fo=6, routed)           0.082     1.721    buff_DUT/rx_buff_fsm_state__0[2]
    SLICE_X37Y17         LUT4 (Prop_lut4_I0_O)        0.099     1.820 r  buff_DUT/FSM_sequential_rx_buff_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.820    buff_DUT/FSM_sequential_rx_buff_fsm_state[1]_i_1_n_0
    SLICE_X37Y17         FDCE                                         r  buff_DUT/FSM_sequential_rx_buff_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.851     2.027    buff_DUT/CLK
    SLICE_X37Y17         FDCE                                         r  buff_DUT/FSM_sequential_rx_buff_fsm_state_reg[1]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X37Y17         FDCE (Hold_fdce_C_D)         0.092     1.603    buff_DUT/FSM_sequential_rx_buff_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 synch_DUT/uart_data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            buff_DUT/xor_in_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.112%)  route 0.164ns (46.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.584     1.511    synch_DUT/CLK
    SLICE_X39Y17         FDCE                                         r  synch_DUT/uart_data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  synch_DUT/uart_data_out_reg[4]/Q
                         net (fo=3, routed)           0.164     1.816    synch_DUT/uart_data_out[4]
    SLICE_X38Y18         LUT2 (Prop_lut2_I0_O)        0.045     1.861 r  synch_DUT/xor_in[4]_i_1/O
                         net (fo=1, routed)           0.000     1.861    buff_DUT/D[4]
    SLICE_X38Y18         FDCE                                         r  buff_DUT/xor_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.850     2.026    buff_DUT/CLK
    SLICE_X38Y18         FDCE                                         r  buff_DUT/xor_in_reg[4]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X38Y18         FDCE (Hold_fdce_C_D)         0.120     1.644    buff_DUT/xor_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 break_DUT/FSM_sequential_break_counter_fsm_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            break_DUT/p_break_counter.count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.815%)  route 0.141ns (43.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.588     1.515    break_DUT/CLK
    SLICE_X36Y11         FDCE                                         r  break_DUT/FSM_sequential_break_counter_fsm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  break_DUT/FSM_sequential_break_counter_fsm_state_reg[0]/Q
                         net (fo=43, routed)          0.141     1.797    break_DUT/break_counter_fsm_state__0[0]
    SLICE_X39Y11         LUT6 (Prop_lut6_I0_O)        0.045     1.842 r  break_DUT/p_break_counter.count[15]_i_1/O
                         net (fo=1, routed)           0.000     1.842    break_DUT/count[15]
    SLICE_X39Y11         FDCE                                         r  break_DUT/p_break_counter.count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.857     2.033    break_DUT/CLK
    SLICE_X39Y11         FDCE                                         r  break_DUT/p_break_counter.count_reg[15]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X39Y11         FDCE (Hold_fdce_C_D)         0.092     1.623    break_DUT/p_break_counter.count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 break_DUT/FSM_sequential_break_counter_fsm_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            break_DUT/p_break_counter.count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.642%)  route 0.142ns (43.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.588     1.515    break_DUT/CLK
    SLICE_X36Y11         FDCE                                         r  break_DUT/FSM_sequential_break_counter_fsm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  break_DUT/FSM_sequential_break_counter_fsm_state_reg[0]/Q
                         net (fo=43, routed)          0.142     1.798    break_DUT/break_counter_fsm_state__0[0]
    SLICE_X39Y11         LUT6 (Prop_lut6_I0_O)        0.045     1.843 r  break_DUT/p_break_counter.count[14]_i_1/O
                         net (fo=1, routed)           0.000     1.843    break_DUT/count[14]
    SLICE_X39Y11         FDCE                                         r  break_DUT/p_break_counter.count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.857     2.033    break_DUT/CLK
    SLICE_X39Y11         FDCE                                         r  break_DUT/p_break_counter.count_reg[14]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X39Y11         FDCE (Hold_fdce_C_D)         0.091     1.622    break_DUT/p_break_counter.count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 synch_DUT/bit_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            synch_DUT/bit_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.853%)  route 0.141ns (43.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.585     1.512    synch_DUT/CLK
    SLICE_X39Y16         FDCE                                         r  synch_DUT/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  synch_DUT/bit_count_reg[2]/Q
                         net (fo=13, routed)          0.141     1.794    synch_DUT/bit_count_reg_n_0_[2]
    SLICE_X39Y16         LUT6 (Prop_lut6_I1_O)        0.045     1.839 r  synch_DUT/bit_count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.839    synch_DUT/bit_count[3]_i_2_n_0
    SLICE_X39Y16         FDCE                                         r  synch_DUT/bit_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.852     2.028    synch_DUT/CLK
    SLICE_X39Y16         FDCE                                         r  synch_DUT/bit_count_reg[3]/C
                         clock pessimism             -0.516     1.512    
    SLICE_X39Y16         FDCE (Hold_fdce_C_D)         0.092     1.604    synch_DUT/bit_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 control_DUT/FSM_sequential_rx_control_fsm_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            control_DUT/buff_clear_out_reg/D
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.634%)  route 0.154ns (45.366%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.586     1.513    control_DUT/CLK
    SLICE_X37Y15         FDCE                                         r  control_DUT/FSM_sequential_rx_control_fsm_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  control_DUT/FSM_sequential_rx_control_fsm_state_reg[3]/Q
                         net (fo=12, routed)          0.154     1.808    control_DUT/rx_control_fsm_state[3]
    SLICE_X36Y15         LUT5 (Prop_lut5_I2_O)        0.045     1.853 r  control_DUT/buff_clear_out_i_1/O
                         net (fo=1, routed)           0.000     1.853    control_DUT/buff_clear_out_i_1_n_0
    SLICE_X36Y15         FDCE                                         r  control_DUT/buff_clear_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.853     2.029    control_DUT/CLK
    SLICE_X36Y15         FDCE                                         r  control_DUT/buff_clear_out_reg/C
                         clock pessimism             -0.503     1.526    
    SLICE_X36Y15         FDCE (Hold_fdce_C_D)         0.091     1.617    control_DUT/buff_clear_out_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 synch_DUT/uart_data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            synch_DUT/uart_data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.584     1.511    synch_DUT/CLK
    SLICE_X38Y17         FDCE                                         r  synch_DUT/uart_data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDCE (Prop_fdce_C_Q)         0.164     1.675 r  synch_DUT/uart_data_out_reg[5]/Q
                         net (fo=3, routed)           0.149     1.824    synch_DUT/uart_data_out[5]
    SLICE_X38Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.869 r  synch_DUT/uart_data_out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.869    synch_DUT/uart_data_out[5]_i_1_n_0
    SLICE_X38Y17         FDCE                                         r  synch_DUT/uart_data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.851     2.027    synch_DUT/CLK
    SLICE_X38Y17         FDCE                                         r  synch_DUT/uart_data_out_reg[5]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X38Y17         FDCE (Hold_fdce_C_D)         0.121     1.632    synch_DUT/uart_data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 synch_DUT/bit_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            synch_DUT/bit_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.106%)  route 0.139ns (39.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.585     1.512    synch_DUT/CLK
    SLICE_X38Y16         FDCE                                         r  synch_DUT/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDCE (Prop_fdce_C_Q)         0.164     1.676 r  synch_DUT/bit_count_reg[0]/Q
                         net (fo=10, routed)          0.139     1.814    synch_DUT/bit_count_reg_n_0_[0]
    SLICE_X39Y16         LUT5 (Prop_lut5_I3_O)        0.045     1.859 r  synch_DUT/bit_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.859    synch_DUT/bit_count[2]_i_1_n_0
    SLICE_X39Y16         FDCE                                         r  synch_DUT/bit_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.852     2.028    synch_DUT/CLK
    SLICE_X39Y16         FDCE                                         r  synch_DUT/bit_count_reg[2]/C
                         clock pessimism             -0.503     1.525    
    SLICE_X39Y16         FDCE (Hold_fdce_C_D)         0.091     1.616    synch_DUT/bit_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 control_DUT/synch_reset_out_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            control_DUT/synch_reset_out_reg/D
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.586     1.513    control_DUT/CLK
    SLICE_X37Y14         FDCE                                         r  control_DUT/synch_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  control_DUT/synch_reset_out_reg/Q
                         net (fo=2, routed)           0.167     1.821    control_DUT/buff_reset_out
    SLICE_X37Y14         LUT5 (Prop_lut5_I4_O)        0.042     1.863 r  control_DUT/synch_reset_out_i_1/O
                         net (fo=1, routed)           0.000     1.863    control_DUT/synch_reset_out_i_1_n_0
    SLICE_X37Y14         FDCE                                         r  control_DUT/synch_reset_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.854     2.030    control_DUT/CLK
    SLICE_X37Y14         FDCE                                         r  control_DUT/synch_reset_out_reg/C
                         clock pessimism             -0.517     1.513    
    SLICE_X37Y14         FDCE (Hold_fdce_C_D)         0.105     1.618    control_DUT/synch_reset_out_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 synch_DUT/uart_data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            buff_DUT/xor_in_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.189ns (48.279%)  route 0.202ns (51.721%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.585     1.512    synch_DUT/CLK
    SLICE_X37Y16         FDCE                                         r  synch_DUT/uart_data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  synch_DUT/uart_data_out_reg[7]/Q
                         net (fo=2, routed)           0.202     1.855    synch_DUT/uart_data_out_reg_n_0_[7]
    SLICE_X38Y18         LUT2 (Prop_lut2_I0_O)        0.048     1.903 r  synch_DUT/xor_in[7]_i_2/O
                         net (fo=1, routed)           0.000     1.903    buff_DUT/D[7]
    SLICE_X38Y18         FDCE                                         r  buff_DUT/xor_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.850     2.026    buff_DUT/CLK
    SLICE_X38Y18         FDCE                                         r  buff_DUT/xor_in_reg[7]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X38Y18         FDCE (Hold_fdce_C_D)         0.131     1.655    buff_DUT/xor_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uart_clk
Waveform(ns):       { 0.000 542.535 }
Period(ns):         1085.070
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         1085.070    1082.915   BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         1085.070    1084.070   SLICE_X36Y11   break_DUT/FSM_sequential_break_counter_fsm_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         1085.070    1084.070   SLICE_X36Y11   break_DUT/FSM_sequential_break_counter_fsm_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         1085.070    1084.070   SLICE_X36Y11   break_DUT/FSM_sequential_break_counter_fsm_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         1085.070    1084.070   SLICE_X40Y8    break_DUT/p_break_counter.count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         1085.070    1084.070   SLICE_X40Y10   break_DUT/p_break_counter.count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         1085.070    1084.070   SLICE_X39Y10   break_DUT/p_break_counter.count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         1085.070    1084.070   SLICE_X39Y10   break_DUT/p_break_counter.count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         1085.070    1084.070   SLICE_X40Y11   break_DUT/p_break_counter.count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         1085.070    1084.070   SLICE_X39Y11   break_DUT/p_break_counter.count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         542.535     542.035    SLICE_X40Y10   break_DUT/p_break_counter.count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         542.535     542.035    SLICE_X40Y11   break_DUT/p_break_counter.count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         542.535     542.035    SLICE_X40Y9    break_DUT/p_break_counter.count_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         542.535     542.035    SLICE_X37Y16   synch_DUT/uart_data_out_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         542.535     542.035    SLICE_X38Y16   synch_DUT/bit_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         542.535     542.035    SLICE_X39Y16   synch_DUT/bit_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         542.535     542.035    SLICE_X39Y16   synch_DUT/bit_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         542.535     542.035    SLICE_X39Y16   synch_DUT/bit_count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         542.535     542.035    SLICE_X40Y8    break_DUT/p_break_counter.count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         542.535     542.035    SLICE_X40Y10   break_DUT/p_break_counter.count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         542.535     542.035    SLICE_X40Y8    break_DUT/p_break_counter.count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         542.535     542.035    SLICE_X39Y12   break_DUT/p_break_counter.count_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         542.535     542.035    SLICE_X39Y12   break_DUT/p_break_counter.count_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         542.535     542.035    SLICE_X39Y8    break_DUT/p_break_counter.count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         542.535     542.035    SLICE_X40Y13   break_DUT/p_break_counter.count_reg[21]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         542.535     542.035    SLICE_X40Y13   break_DUT/p_break_counter.count_reg[22]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         542.535     542.035    SLICE_X40Y13   break_DUT/p_break_counter.count_reg[23]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         542.535     542.035    SLICE_X40Y14   break_DUT/p_break_counter.count_reg[25]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         542.535     542.035    SLICE_X40Y14   break_DUT/p_break_counter.count_reg[29]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         542.535     542.035    SLICE_X40Y8    break_DUT/p_break_counter.count_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  uart_clk
  To Clock:  uart_clk

Setup :            0  Failing Endpoints,  Worst Slack     1082.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.615ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1082.046ns  (required time - arrival time)
  Source:                 control_DUT/synch_reset_out_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            buff_DUT/FSM_sequential_rx_buff_fsm_state_reg[0]/CLR
                            (recovery check against rising-edge clock uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1085.070ns  (uart_clk rise@1085.070ns - uart_clk rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.580ns (22.698%)  route 1.975ns (77.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 1089.520 - 1085.070 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.747     4.970    control_DUT/CLK
    SLICE_X37Y14         FDCE                                         r  control_DUT/synch_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.456     5.426 r  control_DUT/synch_reset_out_reg/Q
                         net (fo=2, routed)           0.509     5.935    control_DUT/buff_reset_out
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.124     6.059 f  control_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_2/O
                         net (fo=70, routed)          1.466     7.525    buff_DUT/data_buffer_out_reg[6]_0
    SLICE_X37Y17         FDCE                                         f  buff_DUT/FSM_sequential_rx_buff_fsm_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   1085.070  1085.070 r  
    U14                                               0.000  1085.070 r  clk (IN)
                         net (fo=0)                   0.000  1085.070    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1085.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1087.862    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1087.953 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.567  1089.520    buff_DUT/CLK
    SLICE_X37Y17         FDCE                                         r  buff_DUT/FSM_sequential_rx_buff_fsm_state_reg[0]/C
                         clock pessimism              0.492  1090.012    
                         clock uncertainty           -0.035  1089.976    
    SLICE_X37Y17         FDCE (Recov_fdce_C_CLR)     -0.405  1089.571    buff_DUT/FSM_sequential_rx_buff_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                       1089.572    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                               1082.046    

Slack (MET) :             1082.046ns  (required time - arrival time)
  Source:                 control_DUT/synch_reset_out_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            buff_DUT/FSM_sequential_rx_buff_fsm_state_reg[1]/CLR
                            (recovery check against rising-edge clock uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1085.070ns  (uart_clk rise@1085.070ns - uart_clk rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.580ns (22.698%)  route 1.975ns (77.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 1089.520 - 1085.070 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.747     4.970    control_DUT/CLK
    SLICE_X37Y14         FDCE                                         r  control_DUT/synch_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.456     5.426 r  control_DUT/synch_reset_out_reg/Q
                         net (fo=2, routed)           0.509     5.935    control_DUT/buff_reset_out
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.124     6.059 f  control_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_2/O
                         net (fo=70, routed)          1.466     7.525    buff_DUT/data_buffer_out_reg[6]_0
    SLICE_X37Y17         FDCE                                         f  buff_DUT/FSM_sequential_rx_buff_fsm_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   1085.070  1085.070 r  
    U14                                               0.000  1085.070 r  clk (IN)
                         net (fo=0)                   0.000  1085.070    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1085.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1087.862    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1087.953 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.567  1089.520    buff_DUT/CLK
    SLICE_X37Y17         FDCE                                         r  buff_DUT/FSM_sequential_rx_buff_fsm_state_reg[1]/C
                         clock pessimism              0.492  1090.012    
                         clock uncertainty           -0.035  1089.976    
    SLICE_X37Y17         FDCE (Recov_fdce_C_CLR)     -0.405  1089.571    buff_DUT/FSM_sequential_rx_buff_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                       1089.572    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                               1082.046    

Slack (MET) :             1082.046ns  (required time - arrival time)
  Source:                 control_DUT/synch_reset_out_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            buff_DUT/FSM_sequential_rx_buff_fsm_state_reg[2]/CLR
                            (recovery check against rising-edge clock uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1085.070ns  (uart_clk rise@1085.070ns - uart_clk rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.580ns (22.698%)  route 1.975ns (77.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 1089.520 - 1085.070 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.747     4.970    control_DUT/CLK
    SLICE_X37Y14         FDCE                                         r  control_DUT/synch_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.456     5.426 r  control_DUT/synch_reset_out_reg/Q
                         net (fo=2, routed)           0.509     5.935    control_DUT/buff_reset_out
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.124     6.059 f  control_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_2/O
                         net (fo=70, routed)          1.466     7.525    buff_DUT/data_buffer_out_reg[6]_0
    SLICE_X37Y17         FDCE                                         f  buff_DUT/FSM_sequential_rx_buff_fsm_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   1085.070  1085.070 r  
    U14                                               0.000  1085.070 r  clk (IN)
                         net (fo=0)                   0.000  1085.070    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1085.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1087.862    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1087.953 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.567  1089.520    buff_DUT/CLK
    SLICE_X37Y17         FDCE                                         r  buff_DUT/FSM_sequential_rx_buff_fsm_state_reg[2]/C
                         clock pessimism              0.492  1090.012    
                         clock uncertainty           -0.035  1089.976    
    SLICE_X37Y17         FDCE (Recov_fdce_C_CLR)     -0.405  1089.571    buff_DUT/FSM_sequential_rx_buff_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                       1089.572    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                               1082.046    

Slack (MET) :             1082.046ns  (required time - arrival time)
  Source:                 control_DUT/synch_reset_out_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            buff_DUT/parity_error_out_reg/CLR
                            (recovery check against rising-edge clock uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1085.070ns  (uart_clk rise@1085.070ns - uart_clk rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.580ns (22.698%)  route 1.975ns (77.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 1089.520 - 1085.070 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.747     4.970    control_DUT/CLK
    SLICE_X37Y14         FDCE                                         r  control_DUT/synch_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.456     5.426 r  control_DUT/synch_reset_out_reg/Q
                         net (fo=2, routed)           0.509     5.935    control_DUT/buff_reset_out
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.124     6.059 f  control_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_2/O
                         net (fo=70, routed)          1.466     7.525    buff_DUT/data_buffer_out_reg[6]_0
    SLICE_X37Y17         FDCE                                         f  buff_DUT/parity_error_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   1085.070  1085.070 r  
    U14                                               0.000  1085.070 r  clk (IN)
                         net (fo=0)                   0.000  1085.070    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1085.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1087.862    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1087.953 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.567  1089.520    buff_DUT/CLK
    SLICE_X37Y17         FDCE                                         r  buff_DUT/parity_error_out_reg/C
                         clock pessimism              0.492  1090.012    
                         clock uncertainty           -0.035  1089.976    
    SLICE_X37Y17         FDCE (Recov_fdce_C_CLR)     -0.405  1089.571    buff_DUT/parity_error_out_reg
  -------------------------------------------------------------------
                         required time                       1089.572    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                               1082.046    

Slack (MET) :             1082.186ns  (required time - arrival time)
  Source:                 control_DUT/synch_reset_out_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            synch_DUT/uart_data_out_reg[7]/CLR
                            (recovery check against rising-edge clock uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1085.070ns  (uart_clk rise@1085.070ns - uart_clk rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.580ns (23.997%)  route 1.837ns (76.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 1089.521 - 1085.070 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.747     4.970    control_DUT/CLK
    SLICE_X37Y14         FDCE                                         r  control_DUT/synch_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.456     5.426 r  control_DUT/synch_reset_out_reg/Q
                         net (fo=2, routed)           0.509     5.935    control_DUT/buff_reset_out
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.124     6.059 f  control_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_2/O
                         net (fo=70, routed)          1.328     7.387    synch_DUT/frame_error_out_reg_0
    SLICE_X37Y16         FDCE                                         f  synch_DUT/uart_data_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   1085.070  1085.070 r  
    U14                                               0.000  1085.070 r  clk (IN)
                         net (fo=0)                   0.000  1085.070    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1085.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1087.862    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1087.953 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.568  1089.521    synch_DUT/CLK
    SLICE_X37Y16         FDCE                                         r  synch_DUT/uart_data_out_reg[7]/C
                         clock pessimism              0.492  1090.013    
                         clock uncertainty           -0.035  1089.977    
    SLICE_X37Y16         FDCE (Recov_fdce_C_CLR)     -0.405  1089.572    synch_DUT/uart_data_out_reg[7]
  -------------------------------------------------------------------
                         required time                       1089.573    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                               1082.186    

Slack (MET) :             1082.292ns  (required time - arrival time)
  Source:                 control_DUT/synch_reset_out_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            synch_DUT/FSM_sequential_rx_synch_fsm_state_reg[1]/CLR
                            (recovery check against rising-edge clock uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1085.070ns  (uart_clk rise@1085.070ns - uart_clk rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.580ns (25.536%)  route 1.691ns (74.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns = ( 1089.519 - 1085.070 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.747     4.970    control_DUT/CLK
    SLICE_X37Y14         FDCE                                         r  control_DUT/synch_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.456     5.426 r  control_DUT/synch_reset_out_reg/Q
                         net (fo=2, routed)           0.509     5.935    control_DUT/buff_reset_out
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.124     6.059 f  control_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_2/O
                         net (fo=70, routed)          1.182     7.241    synch_DUT/frame_error_out_reg_0
    SLICE_X41Y18         FDCE                                         f  synch_DUT/FSM_sequential_rx_synch_fsm_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   1085.070  1085.070 r  
    U14                                               0.000  1085.070 r  clk (IN)
                         net (fo=0)                   0.000  1085.070    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1085.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1087.862    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1087.953 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.566  1089.519    synch_DUT/CLK
    SLICE_X41Y18         FDCE                                         r  synch_DUT/FSM_sequential_rx_synch_fsm_state_reg[1]/C
                         clock pessimism              0.455  1089.974    
                         clock uncertainty           -0.035  1089.938    
    SLICE_X41Y18         FDCE (Recov_fdce_C_CLR)     -0.405  1089.533    synch_DUT/FSM_sequential_rx_synch_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                       1089.534    
                         arrival time                          -7.241    
  -------------------------------------------------------------------
                         slack                               1082.292    

Slack (MET) :             1082.292ns  (required time - arrival time)
  Source:                 control_DUT/synch_reset_out_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            synch_DUT/FSM_sequential_rx_synch_fsm_state_reg[2]/CLR
                            (recovery check against rising-edge clock uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1085.070ns  (uart_clk rise@1085.070ns - uart_clk rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.580ns (25.536%)  route 1.691ns (74.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns = ( 1089.519 - 1085.070 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.747     4.970    control_DUT/CLK
    SLICE_X37Y14         FDCE                                         r  control_DUT/synch_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.456     5.426 r  control_DUT/synch_reset_out_reg/Q
                         net (fo=2, routed)           0.509     5.935    control_DUT/buff_reset_out
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.124     6.059 f  control_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_2/O
                         net (fo=70, routed)          1.182     7.241    synch_DUT/frame_error_out_reg_0
    SLICE_X41Y18         FDCE                                         f  synch_DUT/FSM_sequential_rx_synch_fsm_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   1085.070  1085.070 r  
    U14                                               0.000  1085.070 r  clk (IN)
                         net (fo=0)                   0.000  1085.070    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1085.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1087.862    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1087.953 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.566  1089.519    synch_DUT/CLK
    SLICE_X41Y18         FDCE                                         r  synch_DUT/FSM_sequential_rx_synch_fsm_state_reg[2]/C
                         clock pessimism              0.455  1089.974    
                         clock uncertainty           -0.035  1089.938    
    SLICE_X41Y18         FDCE (Recov_fdce_C_CLR)     -0.405  1089.533    synch_DUT/FSM_sequential_rx_synch_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                       1089.534    
                         arrival time                          -7.241    
  -------------------------------------------------------------------
                         slack                               1082.292    

Slack (MET) :             1082.355ns  (required time - arrival time)
  Source:                 control_DUT/synch_reset_out_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            buff_DUT/xor_in_reg[0]/CLR
                            (recovery check against rising-edge clock uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1085.070ns  (uart_clk rise@1085.070ns - uart_clk rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.580ns (25.840%)  route 1.665ns (74.160%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 1089.518 - 1085.070 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.747     4.970    control_DUT/CLK
    SLICE_X37Y14         FDCE                                         r  control_DUT/synch_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.456     5.426 r  control_DUT/synch_reset_out_reg/Q
                         net (fo=2, routed)           0.509     5.935    control_DUT/buff_reset_out
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.124     6.059 f  control_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_2/O
                         net (fo=70, routed)          1.155     7.215    buff_DUT/data_buffer_out_reg[6]_0
    SLICE_X39Y18         FDCE                                         f  buff_DUT/xor_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   1085.070  1085.070 r  
    U14                                               0.000  1085.070 r  clk (IN)
                         net (fo=0)                   0.000  1085.070    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1085.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1087.862    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1087.953 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.565  1089.518    buff_DUT/CLK
    SLICE_X39Y18         FDCE                                         r  buff_DUT/xor_in_reg[0]/C
                         clock pessimism              0.492  1090.010    
                         clock uncertainty           -0.035  1089.974    
    SLICE_X39Y18         FDCE (Recov_fdce_C_CLR)     -0.405  1089.569    buff_DUT/xor_in_reg[0]
  -------------------------------------------------------------------
                         required time                       1089.570    
                         arrival time                          -7.215    
  -------------------------------------------------------------------
                         slack                               1082.355    

Slack (MET) :             1082.355ns  (required time - arrival time)
  Source:                 control_DUT/synch_reset_out_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            buff_DUT/xor_in_reg[1]/CLR
                            (recovery check against rising-edge clock uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1085.070ns  (uart_clk rise@1085.070ns - uart_clk rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.580ns (25.840%)  route 1.665ns (74.160%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 1089.518 - 1085.070 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.747     4.970    control_DUT/CLK
    SLICE_X37Y14         FDCE                                         r  control_DUT/synch_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.456     5.426 r  control_DUT/synch_reset_out_reg/Q
                         net (fo=2, routed)           0.509     5.935    control_DUT/buff_reset_out
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.124     6.059 f  control_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_2/O
                         net (fo=70, routed)          1.155     7.215    buff_DUT/data_buffer_out_reg[6]_0
    SLICE_X39Y18         FDCE                                         f  buff_DUT/xor_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   1085.070  1085.070 r  
    U14                                               0.000  1085.070 r  clk (IN)
                         net (fo=0)                   0.000  1085.070    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1085.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1087.862    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1087.953 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.565  1089.518    buff_DUT/CLK
    SLICE_X39Y18         FDCE                                         r  buff_DUT/xor_in_reg[1]/C
                         clock pessimism              0.492  1090.010    
                         clock uncertainty           -0.035  1089.974    
    SLICE_X39Y18         FDCE (Recov_fdce_C_CLR)     -0.405  1089.569    buff_DUT/xor_in_reg[1]
  -------------------------------------------------------------------
                         required time                       1089.570    
                         arrival time                          -7.215    
  -------------------------------------------------------------------
                         slack                               1082.355    

Slack (MET) :             1082.355ns  (required time - arrival time)
  Source:                 control_DUT/synch_reset_out_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            buff_DUT/xor_in_reg[2]/CLR
                            (recovery check against rising-edge clock uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1085.070ns  (uart_clk rise@1085.070ns - uart_clk rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.580ns (25.840%)  route 1.665ns (74.160%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 1089.518 - 1085.070 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.747     4.970    control_DUT/CLK
    SLICE_X37Y14         FDCE                                         r  control_DUT/synch_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.456     5.426 r  control_DUT/synch_reset_out_reg/Q
                         net (fo=2, routed)           0.509     5.935    control_DUT/buff_reset_out
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.124     6.059 f  control_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_2/O
                         net (fo=70, routed)          1.155     7.215    buff_DUT/data_buffer_out_reg[6]_0
    SLICE_X39Y18         FDCE                                         f  buff_DUT/xor_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   1085.070  1085.070 r  
    U14                                               0.000  1085.070 r  clk (IN)
                         net (fo=0)                   0.000  1085.070    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1085.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1087.862    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1087.953 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.565  1089.518    buff_DUT/CLK
    SLICE_X39Y18         FDCE                                         r  buff_DUT/xor_in_reg[2]/C
                         clock pessimism              0.492  1090.010    
                         clock uncertainty           -0.035  1089.974    
    SLICE_X39Y18         FDCE (Recov_fdce_C_CLR)     -0.405  1089.569    buff_DUT/xor_in_reg[2]
  -------------------------------------------------------------------
                         required time                       1089.570    
                         arrival time                          -7.215    
  -------------------------------------------------------------------
                         slack                               1082.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 control_DUT/synch_reset_out_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            synch_DUT/p_rx_synch_fsm.count_reg[14]/CLR
                            (removal check against rising-edge clock uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.229%)  route 0.374ns (66.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.586     1.513    control_DUT/CLK
    SLICE_X37Y14         FDCE                                         r  control_DUT/synch_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  control_DUT/synch_reset_out_reg/Q
                         net (fo=2, routed)           0.169     1.823    control_DUT/buff_reset_out
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.868 f  control_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_2/O
                         net (fo=70, routed)          0.205     2.072    synch_DUT/frame_error_out_reg_0
    SLICE_X43Y14         FDCE                                         f  synch_DUT/p_rx_synch_fsm.count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.856     2.032    synch_DUT/CLK
    SLICE_X43Y14         FDCE                                         r  synch_DUT/p_rx_synch_fsm.count_reg[14]/C
                         clock pessimism             -0.482     1.550    
    SLICE_X43Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.458    synch_DUT/p_rx_synch_fsm.count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 control_DUT/synch_reset_out_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            synch_DUT/p_rx_synch_fsm.count_reg[17]/CLR
                            (removal check against rising-edge clock uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.229%)  route 0.374ns (66.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.586     1.513    control_DUT/CLK
    SLICE_X37Y14         FDCE                                         r  control_DUT/synch_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  control_DUT/synch_reset_out_reg/Q
                         net (fo=2, routed)           0.169     1.823    control_DUT/buff_reset_out
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.868 f  control_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_2/O
                         net (fo=70, routed)          0.205     2.072    synch_DUT/frame_error_out_reg_0
    SLICE_X43Y14         FDCE                                         f  synch_DUT/p_rx_synch_fsm.count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.856     2.032    synch_DUT/CLK
    SLICE_X43Y14         FDCE                                         r  synch_DUT/p_rx_synch_fsm.count_reg[17]/C
                         clock pessimism             -0.482     1.550    
    SLICE_X43Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.458    synch_DUT/p_rx_synch_fsm.count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 control_DUT/synch_reset_out_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            synch_DUT/p_rx_synch_fsm.count_reg[19]/CLR
                            (removal check against rising-edge clock uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.229%)  route 0.374ns (66.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.586     1.513    control_DUT/CLK
    SLICE_X37Y14         FDCE                                         r  control_DUT/synch_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  control_DUT/synch_reset_out_reg/Q
                         net (fo=2, routed)           0.169     1.823    control_DUT/buff_reset_out
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.868 f  control_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_2/O
                         net (fo=70, routed)          0.205     2.072    synch_DUT/frame_error_out_reg_0
    SLICE_X43Y14         FDCE                                         f  synch_DUT/p_rx_synch_fsm.count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.856     2.032    synch_DUT/CLK
    SLICE_X43Y14         FDCE                                         r  synch_DUT/p_rx_synch_fsm.count_reg[19]/C
                         clock pessimism             -0.482     1.550    
    SLICE_X43Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.458    synch_DUT/p_rx_synch_fsm.count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 control_DUT/synch_reset_out_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            synch_DUT/p_rx_synch_fsm.count_reg[20]/CLR
                            (removal check against rising-edge clock uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.229%)  route 0.374ns (66.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.586     1.513    control_DUT/CLK
    SLICE_X37Y14         FDCE                                         r  control_DUT/synch_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  control_DUT/synch_reset_out_reg/Q
                         net (fo=2, routed)           0.169     1.823    control_DUT/buff_reset_out
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.868 f  control_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_2/O
                         net (fo=70, routed)          0.205     2.072    synch_DUT/frame_error_out_reg_0
    SLICE_X43Y14         FDCE                                         f  synch_DUT/p_rx_synch_fsm.count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.856     2.032    synch_DUT/CLK
    SLICE_X43Y14         FDCE                                         r  synch_DUT/p_rx_synch_fsm.count_reg[20]/C
                         clock pessimism             -0.482     1.550    
    SLICE_X43Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.458    synch_DUT/p_rx_synch_fsm.count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 control_DUT/synch_reset_out_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            synch_DUT/p_rx_synch_fsm.count_reg[15]/CLR
                            (removal check against rising-edge clock uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.927%)  route 0.379ns (67.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.586     1.513    control_DUT/CLK
    SLICE_X37Y14         FDCE                                         r  control_DUT/synch_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  control_DUT/synch_reset_out_reg/Q
                         net (fo=2, routed)           0.169     1.823    control_DUT/buff_reset_out
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.868 f  control_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_2/O
                         net (fo=70, routed)          0.210     2.078    synch_DUT/frame_error_out_reg_0
    SLICE_X41Y14         FDCE                                         f  synch_DUT/p_rx_synch_fsm.count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.856     2.032    synch_DUT/CLK
    SLICE_X41Y14         FDCE                                         r  synch_DUT/p_rx_synch_fsm.count_reg[15]/C
                         clock pessimism             -0.482     1.550    
    SLICE_X41Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.458    synch_DUT/p_rx_synch_fsm.count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 control_DUT/synch_reset_out_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            synch_DUT/p_rx_synch_fsm.count_reg[16]/CLR
                            (removal check against rising-edge clock uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.927%)  route 0.379ns (67.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.586     1.513    control_DUT/CLK
    SLICE_X37Y14         FDCE                                         r  control_DUT/synch_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  control_DUT/synch_reset_out_reg/Q
                         net (fo=2, routed)           0.169     1.823    control_DUT/buff_reset_out
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.868 f  control_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_2/O
                         net (fo=70, routed)          0.210     2.078    synch_DUT/frame_error_out_reg_0
    SLICE_X41Y14         FDCE                                         f  synch_DUT/p_rx_synch_fsm.count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.856     2.032    synch_DUT/CLK
    SLICE_X41Y14         FDCE                                         r  synch_DUT/p_rx_synch_fsm.count_reg[16]/C
                         clock pessimism             -0.482     1.550    
    SLICE_X41Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.458    synch_DUT/p_rx_synch_fsm.count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 control_DUT/synch_reset_out_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            synch_DUT/p_rx_synch_fsm.count_reg[18]/CLR
                            (removal check against rising-edge clock uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.927%)  route 0.379ns (67.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.586     1.513    control_DUT/CLK
    SLICE_X37Y14         FDCE                                         r  control_DUT/synch_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  control_DUT/synch_reset_out_reg/Q
                         net (fo=2, routed)           0.169     1.823    control_DUT/buff_reset_out
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.868 f  control_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_2/O
                         net (fo=70, routed)          0.210     2.078    synch_DUT/frame_error_out_reg_0
    SLICE_X41Y14         FDCE                                         f  synch_DUT/p_rx_synch_fsm.count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.856     2.032    synch_DUT/CLK
    SLICE_X41Y14         FDCE                                         r  synch_DUT/p_rx_synch_fsm.count_reg[18]/C
                         clock pessimism             -0.482     1.550    
    SLICE_X41Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.458    synch_DUT/p_rx_synch_fsm.count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 control_DUT/synch_reset_out_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            synch_DUT/p_rx_synch_fsm.count_reg[21]/CLR
                            (removal check against rising-edge clock uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.927%)  route 0.379ns (67.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.586     1.513    control_DUT/CLK
    SLICE_X37Y14         FDCE                                         r  control_DUT/synch_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  control_DUT/synch_reset_out_reg/Q
                         net (fo=2, routed)           0.169     1.823    control_DUT/buff_reset_out
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.868 f  control_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_2/O
                         net (fo=70, routed)          0.210     2.078    synch_DUT/frame_error_out_reg_0
    SLICE_X41Y14         FDCE                                         f  synch_DUT/p_rx_synch_fsm.count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.856     2.032    synch_DUT/CLK
    SLICE_X41Y14         FDCE                                         r  synch_DUT/p_rx_synch_fsm.count_reg[21]/C
                         clock pessimism             -0.482     1.550    
    SLICE_X41Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.458    synch_DUT/p_rx_synch_fsm.count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 control_DUT/synch_reset_out_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            synch_DUT/p_rx_synch_fsm.count_reg[10]/CLR
                            (removal check against rising-edge clock uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.186ns (29.831%)  route 0.438ns (70.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.586     1.513    control_DUT/CLK
    SLICE_X37Y14         FDCE                                         r  control_DUT/synch_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  control_DUT/synch_reset_out_reg/Q
                         net (fo=2, routed)           0.169     1.823    control_DUT/buff_reset_out
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.868 f  control_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_2/O
                         net (fo=70, routed)          0.268     2.136    synch_DUT/frame_error_out_reg_0
    SLICE_X43Y13         FDCE                                         f  synch_DUT/p_rx_synch_fsm.count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.856     2.032    synch_DUT/CLK
    SLICE_X43Y13         FDCE                                         r  synch_DUT/p_rx_synch_fsm.count_reg[10]/C
                         clock pessimism             -0.482     1.550    
    SLICE_X43Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.458    synch_DUT/p_rx_synch_fsm.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 control_DUT/synch_reset_out_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Destination:            synch_DUT/p_rx_synch_fsm.count_reg[11]/CLR
                            (removal check against rising-edge clock uart_clk  {rise@0.000ns fall@542.535ns period=1085.070ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.186ns (29.831%)  route 0.438ns (70.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.586     1.513    control_DUT/CLK
    SLICE_X37Y14         FDCE                                         r  control_DUT/synch_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  control_DUT/synch_reset_out_reg/Q
                         net (fo=2, routed)           0.169     1.823    control_DUT/buff_reset_out
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.868 f  control_DUT/FSM_sequential_rx_synch_fsm_state[2]_i_2/O
                         net (fo=70, routed)          0.268     2.136    synch_DUT/frame_error_out_reg_0
    SLICE_X43Y13         FDCE                                         f  synch_DUT/p_rx_synch_fsm.count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.856     2.032    synch_DUT/CLK
    SLICE_X43Y13         FDCE                                         r  synch_DUT/p_rx_synch_fsm.count_reg[11]/C
                         clock pessimism             -0.482     1.550    
    SLICE_X43Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.458    synch_DUT/p_rx_synch_fsm.count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.679    





