# UniversalShiftRegister
Designed an 8-bit shift register capable of performing both serial-in/parallel-out (SIPO) and parallelin/ parallel-out (PIPO) operations, controlled by an asynchronous select signal. The design uses TSPC (True Single-Phase Clock) D flip-flops along with 2x1 multiplexers. 
