// Seed: 1218005045
module module_0 (
    input tri id_0,
    input wand id_1,
    input wire id_2,
    output supply1 id_3,
    output supply1 id_4
);
  supply1 id_6;
  assign id_6 = 1 + id_6 ? 1 : 1'd0;
  id_7(
      .id_0(1 === 1 * ~id_2),
      .id_1(id_6),
      .id_2(1'b0),
      .id_3(""),
      .id_4(1 + id_1 == 1),
      .id_5(id_2 * 1),
      .id_6(1'b0)
  );
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    input tri id_2,
    output supply0 id_3,
    output tri0 id_4,
    output tri1 id_5,
    output uwire id_6
);
  wire id_8;
  assign id_4 = 1;
  module_0(
      id_2, id_0, id_0, id_5, id_6
  );
  wor id_9 = 1, id_10 = 1;
endmodule
