
synthesis -f "aula3_multiplicador_flutuante_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Fri May 23 22:05:36 2025


Command Line:  synthesis -f aula3_multiplicador_flutuante_impl1_lattice.synproj -gui -msgset D:/RTL_FPGA/SD2/VHDL/aula3_multiplicador_flutuante/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA256.
The -d option is LFE5U-45F.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-45F

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Timing
Top-level module name = ieee754_multiplier.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.14/ispfpga/sa5p00/data (searchpath added)
-p D:/RTL_FPGA/SD2/VHDL/aula3_multiplicador_flutuante/impl1 (searchpath added)
-p D:/RTL_FPGA/SD2/VHDL/aula3_multiplicador_flutuante (searchpath added)
VHDL library = work
VHDL design file = D:/RTL_FPGA/SD2/VHDL/aula3_multiplicador_flutuante/mult_flutuante.vhd
NGD file = aula3_multiplicador_flutuante_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="D:/RTL_FPGA/SD2/VHDL/aula3_multiplicador_flutuante/impl1"  />
Analyzing VHDL file d:/rtl_fpga/sd2/vhdl/aula3_multiplicador_flutuante/mult_flutuante.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/rtl_fpga/sd2/vhdl/aula3_multiplicador_flutuante/mult_flutuante.vhd(4): " arg1="ieee754_multiplier" arg2="d:/rtl_fpga/sd2/vhdl/aula3_multiplicador_flutuante/mult_flutuante.vhd" arg3="4"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/rtl_fpga/sd2/vhdl/aula3_multiplicador_flutuante/mult_flutuante.vhd(11): " arg1="behavioral" arg2="d:/rtl_fpga/sd2/vhdl/aula3_multiplicador_flutuante/mult_flutuante.vhd" arg3="11"  />
unit ieee754_multiplier is not yet analyzed. VHDL-1485
unit ieee754_multiplier is not yet analyzed. VHDL-1485
d:/rtl_fpga/sd2/vhdl/aula3_multiplicador_flutuante/mult_flutuante.vhd(4): executing ieee754_multiplier(behavioral)

    <postMsg mid="35921436" type="Info"    dynamic="2" navigation="2" arg0="d:/rtl_fpga/sd2/vhdl/aula3_multiplicador_flutuante/mult_flutuante.vhd(59): " arg1="1950" arg2="d:/rtl_fpga/sd2/vhdl/aula3_multiplicador_flutuante/mult_flutuante.vhd" arg3="59"  />
    <postMsg mid="35921205" type="Warning" dynamic="3" navigation="2" arg0="d:/rtl_fpga/sd2/vhdl/aula3_multiplicador_flutuante/mult_flutuante.vhd(9): " arg1="ieee754_multiplier" arg2="behavioral" arg3="d:/rtl_fpga/sd2/vhdl/aula3_multiplicador_flutuante/mult_flutuante.vhd" arg4="9"  />
Top module name (VHDL): ieee754_multiplier
Last elaborated design is ieee754_multiplier(behavioral)
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Top-level module name = ieee754_multiplier.
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="gnd"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_a[23]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_a[22]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_a[21]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_a[20]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_a[19]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_a[18]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_a[17]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_a[16]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_a[15]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_a[14]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_a[13]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_a[12]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_a[11]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_a[10]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_a[9]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_a[8]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_a[7]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_a[6]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_a[5]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_a[4]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_a[3]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_a[2]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_a[1]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_a[0]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_b[23]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_b[22]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_b[21]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_b[20]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_b[19]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_b[18]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_b[17]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_b[16]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_b[15]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_b[14]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_b[13]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_b[12]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_b[11]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_b[10]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_b[9]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_b[8]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_b[7]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_b[6]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_b[5]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_b[4]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_b[3]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_b[2]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_b[1]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="mantissa_b[0]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="a[31]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="b[31]"  />



    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="a[31]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="b[31]"  />
GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in ieee754_multiplier_drc.log.
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="a[31]" arg2="a[31]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="a[31]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="b[31]" arg2="b[31]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="b[31]"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="4"  />

Design Results:
    434 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file aula3_multiplicador_flutuante_impl1.ngd.

################### Begin Area Report (ieee754_multiplier)######################
Number of register bits => 0 of 44439 (0 % )
ALU54B => 2
CCU2C => 10
GSR => 1
IB => 62
LUT4 => 307
MULT18X18D => 4
OB => 32
PFUMX => 13
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 0
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n4883, loads : 76
  Net : mantissa_a_23, loads : 26
  Net : mantissa_b_23, loads : 26
  Net : n179, loads : 26
  Net : n4885, loads : 23
  Net : n4881, loads : 23
  Net : n2493, loads : 17
  Net : result_31_N_63_4, loads : 14
  Net : n4872, loads : 14
  Net : n4904, loads : 13
################### End Clock Report ##################

Peak Memory Usage: 114.141  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 4.078  secs
--------------------------------------------------------------

map -a "ECP5U" -p LFE5U-45F -t CABGA256 -s 6 -oc Commercial   "aula3_multiplicador_flutuante_impl1.ngd" -o "aula3_multiplicador_flutuante_impl1_map.ncd" -pr "aula3_multiplicador_flutuante_impl1.prf" -mp "aula3_multiplicador_flutuante_impl1.mrp" -lpf "D:/RTL_FPGA/SD2/VHDL/aula3_multiplicador_flutuante/impl1/aula3_multiplicador_flutuante_impl1.lpf" -lpf "D:/RTL_FPGA/SD2/VHDL/aula3_multiplicador_flutuante/aula3_multiplicador_flutuante.lpf"             
map:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: aula3_multiplicador_flutuante_impl1.ngd
   Picdevice="LFE5U-45F"

   Pictype="CABGA256"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE5U-45FCABGA256, Performance used: 6.

Loading device for application map from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.

Running general design DRC...

    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="a[31]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="b[31]"  />
Removing unused logic...

    <postMsg mid="52131473" type="Warning" dynamic="1" navigation="0" arg0="lat_alu_3"  />
Optimizing...

19 CCU2 constant inputs absorbed.

    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="lat_alu_3" arg1="53"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="lat_alu_3" arg1="52"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="lat_alu_3" arg1="51"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="lat_alu_3" arg1="50"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="lat_alu_3" arg1="49"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="lat_alu_3" arg1="48"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="lat_alu_3" arg1="47"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="lat_alu_3" arg1="46"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="lat_alu_3" arg1="45"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="lat_alu_3" arg1="44"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="lat_alu_3" arg1="43"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="lat_alu_3" arg1="42"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="lat_alu_3" arg1="41"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="lat_alu_3" arg1="40"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="lat_alu_3" arg1="39"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="lat_alu_3" arg1="38"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="lat_alu_3" arg1="37"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="lat_alu_3" arg1="36"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="a[31:0](31)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="b[31:0](31)"  />



Design Summary:
   Number of registers:      0 out of 44439 (0%)
      PFU registers:            0 out of 43848 (0%)
      PIO registers:            0 out of   591 (0%)
   Number of SLICEs:       186 out of 21924 (1%)
      SLICEs as Logic/ROM:    186 out of 21924 (1%)
      SLICEs as RAM:            0 out of 16443 (0%)
      SLICEs as Carry:         10 out of 21924 (0%)
   Number of LUT4s:        327 out of 43848 (1%)
      Number used as logic LUTs:        307
      Number used as distributed RAM:     0
      Number used as ripple logic:       20
      Number used as shift registers:     0
   Number of PIO sites used: 94 out of 197 (48%)
   Number of block RAMs:  0 out of 108 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  0 out of 4 (0%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          4
   MULT9X9D            0
   ALU54B              2
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  8 out of 144 (5 %)
   Number of Used DSP ALU Sites:  4 out of 72 (5 %)
   Number of Used DSP PRADD Sites:  0 out of 144 (0 %)
   Number of clocks:  0
   Number of Clock Enables:  0
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net n4883: 76 loads
     Net mantissa_a_23: 26 loads
     Net mantissa_b_23: 26 loads
     Net n179: 26 loads
     Net n4881: 23 loads
     Net n4885: 23 loads
     Net n2493: 17 loads
     Net n4872: 14 loads
     Net result_31_N_63_4: 14 loads
     Net n4904: 13 loads
 

   Number of warnings:  23
   Number of errors:    0


. ALU54B  lat_alu_3:

54-Bit ALU
	Opcode  0		1
	Opcode  1		0
	Opcode  2		0
	Opcode  3		0
	Opcode  4		0
	Opcode  5		0
	Opcode  6		0
	Opcode  7		0
	Opcode  8		0
	Opcode  9		1
	Opcode 10		0

	OpcodeOP0 Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    

	OpcodeOP1 Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	--	--
		Pipeline	    	--	--

	OpcodeIN Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    
Data
	Input Registers		CLK	CE	RST
	--------------------------------------------
		C0		    	   	    
		C1		    	   	    
		CFB		    	   	    

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output0		    	   	    
		Output1		    	   	    

	Flag Register		CLK	CE	RST
	--------------------------------------------
		Flag		    	   	    
Other
	MCPAT_SOURCE	STATIC
	MASKPAT_SOURCE	STATIC
	MASK01		0x00000000000000
	MCPAT		0x00000000000000
	MASKPAT		0x00000000000000
	RNDPAT		0x00000000000000
	PSE17		0b00000000000000000
	PSE44		0b00000000000000000000000000
	PSE53		0b00000000
	GSR		DISABLED
	RESETMODE	SYNC
	MULT9_MODE	DISABLED

	LEGACY  	DISABLED

	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED

. ALU54B  lat_alu_4:

54-Bit ALU
	Opcode  0		1
	Opcode  1		0
	Opcode  2		0
	Opcode  3		0
	Opcode  4		1
	Opcode  5		0
	Opcode  6		0
	Opcode  7		0
	Opcode  8		0
	Opcode  9		1
	Opcode 10		0

	OpcodeOP0 Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    

	OpcodeOP1 Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	--	--
		Pipeline	    	--	--

	OpcodeIN Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    
Data
	Input Registers		CLK	CE	RST
	--------------------------------------------
		C0		    	   	    
		C1		    	   	    
		CFB		    	   	    

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output0		    	   	    
		Output1		    	   	    

	Flag Register		CLK	CE	RST
	--------------------------------------------
		Flag		    	   	    
Other
	MCPAT_SOURCE	STATIC
	MASKPAT_SOURCE	STATIC
	MASK01		0x00000000000000
	MCPAT		0x00000000000000
	MASKPAT		0x00000000000000
	RNDPAT		0x00000000000000
	PSE17		0b00000000000000000
	PSE44		0b00000000000000000000000000
	PSE53		0b00000000
	GSR		DISABLED
	RESETMODE	SYNC
	MULT9_MODE	DISABLED

	LEGACY  	DISABLED

	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED

. MULT18X18D  lat_mult_2:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		    	   	    	A Data In
		B		    	   	    	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		    	   	    

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		    	   	    
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	SYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000

. MULT18X18D  lat_mult_1:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		    	   	    	A Data In
		B		    	   	    	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		    	   	    

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		    	   	    
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	SYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000

. MULT18X18D  lat_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		    	   	    	A Data In
		B		    	   	    	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		    	   	    

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		    	   	    
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	SYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000

. MULT18X18D  mult_14:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		    	   	    	A Data In
		B		    	   	    	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		    	   	    

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		    	   	    
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	SYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000


Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 69 MB

Dumping design to file aula3_multiplicador_flutuante_impl1_map.ncd.

ncd2vdb "aula3_multiplicador_flutuante_impl1_map.ncd" ".vdbs/aula3_multiplicador_flutuante_impl1_map.vdb"

Loading device for application ncd2vdb from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
