Running: K:\XilinxFPGA\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/intelFPGA/18.1/Lab_Verilog/LR3/LR3_TOP_isim_beh.exe -prj D:/intelFPGA/18.1/Lab_Verilog/LR3/LR3_TOP_beh.prj work.LR3_TOP work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/intelFPGA/18.1/Lab_Verilog/LR3/M_7SEG_DECODER_V10.v" into library work
Analyzing Verilog file "D:/intelFPGA/18.1/Lab_Verilog/LR3/LR3_Seq_Logic_L.v" into library work
Analyzing Verilog file "D:/intelFPGA/18.1/Lab_Verilog/LR3/M_Nexys4_DISP.v" into library work
Analyzing Verilog file "D:/intelFPGA/18.1/Lab_Verilog/LR3/LR3_Seq_Logic.v" into library work
Analyzing Verilog file "D:/intelFPGA/18.1/Lab_Verilog/LR3/LR3_GEN_CE_DISP.v" into library work
Analyzing Verilog file "D:/intelFPGA/18.1/Lab_Verilog/LR3/LR3_GEN_CE.v" into library work
Analyzing Verilog file "D:/intelFPGA/18.1/Lab_Verilog/LR3/LR3_BTN_FLTR.v" into library work
Analyzing Verilog file "D:/intelFPGA/18.1/Lab_Verilog/LR3/LR3.v" into library work
Analyzing Verilog file "D:/intelFPGA/18.1/Lab_Verilog/LR3/LR3_TOP.v" into library work
Analyzing Verilog file "K:/XilinxFPGA/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/intelFPGA/18.1/Lab_Verilog/LR3/LR3.v" Line 35: Port DP is not connected to this instance
Completed static elaboration
Compiling module LR3_GEN_CE
Compiling module LR3_BTN_FLTR
Compiling module LR3_GEN_CE_DISP
Compiling module LR3_Seq_Logic_L
Compiling module LR3_Seq_Logic
Compiling module M_7SEG_DECODER_V10
Compiling module M_Nexys4_DISP
Compiling module LR3
Compiling module LR3_TOP
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable D:/intelFPGA/18.1/Lab_Verilog/LR3/LR3_TOP_isim_beh.exe
Fuse Memory Usage: 29344 KB
Fuse CPU Usage: 452 ms
