Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar 19 02:55:17 2023
| Host         : DESKTOP-15N4EKK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file instructionRegister_control_sets_placed.rpt
| Design       : instructionRegister
| Device       : xc7a35t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    47 |
|    Minimum number of control sets                        |    47 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    47 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    35 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              36 |           19 |
| Yes          | No                    | No                     |              64 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1024 |          423 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+--------------------------+-----------------------------------------+------------------+----------------+
|               Clock Signal               |       Enable Signal      |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+------------------------------------------+--------------------------+-----------------------------------------+------------------+----------------+
|  instructionType/WE_reg/G0               |                          |                                         |                1 |              1 |
|  instructionType/operand2Sel_reg/G0      |                          |                                         |                1 |              1 |
|  pcReg/loadOFF_reg_i_2_n_0               |                          | reset_IBUF                              |                1 |              1 |
|  instructionType/WE_reg_i_1_n_0          |                          | instructionType/DinSel_reg_i_1_n_0      |                1 |              1 |
|  instructionType/operand1Sel_reg_i_2_n_0 |                          | instructionType/WE_reg_i_3_n_0          |                1 |              2 |
|  instructionType/RDSel_reg[1]_i_2_n_0    |                          | instructionType/operand2Sel_reg_i_2_n_0 |                1 |              2 |
|  instructionType/inst_reg[31]_0[0]       |                          |                                         |                2 |              5 |
|  regfile/inst_reg[27][0]                 |                          |                                         |                2 |              5 |
|  clk_IBUF_BUFG                           | p1_IBUF                  | reset_IBUF                              |                2 |              8 |
|  clk_IBUF_BUFG                           | preInst[15]_i_1_n_0      | reset_IBUF                              |                1 |              8 |
|  clk_IBUF_BUFG                           | preInst[7]_i_1_n_0       | reset_IBUF                              |                1 |              8 |
|  clk_IBUF_BUFG                           | preInst[23]_i_1_n_0      | reset_IBUF                              |                2 |              8 |
|  clk_IBUF_BUFG                           |                          |                                         |               10 |             16 |
|  pcReg/PCout_reg[29]_i_2_n_0_BUFG        |                          | reset_IBUF                              |               15 |             30 |
|  clk_IBUF_BUFG                           | RDselection/E[0]         | reset_IBUF                              |               13 |             32 |
|  clk_IBUF_BUFG                           | RDselection/WE_reg_26[0] | reset_IBUF                              |               12 |             32 |
|  clk_IBUF_BUFG                           | RDselection/WE_reg_10[0] | reset_IBUF                              |                9 |             32 |
|  clk_IBUF_BUFG                           | RDselection/WE_reg_20[0] | reset_IBUF                              |               12 |             32 |
|  clk_IBUF_BUFG                           | RDselection/WE_reg_17[0] | reset_IBUF                              |               11 |             32 |
|  clk_IBUF_BUFG                           | RDselection/WE_reg[0]    | reset_IBUF                              |               17 |             32 |
|  clk_IBUF_BUFG                           | RDselection/WE_reg_23[0] | reset_IBUF                              |               17 |             32 |
|  clk_IBUF_BUFG                           | RDselection/WE_reg_13[0] | reset_IBUF                              |               16 |             32 |
|  clk_IBUF_BUFG                           | RDselection/WE_reg_19[0] | reset_IBUF                              |               15 |             32 |
|  clk_IBUF_BUFG                           | RDselection/WE_reg_16[0] | reset_IBUF                              |               12 |             32 |
|  clk_IBUF_BUFG                           | RDselection/WE_reg_7[0]  | reset_IBUF                              |                9 |             32 |
|  clk_IBUF_BUFG                           | RDselection/WE_reg_8[0]  | reset_IBUF                              |               14 |             32 |
|  clk_IBUF_BUFG                           | RDselection/WE_reg_3[0]  | reset_IBUF                              |               20 |             32 |
|  clk_IBUF_BUFG                           | RDselection/WE_reg_9[0]  | reset_IBUF                              |               11 |             32 |
|  clk_IBUF_BUFG                           | RDselection/WE_reg_14[0] | reset_IBUF                              |               14 |             32 |
|  clk_IBUF_BUFG                           | RDselection/WE_reg_27[0] | reset_IBUF                              |               13 |             32 |
|  clk_IBUF_BUFG                           | RDselection/WE_reg_18[0] | reset_IBUF                              |               12 |             32 |
|  clk_IBUF_BUFG                           | RDselection/WE_reg_5[0]  | reset_IBUF                              |                8 |             32 |
|  clk_IBUF_BUFG                           | RDselection/WE_reg_4[0]  | reset_IBUF                              |               16 |             32 |
|  clk_IBUF_BUFG                           | RDselection/WE_reg_28[0] | reset_IBUF                              |               15 |             32 |
|  clk_IBUF_BUFG                           | RDselection/WE_reg_0[0]  | reset_IBUF                              |               11 |             32 |
|  clk_IBUF_BUFG                           | RDselection/WE_reg_11[0] | reset_IBUF                              |                9 |             32 |
|  clk_IBUF_BUFG                           | instructionType/E[0]     |                                         |                9 |             32 |
|  clk_IBUF_BUFG                           | RDselection/WE_reg_12[0] | reset_IBUF                              |               10 |             32 |
|  clk_IBUF_BUFG                           | RDselection/WE_reg_21[0] | reset_IBUF                              |               13 |             32 |
|  clk_IBUF_BUFG                           | RDselection/WE_reg_22[0] | reset_IBUF                              |               16 |             32 |
|  clk_IBUF_BUFG                           | RDselection/WE_reg_25[0] | reset_IBUF                              |               10 |             32 |
|  clk_IBUF_BUFG                           | RDselection/WE_reg_15[0] | reset_IBUF                              |               19 |             32 |
|  clk_IBUF_BUFG                           | RDselection/WE_reg_24[0] | reset_IBUF                              |               20 |             32 |
|  clk_IBUF_BUFG                           | RDselection/WE_reg_6[0]  | reset_IBUF                              |               11 |             32 |
|  clk_IBUF_BUFG                           | RDselection/WE_reg_2[0]  | reset_IBUF                              |               17 |             32 |
|  clk_IBUF_BUFG                           | inst                     |                                         |                6 |             32 |
|  clk_IBUF_BUFG                           | RDselection/WE_reg_1[0]  | reset_IBUF                              |               15 |             32 |
+------------------------------------------+--------------------------+-----------------------------------------+------------------+----------------+


