$date
	Tue Nov 04 13:38:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module shift6bit_tb $end
$var wire 6 ! Q [5:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ w $end
$scope module shift6bit_ins $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ w $end
$var reg 6 % Q [5:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 & i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
b0 %
x$
1#
0"
b0 !
$end
#1
1$
0#
#2
b100000 !
b100000 %
b11111111111111111111111111111111 &
1"
#4
0"
#6
b110000 !
b110000 %
b11111111111111111111111111111111 &
1"
#8
0"
#10
b111000 !
b111000 %
b11111111111111111111111111111111 &
1"
#12
0"
#14
b111100 !
b111100 %
b11111111111111111111111111111111 &
1"
#16
0"
#18
b111110 !
b111110 %
b11111111111111111111111111111111 &
1"
#20
0"
#22
b111111 !
b111111 %
b11111111111111111111111111111111 &
1"
#24
0"
#26
b11111111111111111111111111111111 &
1"
#28
0"
#30
b11111111111111111111111111111111 &
1"
#31
