
---------- Begin Simulation Statistics ----------
final_tick                                55324123000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 335092                       # Simulator instruction rate (inst/s)
host_mem_usage                                 696512                       # Number of bytes of host memory used
host_op_rate                                   366697                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   298.43                       # Real time elapsed on the host
host_tick_rate                              185385739                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431933                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.055324                       # Number of seconds simulated
sim_ticks                                 55324123000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.970884                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8735500                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10044166                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                350                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            152012                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16614903                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300033                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          610180                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           310147                       # Number of indirect misses.
system.cpu.branchPred.lookups                20722394                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050654                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1111                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431933                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.106482                       # CPI: cycles per instruction
system.cpu.discardedOps                        704403                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49979232                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17238242                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10039720                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2273232                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.903765                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        110648246                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955324     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646459     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534178     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431933                       # Class of committed instruction
system.cpu.tickCycles                       108375014                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1720                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11832                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           35                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        26379                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          197                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        53194                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            202                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  55324123000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                399                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1654                       # Transaction distribution
system.membus.trans_dist::CleanEvict               65                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9714                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9714                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           399                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        21945                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  21945                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3012352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3012352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10113                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10113    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10113                       # Request fanout histogram
system.membus.respLayer1.occupancy          176427250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            40874000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  55324123000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             17106                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        25735                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          516                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2043                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9715                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9715                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           708                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        16398                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1932                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        78083                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 80015                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       313344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     12849664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13163008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1921                       # Total snoops (count)
system.tol2bus.snoopTraffic                    423424                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            28742                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008628                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.094352                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  28499     99.15%     99.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    238      0.83%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              28742                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          124985000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         117510995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3186000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  55324123000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  477                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                16226                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16703                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 477                       # number of overall hits
system.l2.overall_hits::.cpu.data               16226                       # number of overall hits
system.l2.overall_hits::total                   16703                       # number of overall hits
system.l2.demand_misses::.cpu.inst                231                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               9887                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10118                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               231                       # number of overall misses
system.l2.overall_misses::.cpu.data              9887                       # number of overall misses
system.l2.overall_misses::total                 10118                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     21864500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1015564500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1037429000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     21864500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1015564500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1037429000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              708                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            26113                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                26821                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             708                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           26113                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               26821                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.326271                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.378624                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.377242                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.326271                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.378624                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.377242                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 94651.515152                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102717.153838                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102533.010476                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 94651.515152                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102717.153838                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102533.010476                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1654                       # number of writebacks
system.l2.writebacks::total                      1654                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           231                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          9882                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10113                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          231                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         9882                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10113                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     19554500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    916324500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    935879000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     19554500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    916324500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    935879000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.326271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.378432                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.377055                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.326271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.378432                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.377055                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84651.515152                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 92726.624165                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92542.173440                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84651.515152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 92726.624165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92542.173440                       # average overall mshr miss latency
system.l2.replacements                           1921                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        24081                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            24081                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        24081                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        24081                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          501                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              501                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          501                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          501                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            9714                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9714                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    997104500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     997104500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          9715                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9715                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999897                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999897                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 102646.129298                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102646.129298                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9714                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9714                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    899964500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    899964500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999897                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999897                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 92646.129298                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92646.129298                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            477                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                477                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          231                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              231                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     21864500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     21864500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          708                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            708                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.326271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.326271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 94651.515152                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94651.515152                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          231                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          231                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     19554500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     19554500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.326271                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.326271                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84651.515152                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84651.515152                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         16225                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16225                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          173                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             173                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     18460000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     18460000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        16398                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         16398                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.010550                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.010550                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106705.202312                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106705.202312                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          168                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          168                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     16360000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     16360000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.010245                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.010245                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 97380.952381                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97380.952381                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  55324123000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6632.576558                       # Cycle average of tags in use
system.l2.tags.total_refs                       53154                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10113                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.256007                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       136.142461                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6496.434097                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.016619                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.793022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.809641                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          954                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7130                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    435385                       # Number of tag accesses
system.l2.tags.data_accesses                   435385                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  55324123000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          59136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2529792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2588928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        59136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         59136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       423424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          423424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            9882                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               10113                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1654                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1654                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1068901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          45726744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              46795645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1068901                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1068901                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        7653515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7653515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        7653515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1068901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         45726744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             54449160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6616.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       924.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.010162118250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          330                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          330                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               66255                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6288                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10113                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1654                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40452                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6616                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              432                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      14.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1013813000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  202260000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1772288000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25062.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43812.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    32592                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5852                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.45                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40452                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6616                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8609                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    349.795795                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   316.394441                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   189.924392                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           23      0.27%      0.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           22      0.26%      0.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6467     75.12%     75.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           14      0.16%     75.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1290     14.98%     90.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           17      0.20%     90.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          488      5.67%     96.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           23      0.27%     96.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          265      3.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8609                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     122.581818                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.898934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1625.044561                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          327     99.09%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.61%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.30%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           330                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.003030                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.002957                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.055048                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              329     99.70%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           330                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2588928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  422464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2588928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               423424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        46.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     46.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   55315441000                       # Total gap between requests
system.mem_ctrls.avgGap                    4700895.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        59136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2529792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       422464                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1068900.812038177159                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 45726743.829269558191                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 7636162.619333341718                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          924                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        39528                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         6616                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     33360000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1738928000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 707101558000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36103.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43992.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 106877502.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             30787680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             16364040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           145027680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           17100720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4367017200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7476699690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14948295360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        27001292370                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        488.056401                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  38778151500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1847300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  14698671500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             30680580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             16307115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           143799600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           17356500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4367017200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       7307709510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      15090602880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        26973473385                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        487.553565                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  39150643500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1847300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  14326179500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     55324123000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  55324123000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     26267545                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26267545                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26267545                       # number of overall hits
system.cpu.icache.overall_hits::total        26267545                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          708                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            708                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          708                       # number of overall misses
system.cpu.icache.overall_misses::total           708                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     29013500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     29013500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     29013500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     29013500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26268253                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26268253                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26268253                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26268253                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000027                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000027                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 40979.519774                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40979.519774                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 40979.519774                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40979.519774                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          516                       # number of writebacks
system.cpu.icache.writebacks::total               516                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          708                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          708                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          708                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          708                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     28305500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     28305500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     28305500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     28305500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39979.519774                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39979.519774                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39979.519774                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39979.519774                       # average overall mshr miss latency
system.cpu.icache.replacements                    516                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26267545                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26267545                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          708                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           708                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     29013500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     29013500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26268253                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26268253                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 40979.519774                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40979.519774                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          708                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          708                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     28305500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     28305500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39979.519774                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39979.519774                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  55324123000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           191.941145                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26268253                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               708                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          37102.052260                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   191.941145                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.749770                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.749770                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          192                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          188                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          52537214                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         52537214                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  55324123000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  55324123000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  55324123000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34799647                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34799647                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34803007                       # number of overall hits
system.cpu.dcache.overall_hits::total        34803007                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        31825                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          31825                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        31832                       # number of overall misses
system.cpu.dcache.overall_misses::total         31832                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1665946000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1665946000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1665946000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1665946000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34831472                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34831472                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34834839                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34834839                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000914                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000914                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000914                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000914                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52347.085625                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52347.085625                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 52335.574265                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52335.574265                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        24081                       # number of writebacks
system.cpu.dcache.writebacks::total             24081                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         5716                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5716                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5716                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5716                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        26109                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        26109                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        26113                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        26113                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1224670000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1224670000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1225129500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1225129500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000750                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000750                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000750                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000750                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46906.047723                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46906.047723                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46916.459235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46916.459235                       # average overall mshr miss latency
system.cpu.dcache.replacements                  25857                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20603344                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20603344                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        17974                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         17974                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    259266500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    259266500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20621318                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20621318                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000872                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000872                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14424.529876                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14424.529876                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1580                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1580                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        16394                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16394                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    212982500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    212982500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000795                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000795                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12991.490789                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12991.490789                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14196303                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14196303                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        13851                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        13851                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1406679500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1406679500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14210154                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14210154                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000975                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000975                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 101557.974153                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 101557.974153                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4136                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4136                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         9715                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9715                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1011687500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1011687500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000684                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000684                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 104136.644364                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 104136.644364                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3360                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3360                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3367                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3367                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.002079                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.002079                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       459500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       459500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.001188                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001188                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       114875                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       114875                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  55324123000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.533847                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35007284                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             26113                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1340.607513                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.533847                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998179                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998179                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          190                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         140078125                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        140078125                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  55324123000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  55324123000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
