ModuleName week0301
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 280 ,Y1: 240 ,X2: 288 ,Y2: 240
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 280 ,Y1: 296 ,X2: 288 ,Y2: 296
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 88 ,Y1: 144 ,X2: 192 ,Y2: 144
Edge X1: 192 ,Y1: 144 ,X2: 192 ,Y2: 232
Edge X1: 192 ,Y1: 232 ,X2: 216 ,Y2: 232
Edge X1: 192 ,Y1: 232 ,X2: 192 ,Y2: 288
Edge X1: 192 ,Y1: 288 ,X2: 192 ,Y2: 520
Edge X1: 192 ,Y1: 288 ,X2: 216 ,Y2: 288
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 88 ,Y1: 200 ,X2: 144 ,Y2: 200
Edge X1: 144 ,Y1: 200 ,X2: 144 ,Y2: 248
Edge X1: 144 ,Y1: 248 ,X2: 216 ,Y2: 248
Edge X1: 144 ,Y1: 248 ,X2: 144 ,Y2: 304
Edge X1: 144 ,Y1: 304 ,X2: 144 ,Y2: 528
Edge X1: 144 ,Y1: 304 ,X2: 216 ,Y2: 304
End
Branches
End
End
Ports
Port Left: 88 Top: 144 ,Orientation: 0
Portname: A ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 88 Top: 200 ,Orientation: 0
Portname: B ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 288 Top: 240 ,Orientation: 0
Portname: S ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 288 Top: 296 ,Orientation: 0
Portname: C ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 216 Top: 224
Name: s0
LibraryName: PNULib
IpName: PNU_XOR2
SymbolParameters
End
Symbol Left: 216 Top: 280
Name: s1
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
End
Texts
End
Links
End
