Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 23 19:46:35 2018
| Host         : Monsoon-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      6 |            1 |
|      8 |            4 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            4 |
| No           | No                    | Yes                    |             124 |           13 |
| No           | Yes                   | No                     |               8 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|          Clock Signal          |                    Enable Signal                    |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count |
+--------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|  _5MHz_to_1kHz/CLK             |                                                     |                                                            |                1 |              4 |
|  _5MHz_to_10Hz/seg[6]          |                                                     |                                                            |                3 |              6 |
|  _5MHz_to_10Hz/seg[6]          |                                                     | A0/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count__0 |                1 |              8 |
|  _5MHz_to_10Hz/seg[6]          | A0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 | A1/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count__0 |                1 |              8 |
|  _5MHz_to_10Hz/seg[6]          | CE0                                                 | A3/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count__0 |                1 |              8 |
|  _5MHz_to_10Hz/seg[6]          | CE01_out                                            | A2/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count__0 |                1 |              8 |
|  _100MHz_to_5MHz/inst/clk_out1 |                                                     | _5MHz_to_1kHz/clk_1kHz_reg_0                               |               13 |            124 |
+--------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------+----------------+


