{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 24 22:00:23 2021 " "Info: Processing started: Fri Dec 24 22:00:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nda2_3 -c nda2_3 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off nda2_3 -c nda2_3 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_nda2_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cont_nda2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cont_nda2_3 " "Info: Found entity 1: cont_nda2_3" {  } { { "cont_nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-2/Task2_3/cont_nda2_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stand_nda2_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file stand_nda2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stand_nda2_3 " "Info: Found entity 1: stand_nda2_3" {  } { { "stand_nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-2/Task2_3/stand_nda2_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enccoder_nda2_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file enccoder_nda2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 enccoder_nda2_3 " "Info: Found entity 1: enccoder_nda2_3" {  } { { "enccoder_nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-2/Task2_3/enccoder_nda2_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a-nda2_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file a-nda2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 A-nda2_3 " "Info: Found entity 1: A-nda2_3" {  } { { "A-nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-2/Task2_3/A-nda2_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b-nda2_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file b-nda2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 B-nda2_3 " "Info: Found entity 1: B-nda2_3" {  } { { "B-nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-2/Task2_3/B-nda2_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c-nda2_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c-nda2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 C-nda2_3 " "Info: Found entity 1: C-nda2_3" {  } { { "C-nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-2/Task2_3/C-nda2_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d-nda2_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file d-nda2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 D-nda2_3 " "Info: Found entity 1: D-nda2_3" {  } { { "D-nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-2/Task2_3/D-nda2_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e-nda2_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file e-nda2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 E-nda2_3 " "Info: Found entity 1: E-nda2_3" {  } { { "E-nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-2/Task2_3/E-nda2_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f-nda2_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file f-nda2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 F-nda2_3 " "Info: Found entity 1: F-nda2_3" {  } { { "F-nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-2/Task2_3/F-nda2_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g-nda2_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g-nda2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 G-nda2_3 " "Info: Found entity 1: G-nda2_3" {  } { { "G-nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-2/Task2_3/G-nda2_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_nda2_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoder_nda2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_nda2_3 " "Info: Found entity 1: decoder_nda2_3" {  } { { "decoder_nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-2/Task2_3/decoder_nda2_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "enccoder_nda2_3 " "Info: Elaborating entity \"enccoder_nda2_3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "s4 " "Warning: Pin \"s4\" not connected" {  } { { "enccoder_nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-2/Task2_3/enccoder_nda2_3.bdf" { { 248 96 264 264 "s4" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst35 " "Warning: Primitive \"NOT\" of instance \"inst35\" not used" {  } { { "enccoder_nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-2/Task2_3/enccoder_nda2_3.bdf" { { 240 344 392 272 "inst35" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 24 22:00:24 2021 " "Info: Processing ended: Fri Dec 24 22:00:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
