

================================================================
== Vitis HLS Report for 'delay'
================================================================
* Date:           Mon Nov 25 22:09:16 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        delay
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.78 ns|  1.546 ns|     0.75 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11|  30.558 ns|  30.558 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.41>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%now_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %now" [../src/delay.cpp:4]   --->   Operation 13 'read' 'now_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%addrs_signed_read = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %addrs_signed" [../src/delay.cpp:4]   --->   Operation 14 'read' 'addrs_signed_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%addr_signed = partselect i10 @_ssdm_op_PartSelect.i10.i40.i32.i32, i40 %addrs_signed_read, i32 30, i32 39" [../src/delay.cpp:18]   --->   Operation 15 'partselect' 'addr_signed' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%addr_signed_1 = partselect i10 @_ssdm_op_PartSelect.i10.i40.i32.i32, i40 %addrs_signed_read, i32 20, i32 29" [../src/delay.cpp:18]   --->   Operation 16 'partselect' 'addr_signed_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%addr_signed_2 = partselect i10 @_ssdm_op_PartSelect.i10.i40.i32.i32, i40 %addrs_signed_read, i32 10, i32 19" [../src/delay.cpp:18]   --->   Operation 17 'partselect' 'addr_signed_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%addr_signed_3 = trunc i40 %addrs_signed_read" [../src/delay.cpp:18]   --->   Operation 18 'trunc' 'addr_signed_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.41ns)   --->   "%addr_signed_4 = sub i10 0, i10 %addr_signed" [../src/delay.cpp:22]   --->   Operation 19 'sub' 'addr_signed_4' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.41ns)   --->   "%addr_signed_5 = sub i10 0, i10 %addr_signed_1" [../src/delay.cpp:22]   --->   Operation 20 'sub' 'addr_signed_5' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.41ns)   --->   "%addr_signed_6 = sub i10 0, i10 %addr_signed_2" [../src/delay.cpp:22]   --->   Operation 21 'sub' 'addr_signed_6' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.41ns)   --->   "%addr_signed_7 = sub i10 0, i10 %addr_signed_3" [../src/delay.cpp:22]   --->   Operation 22 'sub' 'addr_signed_7' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%addr_signed_8 = partselect i9 @_ssdm_op_PartSelect.i9.i40.i32.i32, i40 %addrs_signed_read, i32 31, i32 39" [../src/delay.cpp:26]   --->   Operation 23 'partselect' 'addr_signed_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%addr_signed_9 = partselect i9 @_ssdm_op_PartSelect.i9.i40.i32.i32, i40 %addrs_signed_read, i32 21, i32 29" [../src/delay.cpp:26]   --->   Operation 24 'partselect' 'addr_signed_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%addr_signed_10 = partselect i9 @_ssdm_op_PartSelect.i9.i40.i32.i32, i40 %addrs_signed_read, i32 11, i32 19" [../src/delay.cpp:26]   --->   Operation 25 'partselect' 'addr_signed_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%addr_signed_11 = partselect i9 @_ssdm_op_PartSelect.i9.i40.i32.i32, i40 %addrs_signed_read, i32 1, i32 9" [../src/delay.cpp:26]   --->   Operation 26 'partselect' 'addr_signed_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%addr_signed_12 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %addr_signed_4, i32 1, i32 9" [../src/delay.cpp:26]   --->   Operation 27 'partselect' 'addr_signed_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%addr_signed_13 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %addr_signed_5, i32 1, i32 9" [../src/delay.cpp:26]   --->   Operation 28 'partselect' 'addr_signed_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%addr_signed_14 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %addr_signed_6, i32 1, i32 9" [../src/delay.cpp:26]   --->   Operation 29 'partselect' 'addr_signed_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%addr_signed_15 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %addr_signed_7, i32 1, i32 9" [../src/delay.cpp:26]   --->   Operation 30 'partselect' 'addr_signed_15' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.41>
ST_2 : Operation 31 [1/1] (1.41ns)   --->   "%icmp_ln247 = icmp_slt  i10 %addr_signed, i10 %addr_signed_1" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:29]   --->   Operation 31 'icmp' 'icmp_ln247' <Predicate = true> <Delay = 1.41> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.41ns)   --->   "%icmp_ln247_1 = icmp_slt  i10 %addr_signed_2, i10 %addr_signed_3" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:30]   --->   Operation 32 'icmp' 'icmp_ln247_1' <Predicate = true> <Delay = 1.41> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.41ns)   --->   "%icmp_ln247_2 = icmp_slt  i10 %addr_signed_4, i10 %addr_signed_5" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:31]   --->   Operation 33 'icmp' 'icmp_ln247_2' <Predicate = true> <Delay = 1.41> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.41ns)   --->   "%icmp_ln247_3 = icmp_slt  i10 %addr_signed_6, i10 %addr_signed_7" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:32]   --->   Operation 34 'icmp' 'icmp_ln247_3' <Predicate = true> <Delay = 1.41> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.36ns)   --->   "%icmp_ln247_4 = icmp_slt  i9 %addr_signed_8, i9 %addr_signed_9" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:33]   --->   Operation 35 'icmp' 'icmp_ln247_4' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.36ns)   --->   "%icmp_ln247_5 = icmp_slt  i9 %addr_signed_10, i9 %addr_signed_11" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:34]   --->   Operation 36 'icmp' 'icmp_ln247_5' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.36ns)   --->   "%icmp_ln247_6 = icmp_slt  i9 %addr_signed_12, i9 %addr_signed_13" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:35]   --->   Operation 37 'icmp' 'icmp_ln247_6' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.36ns)   --->   "%icmp_ln247_7 = icmp_slt  i9 %addr_signed_14, i9 %addr_signed_15" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:36]   --->   Operation 38 'icmp' 'icmp_ln247_7' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 39 [1/1] (0.99ns)   --->   "%min01 = select i1 %icmp_ln247, i10 %addr_signed, i10 %addr_signed_1" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:29]   --->   Operation 39 'select' 'min01' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.99ns)   --->   "%min23 = select i1 %icmp_ln247_1, i10 %addr_signed_2, i10 %addr_signed_3" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:30]   --->   Operation 40 'select' 'min23' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.99ns)   --->   "%min45 = select i1 %icmp_ln247_2, i10 %addr_signed_4, i10 %addr_signed_5" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:31]   --->   Operation 41 'select' 'min45' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.99ns)   --->   "%min67 = select i1 %icmp_ln247_3, i10 %addr_signed_6, i10 %addr_signed_7" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:32]   --->   Operation 42 'select' 'min67' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.72ns)   --->   "%select_ln247 = select i1 %icmp_ln247_4, i9 %addr_signed_8, i9 %addr_signed_9" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:33]   --->   Operation 43 'select' 'select_ln247' <Predicate = true> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.72ns)   --->   "%select_ln247_1 = select i1 %icmp_ln247_5, i9 %addr_signed_10, i9 %addr_signed_11" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:34]   --->   Operation 44 'select' 'select_ln247_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.72ns)   --->   "%select_ln247_2 = select i1 %icmp_ln247_6, i9 %addr_signed_12, i9 %addr_signed_13" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:35]   --->   Operation 45 'select' 'select_ln247_2' <Predicate = true> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.72ns)   --->   "%select_ln247_3 = select i1 %icmp_ln247_7, i9 %addr_signed_14, i9 %addr_signed_15" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:36]   --->   Operation 46 'select' 'select_ln247_3' <Predicate = true> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.41>
ST_4 : Operation 47 [1/1] (1.41ns)   --->   "%icmp_ln247_8 = icmp_slt  i10 %min01, i10 %min23" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:38]   --->   Operation 47 'icmp' 'icmp_ln247_8' <Predicate = true> <Delay = 1.41> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (1.41ns)   --->   "%icmp_ln247_9 = icmp_slt  i10 %min45, i10 %min67" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:39]   --->   Operation 48 'icmp' 'icmp_ln247_9' <Predicate = true> <Delay = 1.41> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (1.36ns)   --->   "%icmp_ln247_10 = icmp_slt  i9 %select_ln247, i9 %select_ln247_1" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:40]   --->   Operation 49 'icmp' 'icmp_ln247_10' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (1.36ns)   --->   "%icmp_ln247_11 = icmp_slt  i9 %select_ln247_2, i9 %select_ln247_3" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:41]   --->   Operation 50 'icmp' 'icmp_ln247_11' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.99>
ST_5 : Operation 51 [1/1] (0.99ns)   --->   "%min03 = select i1 %icmp_ln247_8, i10 %min01, i10 %min23" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:38]   --->   Operation 51 'select' 'min03' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.99ns)   --->   "%min47 = select i1 %icmp_ln247_9, i10 %min45, i10 %min67" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:39]   --->   Operation 52 'select' 'min47' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.72ns)   --->   "%select_ln247_6 = select i1 %icmp_ln247_10, i9 %select_ln247, i9 %select_ln247_1" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:40]   --->   Operation 53 'select' 'select_ln247_6' <Predicate = true> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.72ns)   --->   "%select_ln247_7 = select i1 %icmp_ln247_11, i9 %select_ln247_2, i9 %select_ln247_3" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:41]   --->   Operation 54 'select' 'select_ln247_7' <Predicate = true> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.41>
ST_6 : Operation 55 [1/1] (1.41ns)   --->   "%icmp_ln247_12 = icmp_slt  i10 %min03, i10 %min47" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:43]   --->   Operation 55 'icmp' 'icmp_ln247_12' <Predicate = true> <Delay = 1.41> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (1.36ns)   --->   "%icmp_ln247_13 = icmp_slt  i9 %select_ln247_6, i9 %select_ln247_7" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:44]   --->   Operation 56 'icmp' 'icmp_ln247_13' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 0.99>
ST_7 : Operation 57 [1/1] (0.99ns)   --->   "%min07 = select i1 %icmp_ln247_12, i10 %min03, i10 %min47" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:43]   --->   Operation 57 'select' 'min07' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.72ns)   --->   "%min8F = select i1 %icmp_ln247_13, i9 %select_ln247_6, i9 %select_ln247_7" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:44]   --->   Operation 58 'select' 'min8F' <Predicate = true> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.41>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln247 = sext i9 %min8F" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:44]   --->   Operation 59 'sext' 'sext_ln247' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (1.41ns)   --->   "%icmp_ln247_14 = icmp_slt  i10 %min07, i10 %sext_ln247" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:46]   --->   Operation 60 'icmp' 'icmp_ln247_14' <Predicate = true> <Delay = 1.41> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.99>
ST_9 : Operation 61 [1/1] (0.99ns)   --->   "%min_value = select i1 %icmp_ln247_14, i10 %min07, i10 %sext_ln247" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:46]   --->   Operation 61 'select' 'min_value' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.41>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i9 %addr_signed_8" [../src/delay.cpp:26]   --->   Operation 62 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i9 %addr_signed_9" [../src/delay.cpp:26]   --->   Operation 63 'sext' 'sext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i9 %addr_signed_10" [../src/delay.cpp:26]   --->   Operation 64 'sext' 'sext_ln26_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln26_3 = sext i9 %addr_signed_11" [../src/delay.cpp:26]   --->   Operation 65 'sext' 'sext_ln26_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln26_4 = sext i9 %addr_signed_12" [../src/delay.cpp:26]   --->   Operation 66 'sext' 'sext_ln26_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln26_5 = sext i9 %addr_signed_13" [../src/delay.cpp:26]   --->   Operation 67 'sext' 'sext_ln26_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln26_6 = sext i9 %addr_signed_14" [../src/delay.cpp:26]   --->   Operation 68 'sext' 'sext_ln26_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln26_7 = sext i9 %addr_signed_15" [../src/delay.cpp:26]   --->   Operation 69 'sext' 'sext_ln26_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (1.41ns)   --->   "%tmp2 = sub i10 %addr_signed, i10 %min_value" [../src/delay.cpp:53]   --->   Operation 70 'sub' 'tmp2' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%tmp8 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %tmp2, i32 5, i32 9" [../src/delay.cpp:54]   --->   Operation 71 'partselect' 'tmp8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%rate_left = trunc i10 %tmp2" [../src/delay.cpp:56]   --->   Operation 72 'trunc' 'rate_left' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (1.41ns)   --->   "%tmp2_1 = sub i10 %addr_signed_1, i10 %min_value" [../src/delay.cpp:53]   --->   Operation 73 'sub' 'tmp2_1' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_s = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %tmp2_1, i32 5, i32 9" [../src/delay.cpp:54]   --->   Operation 74 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%rate_left_1 = trunc i10 %tmp2_1" [../src/delay.cpp:56]   --->   Operation 75 'trunc' 'rate_left_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (1.41ns)   --->   "%tmp2_2 = sub i10 %addr_signed_2, i10 %min_value" [../src/delay.cpp:53]   --->   Operation 76 'sub' 'tmp2_2' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %tmp2_2, i32 5, i32 9" [../src/delay.cpp:54]   --->   Operation 77 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%rate_left_2 = trunc i10 %tmp2_2" [../src/delay.cpp:56]   --->   Operation 78 'trunc' 'rate_left_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (1.41ns)   --->   "%tmp2_3 = sub i10 %addr_signed_3, i10 %min_value" [../src/delay.cpp:53]   --->   Operation 79 'sub' 'tmp2_3' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %tmp2_3, i32 5, i32 9" [../src/delay.cpp:54]   --->   Operation 80 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%rate_left_3 = trunc i10 %tmp2_3" [../src/delay.cpp:56]   --->   Operation 81 'trunc' 'rate_left_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (1.41ns)   --->   "%tmp2_4 = sub i10 %addr_signed_4, i10 %min_value" [../src/delay.cpp:53]   --->   Operation 82 'sub' 'tmp2_4' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %tmp2_4, i32 5, i32 9" [../src/delay.cpp:54]   --->   Operation 83 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%rate_left_4 = trunc i10 %tmp2_4" [../src/delay.cpp:56]   --->   Operation 84 'trunc' 'rate_left_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (1.41ns)   --->   "%tmp2_5 = sub i10 %addr_signed_5, i10 %min_value" [../src/delay.cpp:53]   --->   Operation 85 'sub' 'tmp2_5' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %tmp2_5, i32 5, i32 9" [../src/delay.cpp:54]   --->   Operation 86 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%rate_left_5 = trunc i10 %tmp2_5" [../src/delay.cpp:56]   --->   Operation 87 'trunc' 'rate_left_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (1.41ns)   --->   "%tmp2_6 = sub i10 %addr_signed_6, i10 %min_value" [../src/delay.cpp:53]   --->   Operation 88 'sub' 'tmp2_6' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %tmp2_6, i32 5, i32 9" [../src/delay.cpp:54]   --->   Operation 89 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%rate_left_6 = trunc i10 %tmp2_6" [../src/delay.cpp:56]   --->   Operation 90 'trunc' 'rate_left_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (1.41ns)   --->   "%tmp2_7 = sub i10 %addr_signed_7, i10 %min_value" [../src/delay.cpp:53]   --->   Operation 91 'sub' 'tmp2_7' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %tmp2_7, i32 5, i32 9" [../src/delay.cpp:54]   --->   Operation 92 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%rate_left_7 = trunc i10 %tmp2_7" [../src/delay.cpp:56]   --->   Operation 93 'trunc' 'rate_left_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (1.41ns)   --->   "%tmp2_8 = sub i10 %sext_ln26, i10 %min_value" [../src/delay.cpp:53]   --->   Operation 94 'sub' 'tmp2_8' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %tmp2_8, i32 5, i32 9" [../src/delay.cpp:54]   --->   Operation 95 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%rate_left_8 = trunc i10 %tmp2_8" [../src/delay.cpp:56]   --->   Operation 96 'trunc' 'rate_left_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (1.41ns)   --->   "%tmp2_9 = sub i10 %sext_ln26_1, i10 %min_value" [../src/delay.cpp:53]   --->   Operation 97 'sub' 'tmp2_9' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %tmp2_9, i32 5, i32 9" [../src/delay.cpp:54]   --->   Operation 98 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%rate_left_9 = trunc i10 %tmp2_9" [../src/delay.cpp:56]   --->   Operation 99 'trunc' 'rate_left_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (1.41ns)   --->   "%tmp2_10 = sub i10 %sext_ln26_2, i10 %min_value" [../src/delay.cpp:53]   --->   Operation 100 'sub' 'tmp2_10' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %tmp2_10, i32 5, i32 9" [../src/delay.cpp:54]   --->   Operation 101 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%rate_left_10 = trunc i10 %tmp2_10" [../src/delay.cpp:56]   --->   Operation 102 'trunc' 'rate_left_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (1.41ns)   --->   "%tmp2_11 = sub i10 %sext_ln26_3, i10 %min_value" [../src/delay.cpp:53]   --->   Operation 103 'sub' 'tmp2_11' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %tmp2_11, i32 5, i32 9" [../src/delay.cpp:54]   --->   Operation 104 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%rate_left_11 = trunc i10 %tmp2_11" [../src/delay.cpp:56]   --->   Operation 105 'trunc' 'rate_left_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (1.41ns)   --->   "%tmp2_12 = sub i10 %sext_ln26_4, i10 %min_value" [../src/delay.cpp:53]   --->   Operation 106 'sub' 'tmp2_12' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %tmp2_12, i32 5, i32 9" [../src/delay.cpp:54]   --->   Operation 107 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%rate_left_12 = trunc i10 %tmp2_12" [../src/delay.cpp:56]   --->   Operation 108 'trunc' 'rate_left_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (1.41ns)   --->   "%tmp2_13 = sub i10 %sext_ln26_5, i10 %min_value" [../src/delay.cpp:53]   --->   Operation 109 'sub' 'tmp2_13' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %tmp2_13, i32 5, i32 9" [../src/delay.cpp:54]   --->   Operation 110 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%rate_left_13 = trunc i10 %tmp2_13" [../src/delay.cpp:56]   --->   Operation 111 'trunc' 'rate_left_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (1.41ns)   --->   "%tmp2_14 = sub i10 %sext_ln26_6, i10 %min_value" [../src/delay.cpp:53]   --->   Operation 112 'sub' 'tmp2_14' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %tmp2_14, i32 5, i32 9" [../src/delay.cpp:54]   --->   Operation 113 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%rate_left_14 = trunc i10 %tmp2_14" [../src/delay.cpp:56]   --->   Operation 114 'trunc' 'rate_left_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (1.41ns)   --->   "%tmp2_15 = sub i10 %sext_ln26_7, i10 %min_value" [../src/delay.cpp:53]   --->   Operation 115 'sub' 'tmp2_15' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %tmp2_15, i32 5, i32 9" [../src/delay.cpp:54]   --->   Operation 116 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%rate_left_15 = trunc i10 %tmp2_15" [../src/delay.cpp:56]   --->   Operation 117 'trunc' 'rate_left_15' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.54>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i5 %tmp8" [../src/delay.cpp:54]   --->   Operation 118 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (1.54ns)   --->   "%addr_right = sub i12 %now_read, i12 %zext_ln54" [../src/delay.cpp:54]   --->   Operation 119 'sub' 'addr_right' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i5 %tmp_s" [../src/delay.cpp:54]   --->   Operation 120 'zext' 'zext_ln54_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (1.54ns)   --->   "%addr_right_1 = sub i12 %now_read, i12 %zext_ln54_1" [../src/delay.cpp:54]   --->   Operation 121 'sub' 'addr_right_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln54_2 = zext i5 %tmp_1" [../src/delay.cpp:54]   --->   Operation 122 'zext' 'zext_ln54_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (1.54ns)   --->   "%addr_right_2 = sub i12 %now_read, i12 %zext_ln54_2" [../src/delay.cpp:54]   --->   Operation 123 'sub' 'addr_right_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln54_3 = zext i5 %tmp_2" [../src/delay.cpp:54]   --->   Operation 124 'zext' 'zext_ln54_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (1.54ns)   --->   "%addr_right_3 = sub i12 %now_read, i12 %zext_ln54_3" [../src/delay.cpp:54]   --->   Operation 125 'sub' 'addr_right_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln54_4 = zext i5 %tmp_3" [../src/delay.cpp:54]   --->   Operation 126 'zext' 'zext_ln54_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (1.54ns)   --->   "%addr_right_4 = sub i12 %now_read, i12 %zext_ln54_4" [../src/delay.cpp:54]   --->   Operation 127 'sub' 'addr_right_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln54_5 = zext i5 %tmp_4" [../src/delay.cpp:54]   --->   Operation 128 'zext' 'zext_ln54_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (1.54ns)   --->   "%addr_right_5 = sub i12 %now_read, i12 %zext_ln54_5" [../src/delay.cpp:54]   --->   Operation 129 'sub' 'addr_right_5' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln54_6 = zext i5 %tmp_5" [../src/delay.cpp:54]   --->   Operation 130 'zext' 'zext_ln54_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (1.54ns)   --->   "%addr_right_6 = sub i12 %now_read, i12 %zext_ln54_6" [../src/delay.cpp:54]   --->   Operation 131 'sub' 'addr_right_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln54_7 = zext i5 %tmp_6" [../src/delay.cpp:54]   --->   Operation 132 'zext' 'zext_ln54_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (1.54ns)   --->   "%addr_right_7 = sub i12 %now_read, i12 %zext_ln54_7" [../src/delay.cpp:54]   --->   Operation 133 'sub' 'addr_right_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln54_8 = zext i5 %tmp_7" [../src/delay.cpp:54]   --->   Operation 134 'zext' 'zext_ln54_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (1.54ns)   --->   "%addr_right_8 = sub i12 %now_read, i12 %zext_ln54_8" [../src/delay.cpp:54]   --->   Operation 135 'sub' 'addr_right_8' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln54_9 = zext i5 %tmp_8" [../src/delay.cpp:54]   --->   Operation 136 'zext' 'zext_ln54_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (1.54ns)   --->   "%addr_right_9 = sub i12 %now_read, i12 %zext_ln54_9" [../src/delay.cpp:54]   --->   Operation 137 'sub' 'addr_right_9' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln54_10 = zext i5 %tmp_9" [../src/delay.cpp:54]   --->   Operation 138 'zext' 'zext_ln54_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (1.54ns)   --->   "%addr_right_10 = sub i12 %now_read, i12 %zext_ln54_10" [../src/delay.cpp:54]   --->   Operation 139 'sub' 'addr_right_10' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln54_11 = zext i5 %tmp_10" [../src/delay.cpp:54]   --->   Operation 140 'zext' 'zext_ln54_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (1.54ns)   --->   "%addr_right_11 = sub i12 %now_read, i12 %zext_ln54_11" [../src/delay.cpp:54]   --->   Operation 141 'sub' 'addr_right_11' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln54_12 = zext i5 %tmp_11" [../src/delay.cpp:54]   --->   Operation 142 'zext' 'zext_ln54_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (1.54ns)   --->   "%addr_right_12 = sub i12 %now_read, i12 %zext_ln54_12" [../src/delay.cpp:54]   --->   Operation 143 'sub' 'addr_right_12' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln54_13 = zext i5 %tmp_12" [../src/delay.cpp:54]   --->   Operation 144 'zext' 'zext_ln54_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (1.54ns)   --->   "%addr_right_13 = sub i12 %now_read, i12 %zext_ln54_13" [../src/delay.cpp:54]   --->   Operation 145 'sub' 'addr_right_13' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln54_14 = zext i5 %tmp_13" [../src/delay.cpp:54]   --->   Operation 146 'zext' 'zext_ln54_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (1.54ns)   --->   "%addr_right_14 = sub i12 %now_read, i12 %zext_ln54_14" [../src/delay.cpp:54]   --->   Operation 147 'sub' 'addr_right_14' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln54_15 = zext i5 %tmp_14" [../src/delay.cpp:54]   --->   Operation 148 'zext' 'zext_ln54_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (1.54ns)   --->   "%addr_right_15 = sub i12 %now_read, i12 %zext_ln54_15" [../src/delay.cpp:54]   --->   Operation 149 'sub' 'addr_right_15' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.54>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../src/delay.cpp:6]   --->   Operation 150 'specpipeline' 'specpipeline_ln6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../src/delay.cpp:4]   --->   Operation 151 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln4 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0" [../src/delay.cpp:4]   --->   Operation 152 'specinterface' 'specinterface_ln4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i40 %addrs_signed"   --->   Operation 153 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %addrs_signed, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %now"   --->   Operation 155 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %now, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i192 %addrs_left"   --->   Operation 157 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %addrs_left, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i80 %rates_left"   --->   Operation 159 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i80 %rates_left, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i192 %addrs_right"   --->   Operation 161 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %addrs_right, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %rates_right"   --->   Operation 163 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rates_right, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (1.54ns)   --->   "%addr_left = add i12 %addr_right, i12 4095" [../src/delay.cpp:55]   --->   Operation 165 'add' 'addr_left' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i5 %rate_left" [../src/delay.cpp:57]   --->   Operation 166 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (1.28ns)   --->   "%rate_right = sub i6 32, i6 %zext_ln57" [../src/delay.cpp:57]   --->   Operation 167 'sub' 'rate_right' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 168 [1/1] (1.54ns)   --->   "%addr_left_1 = add i12 %addr_right_1, i12 4095" [../src/delay.cpp:55]   --->   Operation 168 'add' 'addr_left_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i5 %rate_left_1" [../src/delay.cpp:57]   --->   Operation 169 'zext' 'zext_ln57_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (1.28ns)   --->   "%rate_right_1 = sub i6 32, i6 %zext_ln57_1" [../src/delay.cpp:57]   --->   Operation 170 'sub' 'rate_right_1' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 171 [1/1] (1.54ns)   --->   "%addr_left_2 = add i12 %addr_right_2, i12 4095" [../src/delay.cpp:55]   --->   Operation 171 'add' 'addr_left_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i5 %rate_left_2" [../src/delay.cpp:57]   --->   Operation 172 'zext' 'zext_ln57_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (1.28ns)   --->   "%rate_right_2 = sub i6 32, i6 %zext_ln57_2" [../src/delay.cpp:57]   --->   Operation 173 'sub' 'rate_right_2' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [1/1] (1.54ns)   --->   "%addr_left_3 = add i12 %addr_right_3, i12 4095" [../src/delay.cpp:55]   --->   Operation 174 'add' 'addr_left_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln57_3 = zext i5 %rate_left_3" [../src/delay.cpp:57]   --->   Operation 175 'zext' 'zext_ln57_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (1.28ns)   --->   "%rate_right_3 = sub i6 32, i6 %zext_ln57_3" [../src/delay.cpp:57]   --->   Operation 176 'sub' 'rate_right_3' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 177 [1/1] (1.54ns)   --->   "%addr_left_4 = add i12 %addr_right_4, i12 4095" [../src/delay.cpp:55]   --->   Operation 177 'add' 'addr_left_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln57_4 = zext i5 %rate_left_4" [../src/delay.cpp:57]   --->   Operation 178 'zext' 'zext_ln57_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (1.28ns)   --->   "%rate_right_4 = sub i6 32, i6 %zext_ln57_4" [../src/delay.cpp:57]   --->   Operation 179 'sub' 'rate_right_4' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 180 [1/1] (1.54ns)   --->   "%addr_left_5 = add i12 %addr_right_5, i12 4095" [../src/delay.cpp:55]   --->   Operation 180 'add' 'addr_left_5' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln57_5 = zext i5 %rate_left_5" [../src/delay.cpp:57]   --->   Operation 181 'zext' 'zext_ln57_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (1.28ns)   --->   "%rate_right_5 = sub i6 32, i6 %zext_ln57_5" [../src/delay.cpp:57]   --->   Operation 182 'sub' 'rate_right_5' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 183 [1/1] (1.54ns)   --->   "%addr_left_6 = add i12 %addr_right_6, i12 4095" [../src/delay.cpp:55]   --->   Operation 183 'add' 'addr_left_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln57_6 = zext i5 %rate_left_6" [../src/delay.cpp:57]   --->   Operation 184 'zext' 'zext_ln57_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (1.28ns)   --->   "%rate_right_6 = sub i6 32, i6 %zext_ln57_6" [../src/delay.cpp:57]   --->   Operation 185 'sub' 'rate_right_6' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 186 [1/1] (1.54ns)   --->   "%addr_left_7 = add i12 %addr_right_7, i12 4095" [../src/delay.cpp:55]   --->   Operation 186 'add' 'addr_left_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln57_7 = zext i5 %rate_left_7" [../src/delay.cpp:57]   --->   Operation 187 'zext' 'zext_ln57_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (1.28ns)   --->   "%rate_right_7 = sub i6 32, i6 %zext_ln57_7" [../src/delay.cpp:57]   --->   Operation 188 'sub' 'rate_right_7' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [1/1] (1.54ns)   --->   "%addr_left_8 = add i12 %addr_right_8, i12 4095" [../src/delay.cpp:55]   --->   Operation 189 'add' 'addr_left_8' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln57_8 = zext i5 %rate_left_8" [../src/delay.cpp:57]   --->   Operation 190 'zext' 'zext_ln57_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 191 [1/1] (1.28ns)   --->   "%rate_right_8 = sub i6 32, i6 %zext_ln57_8" [../src/delay.cpp:57]   --->   Operation 191 'sub' 'rate_right_8' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 192 [1/1] (1.54ns)   --->   "%addr_left_9 = add i12 %addr_right_9, i12 4095" [../src/delay.cpp:55]   --->   Operation 192 'add' 'addr_left_9' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln57_9 = zext i5 %rate_left_9" [../src/delay.cpp:57]   --->   Operation 193 'zext' 'zext_ln57_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (1.28ns)   --->   "%rate_right_9 = sub i6 32, i6 %zext_ln57_9" [../src/delay.cpp:57]   --->   Operation 194 'sub' 'rate_right_9' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 195 [1/1] (1.54ns)   --->   "%addr_left_10 = add i12 %addr_right_10, i12 4095" [../src/delay.cpp:55]   --->   Operation 195 'add' 'addr_left_10' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln57_10 = zext i5 %rate_left_10" [../src/delay.cpp:57]   --->   Operation 196 'zext' 'zext_ln57_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 197 [1/1] (1.28ns)   --->   "%rate_right_10 = sub i6 32, i6 %zext_ln57_10" [../src/delay.cpp:57]   --->   Operation 197 'sub' 'rate_right_10' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 198 [1/1] (1.54ns)   --->   "%addr_left_11 = add i12 %addr_right_11, i12 4095" [../src/delay.cpp:55]   --->   Operation 198 'add' 'addr_left_11' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln57_11 = zext i5 %rate_left_11" [../src/delay.cpp:57]   --->   Operation 199 'zext' 'zext_ln57_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (1.28ns)   --->   "%rate_right_11 = sub i6 32, i6 %zext_ln57_11" [../src/delay.cpp:57]   --->   Operation 200 'sub' 'rate_right_11' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 201 [1/1] (1.54ns)   --->   "%addr_left_12 = add i12 %addr_right_12, i12 4095" [../src/delay.cpp:55]   --->   Operation 201 'add' 'addr_left_12' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln57_12 = zext i5 %rate_left_12" [../src/delay.cpp:57]   --->   Operation 202 'zext' 'zext_ln57_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (1.28ns)   --->   "%rate_right_12 = sub i6 32, i6 %zext_ln57_12" [../src/delay.cpp:57]   --->   Operation 203 'sub' 'rate_right_12' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 204 [1/1] (1.54ns)   --->   "%addr_left_13 = add i12 %addr_right_13, i12 4095" [../src/delay.cpp:55]   --->   Operation 204 'add' 'addr_left_13' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln57_13 = zext i5 %rate_left_13" [../src/delay.cpp:57]   --->   Operation 205 'zext' 'zext_ln57_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 206 [1/1] (1.28ns)   --->   "%rate_right_13 = sub i6 32, i6 %zext_ln57_13" [../src/delay.cpp:57]   --->   Operation 206 'sub' 'rate_right_13' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 207 [1/1] (1.54ns)   --->   "%addr_left_14 = add i12 %addr_right_14, i12 4095" [../src/delay.cpp:55]   --->   Operation 207 'add' 'addr_left_14' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln57_14 = zext i5 %rate_left_14" [../src/delay.cpp:57]   --->   Operation 208 'zext' 'zext_ln57_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (1.28ns)   --->   "%rate_right_14 = sub i6 32, i6 %zext_ln57_14" [../src/delay.cpp:57]   --->   Operation 209 'sub' 'rate_right_14' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 210 [1/1] (1.54ns)   --->   "%addr_left_15 = add i12 %addr_right_15, i12 4095" [../src/delay.cpp:55]   --->   Operation 210 'add' 'addr_left_15' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln57_15 = zext i5 %rate_left_15" [../src/delay.cpp:57]   --->   Operation 211 'zext' 'zext_ln57_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 212 [1/1] (1.28ns)   --->   "%rate_right_15 = sub i6 32, i6 %zext_ln57_15" [../src/delay.cpp:57]   --->   Operation 212 'sub' 'rate_right_15' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12, i12 %addr_left_15, i12 %addr_left_14, i12 %addr_left_13, i12 %addr_left_12, i12 %addr_left_11, i12 %addr_left_10, i12 %addr_left_9, i12 %addr_left_8, i12 %addr_left_7, i12 %addr_left_6, i12 %addr_left_5, i12 %addr_left_4, i12 %addr_left_3, i12 %addr_left_2, i12 %addr_left_1, i12 %addr_left" [../src/delay.cpp:59]   --->   Operation 213 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12, i12 %addr_right_15, i12 %addr_right_14, i12 %addr_right_13, i12 %addr_right_12, i12 %addr_right_11, i12 %addr_right_10, i12 %addr_right_9, i12 %addr_right_8, i12 %addr_right_7, i12 %addr_right_6, i12 %addr_right_5, i12 %addr_right_4, i12 %addr_right_3, i12 %addr_right_2, i12 %addr_right_1, i12 %addr_right" [../src/delay.cpp:60]   --->   Operation 214 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i5.i5.i5.i5.i5.i5.i5.i5.i5.i5.i5.i5.i5.i5.i5.i5, i5 %rate_left_15, i5 %rate_left_14, i5 %rate_left_13, i5 %rate_left_12, i5 %rate_left_11, i5 %rate_left_10, i5 %rate_left_9, i5 %rate_left_8, i5 %rate_left_7, i5 %rate_left_6, i5 %rate_left_5, i5 %rate_left_4, i5 %rate_left_3, i5 %rate_left_2, i5 %rate_left_1, i5 %rate_left" [../src/delay.cpp:61]   --->   Operation 215 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i6.i6.i6.i6.i6.i6.i6.i6.i6.i6.i6.i6.i6.i6.i6.i6, i6 %rate_right_15, i6 %rate_right_14, i6 %rate_right_13, i6 %rate_right_12, i6 %rate_right_11, i6 %rate_right_10, i6 %rate_right_9, i6 %rate_right_8, i6 %rate_right_7, i6 %rate_right_6, i6 %rate_right_5, i6 %rate_right_4, i6 %rate_right_3, i6 %rate_right_2, i6 %rate_right_1, i6 %rate_right" [../src/delay.cpp:62]   --->   Operation 216 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_none.i192P0A, i192 %addrs_left, i192 %tmp_15" [../src/delay.cpp:59]   --->   Operation 217 'write' 'write_ln59' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_none.i192P0A, i192 %addrs_right, i192 %tmp_16" [../src/delay.cpp:60]   --->   Operation 218 'write' 'write_ln60' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 219 [1/1] (0.00ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.ap_none.i80P0A, i80 %rates_left, i80 %tmp_17" [../src/delay.cpp:61]   --->   Operation 219 'write' 'write_ln61' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 220 [1/1] (0.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.ap_none.i96P0A, i96 %rates_right, i96 %tmp_18" [../src/delay.cpp:62]   --->   Operation 220 'write' 'write_ln62' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 221 [1/1] (0.00ns)   --->   "%ret_ln85 = ret" [../src/delay.cpp:85]   --->   Operation 221 'ret' 'ret_ln85' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.778ns, clock uncertainty: 0.750ns.

 <State 1>: 1.417ns
The critical path consists of the following:
	wire read operation ('addrs_signed_read', ../src/delay.cpp:4) on port 'addrs_signed' (../src/delay.cpp:4) [23]  (0.000 ns)
	'sub' operation 10 bit ('addr_signed', ../src/delay.cpp:22) [28]  (1.417 ns)

 <State 2>: 1.417ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln247', D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:29) [48]  (1.417 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'select' operation 10 bit ('min01', D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:29) [49]  (0.996 ns)

 <State 4>: 1.417ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln247_8', D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:38) [64]  (1.417 ns)

 <State 5>: 0.996ns
The critical path consists of the following:
	'select' operation 10 bit ('min03', D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:38) [65]  (0.996 ns)

 <State 6>: 1.417ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln247_12', D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:43) [72]  (1.417 ns)

 <State 7>: 0.996ns
The critical path consists of the following:
	'select' operation 10 bit ('min07', D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:43) [73]  (0.996 ns)

 <State 8>: 1.417ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln247_14', D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:46) [77]  (1.417 ns)

 <State 9>: 0.996ns
The critical path consists of the following:
	'select' operation 10 bit ('min_value', D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:247->../src/delay.cpp:46) [78]  (0.996 ns)

 <State 10>: 1.417ns
The critical path consists of the following:
	'sub' operation 10 bit ('tmp2', ../src/delay.cpp:53) [79]  (1.417 ns)

 <State 11>: 1.546ns
The critical path consists of the following:
	'sub' operation 12 bit ('addr_right', ../src/delay.cpp:54) [82]  (1.546 ns)

 <State 12>: 1.546ns
The critical path consists of the following:
	'add' operation 12 bit ('addr_left', ../src/delay.cpp:55) [83]  (1.546 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
