#! /usr/local/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0-12-g7b7231c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1c48080 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x1c7c230_0 .var "clk", 0 0;
v0x1c7c2f0_0 .var "data", 0 31;
v0x1c7c440_0 .var "flush", 0 0;
v0x1c7c510_0 .net "out", 0 31, L_0x1c7c820;  1 drivers
v0x1c7c5e0_0 .var "rst", 0 0;
S_0x1c47cb0 .scope module, "PIPELINE" "pipeline" 2 9, 3 37 0, S_0x1c48080;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "flush"
    .port_info 4 /OUTPUT 32 "out"
P_0x1c48280 .param/l "init" 0 3 38, +C4<00000000000000000000000000000000>;
P_0x1c482c0 .param/l "width" 0 3 38, +C4<00000000000000000000000000100000>;
L_0x1c7c7b0 .functor BUFZ 32, v0x1c7c2f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1c7c820 .functor BUFZ 32, v0x1c7b410_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1c7b680_0 .net "EX_data", 0 31, v0x1c7a1f0_0;  1 drivers
v0x1c7b760_0 .net "ID_data", 0 31, v0x1c7aae0_0;  1 drivers
v0x1c7b800_0 .net "IF_data", 0 31, L_0x1c7c7b0;  1 drivers
v0x1c7b900_0 .net "MEM_data", 0 31, v0x1c798c0_0;  1 drivers
v0x1c7b9d0_0 .net "WB_data", 0 31, v0x1c7b410_0;  1 drivers
v0x1c7bac0_0 .net "clk", 0 0, v0x1c7c230_0;  1 drivers
v0x1c7bbf0_0 .net "ctlFlush", 0 1, L_0x1c7c680;  1 drivers
v0x1c7bcc0_0 .net "data", 0 31, v0x1c7c2f0_0;  1 drivers
v0x1c7bd60_0 .net "flush", 0 0, v0x1c7c440_0;  1 drivers
L_0x7f9b85cfb018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1c7be90_0 .net "nothing", 0 1, L_0x7f9b85cfb018;  1 drivers
v0x1c7bf50_0 .net "out", 0 31, L_0x1c7c820;  alias, 1 drivers
v0x1c7c030_0 .net "rst", 0 0, v0x1c7c5e0_0;  1 drivers
L_0x1c7c680 .concat [ 1 1 0 0], v0x1c7c440_0, v0x1c7c440_0;
S_0x1c4e040 .scope module, "EXMEM_REG" "PipeCtlReg32" 3 73, 3 16 0, S_0x1c47cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 2 "ctl"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
P_0x1c4e210 .param/l "init" 0 3 17, +C4<00000000000000000000000000000000>;
P_0x1c4e250 .param/l "width" 0 3 17, +C4<00000000000000000000000000100000>;
v0x1c495f0_0 .net "clk", 0 0, v0x1c7c230_0;  alias, 1 drivers
v0x1c796f0_0 .net "ctl", 0 1, L_0x7f9b85cfb018;  alias, 1 drivers
v0x1c797d0_0 .net "in", 0 31, v0x1c7c2f0_0;  alias, 1 drivers
v0x1c798c0_0 .var "out", 0 31;
v0x1c799a0_0 .net "rst", 0 0, v0x1c7c5e0_0;  alias, 1 drivers
E_0x1c47490/0 .event negedge, v0x1c799a0_0;
E_0x1c47490/1 .event posedge, v0x1c495f0_0;
E_0x1c47490 .event/or E_0x1c47490/0, E_0x1c47490/1;
S_0x1c79b50 .scope module, "IDEX_REG" "PipeCtlReg32" 3 65, 3 16 0, S_0x1c47cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 2 "ctl"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
P_0x1c79d40 .param/l "init" 0 3 17, +C4<00000000000000000000000000000000>;
P_0x1c79d80 .param/l "width" 0 3 17, +C4<00000000000000000000000000100000>;
v0x1c79fb0_0 .net "clk", 0 0, v0x1c7c230_0;  alias, 1 drivers
v0x1c7a050_0 .net "ctl", 0 1, L_0x7f9b85cfb018;  alias, 1 drivers
v0x1c7a0f0_0 .net "in", 0 31, v0x1c7c2f0_0;  alias, 1 drivers
v0x1c7a1f0_0 .var "out", 0 31;
v0x1c7a290_0 .net "rst", 0 0, v0x1c7c5e0_0;  alias, 1 drivers
S_0x1c7a430 .scope module, "IFID_REG" "PipeCtlReg32" 3 57, 3 16 0, S_0x1c47cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 2 "ctl"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
P_0x1c7a600 .param/l "init" 0 3 17, +C4<00000000000000000000000000000000>;
P_0x1c7a640 .param/l "width" 0 3 17, +C4<00000000000000000000000000100000>;
v0x1c7a850_0 .net "clk", 0 0, v0x1c7c230_0;  alias, 1 drivers
v0x1c7a940_0 .net "ctl", 0 1, L_0x1c7c680;  alias, 1 drivers
v0x1c7aa20_0 .net "in", 0 31, L_0x1c7c7b0;  alias, 1 drivers
v0x1c7aae0_0 .var "out", 0 31;
v0x1c7abc0_0 .net "rst", 0 0, v0x1c7c5e0_0;  alias, 1 drivers
S_0x1c7ada0 .scope module, "MEMWB_REG" "PipeCtlReg32" 3 81, 3 16 0, S_0x1c47cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 2 "ctl"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
P_0x1c7af70 .param/l "init" 0 3 17, +C4<00000000000000000000000000000000>;
P_0x1c7afb0 .param/l "width" 0 3 17, +C4<00000000000000000000000000100000>;
v0x1c7b150_0 .net "clk", 0 0, v0x1c7c230_0;  alias, 1 drivers
v0x1c7b210_0 .net "ctl", 0 1, L_0x7f9b85cfb018;  alias, 1 drivers
v0x1c7b320_0 .net "in", 0 31, v0x1c7c2f0_0;  alias, 1 drivers
v0x1c7b410_0 .var "out", 0 31;
v0x1c7b4f0_0 .net "rst", 0 0, v0x1c7c5e0_0;  alias, 1 drivers
    .scope S_0x1c7a430;
T_0 ;
    %wait E_0x1c47490;
    %load/vec4 v0x1c7abc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1c7aae0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1c7a940_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x1c7aa20_0;
    %assign/vec4 v0x1c7aae0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1c7a940_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1c7aae0_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1c79b50;
T_1 ;
    %wait E_0x1c47490;
    %load/vec4 v0x1c7a290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1c7a1f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1c7a050_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x1c7a0f0_0;
    %assign/vec4 v0x1c7a1f0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x1c7a050_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1c7a1f0_0, 0;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1c4e040;
T_2 ;
    %wait E_0x1c47490;
    %load/vec4 v0x1c799a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1c798c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1c796f0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x1c797d0_0;
    %assign/vec4 v0x1c798c0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x1c796f0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1c798c0_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1c7ada0;
T_3 ;
    %wait E_0x1c47490;
    %load/vec4 v0x1c7b4f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1c7b410_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1c7b210_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x1c7b320_0;
    %assign/vec4 v0x1c7b410_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x1c7b210_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1c7b410_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1c48080;
T_4 ;
    %delay 1, 0;
    %load/vec4 v0x1c7c230_0;
    %inv;
    %store/vec4 v0x1c7c230_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1c48080;
T_5 ;
    %vpi_call 2 23 "$display", "Starting - REMEMBER, rst is NEGATIVE (0=reset signals)" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c7c230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c7c5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c7c440_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c7c5e0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1c7c2f0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x1c7c2f0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x1c7c2f0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x1c7c2f0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x1c7c2f0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x1c7c2f0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x1c7c2f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c7c440_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x1c7c2f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c7c440_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c7c440_0, 0, 1;
    %delay 15, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1c48080;
T_6 ;
    %vpi_call 2 57 "$monitor", "clk=%b rst=%b flush=%b IF_data=%d ID_data=%d EX_data=%d MEM_data=%d WB_data=%d out=%d ", v0x1c7c230_0, v0x1c7c5e0_0, v0x1c7c440_0, v0x1c7b800_0, v0x1c7b760_0, v0x1c7b680_0, v0x1c7b900_0, v0x1c7b9d0_0, v0x1c7c510_0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "pipeline_test.v";
    "pipeline.v";
