{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616042679847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616042679871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 18 10:14:39 2021 " "Processing started: Thu Mar 18 10:14:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616042679871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042679871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off apb_fsm -c apb_fsm " "Command: quartus_map --read_settings_files=on --write_settings_files=off apb_fsm -c apb_fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042679871 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616042681139 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616042681139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/maven silicon/project/rtl/apb_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /maven silicon/project/rtl/apb_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 apb_fsm " "Found entity 1: apb_fsm" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616042692668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692668 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "apb_fsm " "Elaborating entity \"apb_fsm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616042692823 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "penable apb_fsm.v(52) " "Verilog HDL Always Construct warning at apb_fsm.v(52): inferring latch(es) for variable \"penable\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1616042692862 "|apb_fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "psel apb_fsm.v(52) " "Verilog HDL Always Construct warning at apb_fsm.v(52): inferring latch(es) for variable \"psel\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1616042692863 "|apb_fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "paddr apb_fsm.v(52) " "Verilog HDL Always Construct warning at apb_fsm.v(52): inferring latch(es) for variable \"paddr\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1616042692863 "|apb_fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pwdata apb_fsm.v(52) " "Verilog HDL Always Construct warning at apb_fsm.v(52): inferring latch(es) for variable \"pwdata\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1616042692870 "|apb_fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state apb_fsm.v(52) " "Verilog HDL Always Construct warning at apb_fsm.v(52): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1616042692872 "|apb_fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hready_out apb_fsm.v(52) " "Verilog HDL Always Construct warning at apb_fsm.v(52): inferring latch(es) for variable \"hready_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1616042692872 "|apb_fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pwrite apb_fsm.v(52) " "Verilog HDL Always Construct warning at apb_fsm.v(52): inferring latch(es) for variable \"pwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1616042692872 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwrite apb_fsm.v(52) " "Inferred latch for \"pwrite\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692880 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hready_out apb_fsm.v(52) " "Inferred latch for \"hready_out\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692881 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ST_WENABLEP apb_fsm.v(52) " "Inferred latch for \"next_state.ST_WENABLEP\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692881 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ST_WENABLE apb_fsm.v(52) " "Inferred latch for \"next_state.ST_WENABLE\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692881 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ST_RENABLE apb_fsm.v(52) " "Inferred latch for \"next_state.ST_RENABLE\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692881 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ST_WRITEP apb_fsm.v(52) " "Inferred latch for \"next_state.ST_WRITEP\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692882 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ST_WRITE apb_fsm.v(52) " "Inferred latch for \"next_state.ST_WRITE\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692882 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ST_READ apb_fsm.v(52) " "Inferred latch for \"next_state.ST_READ\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692882 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ST_WWAIT apb_fsm.v(52) " "Inferred latch for \"next_state.ST_WWAIT\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692883 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ST_IDLE apb_fsm.v(52) " "Inferred latch for \"next_state.ST_IDLE\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692884 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[0\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[0\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692884 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[1\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[1\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692884 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[2\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[2\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692884 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[3\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[3\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692884 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[4\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[4\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692884 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[5\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[5\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692884 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[6\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[6\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692885 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[7\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[7\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692885 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[8\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[8\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692885 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[9\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[9\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692885 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[10\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[10\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692885 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[11\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[11\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692885 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[12\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[12\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692885 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[13\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[13\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692886 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[14\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[14\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692886 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[15\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[15\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692886 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[16\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[16\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692886 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[17\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[17\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692886 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[18\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[18\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692886 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[19\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[19\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692886 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[20\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[20\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692887 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[21\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[21\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692887 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[22\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[22\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692887 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[23\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[23\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692887 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[24\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[24\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692887 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[25\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[25\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692887 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[26\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[26\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692887 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[27\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[27\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692887 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[28\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[28\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692888 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[29\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[29\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692889 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[30\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[30\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692889 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata\[31\] apb_fsm.v(52) " "Inferred latch for \"pwdata\[31\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692889 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[0\] apb_fsm.v(52) " "Inferred latch for \"paddr\[0\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692889 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[1\] apb_fsm.v(52) " "Inferred latch for \"paddr\[1\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692889 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[2\] apb_fsm.v(52) " "Inferred latch for \"paddr\[2\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692889 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[3\] apb_fsm.v(52) " "Inferred latch for \"paddr\[3\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692889 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[4\] apb_fsm.v(52) " "Inferred latch for \"paddr\[4\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692889 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[5\] apb_fsm.v(52) " "Inferred latch for \"paddr\[5\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692889 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[6\] apb_fsm.v(52) " "Inferred latch for \"paddr\[6\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692889 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[7\] apb_fsm.v(52) " "Inferred latch for \"paddr\[7\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692889 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[8\] apb_fsm.v(52) " "Inferred latch for \"paddr\[8\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692890 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[9\] apb_fsm.v(52) " "Inferred latch for \"paddr\[9\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692890 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[10\] apb_fsm.v(52) " "Inferred latch for \"paddr\[10\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692890 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[11\] apb_fsm.v(52) " "Inferred latch for \"paddr\[11\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692890 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[12\] apb_fsm.v(52) " "Inferred latch for \"paddr\[12\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692890 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[13\] apb_fsm.v(52) " "Inferred latch for \"paddr\[13\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692890 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[14\] apb_fsm.v(52) " "Inferred latch for \"paddr\[14\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692890 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[15\] apb_fsm.v(52) " "Inferred latch for \"paddr\[15\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692890 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[16\] apb_fsm.v(52) " "Inferred latch for \"paddr\[16\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692890 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[17\] apb_fsm.v(52) " "Inferred latch for \"paddr\[17\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692890 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[18\] apb_fsm.v(52) " "Inferred latch for \"paddr\[18\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692890 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[19\] apb_fsm.v(52) " "Inferred latch for \"paddr\[19\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692890 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[20\] apb_fsm.v(52) " "Inferred latch for \"paddr\[20\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692890 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[21\] apb_fsm.v(52) " "Inferred latch for \"paddr\[21\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692890 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[22\] apb_fsm.v(52) " "Inferred latch for \"paddr\[22\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692890 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[23\] apb_fsm.v(52) " "Inferred latch for \"paddr\[23\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692890 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[24\] apb_fsm.v(52) " "Inferred latch for \"paddr\[24\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692891 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[25\] apb_fsm.v(52) " "Inferred latch for \"paddr\[25\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692891 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[26\] apb_fsm.v(52) " "Inferred latch for \"paddr\[26\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692891 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[27\] apb_fsm.v(52) " "Inferred latch for \"paddr\[27\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692891 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[28\] apb_fsm.v(52) " "Inferred latch for \"paddr\[28\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692891 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[29\] apb_fsm.v(52) " "Inferred latch for \"paddr\[29\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692891 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[30\] apb_fsm.v(52) " "Inferred latch for \"paddr\[30\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692891 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddr\[31\] apb_fsm.v(52) " "Inferred latch for \"paddr\[31\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692891 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "psel\[0\] apb_fsm.v(52) " "Inferred latch for \"psel\[0\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692891 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "psel\[1\] apb_fsm.v(52) " "Inferred latch for \"psel\[1\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692891 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "psel\[2\] apb_fsm.v(52) " "Inferred latch for \"psel\[2\]\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692891 "|apb_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "penable apb_fsm.v(52) " "Inferred latch for \"penable\" at apb_fsm.v(52)" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042692891 "|apb_fsm"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_state.ST_IDLE_916 " "LATCH primitive \"next_state.ST_IDLE_916\" is permanently enabled" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1616042694109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_state.ST_WWAIT_888 " "LATCH primitive \"next_state.ST_WWAIT_888\" is permanently enabled" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1616042694109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_state.ST_READ_860 " "LATCH primitive \"next_state.ST_READ_860\" is permanently enabled" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1616042694109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_state.ST_WRITE_832 " "LATCH primitive \"next_state.ST_WRITE_832\" is permanently enabled" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1616042694109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_state.ST_WRITEP_804 " "LATCH primitive \"next_state.ST_WRITEP_804\" is permanently enabled" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1616042694109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_state.ST_RENABLE_776 " "LATCH primitive \"next_state.ST_RENABLE_776\" is permanently enabled" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1616042694109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_state.ST_WENABLE_748 " "LATCH primitive \"next_state.ST_WENABLE_748\" is permanently enabled" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1616042694109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_state.ST_WENABLEP_720 " "LATCH primitive \"next_state.ST_WENABLEP_720\" is permanently enabled" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1616042694109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "psel\[0\]\$latch " "Latch psel\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694413 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "psel\[1\]\$latch " "Latch psel\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694413 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "psel\[2\]\$latch " "Latch psel\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694414 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[0\]\$latch " "Latch paddr\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694414 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[1\]\$latch " "Latch paddr\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694414 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[2\]\$latch " "Latch paddr\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694414 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[3\]\$latch " "Latch paddr\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694414 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[4\]\$latch " "Latch paddr\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694414 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[5\]\$latch " "Latch paddr\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694414 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[6\]\$latch " "Latch paddr\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694414 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[7\]\$latch " "Latch paddr\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694414 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[8\]\$latch " "Latch paddr\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694414 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[9\]\$latch " "Latch paddr\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694414 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[10\]\$latch " "Latch paddr\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694414 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[11\]\$latch " "Latch paddr\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694414 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[12\]\$latch " "Latch paddr\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694414 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[13\]\$latch " "Latch paddr\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694414 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[14\]\$latch " "Latch paddr\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694414 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[15\]\$latch " "Latch paddr\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694414 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[16\]\$latch " "Latch paddr\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694414 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[17\]\$latch " "Latch paddr\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694415 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[18\]\$latch " "Latch paddr\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694415 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[19\]\$latch " "Latch paddr\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694415 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[20\]\$latch " "Latch paddr\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694415 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[21\]\$latch " "Latch paddr\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694415 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[22\]\$latch " "Latch paddr\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694415 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[23\]\$latch " "Latch paddr\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694415 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[24\]\$latch " "Latch paddr\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694415 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[25\]\$latch " "Latch paddr\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694415 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[26\]\$latch " "Latch paddr\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694415 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[27\]\$latch " "Latch paddr\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694415 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[28\]\$latch " "Latch paddr\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694415 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[29\]\$latch " "Latch paddr\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694415 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[30\]\$latch " "Latch paddr\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694415 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paddr\[31\]\$latch " "Latch paddr\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694416 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwdata\[0\]\$latch " "Latch pwdata\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694416 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwdata\[1\]\$latch " "Latch pwdata\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694416 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwdata\[2\]\$latch " "Latch pwdata\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694416 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwdata\[3\]\$latch " "Latch pwdata\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694416 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwdata\[4\]\$latch " "Latch pwdata\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694416 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwdata\[5\]\$latch " "Latch pwdata\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694416 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwdata\[6\]\$latch " "Latch pwdata\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694416 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwdata\[7\]\$latch " "Latch pwdata\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694416 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwdata\[8\]\$latch " "Latch pwdata\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694416 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwdata\[9\]\$latch " "Latch pwdata\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694416 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwdata\[10\]\$latch " "Latch pwdata\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694417 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwdata\[11\]\$latch " "Latch pwdata\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694417 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwdata\[12\]\$latch " "Latch pwdata\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694417 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwdata\[13\]\$latch " "Latch pwdata\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694417 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwdata\[14\]\$latch " "Latch pwdata\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694417 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwdata\[15\]\$latch " "Latch pwdata\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694417 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwdata\[16\]\$latch " "Latch pwdata\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694417 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwdata\[17\]\$latch " "Latch pwdata\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694417 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwdata\[18\]\$latch " "Latch pwdata\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694418 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwdata\[19\]\$latch " "Latch pwdata\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694418 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwdata\[20\]\$latch " "Latch pwdata\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694418 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwdata\[21\]\$latch " "Latch pwdata\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694418 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwdata\[22\]\$latch " "Latch pwdata\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694418 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwdata\[23\]\$latch " "Latch pwdata\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694418 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwdata\[24\]\$latch " "Latch pwdata\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694418 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwdata\[25\]\$latch " "Latch pwdata\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694418 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwdata\[26\]\$latch " "Latch pwdata\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694418 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwdata\[27\]\$latch " "Latch pwdata\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694418 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwdata\[28\]\$latch " "Latch pwdata\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694418 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwdata\[29\]\$latch " "Latch pwdata\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694418 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwdata\[30\]\$latch " "Latch pwdata\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694418 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwdata\[31\]\$latch " "Latch pwdata\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.ST_WWAIT " "Ports D and ENA on the latch are fed by the same signal present_state.ST_WWAIT" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616042694419 ""}  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616042694419 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hresp\[0\] GND " "Pin \"hresp\[0\]\" is stuck at GND" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616042694446 "|apb_fsm|hresp[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hresp\[1\] GND " "Pin \"hresp\[1\]\" is stuck at GND" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616042694446 "|apb_fsm|hresp[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hready_out VCC " "Pin \"hready_out\" is stuck at VCC" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616042694446 "|apb_fsm|hready_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1616042694446 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616042694654 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1616042695122 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616042695949 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616042695949 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "64 " "Design contains 64 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hwdata_1\[0\] " "No output dependent on input pin \"hwdata_1\[0\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|hwdata_1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hwdata_1\[1\] " "No output dependent on input pin \"hwdata_1\[1\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|hwdata_1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hwdata_1\[2\] " "No output dependent on input pin \"hwdata_1\[2\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|hwdata_1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hwdata_1\[3\] " "No output dependent on input pin \"hwdata_1\[3\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|hwdata_1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hwdata_1\[4\] " "No output dependent on input pin \"hwdata_1\[4\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|hwdata_1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hwdata_1\[5\] " "No output dependent on input pin \"hwdata_1\[5\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|hwdata_1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hwdata_1\[6\] " "No output dependent on input pin \"hwdata_1\[6\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|hwdata_1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hwdata_1\[7\] " "No output dependent on input pin \"hwdata_1\[7\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|hwdata_1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hwdata_1\[8\] " "No output dependent on input pin \"hwdata_1\[8\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|hwdata_1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hwdata_1\[9\] " "No output dependent on input pin \"hwdata_1\[9\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|hwdata_1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hwdata_1\[10\] " "No output dependent on input pin \"hwdata_1\[10\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|hwdata_1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hwdata_1\[11\] " "No output dependent on input pin \"hwdata_1\[11\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|hwdata_1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hwdata_1\[12\] " "No output dependent on input pin \"hwdata_1\[12\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|hwdata_1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hwdata_1\[13\] " "No output dependent on input pin \"hwdata_1\[13\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|hwdata_1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hwdata_1\[14\] " "No output dependent on input pin \"hwdata_1\[14\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|hwdata_1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hwdata_1\[15\] " "No output dependent on input pin \"hwdata_1\[15\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|hwdata_1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hwdata_1\[16\] " "No output dependent on input pin \"hwdata_1\[16\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|hwdata_1[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hwdata_1\[17\] " "No output dependent on input pin \"hwdata_1\[17\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|hwdata_1[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hwdata_1\[18\] " "No output dependent on input pin \"hwdata_1\[18\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|hwdata_1[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hwdata_1\[19\] " "No output dependent on input pin \"hwdata_1\[19\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|hwdata_1[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hwdata_1\[20\] " "No output dependent on input pin \"hwdata_1\[20\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|hwdata_1[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hwdata_1\[21\] " "No output dependent on input pin \"hwdata_1\[21\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|hwdata_1[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hwdata_1\[22\] " "No output dependent on input pin \"hwdata_1\[22\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|hwdata_1[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hwdata_1\[23\] " "No output dependent on input pin \"hwdata_1\[23\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|hwdata_1[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hwdata_1\[24\] " "No output dependent on input pin \"hwdata_1\[24\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|hwdata_1[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hwdata_1\[25\] " "No output dependent on input pin \"hwdata_1\[25\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|hwdata_1[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hwdata_1\[26\] " "No output dependent on input pin \"hwdata_1\[26\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|hwdata_1[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hwdata_1\[27\] " "No output dependent on input pin \"hwdata_1\[27\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|hwdata_1[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hwdata_1\[28\] " "No output dependent on input pin \"hwdata_1\[28\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|hwdata_1[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hwdata_1\[29\] " "No output dependent on input pin \"hwdata_1\[29\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|hwdata_1[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hwdata_1\[30\] " "No output dependent on input pin \"hwdata_1\[30\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|hwdata_1[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hwdata_1\[31\] " "No output dependent on input pin \"hwdata_1\[31\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|hwdata_1[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "haddr_0\[0\] " "No output dependent on input pin \"haddr_0\[0\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|haddr_0[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "haddr_0\[1\] " "No output dependent on input pin \"haddr_0\[1\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|haddr_0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "haddr_0\[2\] " "No output dependent on input pin \"haddr_0\[2\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|haddr_0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "haddr_0\[3\] " "No output dependent on input pin \"haddr_0\[3\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|haddr_0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "haddr_0\[4\] " "No output dependent on input pin \"haddr_0\[4\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|haddr_0[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "haddr_0\[5\] " "No output dependent on input pin \"haddr_0\[5\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|haddr_0[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "haddr_0\[6\] " "No output dependent on input pin \"haddr_0\[6\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|haddr_0[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "haddr_0\[7\] " "No output dependent on input pin \"haddr_0\[7\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|haddr_0[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "haddr_0\[8\] " "No output dependent on input pin \"haddr_0\[8\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|haddr_0[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "haddr_0\[9\] " "No output dependent on input pin \"haddr_0\[9\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|haddr_0[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "haddr_0\[10\] " "No output dependent on input pin \"haddr_0\[10\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|haddr_0[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "haddr_0\[11\] " "No output dependent on input pin \"haddr_0\[11\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|haddr_0[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "haddr_0\[12\] " "No output dependent on input pin \"haddr_0\[12\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|haddr_0[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "haddr_0\[13\] " "No output dependent on input pin \"haddr_0\[13\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|haddr_0[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "haddr_0\[14\] " "No output dependent on input pin \"haddr_0\[14\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|haddr_0[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "haddr_0\[15\] " "No output dependent on input pin \"haddr_0\[15\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|haddr_0[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "haddr_0\[16\] " "No output dependent on input pin \"haddr_0\[16\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|haddr_0[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "haddr_0\[17\] " "No output dependent on input pin \"haddr_0\[17\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|haddr_0[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "haddr_0\[18\] " "No output dependent on input pin \"haddr_0\[18\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|haddr_0[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "haddr_0\[19\] " "No output dependent on input pin \"haddr_0\[19\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|haddr_0[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "haddr_0\[20\] " "No output dependent on input pin \"haddr_0\[20\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|haddr_0[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "haddr_0\[21\] " "No output dependent on input pin \"haddr_0\[21\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|haddr_0[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "haddr_0\[22\] " "No output dependent on input pin \"haddr_0\[22\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|haddr_0[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "haddr_0\[23\] " "No output dependent on input pin \"haddr_0\[23\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|haddr_0[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "haddr_0\[24\] " "No output dependent on input pin \"haddr_0\[24\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|haddr_0[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "haddr_0\[25\] " "No output dependent on input pin \"haddr_0\[25\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|haddr_0[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "haddr_0\[26\] " "No output dependent on input pin \"haddr_0\[26\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|haddr_0[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "haddr_0\[27\] " "No output dependent on input pin \"haddr_0\[27\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|haddr_0[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "haddr_0\[28\] " "No output dependent on input pin \"haddr_0\[28\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|haddr_0[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "haddr_0\[29\] " "No output dependent on input pin \"haddr_0\[29\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|haddr_0[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "haddr_0\[30\] " "No output dependent on input pin \"haddr_0\[30\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|haddr_0[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "haddr_0\[31\] " "No output dependent on input pin \"haddr_0\[31\]\"" {  } { { "../rtl/apb_fsm.v" "" { Text "D:/Maven Silicon/Project/rtl/apb_fsm.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616042696922 "|apb_fsm|haddr_0[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1616042696922 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "422 " "Implemented 422 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "168 " "Implemented 168 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616042696934 ""} { "Info" "ICUT_CUT_TM_OPINS" "104 " "Implemented 104 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616042696934 ""} { "Info" "ICUT_CUT_TM_LCELLS" "150 " "Implemented 150 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616042696934 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616042696934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 219 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 219 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616042696990 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 18 10:14:56 2021 " "Processing ended: Thu Mar 18 10:14:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616042696990 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616042696990 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616042696990 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616042696990 ""}
