- status: 0 - openlane design prep
  runtime_s: 2.44
  runtime_ts: 0h0m2s438ms
- status: 2 - synthesis - yosys
  runtime_s: 1.36
  runtime_ts: 0h0m1s363ms
- status: 3 - sta - openroad
  runtime_s: 0.59
  runtime_ts: 0h0m0s593ms
- status: 4 - floorplan initialization - openroad
  runtime_s: 0.78
  runtime_ts: 0h0m0s778ms
- status: 5 - ioplace - openroad
  runtime_s: 0.59
  runtime_ts: 0h0m0s593ms
- status: 6 - tap/decap insertion - openroad
  runtime_s: 0.74
  runtime_ts: 0h0m0s741ms
- status: 7 - pdn generation - openroad
  runtime_s: 3.54
  runtime_ts: 0h0m3s540ms
- status: 8 - global placement - openroad
  runtime_s: 55.96
  runtime_ts: 0h0m55s960ms
- status: 9 - resizer design optimizations - openroad
  runtime_s: 2.04
  runtime_ts: 0h0m2s37ms
- status: 10 - detailed placement - openroad
  runtime_s: 1.33
  runtime_ts: 0h0m1s328ms
- status: 11 - cts - openroad
  runtime_s: 41.72
  runtime_ts: 0h0m41s716ms
- status: 12 - resizer timing optimizations - openroad
  runtime_s: 2.42
  runtime_ts: 0h0m2s424ms
- status: 13 - detailed placement - openroad
  runtime_s: 1.34
  runtime_ts: 0h0m1s336ms
- status: 15 - write verilog - openroad
  runtime_s: 0.91
  runtime_ts: 0h0m0s907ms
- status: 15 - global routing - openroad
  runtime_s: 1.03
  runtime_ts: 0h0m1s28ms
- status: 16 - fill insertion - openroad
  runtime_s: 3.24
  runtime_ts: 0h0m3s237ms
- status: 17 - detailed_routing - openroad
  runtime_s: 97.94
  runtime_ts: 0h1m37s938ms
- status: 18 - wire lengths - openlane
  runtime_s: 2.25
  runtime_ts: 0h0m2s254ms
- status: 19 - gdsii - magic
  runtime_s: 61.23
  runtime_ts: 0h1m1s229ms
- status: 20 - spice extraction - magic
  runtime_s: 125.03
  runtime_ts: 0h2m5s34ms
- status: 22 - write verilog - openroad
  runtime_s: 2.06
  runtime_ts: 0h0m2s64ms
- status: 22 - write powered verilog - openlane
  runtime_s: 2.2
  runtime_ts: 0h0m2s200ms
- status: 23 - lvs - netgen
  runtime_s: 6.79
  runtime_ts: 0h0m6s786ms
- status: 24 - antenna check - openroad
  runtime_s: 2.25
  runtime_ts: 0h0m2s248ms
