C:/Users/Javier/Documents/Universidad/1_semestre/DD1/Laboratorio/P04/hdl/div_freq_4.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Javier/Documents/Universidad/1_semestre/DD1/Laboratorio/P04/hdl/div_freq_4.vhd
Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity div_freq_4
-- Compiling architecture rtl of div_freq_4

} {} {}} C:/Users/Javier/Documents/Universidad/1_semestre/DD1/Laboratorio/P04/test/div_freq_4_tb.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Javier/Documents/Universidad/1_semestre/DD1/Laboratorio/P04/test/div_freq_4_tb.vhd
Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity tb_div_freq_4
-- Compiling architecture Test of tb_div_freq_4
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity div_freq_4

} {} {}} C:/Users/Javier/Documents/Universidad/1_semestre/DD1/Laboratorio/P04/Ficheros_P4/hdl/oper_reg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Javier/Documents/Universidad/1_semestre/DD1/Laboratorio/P04/Ficheros_P4/hdl/oper_reg.vhd
Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity oper_reg
-- Compiling architecture rtl of oper_reg

} {} {}}
