@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: MO111 :"d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_0\rtl\vlog\core\fifo_256x8_pa3.v":68:16:68:20|Tristate driver AFULL (in view: work.UART_test_COREUART_0_fifo_256x8_pa3(verilog)) on net AFULL (in view: work.UART_test_COREUART_0_fifo_256x8_pa3(verilog)) has its enable tied to GND.
@N: MO111 :"d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_1\rtl\vlog\core\fifo_256x8_pa3.v":68:16:68:20|Tristate driver AFULL (in view: work.UART_test_COREUART_1_fifo_256x8_pa3_0(verilog)) on net AFULL (in view: work.UART_test_COREUART_1_fifo_256x8_pa3_0(verilog)) has its enable tied to GND.
@N: MO111 :"d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_1\rtl\vlog\core\fifo_256x8_pa3.v":68:16:68:20|Tristate driver AFULL (in view: work.UART_test_COREUART_1_fifo_256x8_pa3_1(verilog)) on net AFULL (in view: work.UART_test_COREUART_1_fifo_256x8_pa3_1(verilog)) has its enable tied to GND.
@N: MO225 :"d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_0\rtl\vlog\core\coreuart.v":293:0:293:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.UART_test_COREUART_0_COREUART_1s_1s_0s_15s_0s_0s(verilog)); safe FSM implementation is not required.
@N: MO231 :"d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_0\rtl\vlog\core\clock_gen.v":283:6:283:11|Found counter in view:work.UART_test_COREUART_0_Clock_gen_0s_0s(verilog) instance genblk1\.baud_cntr[12:0] 
@N: MO231 :"d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_0\rtl\vlog\core\clock_gen.v":310:0:310:5|Found counter in view:work.UART_test_COREUART_0_Clock_gen_0s_0s(verilog) instance xmit_cntr[3:0] 
@N: MO231 :"d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_0\rtl\vlog\core\tx_async.v":268:0:268:5|Found counter in view:work.UART_test_COREUART_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s(verilog) instance xmit_bit_sel[3:0] 
@N: BN362 :"d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_0\rtl\vlog\core\tx_async.v":339:0:339:5|Removing sequential instance tx_parity (in view: work.UART_test_COREUART_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MO231 :"d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_0\rtl\vlog\core\rx_async.v":377:0:377:5|Found counter in view:work.UART_test_COREUART_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog) instance rx_bit_cnt[3:0] 
@N: MO225 :"d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_0\rtl\vlog\core\rx_async.v":286:0:286:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.UART_test_COREUART_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
@N: MO231 :"d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_0\rtl\vlog\core\rx_async.v":181:0:181:5|Found counter in view:work.UART_test_COREUART_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog) instance receive_count[3:0] 
@N: BN362 :"d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_0\rtl\vlog\core\rx_async.v":377:0:377:5|Removing sequential instance rx_shift[8] (in view: work.UART_test_COREUART_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MO225 :"d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_1\rtl\vlog\core\coreuart.v":293:0:293:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.UART_test_COREUART_1_COREUART_1s_1s_0s_15s_0s_0s(verilog)); safe FSM implementation is not required.
@N: MO231 :"d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_1\rtl\vlog\core\clock_gen.v":283:6:283:11|Found counter in view:work.UART_test_COREUART_1_Clock_gen_0s_0s(verilog) instance genblk1\.baud_cntr[12:0] 
@N: MO231 :"d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_1\rtl\vlog\core\clock_gen.v":310:0:310:5|Found counter in view:work.UART_test_COREUART_1_Clock_gen_0s_0s(verilog) instance xmit_cntr[3:0] 
@N: MO231 :"d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_1\rtl\vlog\core\tx_async.v":268:0:268:5|Found counter in view:work.UART_test_COREUART_1_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s(verilog) instance xmit_bit_sel[3:0] 
@N: BN362 :"d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_1\rtl\vlog\core\tx_async.v":339:0:339:5|Removing sequential instance tx_parity (in view: work.UART_test_COREUART_1_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MO231 :"d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_1\rtl\vlog\core\rx_async.v":377:0:377:5|Found counter in view:work.UART_test_COREUART_1_Rx_async_0s_1s_0s_1s_2s_3s(verilog) instance rx_bit_cnt[3:0] 
@N: MO225 :"d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_1\rtl\vlog\core\rx_async.v":286:0:286:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.UART_test_COREUART_1_Rx_async_0s_1s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
@N: MO231 :"d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_1\rtl\vlog\core\rx_async.v":181:0:181:5|Found counter in view:work.UART_test_COREUART_1_Rx_async_0s_1s_0s_1s_2s_3s(verilog) instance receive_count[3:0] 
@N: BN362 :"d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_1\rtl\vlog\core\rx_async.v":377:0:377:5|Removing sequential instance rx_shift[8] (in view: work.UART_test_COREUART_1_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_1\rtl\vlog\core\coreuart.v":263:0:263:5|Removing sequential instance COREUART_1.clear_parity_reg (in view: work.UART_test(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_0\rtl\vlog\core\coreuart.v":263:0:263:5|Removing sequential instance COREUART_0.clear_parity_reg (in view: work.UART_test(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_1\rtl\vlog\core\coreuart.v":263:0:263:5|Removing sequential instance COREUART_1.clear_parity_reg0 (in view: work.UART_test(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_0\rtl\vlog\core\coreuart.v":263:0:263:5|Removing sequential instance COREUART_0.clear_parity_reg0 (in view: work.UART_test(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_1\rtl\vlog\core\rx_async.v":501:0:501:5|Removing sequential instance COREUART_1.make_RX.clear_parity_en_1 (in view: work.UART_test(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga\a3p1000_uart\component\work\uart_test\coreuart_0\rtl\vlog\core\rx_async.v":501:0:501:5|Removing sequential instance COREUART_0.make_RX.clear_parity_en_1 (in view: work.UART_test(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: FP130 |Promoting Net rst_c on CLKBUF  rst_pad 
@N: FP130 |Promoting Net clk_c on CLKBUF  clk_pad 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
