{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679337526604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679337526604 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 20 20:38:46 2023 " "Processing started: Mon Mar 20 20:38:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679337526604 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679337526604 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Uni_Projektas -c Uni_Projektas " "Command: quartus_map --read_settings_files=on --write_settings_files=off Uni_Projektas -c Uni_Projektas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679337526608 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1679337526940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_Manager-arc " "Found design unit 1: ADC_Manager-arc" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527354 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_Manager " "Found entity 1: ADC_Manager" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679337527354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "correlation_function.vhd 2 1 " "Found 2 design units, including 1 entities, in source file correlation_function.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Correlation_function-arc1 " "Found design unit 1: Correlation_function-arc1" {  } { { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527354 ""} { "Info" "ISGN_ENTITY_NAME" "1 Correlation_function " "Found entity 1: Correlation_function" {  } { { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679337527354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wizard_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wizard_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wizard_ram-SYN " "Found design unit 1: wizard_ram-SYN" {  } { { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527360 ""} { "Info" "ISGN_ENTITY_NAME" "1 wizard_ram " "Found entity 1: wizard_ram" {  } { { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679337527360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uni_projektas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uni_projektas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UNI_Projektas-arc " "Found design unit 1: UNI_Projektas-arc" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527362 ""} { "Info" "ISGN_ENTITY_NAME" "1 UNI_Projektas " "Found entity 1: UNI_Projektas" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679337527362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_divider-arc " "Found design unit 1: Clock_divider-arc" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527362 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679337527362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "big_ram_wizard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file big_ram_wizard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 big_ram_wizard-SYN " "Found design unit 1: big_ram_wizard-SYN" {  } { { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527366 ""} { "Info" "ISGN_ENTITY_NAME" "1 big_ram_wizard " "Found entity 1: big_ram_wizard" {  } { { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679337527366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_ram_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_ram_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_ram_shifter-arc " "Found design unit 1: ADC_ram_shifter-arc" {  } { { "ADC_ram_shifter.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527366 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_ram_shifter " "Found entity 1: ADC_ram_shifter" {  } { { "ADC_ram_shifter.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679337527366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Controller-arc " "Found design unit 1: UART_Controller-arc" {  } { { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527370 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Controller " "Found entity 1: UART_Controller" {  } { { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679337527370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-arc " "Found design unit 1: UART_TX-arc" {  } { { "UART_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527370 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "UART_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679337527370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fifo_wizard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_fifo_wizard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_fifo_wizard-SYN " "Found design unit 1: uart_fifo_wizard-SYN" {  } { { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527374 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_FIFO_wizard " "Found entity 1: UART_FIFO_wizard" {  } { { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679337527374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenchas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbenchas-UNI_Projektas_arch " "Found design unit 1: Testbenchas-UNI_Projektas_arch" {  } { { "Testbenchas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527374 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbenchas " "Found entity 1: Testbenchas" {  } { { "Testbenchas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679337527374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "correlation_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file correlation_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Correlation_Gate-arc " "Found design unit 1: Correlation_Gate-arc" {  } { { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527379 ""} { "Info" "ISGN_ENTITY_NAME" "1 Correlation_Gate " "Found entity 1: Correlation_Gate" {  } { { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679337527379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-arc " "Found design unit 1: UART_RX-arc" {  } { { "UART_RX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_RX.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527379 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART_RX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_RX.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679337527379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corr_func_rom_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file corr_func_rom_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 corr_func_rom_1-SYN " "Found design unit 1: corr_func_rom_1-SYN" {  } { { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527382 ""} { "Info" "ISGN_ENTITY_NAME" "1 corr_func_rom_1 " "Found entity 1: corr_func_rom_1" {  } { { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679337527382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Controller-arc " "Found design unit 1: SPI_Controller-arc" {  } { { "SPI_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527382 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Controller " "Found entity 1: SPI_Controller" {  } { { "SPI_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679337527382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_TX-arc " "Found design unit 1: SPI_TX-arc" {  } { { "SPI_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527387 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_TX " "Found entity 1: SPI_TX" {  } { { "SPI_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679337527387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wizard_spi_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wizard_spi_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wizard_spi_fifo-SYN " "Found design unit 1: wizard_spi_fifo-SYN" {  } { { "wizard_spi_fifo.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527390 ""} { "Info" "ISGN_ENTITY_NAME" "1 wizard_spi_fifo " "Found entity 1: wizard_spi_fifo" {  } { { "wizard_spi_fifo.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679337527390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_test_projektas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_test_projektas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Test_projektas-arc " "Found design unit 1: SPI_Test_projektas-arc" {  } { { "SPI_Test_projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Test_projektas.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527392 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Test_projektas " "Found entity 1: SPI_Test_projektas" {  } { { "SPI_Test_projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Test_projektas.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679337527392 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Uni_Projektas " "Elaborating entity \"Uni_Projektas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1679337527492 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ADC_SHDN Uni_Projektas.vhd(16) " "VHDL Signal Declaration warning at Uni_Projektas.vhd(16): used explicit default value for signal \"ADC_SHDN\" because signal was never assigned a value" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1679337527492 "|Uni_Projektas"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ADC_CLK Uni_Projektas.vhd(18) " "VHDL Signal Declaration warning at Uni_Projektas.vhd(18): used explicit default value for signal \"ADC_CLK\" because signal was never assigned a value" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1679337527492 "|Uni_Projektas"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ADC_DCLKB Uni_Projektas.vhd(21) " "VHDL Signal Declaration warning at Uni_Projektas.vhd(21): used explicit default value for signal \"ADC_DCLKB\" because signal was never assigned a value" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1679337527492 "|Uni_Projektas"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ADC_DCLKA Uni_Projektas.vhd(22) " "VHDL Signal Declaration warning at Uni_Projektas.vhd(22): used explicit default value for signal \"ADC_DCLKA\" because signal was never assigned a value" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1679337527492 "|Uni_Projektas"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ADC_SPI_SCLK Uni_Projektas.vhd(26) " "VHDL Signal Declaration warning at Uni_Projektas.vhd(26): used explicit default value for signal \"ADC_SPI_SCLK\" because signal was never assigned a value" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1679337527492 "|Uni_Projektas"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ADC_SPI_CS Uni_Projektas.vhd(27) " "VHDL Signal Declaration warning at Uni_Projektas.vhd(27): used explicit default value for signal \"ADC_SPI_CS\" because signal was never assigned a value" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1679337527492 "|Uni_Projektas"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "MRAM_OUTPUT_EN Uni_Projektas.vhd(36) " "VHDL Signal Declaration warning at Uni_Projektas.vhd(36): used explicit default value for signal \"MRAM_OUTPUT_EN\" because signal was never assigned a value" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1679337527492 "|Uni_Projektas"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "MRAM_A Uni_Projektas.vhd(37) " "VHDL Signal Declaration warning at Uni_Projektas.vhd(37): used explicit default value for signal \"MRAM_A\" because signal was never assigned a value" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1679337527492 "|Uni_Projektas"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "MRAM_EN Uni_Projektas.vhd(38) " "VHDL Signal Declaration warning at Uni_Projektas.vhd(38): used explicit default value for signal \"MRAM_EN\" because signal was never assigned a value" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1679337527492 "|Uni_Projektas"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "MRAM_WRITE_EN Uni_Projektas.vhd(39) " "VHDL Signal Declaration warning at Uni_Projektas.vhd(39): used explicit default value for signal \"MRAM_WRITE_EN\" because signal was never assigned a value" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1679337527492 "|Uni_Projektas"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "MRAM_UPPER_EN Uni_Projektas.vhd(40) " "VHDL Signal Declaration warning at Uni_Projektas.vhd(40): used explicit default value for signal \"MRAM_UPPER_EN\" because signal was never assigned a value" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1679337527492 "|Uni_Projektas"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "MRAM_LOWER_EN Uni_Projektas.vhd(41) " "VHDL Signal Declaration warning at Uni_Projektas.vhd(41): used explicit default value for signal \"MRAM_LOWER_EN\" because signal was never assigned a value" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1679337527492 "|Uni_Projektas"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "MRAM_D Uni_Projektas.vhd(42) " "VHDL Signal Declaration warning at Uni_Projektas.vhd(42): used explicit default value for signal \"MRAM_D\" because signal was never assigned a value" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1679337527492 "|Uni_Projektas"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "func_ram_address_bus Uni_Projektas.vhd(163) " "VHDL Signal Declaration warning at Uni_Projektas.vhd(163): used explicit default value for signal \"func_ram_address_bus\" because signal was never assigned a value" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 163 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1679337527492 "|Uni_Projektas"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "func_ram_out Uni_Projektas.vhd(165) " "Verilog HDL or VHDL warning at Uni_Projektas.vhd(165): object \"func_ram_out\" assigned a value but never read" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1679337527492 "|Uni_Projektas"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UART_TX_SIG Uni_Projektas.vhd(218) " "Verilog HDL or VHDL warning at Uni_Projektas.vhd(218): object \"UART_TX_SIG\" assigned a value but never read" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 218 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1679337527496 "|Uni_Projektas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_ram_shifter ADC_ram_shifter:adc_ram_shifter_1 " "Elaborating entity \"ADC_ram_shifter\" for hierarchy \"ADC_ram_shifter:adc_ram_shifter_1\"" {  } { { "Uni_Projektas.vhd" "adc_ram_shifter_1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_Manager ADC_Manager:ADC_Manager1 " "Elaborating entity \"ADC_Manager\" for hierarchy \"ADC_Manager:ADC_Manager1\"" {  } { { "Uni_Projektas.vhd" "ADC_Manager1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wizard_ram wizard_ram:wizard_ram_1 " "Elaborating entity \"wizard_ram\" for hierarchy \"wizard_ram:wizard_ram_1\"" {  } { { "Uni_Projektas.vhd" "wizard_ram_1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\"" {  } { { "wizard_ram.vhd" "altsyncram_component" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\"" {  } { { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337527601 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Conv_func_data.mif " "Parameter \"init_file\" = \"Conv_func_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 255 " "Parameter \"numwords_a\" = \"255\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527605 ""}  } { { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679337527605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i0d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0d1 " "Found entity 1: altsyncram_i0d1" {  } { { "db/altsyncram_i0d1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_i0d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679337527654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0d1 wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated " "Elaborating entity \"altsyncram_i0d1\" for hierarchy \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider Clock_divider:clock_divider1 " "Elaborating entity \"Clock_divider\" for hierarchy \"Clock_divider:clock_divider1\"" {  } { { "Uni_Projektas.vhd" "clock_divider1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Correlation_function Correlation_function:corr_long " "Elaborating entity \"Correlation_function\" for hierarchy \"Correlation_function:corr_long\"" {  } { { "Uni_Projektas.vhd" "corr_long" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Correlation_Gate Correlation_function:corr_long\|Correlation_Gate:gate5 " "Elaborating entity \"Correlation_Gate\" for hierarchy \"Correlation_function:corr_long\|Correlation_Gate:gate5\"" {  } { { "Correlation_function.vhd" "gate5" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Correlation_Gate Correlation_function:corr_long\|Correlation_Gate:gate6 " "Elaborating entity \"Correlation_Gate\" for hierarchy \"Correlation_function:corr_long\|Correlation_Gate:gate6\"" {  } { { "Correlation_function.vhd" "gate6" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "big_ram_wizard big_ram_wizard:ram1 " "Elaborating entity \"big_ram_wizard\" for hierarchy \"big_ram_wizard:ram1\"" {  } { { "Uni_Projektas.vhd" "ram1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram big_ram_wizard:ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\"" {  } { { "big_ram_wizard.vhd" "altsyncram_component" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "big_ram_wizard:ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\"" {  } { { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337527683 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "big_ram_wizard:ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527683 ""}  } { { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679337527683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hf52.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hf52.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hf52 " "Found entity 1: altsyncram_hf52" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679337527760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hf52 big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated " "Elaborating entity \"altsyncram_hf52\" for hierarchy \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "corr_func_rom_1 corr_func_rom_1:ram3 " "Elaborating entity \"corr_func_rom_1\" for hierarchy \"corr_func_rom_1:ram3\"" {  } { { "Uni_Projektas.vhd" "ram3" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram corr_func_rom_1:ram3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\"" {  } { { "corr_func_rom_1.vhd" "altsyncram_component" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\"" {  } { { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337527788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component " "Instantiated megafunction \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Conv_func_data_wide.mif " "Parameter \"init_file\" = \"Conv_func_data_wide.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527788 ""}  } { { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679337527788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_he42.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_he42.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_he42 " "Found entity 1: altsyncram_he42" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679337527860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_he42 corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated " "Elaborating entity \"altsyncram_he42\" for hierarchy \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Controller UART_Controller:UART_Controller_1 " "Elaborating entity \"UART_Controller\" for hierarchy \"UART_Controller:UART_Controller_1\"" {  } { { "Uni_Projektas.vhd" "UART_Controller_1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1 " "Elaborating entity \"UART_TX\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\"" {  } { { "UART_Controller.vhd" "uart_tx_1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_FIFO_wizard UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo " "Elaborating entity \"UART_FIFO_wizard\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\"" {  } { { "UART_Controller.vhd" "uart_fifo" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\"" {  } { { "UART_FIFO_wizard.vhd" "scfifo_component" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\"" {  } { { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337527925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527925 ""}  } { { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679337527925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ka21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ka21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ka21 " "Found entity 1: scfifo_ka21" {  } { { "db/scfifo_ka21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679337527977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ka21 UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated " "Elaborating entity \"scfifo_ka21\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_rg21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_rg21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_rg21 " "Found entity 1: a_dpfifo_rg21" {  } { { "db/a_dpfifo_rg21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337527990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679337527990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_rg21 UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo " "Elaborating entity \"a_dpfifo_rg21\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\"" {  } { { "db/scfifo_ka21.tdf" "dpfifo" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337527992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_76e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_76e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_76e " "Found entity 1: a_fefifo_76e" {  } { { "db/a_fefifo_76e.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_fefifo_76e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337528004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679337528004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_76e UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|a_fefifo_76e:fifo_state " "Elaborating entity \"a_fefifo_76e\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|a_fefifo_76e:fifo_state\"" {  } { { "db/a_dpfifo_rg21.tdf" "fifo_state" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337528004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pj7 " "Found entity 1: cntr_pj7" {  } { { "db/cntr_pj7.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/cntr_pj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337528056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679337528056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pj7 UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|a_fefifo_76e:fifo_state\|cntr_pj7:count_usedw " "Elaborating entity \"cntr_pj7\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|a_fefifo_76e:fifo_state\|cntr_pj7:count_usedw\"" {  } { { "db/a_fefifo_76e.tdf" "count_usedw" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_fefifo_76e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337528056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_st01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_st01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_st01 " "Found entity 1: dpram_st01" {  } { { "db/dpram_st01.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337528110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679337528110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_st01 UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram " "Elaborating entity \"dpram_st01\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\"" {  } { { "db/a_dpfifo_rg21.tdf" "FIFOram" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337528110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0sj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0sj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0sj1 " "Found entity 1: altsyncram_0sj1" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337528162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679337528162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0sj1 UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2 " "Elaborating entity \"altsyncram_0sj1\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\"" {  } { { "db/dpram_st01.tdf" "altsyncram2" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337528166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_djb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_djb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_djb " "Found entity 1: cntr_djb" {  } { { "db/cntr_djb.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/cntr_djb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679337528214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679337528214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_djb UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|cntr_djb:rd_ptr_count " "Elaborating entity \"cntr_djb\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|cntr_djb:rd_ptr_count\"" {  } { { "db/a_dpfifo_rg21.tdf" "rd_ptr_count" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679337528219 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[0\] " "Synthesized away node \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 39 2 0 } } { "db/dpram_st01.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf" 36 2 0 } } { "db/a_dpfifo_rg21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 40 2 0 } } { "db/scfifo_ka21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } } { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 75 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337528432 "|UNI_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[1\] " "Synthesized away node \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 68 2 0 } } { "db/dpram_st01.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf" 36 2 0 } } { "db/a_dpfifo_rg21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 40 2 0 } } { "db/scfifo_ka21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } } { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 75 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337528432 "|UNI_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[2\] " "Synthesized away node \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 97 2 0 } } { "db/dpram_st01.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf" 36 2 0 } } { "db/a_dpfifo_rg21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 40 2 0 } } { "db/scfifo_ka21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } } { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 75 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337528432 "|UNI_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[3\] " "Synthesized away node \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 126 2 0 } } { "db/dpram_st01.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf" 36 2 0 } } { "db/a_dpfifo_rg21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 40 2 0 } } { "db/scfifo_ka21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } } { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 75 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337528432 "|UNI_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[4\] " "Synthesized away node \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 155 2 0 } } { "db/dpram_st01.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf" 36 2 0 } } { "db/a_dpfifo_rg21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 40 2 0 } } { "db/scfifo_ka21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } } { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 75 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337528432 "|UNI_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[5\] " "Synthesized away node \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 184 2 0 } } { "db/dpram_st01.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf" 36 2 0 } } { "db/a_dpfifo_rg21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 40 2 0 } } { "db/scfifo_ka21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } } { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 75 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337528432 "|UNI_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[6\] " "Synthesized away node \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 213 2 0 } } { "db/dpram_st01.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf" 36 2 0 } } { "db/a_dpfifo_rg21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 40 2 0 } } { "db/scfifo_ka21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } } { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 75 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337528432 "|UNI_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[7\] " "Synthesized away node \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 242 2 0 } } { "db/dpram_st01.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf" 36 2 0 } } { "db/a_dpfifo_rg21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 40 2 0 } } { "db/scfifo_ka21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } } { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 75 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337528432 "|UNI_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\|q_a\[0\] " "Synthesized away node \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_i0d1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_i0d1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 89 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337528432 "|UNI_Projektas|wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\|q_a\[1\] " "Synthesized away node \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_i0d1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_i0d1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 89 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337528432 "|UNI_Projektas|wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\|q_a\[2\] " "Synthesized away node \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_i0d1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_i0d1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 89 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337528432 "|UNI_Projektas|wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\|q_a\[3\] " "Synthesized away node \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_i0d1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_i0d1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 89 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337528432 "|UNI_Projektas|wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\|q_a\[4\] " "Synthesized away node \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_i0d1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_i0d1.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 89 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337528432 "|UNI_Projektas|wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\|q_a\[5\] " "Synthesized away node \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_i0d1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_i0d1.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 89 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337528432 "|UNI_Projektas|wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\|q_a\[6\] " "Synthesized away node \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_i0d1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_i0d1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 89 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337528432 "|UNI_Projektas|wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\|q_a\[7\] " "Synthesized away node \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_i0d1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_i0d1.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 89 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337528432 "|UNI_Projektas|wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1679337528432 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1679337528432 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1679337528982 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[47\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[47\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 1589 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[46\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[46\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 1556 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[45\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[45\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 1523 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[44\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[44\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 1490 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[43\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[43\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 1457 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[42\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[42\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 1424 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[41\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[41\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 1391 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[40\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[40\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 1358 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[119\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[119\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4205 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[47\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[47\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1685 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[118\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[118\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4170 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[46\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[46\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1650 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[117\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[117\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4135 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[45\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[45\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1615 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[116\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[116\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4100 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[44\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[44\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1580 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[115\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[115\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4065 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[43\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[43\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1545 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[114\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[114\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4030 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[42\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[42\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1510 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[113\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[113\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[41\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[41\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1475 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[112\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[112\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3960 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[40\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[40\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1440 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[39\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[39\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 1325 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[38\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[38\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 1292 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[37\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[37\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 1259 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[36\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[36\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 1226 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[35\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 1193 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[34\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 1160 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[33\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[32\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 1094 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[111\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[111\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3925 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[39\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[39\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1405 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[110\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[110\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3890 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[38\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[38\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1370 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[109\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[109\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3855 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[37\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[37\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1335 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[108\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[108\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3820 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[36\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[36\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1300 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[107\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[107\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3785 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[35\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1265 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[106\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[106\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3750 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[34\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1230 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[105\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[105\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3715 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[33\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1195 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[104\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[104\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3680 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[32\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1160 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[15\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 533 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[14\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 500 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[13\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 467 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[12\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[11\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[10\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[9\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[8\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 302 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[87\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[87\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3085 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[15\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[86\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[86\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3050 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[14\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 530 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[85\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[85\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3015 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[13\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 495 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[84\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[84\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2980 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[12\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 460 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[83\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[83\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2945 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[11\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 425 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[82\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[82\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2910 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[10\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 390 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[81\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[81\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2875 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[9\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 355 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[80\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[80\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2840 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[8\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[7\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[6\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[5\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[4\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 170 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[3\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[2\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[1\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[0\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[79\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[79\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2805 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[7\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[78\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[78\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2770 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[6\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 250 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[77\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[77\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2735 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[5\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[76\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[76\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2700 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[4\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[75\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[75\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2665 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[3\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[74\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[74\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2630 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[2\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 110 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[73\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[73\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2595 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[1\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 75 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[72\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[72\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2560 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[0\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[31\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 1061 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[30\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 1028 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[29\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[28\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 962 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[27\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 929 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[26\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 896 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[25\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 863 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[24\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 830 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[103\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[103\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3645 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[31\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1125 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[102\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[102\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3610 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[30\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1090 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[101\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[101\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3575 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[29\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[100\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[100\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3540 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[28\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1020 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[99\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[99\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3505 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[27\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 985 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[98\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[98\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3470 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[26\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 950 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[97\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[97\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3435 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[25\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 915 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[96\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[96\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3400 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[24\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 880 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[23\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 797 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[22\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 764 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[21\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 731 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[20\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[19\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[18\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 632 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[17\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[16\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[95\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[95\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3365 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[23\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[94\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[94\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3330 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[22\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 810 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[93\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[93\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3295 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[21\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 775 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[92\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[92\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3260 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[20\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 740 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[91\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[91\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3225 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[19\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 705 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[90\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[90\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3190 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[18\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 670 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[89\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[89\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3155 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[17\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 635 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[88\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[88\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3120 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[16\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 600 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[95\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[95\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 3173 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[94\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[94\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 3140 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[93\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[93\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 3107 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[92\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[92\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 3074 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[91\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[91\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 3041 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[90\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[90\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 3008 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[89\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[89\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 2975 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[88\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[88\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 2942 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[39\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[39\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1405 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[38\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[38\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1370 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[37\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[37\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1335 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[36\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[36\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1300 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[35\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1265 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[34\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1230 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[33\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1195 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[32\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1160 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[87\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[87\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 2909 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[86\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[86\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 2876 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[85\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[85\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 2843 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[84\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[84\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 2810 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[83\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[83\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 2777 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[82\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[82\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 2744 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[81\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[81\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 2711 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[80\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[80\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 2678 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[31\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1125 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[30\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1090 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[29\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[28\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1020 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[27\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 985 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[26\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 950 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[25\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 915 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[24\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 880 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[79\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[79\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 2645 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[78\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[78\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 2612 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[77\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[77\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 2579 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[76\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[76\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 2546 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[75\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[75\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 2513 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[74\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[74\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 2480 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[73\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[73\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 2447 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[72\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[72\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 2414 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[23\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[22\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 810 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[21\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 775 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[20\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 740 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[19\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 705 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[18\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 670 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[17\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 635 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[16\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 600 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[71\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[71\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 2381 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[70\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[70\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 2348 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[69\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[69\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 2315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[68\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[68\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 2282 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[67\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[67\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 2249 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[66\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[66\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 2216 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[65\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[65\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 2183 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[64\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[64\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 2150 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[15\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[71\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[71\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2525 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[14\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 530 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[70\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[70\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2490 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[13\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 495 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[69\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[69\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2455 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[12\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 460 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[68\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[68\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2420 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[11\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 425 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[67\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[67\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2385 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[10\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 390 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[66\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[66\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2350 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[9\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 355 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[65\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[65\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[8\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[64\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[64\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2280 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[63\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[63\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 2117 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[62\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[62\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 2084 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[61\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[61\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 2051 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[60\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[60\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 2018 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[59\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[59\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 1985 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[58\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[58\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 1952 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[57\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[57\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 1919 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[56\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[56\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 1886 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[7\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[63\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[63\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2245 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[6\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 250 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[62\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[62\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2210 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[5\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[61\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[61\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2175 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[4\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[60\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[60\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2140 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[3\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[59\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[59\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[2\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 110 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[58\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[58\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2070 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[1\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 75 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[57\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[57\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2035 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[0\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[56\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[56\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2000 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[55\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[55\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 1853 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[54\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[54\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 1820 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[53\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[53\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 1787 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[52\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[52\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 1754 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[51\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[51\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 1721 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[50\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[50\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 1688 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[49\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[49\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 1655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[48\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[48\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 1622 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[127\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[127\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[55\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[55\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1965 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[126\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[126\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4450 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[54\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[54\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1930 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[125\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[125\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4415 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[53\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[53\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1895 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[124\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[124\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4380 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[52\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[52\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1860 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[123\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[123\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4345 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[51\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[51\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[122\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[122\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4310 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[50\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[50\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1790 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[121\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[121\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4275 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[49\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[49\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1755 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[120\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[120\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4240 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[48\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[48\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1720 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[87\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[87\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3085 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[86\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[86\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3050 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[85\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[85\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3015 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[84\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[84\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2980 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[83\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[83\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2945 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[82\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[82\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2910 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[81\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[81\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2875 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[80\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[80\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2840 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[79\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[79\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2805 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[78\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[78\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2770 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[77\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[77\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2735 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[76\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[76\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2700 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[75\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[75\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2665 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[74\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[74\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2630 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[73\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[73\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2595 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[72\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[72\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2560 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[111\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[111\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 3701 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[110\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[110\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 3668 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[109\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[109\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 3635 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[108\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[108\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 3602 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[107\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[107\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 3569 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[106\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[106\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 3536 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[105\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[105\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 3503 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[104\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[104\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 3470 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[55\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[55\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1965 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[54\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[54\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1930 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[53\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[53\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1895 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[52\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[52\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1860 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[51\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[51\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[50\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[50\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1790 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[49\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[49\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1755 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[48\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[48\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1720 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[103\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[103\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 3437 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[102\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[102\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 3404 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[101\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[101\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 3371 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[100\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[100\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 3338 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[99\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[99\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 3305 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[98\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[98\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 3272 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[97\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[97\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 3239 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[96\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[96\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 3206 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[47\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[47\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1685 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[46\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[46\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1650 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[45\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[45\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1615 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[44\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[44\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1580 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[43\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[43\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1545 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[42\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[42\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1510 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[41\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[41\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1475 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[40\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[40\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1440 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[127\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[127\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 4229 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[126\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[126\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 4196 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[125\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[125\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 4163 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[124\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[124\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 4130 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[123\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[123\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 4097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[122\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[122\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 4064 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[121\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[121\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 4031 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[120\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[120\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 3998 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[71\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[71\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2525 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[70\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[70\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2490 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[69\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[69\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2455 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[68\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[68\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2420 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[67\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[67\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2385 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[66\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[66\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2350 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[65\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[65\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[64\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[64\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2280 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[119\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[119\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 3965 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[118\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[118\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 3932 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[117\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[117\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 3899 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[116\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[116\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 3866 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[115\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[115\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 3833 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[114\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[114\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 3800 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[113\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[113\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 3767 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[112\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_he42:auto_generated\|q_a\[112\]\"" {  } { { "db/altsyncram_he42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf" 3734 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[63\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[63\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2245 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[62\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[62\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2210 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[61\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[61\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2175 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[60\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[60\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2140 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[59\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[59\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[58\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[58\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2070 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[57\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[57\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2035 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[56\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[56\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2000 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[119\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[119\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4205 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[118\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[118\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4170 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[117\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[117\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4135 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[116\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[116\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4100 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[115\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[115\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4065 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[114\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[114\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4030 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[113\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[113\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[112\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[112\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3960 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[111\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[111\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3925 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[110\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[110\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3890 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[109\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[109\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3855 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[108\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[108\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3820 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[107\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[107\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3785 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[106\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[106\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3750 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[105\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[105\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3715 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[104\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[104\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3680 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[103\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[103\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3645 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[102\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[102\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3610 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[101\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[101\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3575 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[100\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[100\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3540 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[99\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[99\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3505 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[98\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[98\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3470 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[97\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[97\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3435 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[96\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[96\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3400 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[95\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[95\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3365 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[94\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[94\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3330 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[93\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[93\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3295 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[92\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[92\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3260 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[91\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[91\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3225 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[90\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[90\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3190 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[89\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[89\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3155 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[88\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[88\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3120 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[127\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[127\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[126\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[126\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4450 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[125\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[125\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4415 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[124\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[124\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4380 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[123\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[123\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4345 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[122\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[122\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4310 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[121\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[121\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4275 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[120\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[120\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4240 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529246 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a120"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1679337529246 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1679337529246 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ADC_SPI_SDIN " "Bidir \"ADC_SPI_SDIN\" has no driver" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1679337529444 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SPI_MOSI " "Bidir \"SPI_MOSI\" has no driver" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 30 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1679337529444 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SPI_MISO " "Bidir \"SPI_MISO\" has no driver" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1679337529444 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SPI_SCLK " "Bidir \"SPI_SCLK\" has no driver" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 32 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1679337529444 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SPI_CS " "Bidir \"SPI_CS\" has no driver" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1679337529444 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1679337529444 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SHDN GND " "Pin \"ADC_SHDN\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|ADC_SHDN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CLK GND " "Pin \"ADC_CLK\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|ADC_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DCLKB GND " "Pin \"ADC_DCLKB\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|ADC_DCLKB"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DCLKA GND " "Pin \"ADC_DCLKA\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|ADC_DCLKA"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SPI_SCLK GND " "Pin \"ADC_SPI_SCLK\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|ADC_SPI_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SPI_CS VCC " "Pin \"ADC_SPI_CS\" is stuck at VCC" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|ADC_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_OUTPUT_EN GND " "Pin \"MRAM_OUTPUT_EN\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_OUTPUT_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[0\] GND " "Pin \"MRAM_A\[0\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[1\] GND " "Pin \"MRAM_A\[1\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[2\] GND " "Pin \"MRAM_A\[2\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[3\] GND " "Pin \"MRAM_A\[3\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[4\] GND " "Pin \"MRAM_A\[4\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[5\] GND " "Pin \"MRAM_A\[5\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[6\] GND " "Pin \"MRAM_A\[6\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[7\] GND " "Pin \"MRAM_A\[7\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[8\] GND " "Pin \"MRAM_A\[8\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[9\] GND " "Pin \"MRAM_A\[9\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[10\] GND " "Pin \"MRAM_A\[10\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_A[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[11\] GND " "Pin \"MRAM_A\[11\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[12\] GND " "Pin \"MRAM_A\[12\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[13\] GND " "Pin \"MRAM_A\[13\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_A[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[14\] GND " "Pin \"MRAM_A\[14\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_A[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[15\] GND " "Pin \"MRAM_A\[15\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_A[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[16\] GND " "Pin \"MRAM_A\[16\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_A[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[17\] GND " "Pin \"MRAM_A\[17\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_A[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_EN GND " "Pin \"MRAM_EN\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_WRITE_EN GND " "Pin \"MRAM_WRITE_EN\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_WRITE_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_UPPER_EN GND " "Pin \"MRAM_UPPER_EN\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_UPPER_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_LOWER_EN GND " "Pin \"MRAM_LOWER_EN\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_LOWER_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_D\[0\] GND " "Pin \"MRAM_D\[0\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_D\[1\] GND " "Pin \"MRAM_D\[1\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_D\[2\] GND " "Pin \"MRAM_D\[2\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_D\[3\] GND " "Pin \"MRAM_D\[3\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_D\[4\] GND " "Pin \"MRAM_D\[4\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_D\[5\] GND " "Pin \"MRAM_D\[5\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_D\[6\] GND " "Pin \"MRAM_D\[6\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_D\[7\] GND " "Pin \"MRAM_D\[7\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_D\[8\] GND " "Pin \"MRAM_D\[8\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_D\[9\] GND " "Pin \"MRAM_D\[9\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_D\[10\] GND " "Pin \"MRAM_D\[10\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_D\[11\] GND " "Pin \"MRAM_D\[11\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_D\[12\] GND " "Pin \"MRAM_D\[12\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_D\[13\] GND " "Pin \"MRAM_D\[13\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_D\[14\] GND " "Pin \"MRAM_D\[14\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_D\[15\] GND " "Pin \"MRAM_D\[15\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679337529459 "|UNI_Projektas|MRAM_D[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1679337529459 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "829 " "829 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1679337529568 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1679337529779 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529779 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON " "No output dependent on input pin \"BUTTON\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529830 "|UNI_Projektas|BUTTON"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DORB " "No output dependent on input pin \"ADC_DORB\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529830 "|UNI_Projektas|ADC_DORB"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DORA " "No output dependent on input pin \"ADC_DORA\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529830 "|UNI_Projektas|ADC_DORA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_B\[0\] " "No output dependent on input pin \"ADC_BIT_B\[0\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529830 "|UNI_Projektas|ADC_BIT_B[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_B\[1\] " "No output dependent on input pin \"ADC_BIT_B\[1\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529830 "|UNI_Projektas|ADC_BIT_B[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_B\[2\] " "No output dependent on input pin \"ADC_BIT_B\[2\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529830 "|UNI_Projektas|ADC_BIT_B[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_B\[3\] " "No output dependent on input pin \"ADC_BIT_B\[3\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529830 "|UNI_Projektas|ADC_BIT_B[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_B\[4\] " "No output dependent on input pin \"ADC_BIT_B\[4\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529830 "|UNI_Projektas|ADC_BIT_B[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_B\[5\] " "No output dependent on input pin \"ADC_BIT_B\[5\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529830 "|UNI_Projektas|ADC_BIT_B[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_B\[6\] " "No output dependent on input pin \"ADC_BIT_B\[6\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529830 "|UNI_Projektas|ADC_BIT_B[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_B\[7\] " "No output dependent on input pin \"ADC_BIT_B\[7\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529830 "|UNI_Projektas|ADC_BIT_B[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_B\[8\] " "No output dependent on input pin \"ADC_BIT_B\[8\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529830 "|UNI_Projektas|ADC_BIT_B[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_B\[9\] " "No output dependent on input pin \"ADC_BIT_B\[9\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529830 "|UNI_Projektas|ADC_BIT_B[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_A\[8\] " "No output dependent on input pin \"ADC_BIT_A\[8\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529830 "|UNI_Projektas|ADC_BIT_A[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_A\[9\] " "No output dependent on input pin \"ADC_BIT_A\[9\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529830 "|UNI_Projektas|ADC_BIT_A[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_A\[7\] " "No output dependent on input pin \"ADC_BIT_A\[7\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529830 "|UNI_Projektas|ADC_BIT_A[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_A\[6\] " "No output dependent on input pin \"ADC_BIT_A\[6\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529830 "|UNI_Projektas|ADC_BIT_A[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_A\[5\] " "No output dependent on input pin \"ADC_BIT_A\[5\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529830 "|UNI_Projektas|ADC_BIT_A[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_A\[4\] " "No output dependent on input pin \"ADC_BIT_A\[4\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529830 "|UNI_Projektas|ADC_BIT_A[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_A\[3\] " "No output dependent on input pin \"ADC_BIT_A\[3\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529830 "|UNI_Projektas|ADC_BIT_A[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_A\[2\] " "No output dependent on input pin \"ADC_BIT_A\[2\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529830 "|UNI_Projektas|ADC_BIT_A[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_A\[1\] " "No output dependent on input pin \"ADC_BIT_A\[1\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529830 "|UNI_Projektas|ADC_BIT_A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_A\[0\] " "No output dependent on input pin \"ADC_BIT_A\[0\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679337529830 "|UNI_Projektas|ADC_BIT_A[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1679337529830 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100 " "Implemented 100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1679337529832 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1679337529832 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "5 " "Implemented 5 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1679337529832 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1679337529832 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1679337529832 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 497 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 497 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679337529892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 20 20:38:49 2023 " "Processing ended: Mon Mar 20 20:38:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679337529892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679337529892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679337529892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679337529892 ""}
