[View]
Entity=testbench_for_tutorvhdl
Architecture=
TopLevelType=2
[file:.\src\TutorVHDL.vhd]
Enabled=1
[file:.\src\TestBench\tutorvhdl_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\tutorvhdl_TB_runtest.do]
Enabled=1
[file:.\src\untitled.asdb]
Enabled=1
[file:.\src\untitled.awc]
Enabled=1
[file:.\src\zadanie3_wave.asdb]
Enabled=1
[file:.\src\zadanie3_wave.awc]
Enabled=1
[file:.\src\zadanie2_wave.asdb]
Enabled=1
[file:.\src\zadanie2_wave.awc]
Enabled=1
[file:.\src\zadanie4_wave.asdb]
Enabled=1
[file:.\src\zadanie4_wave.awc]
Enabled=1
[file:.\src\zadanie_5_wave.asdb]
Enabled=1
[file:.\src\zadanie_5_wave.awc]
Enabled=1
[file:.\src\zadanie5_wave.asdb]
Enabled=1
[file:.\src\zadanie5_wave.awc]
Enabled=1
[file:.\src\zadanie6_wave.asdb]
Enabled=1
[file:.\src\zadanie6_wave.awc]
Enabled=1
[file:.\src\zadanie7_wave.asdb]
Enabled=1
[file:.\src\zadanie7_wave.awc]
Enabled=1
[file:.\src\waves\untitled.asdb]
Enabled=1
[file:.\src\waves\untitled.awc]
Enabled=1
[file:.\src\waves\zadanie3_wave.asdb]
Enabled=1
[file:.\src\waves\zadanie3_wave.awc]
Enabled=1
[file:.\src\waves\zadanie2_wave.asdb]
Enabled=1
[file:.\src\waves\zadanie2_wave.awc]
Enabled=1
[file:.\src\waves\zadanie4_wave.asdb]
Enabled=1
[file:.\src\waves\zadanie4_wave.awc]
Enabled=1
[file:.\src\waves\zadanie5_wave.asdb]
Enabled=1
[file:.\src\waves\zadanie5_wave.awc]
Enabled=1
[file:.\src\waves\zadanie6_wave.asdb]
Enabled=1
[file:.\src\waves\zadanie6_wave.awc]
Enabled=1
[file:.\src\waves\zadanie7_wave.awc]
Enabled=1
[file:.\src\waves\zadanie7_wave.asdb]
Enabled=1
