Analysis & Synthesis report for projeto_sagarana
Wed Nov 09 14:25:56 2022
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Nov 09 14:25:56 2022           ;
; Quartus Prime Version       ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name               ; projeto_sagarana                            ;
; Top-level Entity Name       ; projeto_sagarana                            ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA5F23C7        ;                    ;
; Top-level entity name                                                           ; projeto_sagarana   ; projeto_sagarana   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Wed Nov 09 14:25:38 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_sagarana -c projeto_sagarana
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file tx_serial_8n2_fd.vhd
    Info (12022): Found design unit 1: tx_serial_8N2_fd-tx_serial_8N2_fd_arch File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/tx_serial_8N2_fd.vhd Line: 20
    Info (12023): Found entity 1: tx_serial_8N2_fd File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/tx_serial_8N2_fd.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file tx_serial_8n2.vhd
    Info (12022): Found design unit 1: tx_serial_8N2-tx_serial_8N2_arch File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/tx_serial_8N2.vhd Line: 19
    Info (12023): Found entity 1: tx_serial_8N2 File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/tx_serial_8N2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rx_serial_8n2_fd.vhd
    Info (12022): Found design unit 1: rx_serial_8N2_fd-rx_serial_8N2_fd_arch File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/rx_serial_8N2_fd.vhd Line: 21
    Info (12023): Found entity 1: rx_serial_8N2_fd File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/rx_serial_8N2_fd.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rx_serial_8n2.vhd
    Info (12022): Found design unit 1: rx_serial_8N2-rx_serial_8N2_arch File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/rx_serial_8N2.vhd Line: 17
    Info (12023): Found entity 1: rx_serial_8N2 File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/rx_serial_8N2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file tx_serial_tick_uc.vhd
    Info (12022): Found design unit 1: tx_serial_uc-tx_serial_uc_arch File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/tx_serial_tick_uc.vhd Line: 34
    Info (12023): Found entity 1: tx_serial_uc File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/tx_serial_tick_uc.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file sr_ff.vhd
    Info (12022): Found design unit 1: sr_ff-behavioral File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sr_ff.vhd Line: 11
    Info (12023): Found entity 1: sr_ff File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sr_ff.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sonar_uc.vhd
    Info (12022): Found design unit 1: sonar_uc-sonar_uc_arch File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sonar_uc.vhd Line: 27
    Info (12023): Found entity 1: sonar_uc File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sonar_uc.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sonar_fd.vhd
    Info (12022): Found design unit 1: sonar_fd-sonar_fd_arch File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sonar_fd.vhd Line: 43
    Info (12023): Found entity 1: sonar_fd File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sonar_fd.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file sonar.vhd
    Info (12022): Found design unit 1: sonar-sonar_arch File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sonar.vhd Line: 33
    Info (12023): Found entity 1: sonar File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sonar.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rx_serial_tick_uc.vhd
    Info (12022): Found design unit 1: rx_serial_uc-rx_serial_uc_arch File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/rx_serial_tick_uc.vhd Line: 23
    Info (12023): Found entity 1: rx_serial_uc File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/rx_serial_tick_uc.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file rom_angulos_8x24.vhd
    Info (12022): Found design unit 1: rom_angulos_8x24-rom_arch File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/rom_angulos_8x24.vhd Line: 28
    Info (12023): Found entity 1: rom_angulos_8x24 File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/rom_angulos_8x24.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file registrador_n.vhd
    Info (12022): Found design unit 1: registrador_n-registrador_n File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/registrador_n.vhd Line: 36
    Info (12023): Found entity 1: registrador_n File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/registrador_n.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file mux_8x1_n.vhd
    Info (12022): Found design unit 1: mux_8x1_n-behav File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/mux_8x1_n.vhd Line: 37
    Info (12023): Found entity 1: mux_8x1_n File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/mux_8x1_n.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file mux_4x1_n.vhd
    Info (12022): Found design unit 1: mux_4x1_n-arch_mux_4x1_n File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/mux_4x1_n.vhd Line: 35
    Info (12023): Found entity 1: mux_4x1_n File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/mux_4x1_n.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file hex7seg.vhd
    Info (12022): Found design unit 1: hex7seg-comportamental File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/hex7seg.vhd Line: 27
    Info (12023): Found entity 1: hex7seg File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/hex7seg.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file gerador_pulso.vhd
    Info (12022): Found design unit 1: gerador_pulso-fsm_arch File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/gerador_pulso.vhd Line: 19
    Info (12023): Found entity 1: gerador_pulso File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/gerador_pulso.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file edge_detector_descida.vhd
    Info (12022): Found design unit 1: edge_detector_descida-Behavioral File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/edge_detector_descida.vhd Line: 12
    Info (12023): Found entity 1: edge_detector_descida File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/edge_detector_descida.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file edge_detector.vhd
    Info (12022): Found design unit 1: edge_detector-Behavioral File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/edge_detector.vhd Line: 29
    Info (12023): Found entity 1: edge_detector File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/edge_detector.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file deslocador_n.vhd
    Info (12022): Found design unit 1: deslocador_n-deslocador_n_arch File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/deslocador_n.vhd Line: 33
    Info (12023): Found entity 1: deslocador_n File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/deslocador_n.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file controle_servo_3.vhd
    Info (12022): Found design unit 1: controle_servo_3-controle_servo_3_arch File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/controle_servo_3.vhd Line: 16
    Info (12023): Found entity 1: controle_servo_3 File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/controle_servo_3.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file contadorg_updown_m.vhd
    Info (12022): Found design unit 1: contadorg_updown_m-comportamental File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contadorg_updown_m.vhd Line: 43
    Info (12023): Found entity 1: contadorg_updown_m File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contadorg_updown_m.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file contador_m.vhd
    Info (12022): Found design unit 1: contador_m-contador_m_arch File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contador_m.vhd Line: 37
    Info (12023): Found entity 1: contador_m File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contador_m.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file contador_cm_uc.vhd
    Info (12022): Found design unit 1: contador_cm_uc-contador_cm_uc_arch File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contador_cm_uc.vhd Line: 22
    Info (12023): Found entity 1: contador_cm_uc File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contador_cm_uc.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file contador_cm_fd.vhd
    Info (12022): Found design unit 1: contador_cm_fd-contador_cm_fd_arch File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contador_cm_fd.vhd Line: 20
    Info (12023): Found entity 1: contador_cm_fd File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contador_cm_fd.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file contador_cm.vhd
    Info (12022): Found design unit 1: contador_cm-contador_cm_arch File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contador_cm.vhd Line: 21
    Info (12023): Found entity 1: contador_cm File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contador_cm.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file contador_bcd_3digitos.vhd
    Info (12022): Found design unit 1: contador_bcd_3digitos-comportamental File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contador_bcd_3digitos.vhd Line: 17
    Info (12023): Found entity 1: contador_bcd_3digitos File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contador_bcd_3digitos.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file analisa_m.vhd
    Info (12022): Found design unit 1: analisa_m-comportamental File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/analisa_m.vhd Line: 19
    Info (12023): Found entity 1: analisa_m File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/analisa_m.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sagarana_uc.vhd
    Info (12022): Found design unit 1: sagarana_uc-sagarana_uc_arch File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sagarana_uc.vhd Line: 27
    Info (12023): Found entity 1: sagarana_uc File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sagarana_uc.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sagarana_fd.vhd
    Info (12022): Found design unit 1: sagarana_fd-sagarana_fd_arch File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sagarana_fd.vhd Line: 43
    Info (12023): Found entity 1: sagarana_fd File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sagarana_fd.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file interface_esp32.vhd
    Info (12022): Found design unit 1: interface_esp32-interface_esp32_arch File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/interface_esp32.vhd Line: 16
    Info (12023): Found entity 1: interface_esp32 File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/interface_esp32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file interface_esp32_fd.vhd
    Info (12022): Found design unit 1: interface_esp32_fd-arch_interface_esp32_fd File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/interface_esp32_fd.vhd Line: 19
    Info (12023): Found entity 1: interface_esp32_fd File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/interface_esp32_fd.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file interface_esp32_uc.vhd
    Info (12022): Found design unit 1: interface_esp32_uc-fsm_arch File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/interface_esp32_uc.vhd Line: 20
    Info (12023): Found entity 1: interface_esp32_uc File: C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/interface_esp32_uc.vhd Line: 4
Error (12007): Top-level design entity "projeto_sagarana" is undefined
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning
    Error: Peak virtual memory: 4823 megabytes
    Error: Processing ended: Wed Nov 09 14:25:56 2022
    Error: Elapsed time: 00:00:18
    Error: Total CPU time (on all processors): 00:00:43


