{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1654863786696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654863786697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 20:23:06 2022 " "Processing started: Fri Jun 10 20:23:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654863786697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1654863786697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DSP_FPGA_COMM -c DSP_FPGA_COMM " "Command: quartus_map --read_settings_files=on --write_settings_files=off DSP_FPGA_COMM -c DSP_FPGA_COMM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1654863786697 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1654863787241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/hign.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/hign.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HIGN-ART " "Found design unit 1: HIGN-ART" {  } { { "../Rtl/HIGN.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/HIGN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863787683 ""} { "Info" "ISGN_ENTITY_NAME" "1 HIGN " "Found entity 1: HIGN" {  } { { "../Rtl/HIGN.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/HIGN.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863787683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863787683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/ad7606_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/ad7606_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AD7606_DRIVER-ART " "Found design unit 1: AD7606_DRIVER-ART" {  } { { "../Rtl/AD7606_DRIVER.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/AD7606_DRIVER.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863787686 ""} { "Info" "ISGN_ENTITY_NAME" "1 AD7606_DRIVER " "Found entity 1: AD7606_DRIVER" {  } { { "../Rtl/AD7606_DRIVER.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/AD7606_DRIVER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863787686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863787686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/rest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/rest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REST-ART " "Found design unit 1: REST-ART" {  } { { "../Rtl/REST.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/REST.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863787689 ""} { "Info" "ISGN_ENTITY_NAME" "1 REST " "Found entity 1: REST" {  } { { "../Rtl/REST.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/REST.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863787689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863787689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/convent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/convent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONVENT-ART " "Found design unit 1: CONVENT-ART" {  } { { "../Rtl/CONVENT.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/CONVENT.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863787691 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONVENT " "Found entity 1: CONVENT" {  } { { "../Rtl/CONVENT.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/CONVENT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863787691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863787691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/read1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/read1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 READ1-ART " "Found design unit 1: READ1-ART" {  } { { "../Rtl/READ1.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/READ1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863787694 ""} { "Info" "ISGN_ENTITY_NAME" "1 READ1 " "Found entity 1: READ1" {  } { { "../Rtl/READ1.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/READ1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863787694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863787694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/fpgawr_dspre_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/fpgawr_dspre_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGAWR_DSPRE_CTRL-A " "Found design unit 1: FPGAWR_DSPRE_CTRL-A" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863787697 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGAWR_DSPRE_CTRL " "Found entity 1: FPGAWR_DSPRE_CTRL" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863787697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863787697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/dspwr_fpgare_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/dspwr_fpgare_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DSPWR_FPGARE_CTRL-A " "Found design unit 1: DSPWR_FPGARE_CTRL-A" {  } { { "../Rtl/DSPWR_FPGARE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DSPWR_FPGARE_CTRL.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863787700 ""} { "Info" "ISGN_ENTITY_NAME" "1 DSPWR_FPGARE_CTRL " "Found entity 1: DSPWR_FPGARE_CTRL" {  } { { "../Rtl/DSPWR_FPGARE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DSPWR_FPGARE_CTRL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863787700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863787700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/para_comm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/para_comm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PARA_COMM-A " "Found design unit 1: PARA_COMM-A" {  } { { "../Rtl/PARA_COMM.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/PARA_COMM.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863787703 ""} { "Info" "ISGN_ENTITY_NAME" "1 PARA_COMM " "Found entity 1: PARA_COMM" {  } { { "../Rtl/PARA_COMM.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/PARA_COMM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863787703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863787703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/databus_swap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/databus_swap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATABUS_SWAP-A " "Found design unit 1: DATABUS_SWAP-A" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863787706 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATABUS_SWAP " "Found entity 1: DATABUS_SWAP" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863787706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863787706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ram_2_port/ram_2_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip_core/ram_2_port/ram_2_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_2_port-SYN " "Found design unit 1: ram_2_port-SYN" {  } { { "ip_core/RAM_2_PORT/RAM_2_PORT.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/ip_core/RAM_2_PORT/RAM_2_PORT.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863787709 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_2_PORT " "Found entity 1: RAM_2_PORT" {  } { { "ip_core/RAM_2_PORT/RAM_2_PORT.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/ip_core/RAM_2_PORT/RAM_2_PORT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863787709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863787709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/pll/pll_ip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip_core/pll/pll_ip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_ip-SYN " "Found design unit 1: pll_ip-SYN" {  } { { "ip_core/PLL/PLL_IP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/ip_core/PLL/PLL_IP.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863787713 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_IP " "Found entity 1: PLL_IP" {  } { { "ip_core/PLL/PLL_IP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/ip_core/PLL/PLL_IP.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863787713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863787713 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PARA_COMM " "Elaborating entity \"PARA_COMM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1654863788266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_IP PLL_IP:U0 " "Elaborating entity \"PLL_IP\" for hierarchy \"PLL_IP:U0\"" {  } { { "../Rtl/PARA_COMM.vhd" "U0" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/PARA_COMM.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_IP:U0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_IP:U0\|altpll:altpll_component\"" {  } { { "ip_core/PLL/PLL_IP.vhd" "altpll_component" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/ip_core/PLL/PLL_IP.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_IP:U0\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_IP:U0\|altpll:altpll_component\"" {  } { { "ip_core/PLL/PLL_IP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/ip_core/PLL/PLL_IP.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654863788696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_IP:U0\|altpll:altpll_component " "Instantiated megafunction \"PLL_IP:U0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 33333 " "Parameter \"inclk0_input_frequency\" = \"33333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_IP " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_IP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788697 ""}  } { { "ip_core/PLL/PLL_IP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/ip_core/PLL/PLL_IP.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1654863788697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_ip_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_ip_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_IP_altpll " "Found entity 1: PLL_IP_altpll" {  } { { "db/pll_ip_altpll.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/pll_ip_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863788785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863788785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_IP_altpll PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated " "Elaborating entity \"PLL_IP_altpll\" for hierarchy \"PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATABUS_SWAP DATABUS_SWAP:U1 " "Elaborating entity \"DATABUS_SWAP\" for hierarchy \"DATABUS_SWAP:U1\"" {  } { { "../Rtl/PARA_COMM.vhd" "U1" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/PARA_COMM.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGAWR_DSPRE_CTRL FPGAWR_DSPRE_CTRL:U2 " "Elaborating entity \"FPGAWR_DSPRE_CTRL\" for hierarchy \"FPGAWR_DSPRE_CTRL:U2\"" {  } { { "../Rtl/PARA_COMM.vhd" "U2" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/PARA_COMM.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788803 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "XA FPGAWR_DSPRE_CTRL.vhd(48) " "VHDL Process Statement warning at FPGAWR_DSPRE_CTRL.vhd(48): signal \"XA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1654863788805 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDR_FPGAWR FPGAWR_DSPRE_CTRL.vhd(50) " "VHDL Process Statement warning at FPGAWR_DSPRE_CTRL.vhd(50): signal \"ADDR_FPGAWR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1654863788805 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CH_CNT FPGAWR_DSPRE_CTRL.vhd(71) " "VHDL Process Statement warning at FPGAWR_DSPRE_CTRL.vhd(71): signal \"CH_CNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1654863788805 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDRESS_CH FPGAWR_DSPRE_CTRL.vhd(71) " "VHDL Process Statement warning at FPGAWR_DSPRE_CTRL.vhd(71): signal \"ADDRESS_CH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1654863788805 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ADDR_FPGAWR FPGAWR_DSPRE_CTRL.vhd(65) " "VHDL Process Statement warning at FPGAWR_DSPRE_CTRL.vhd(65): inferring latch(es) for signal or variable \"ADDR_FPGAWR\", which holds its previous value in one or more paths through the process" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1654863788805 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[0\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[0\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654863788805 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[1\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[1\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654863788805 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[2\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[2\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654863788805 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[3\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[3\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654863788805 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[4\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[4\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654863788805 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[5\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[5\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654863788805 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[6\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[6\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654863788806 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[7\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[7\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654863788806 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[8\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[8\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654863788806 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[9\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[9\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654863788806 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[10\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[10\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654863788806 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[11\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[11\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654863788806 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DSPWR_FPGARE_CTRL DSPWR_FPGARE_CTRL:U3 " "Elaborating entity \"DSPWR_FPGARE_CTRL\" for hierarchy \"DSPWR_FPGARE_CTRL:U3\"" {  } { { "../Rtl/PARA_COMM.vhd" "U3" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/PARA_COMM.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788808 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "XA DSPWR_FPGARE_CTRL.vhd(45) " "VHDL Process Statement warning at DSPWR_FPGARE_CTRL.vhd(45): signal \"XA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Rtl/DSPWR_FPGARE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DSPWR_FPGARE_CTRL.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1654863788809 "|PARA_COMM|DSPWR_FPGARE_CTRL:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDR_FPGARE DSPWR_FPGARE_CTRL.vhd(47) " "VHDL Process Statement warning at DSPWR_FPGARE_CTRL.vhd(47): signal \"ADDR_FPGARE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Rtl/DSPWR_FPGARE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DSPWR_FPGARE_CTRL.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1654863788809 "|PARA_COMM|DSPWR_FPGARE_CTRL:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_PORT RAM_2_PORT:U4 " "Elaborating entity \"RAM_2_PORT\" for hierarchy \"RAM_2_PORT:U4\"" {  } { { "../Rtl/PARA_COMM.vhd" "U4" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/PARA_COMM.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_PORT:U4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\"" {  } { { "ip_core/RAM_2_PORT/RAM_2_PORT.vhd" "altsyncram_component" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/ip_core/RAM_2_PORT/RAM_2_PORT.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_PORT:U4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\"" {  } { { "ip_core/RAM_2_PORT/RAM_2_PORT.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/ip_core/RAM_2_PORT/RAM_2_PORT.vhd" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_PORT:U4\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788877 ""}  } { { "ip_core/RAM_2_PORT/RAM_2_PORT.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/ip_core/RAM_2_PORT/RAM_2_PORT.vhd" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1654863788877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_auq3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_auq3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_auq3 " "Found entity 1: altsyncram_auq3" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863788946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863788946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_auq3 RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated " "Elaborating entity \"altsyncram_auq3\" for hierarchy \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD7606_DRIVER AD7606_DRIVER:U5 " "Elaborating entity \"AD7606_DRIVER\" for hierarchy \"AD7606_DRIVER:U5\"" {  } { { "../Rtl/PARA_COMM.vhd" "U5" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/PARA_COMM.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788953 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RESTIN AD7606_DRIVER.vhd(79) " "VHDL Signal Declaration warning at AD7606_DRIVER.vhd(79): used explicit default value for signal \"RESTIN\" because signal was never assigned a value" {  } { { "../Rtl/AD7606_DRIVER.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/AD7606_DRIVER.vhd" 79 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1654863788954 "|PARA_COMM|AD7606_DRIVER:U5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REST AD7606_DRIVER:U5\|REST:U1 " "Elaborating entity \"REST\" for hierarchy \"AD7606_DRIVER:U5\|REST:U1\"" {  } { { "../Rtl/AD7606_DRIVER.vhd" "U1" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/AD7606_DRIVER.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONVENT AD7606_DRIVER:U5\|CONVENT:U2 " "Elaborating entity \"CONVENT\" for hierarchy \"AD7606_DRIVER:U5\|CONVENT:U2\"" {  } { { "../Rtl/AD7606_DRIVER.vhd" "U2" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/AD7606_DRIVER.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "READ1 AD7606_DRIVER:U5\|READ1:U3 " "Elaborating entity \"READ1\" for hierarchy \"AD7606_DRIVER:U5\|READ1:U3\"" {  } { { "../Rtl/AD7606_DRIVER.vhd" "U3" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/AD7606_DRIVER.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HIGN AD7606_DRIVER:U5\|HIGN:U5 " "Elaborating entity \"HIGN\" for hierarchy \"AD7606_DRIVER:U5\|HIGN:U5\"" {  } { { "../Rtl/AD7606_DRIVER.vhd" "U5" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/AD7606_DRIVER.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863788965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q124 " "Found entity 1: altsyncram_q124" {  } { { "db/altsyncram_q124.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_q124.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863790056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863790056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863790144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863790144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/mux_qob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863790213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863790213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1tc " "Found entity 1: mux_1tc" {  } { { "db/mux_1tc.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/mux_1tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863790417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863790417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863790514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863790514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qgi " "Found entity 1: cntr_qgi" {  } { { "db/cntr_qgi.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/cntr_qgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863790643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863790643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863790712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863790712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bbj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bbj " "Found entity 1: cntr_bbj" {  } { { "db/cntr_bbj.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/cntr_bbj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863790819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863790819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgi " "Found entity 1: cntr_kgi" {  } { { "db/cntr_kgi.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/cntr_kgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863790943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863790943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863791010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863791010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863791086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863791086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863791155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863791155 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654863791301 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATABUS_SWAP:U1\|DATA_B\[0\] RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"DATABUS_SWAP:U1\|DATA_B\[0\]\" to the node \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654863792944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATABUS_SWAP:U1\|DATA_B\[1\] RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[1\] " "Converted the fan-out from the tri-state buffer \"DATABUS_SWAP:U1\|DATA_B\[1\]\" to the node \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654863792944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATABUS_SWAP:U1\|DATA_B\[2\] RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[2\] " "Converted the fan-out from the tri-state buffer \"DATABUS_SWAP:U1\|DATA_B\[2\]\" to the node \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654863792944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATABUS_SWAP:U1\|DATA_B\[3\] RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[3\] " "Converted the fan-out from the tri-state buffer \"DATABUS_SWAP:U1\|DATA_B\[3\]\" to the node \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654863792944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATABUS_SWAP:U1\|DATA_B\[4\] RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[4\] " "Converted the fan-out from the tri-state buffer \"DATABUS_SWAP:U1\|DATA_B\[4\]\" to the node \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654863792944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATABUS_SWAP:U1\|DATA_B\[5\] RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[5\] " "Converted the fan-out from the tri-state buffer \"DATABUS_SWAP:U1\|DATA_B\[5\]\" to the node \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654863792944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATABUS_SWAP:U1\|DATA_B\[6\] RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[6\] " "Converted the fan-out from the tri-state buffer \"DATABUS_SWAP:U1\|DATA_B\[6\]\" to the node \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654863792944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATABUS_SWAP:U1\|DATA_B\[7\] RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[7\] " "Converted the fan-out from the tri-state buffer \"DATABUS_SWAP:U1\|DATA_B\[7\]\" to the node \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654863792944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATABUS_SWAP:U1\|DATA_B\[8\] RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[8\] " "Converted the fan-out from the tri-state buffer \"DATABUS_SWAP:U1\|DATA_B\[8\]\" to the node \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[8\]\" into an OR gate" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654863792944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATABUS_SWAP:U1\|DATA_B\[9\] RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[9\] " "Converted the fan-out from the tri-state buffer \"DATABUS_SWAP:U1\|DATA_B\[9\]\" to the node \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[9\]\" into an OR gate" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654863792944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATABUS_SWAP:U1\|DATA_B\[10\] RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[10\] " "Converted the fan-out from the tri-state buffer \"DATABUS_SWAP:U1\|DATA_B\[10\]\" to the node \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[10\]\" into an OR gate" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654863792944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATABUS_SWAP:U1\|DATA_B\[11\] RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[11\] " "Converted the fan-out from the tri-state buffer \"DATABUS_SWAP:U1\|DATA_B\[11\]\" to the node \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[11\]\" into an OR gate" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654863792944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATABUS_SWAP:U1\|DATA_B\[12\] RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[12\] " "Converted the fan-out from the tri-state buffer \"DATABUS_SWAP:U1\|DATA_B\[12\]\" to the node \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[12\]\" into an OR gate" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654863792944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATABUS_SWAP:U1\|DATA_B\[13\] RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[13\] " "Converted the fan-out from the tri-state buffer \"DATABUS_SWAP:U1\|DATA_B\[13\]\" to the node \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[13\]\" into an OR gate" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654863792944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATABUS_SWAP:U1\|DATA_B\[14\] RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[14\] " "Converted the fan-out from the tri-state buffer \"DATABUS_SWAP:U1\|DATA_B\[14\]\" to the node \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[14\]\" into an OR gate" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654863792944 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATABUS_SWAP:U1\|DATA_B\[15\] RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[15\] " "Converted the fan-out from the tri-state buffer \"DATABUS_SWAP:U1\|DATA_B\[15\]\" to the node \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[15\]\" into an OR gate" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654863792944 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1654863792944 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654863793157 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1654863793371 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1654863793372 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654863793422 "|PARA_COMM|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1654863793422 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654863793547 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 157 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 157 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1654863794713 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1654863794818 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654863794818 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FIRSTDATA " "No output dependent on input pin \"FIRSTDATA\"" {  } { { "../Rtl/PARA_COMM.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/PARA_COMM.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654863795225 "|PARA_COMM|FIRSTDATA"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1654863795225 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2162 " "Implemented 2162 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1654863795228 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1654863795228 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1654863795228 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1913 " "Implemented 1913 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1654863795228 ""} { "Info" "ICUT_CUT_TM_RAMS" "172 " "Implemented 172 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1654863795228 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1654863795228 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1654863795228 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654863795273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 20:23:15 2022 " "Processing ended: Fri Jun 10 20:23:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654863795273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654863795273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654863795273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654863795273 ""}
