(pcb C:\Project\VintageComputer\Hardware\Project\8051.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.0.1)-4")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  -305665 -50542  -405865 -50542  -405865 49665.6  -305665 49665.6
            -305665 -50542)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Connector_PinHeader_2.54mm:PinHeader_2x20_P2.54mm_Vertical
      (place U9 -308356 -44196 front 180 (PN ATA))
      (place J2 -354990 -46167 front 270 (PN Conn_02x20_Odd_Even))
    )
    (component "Jumper:SolderJumper-2_P1.3mm_Open_RoundedPad1.0x1.5mm"
      (place JP1 -391922 -26416 front 0 (PN " "))
    )
    (component "Jumper:SolderJumper-2_P1.3mm_Open_RoundedPad1.0x1.5mm::1"
      (place JP2 -391907 -28956 front 0 (PN " "))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket"
      (place U5 -380492 -24892 front 0 (PN 74LS138))
      (place U10 -332232 -1016 front 90 (PN 74LS138))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket"
      (place U11 -383032 40259 front 90 (PN 74LS14))
      (place U14 -388239 47879 front 270 (PN 74LS08))
      (place U18 -331216 10160 front 90 (PN 74LS32))
    )
    (component "Crystal:Crystal_HC18-U_Vertical"
      (place Y2 -395859 21082 front 180 (PN Crystal))
    )
    (component Capacitor_SMD:C_0805_2012Metric
      (place C3 -400939 16334.5 front 270 (PN C))
      (place R25 -374826 29464 front 0 (PN 47k))
      (place R22 -310388 19304 front 180 (PN 10k))
      (place R23 -310388 17272 front 180 (PN 10k))
      (place R13 -337820 37592 front 0 (PN 330))
      (place R14 -308044 39580 front 0 (PN 330))
      (place C4 -395859 16334.5 front 270 (PN C))
      (place R3 -361618 42164 front 0 (PN 1k))
      (place R1 -357554 41656 front 0 (PN 1k))
      (place R11 -317639 35049.2 front 0 (PN 1k))
    )
    (component Capacitor_THT:CP_Radial_D7.5mm_P2.50mm
      (place C1 -321564 43688 front 0 (PN CP1))
    )
    (component Capacitor_THT:CP_Radial_D7.5mm_P2.50mm::1
      (place C2 -325628 35560 front 0 (PN CP1))
    )
    (component LED_SMD:LED_0805_2012Metric
      (place D10 -310388 13208 front 180 (PN LED))
      (place D4 -313829 34826 front 0 (PN POWER))
      (place D2 -339344 45720 front 0 (PN ~BOOTING))
    )
    (component Resistor_SMD:R_0805_2012Metric
      (place R21 -310388 21336 front 180 (PN 10k))
      (place R24 -310388 15240 front 180 (PN 330))
      (place R20 -310388 23368 front 180 (PN 10k))
      (place R15 -310419 34871 front 0 (PN 330))
      (place R2 -356030 47244 front 0 (PN 1k))
      (place R10 -307770 30988 front 0 (PN 1k))
    )
    (component "Package_DIP:DIP-20_W7.62mm_Socket"
      (place U2 -357632 6604 front 270 (PN 74LS373_ARRANGED))
    )
    (component Button_Switch_THT:SW_PUSH_6mm
      (place SW1 -351536 46736 front 0 (PN reset))
    )
    (component "Connector_USB:USB_Micro-B_Wuerth_629105150521_CircularHoles"
      (place J1 -330200 46228 front 0 (PN USB_B_Mini))
    )
    (component LED_SMD:LED_0805_2012Metric::1
      (place D3 -314579 39497 front 0 (PN ~ISP))
      (place D1 -360602 47244 front 0 (PN DIODE))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket::1"
      (place U21 -351536 10160 front 90 (PN 74LS32))
      (place U19 -403479 29083 front 90 (PN 74LS30))
      (place U12 -331216 21336 front 90 (PN 74LS00))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket::1"
      (place U22 -354076 -1016 front 90 (PN 74LS138))
    )
    (component "Package_DIP:DIP-32_W15.24mm_Socket"
      (place U20 -315468 -42672 front 180 (PN AT29C512))
      (place U6 -334772 -42672 front 180 (PN 28C256))
    )
    (component "Package_DIP:DIP-40_W15.24mm_Socket"
      (place U13 -355219 25527 front 270 (PN "STC89C52-Vintage"))
    )
    (component "Package_TO_SOT_THT:TO-92"
      (place Q2 -307848 9652 front 180 (PN 9013))
    )
    (component "Package_TO_SOT_THT:TO-92::1"
      (place Q1 -344424 35560 front 0 (PN 9015))
    )
    (component "Package_DIP:DIP-32_W15.24mm_Socket::1"
      (place U7 -354076 -42672 front 180 (PN 28C256))
    )
    (component "Package_DIP:DIP-40_W15.24mm"
      (place U1 -388620 -41656 front 180 (PN 8255))
    )
    (component Resistor_THT:R_Array_SIP9
      (place RN1 -355219 13462 front 180 (PN R_Network08))
    )
  )
  (library
    (image Connector_PinHeader_2.54mm:PinHeader_2x20_P2.54mm_Vertical
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -49530))
      (outline (path signal 100  3810 -49530  -1270 -49530))
      (outline (path signal 100  -1270 -49530  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -49590  3870 -49590))
      (outline (path signal 120  -1330 -1270  -1330 -49590))
      (outline (path signal 120  3870 1330  3870 -49590))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -50050))
      (outline (path signal 50  -1800 -50050  4350 -50050))
      (outline (path signal 50  4350 -50050  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 30 2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 32 2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 33 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 34 2540 -40640)
      (pin Oval[A]Pad_1700x1700_um 35 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 36 2540 -43180)
      (pin Oval[A]Pad_1700x1700_um 37 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 38 2540 -45720)
      (pin Oval[A]Pad_1700x1700_um 39 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 40 2540 -48260)
    )
    (image "Jumper:SolderJumper-2_P1.3mm_Open_RoundedPad1.0x1.5mm"
      (outline (path signal 50  1650 -1250  -1650 -1250))
      (outline (path signal 50  1650 -1250  1650 1250))
      (outline (path signal 50  -1650 1250  -1650 -1250))
      (outline (path signal 50  -1650 1250  1650 1250))
      (outline (path signal 120  -700 1000  700 1000))
      (outline (path signal 120  1400 300  1400 -300))
      (outline (path signal 120  700 -1000  -700 -1000))
      (outline (path signal 120  -1400 -300  -1400 300))
      (pin Cust[T]Pad_1000x500_1000x_1500_23_um 2 650 0)
      (pin Cust[T]Pad_1000x500_1000x_1500_23_um 1 -650 0)
    )
    (image "Jumper:SolderJumper-2_P1.3mm_Open_RoundedPad1.0x1.5mm::1"
      (outline (path signal 120  -1400 -300  -1400 300))
      (outline (path signal 120  700 -1000  -700 -1000))
      (outline (path signal 120  1400 300  1400 -300))
      (outline (path signal 120  -700 1000  700 1000))
      (outline (path signal 50  -1650 1250  1650 1250))
      (outline (path signal 50  -1650 1250  -1650 -1250))
      (outline (path signal 50  1650 -1250  1650 1250))
      (outline (path signal 50  1650 -1250  -1650 -1250))
      (pin Cust[T]Pad_1000x500_1000x_1500_23_um 1 -650 0)
      (pin Cust[T]Pad_1000x500_1000x_1500_23_um 2 650 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image "Crystal:Crystal_HC18-U_Vertical"
      (outline (path signal 100  -675 2325  5575 2325))
      (outline (path signal 100  -675 -2325  5575 -2325))
      (outline (path signal 100  -550 2000  5450 2000))
      (outline (path signal 100  -550 -2000  5450 -2000))
      (outline (path signal 120  -675 2525  5575 2525))
      (outline (path signal 120  -675 -2525  5575 -2525))
      (outline (path signal 50  -3500 2800  -3500 -2800))
      (outline (path signal 50  -3500 -2800  8400 -2800))
      (outline (path signal 50  8400 -2800  8400 2800))
      (outline (path signal 50  8400 2800  -3500 2800))
      (pin Round[A]Pad_1500_um 1 0 0)
      (pin Round[A]Pad_1500_um 2 4900 0)
    )
    (image Capacitor_SMD:C_0805_2012Metric
      (outline (path signal 100  -1000 -600  -1000 600))
      (outline (path signal 100  -1000 600  1000 600))
      (outline (path signal 100  1000 600  1000 -600))
      (outline (path signal 100  1000 -600  -1000 -600))
      (outline (path signal 120  -258.578 710  258.578 710))
      (outline (path signal 120  -258.578 -710  258.578 -710))
      (outline (path signal 50  -1680 -950  -1680 950))
      (outline (path signal 50  -1680 950  1680 950))
      (outline (path signal 50  1680 950  1680 -950))
      (outline (path signal 50  1680 -950  -1680 -950))
      (pin RoundRect[T]Pad_975x1400_244.678_um 1 -937.5 0)
      (pin RoundRect[T]Pad_975x1400_244.678_um 2 937.5 0)
    )
    (image Capacitor_THT:CP_Radial_D7.5mm_P2.50mm
      (outline (path signal 120  -2517.21 2550  -2517.21 1800))
      (outline (path signal 120  -2892.21 2175  -2142.21 2175))
      (outline (path signal 120  5091 441  5091 -441))
      (outline (path signal 120  5051 693  5051 -693))
      (outline (path signal 120  5011 877  5011 -877))
      (outline (path signal 120  4971 1028  4971 -1028))
      (outline (path signal 120  4931 1158  4931 -1158))
      (outline (path signal 120  4891 1275  4891 -1275))
      (outline (path signal 120  4851 1381  4851 -1381))
      (outline (path signal 120  4811 1478  4811 -1478))
      (outline (path signal 120  4771 1569  4771 -1569))
      (outline (path signal 120  4731 1654  4731 -1654))
      (outline (path signal 120  4691 1733  4691 -1733))
      (outline (path signal 120  4651 1809  4651 -1809))
      (outline (path signal 120  4611 1881  4611 -1881))
      (outline (path signal 120  4571 1949  4571 -1949))
      (outline (path signal 120  4531 2014  4531 -2014))
      (outline (path signal 120  4491 2077  4491 -2077))
      (outline (path signal 120  4451 2137  4451 -2137))
      (outline (path signal 120  4411 2195  4411 -2195))
      (outline (path signal 120  4371 2250  4371 -2250))
      (outline (path signal 120  4331 2304  4331 -2304))
      (outline (path signal 120  4291 2355  4291 -2355))
      (outline (path signal 120  4251 2405  4251 -2405))
      (outline (path signal 120  4211 2454  4211 -2454))
      (outline (path signal 120  4171 2500  4171 -2500))
      (outline (path signal 120  4131 2546  4131 -2546))
      (outline (path signal 120  4091 2589  4091 -2589))
      (outline (path signal 120  4051 2632  4051 -2632))
      (outline (path signal 120  4011 2673  4011 -2673))
      (outline (path signal 120  3971 2713  3971 -2713))
      (outline (path signal 120  3931 2752  3931 -2752))
      (outline (path signal 120  3891 2790  3891 -2790))
      (outline (path signal 120  3851 2827  3851 -2827))
      (outline (path signal 120  3811 2863  3811 -2863))
      (outline (path signal 120  3771 2898  3771 -2898))
      (outline (path signal 120  3731 2931  3731 -2931))
      (outline (path signal 120  3691 2964  3691 -2964))
      (outline (path signal 120  3651 2996  3651 -2996))
      (outline (path signal 120  3611 3028  3611 -3028))
      (outline (path signal 120  3571 3058  3571 -3058))
      (outline (path signal 120  3531 -1040  3531 -3088))
      (outline (path signal 120  3531 3088  3531 1040))
      (outline (path signal 120  3491 -1040  3491 -3116))
      (outline (path signal 120  3491 3116  3491 1040))
      (outline (path signal 120  3451 -1040  3451 -3144))
      (outline (path signal 120  3451 3144  3451 1040))
      (outline (path signal 120  3411 -1040  3411 -3172))
      (outline (path signal 120  3411 3172  3411 1040))
      (outline (path signal 120  3371 -1040  3371 -3198))
      (outline (path signal 120  3371 3198  3371 1040))
      (outline (path signal 120  3331 -1040  3331 -3224))
      (outline (path signal 120  3331 3224  3331 1040))
      (outline (path signal 120  3291 -1040  3291 -3249))
      (outline (path signal 120  3291 3249  3291 1040))
      (outline (path signal 120  3251 -1040  3251 -3274))
      (outline (path signal 120  3251 3274  3251 1040))
      (outline (path signal 120  3211 -1040  3211 -3297))
      (outline (path signal 120  3211 3297  3211 1040))
      (outline (path signal 120  3171 -1040  3171 -3321))
      (outline (path signal 120  3171 3321  3171 1040))
      (outline (path signal 120  3131 -1040  3131 -3343))
      (outline (path signal 120  3131 3343  3131 1040))
      (outline (path signal 120  3091 -1040  3091 -3365))
      (outline (path signal 120  3091 3365  3091 1040))
      (outline (path signal 120  3051 -1040  3051 -3386))
      (outline (path signal 120  3051 3386  3051 1040))
      (outline (path signal 120  3011 -1040  3011 -3407))
      (outline (path signal 120  3011 3407  3011 1040))
      (outline (path signal 120  2971 -1040  2971 -3427))
      (outline (path signal 120  2971 3427  2971 1040))
      (outline (path signal 120  2931 -1040  2931 -3447))
      (outline (path signal 120  2931 3447  2931 1040))
      (outline (path signal 120  2891 -1040  2891 -3466))
      (outline (path signal 120  2891 3466  2891 1040))
      (outline (path signal 120  2851 -1040  2851 -3484))
      (outline (path signal 120  2851 3484  2851 1040))
      (outline (path signal 120  2811 -1040  2811 -3502))
      (outline (path signal 120  2811 3502  2811 1040))
      (outline (path signal 120  2771 -1040  2771 -3520))
      (outline (path signal 120  2771 3520  2771 1040))
      (outline (path signal 120  2731 -1040  2731 -3536))
      (outline (path signal 120  2731 3536  2731 1040))
      (outline (path signal 120  2691 -1040  2691 -3553))
      (outline (path signal 120  2691 3553  2691 1040))
      (outline (path signal 120  2651 -1040  2651 -3568))
      (outline (path signal 120  2651 3568  2651 1040))
      (outline (path signal 120  2611 -1040  2611 -3584))
      (outline (path signal 120  2611 3584  2611 1040))
      (outline (path signal 120  2571 -1040  2571 -3598))
      (outline (path signal 120  2571 3598  2571 1040))
      (outline (path signal 120  2531 -1040  2531 -3613))
      (outline (path signal 120  2531 3613  2531 1040))
      (outline (path signal 120  2491 -1040  2491 -3626))
      (outline (path signal 120  2491 3626  2491 1040))
      (outline (path signal 120  2451 -1040  2451 -3640))
      (outline (path signal 120  2451 3640  2451 1040))
      (outline (path signal 120  2411 -1040  2411 -3653))
      (outline (path signal 120  2411 3653  2411 1040))
      (outline (path signal 120  2371 -1040  2371 -3665))
      (outline (path signal 120  2371 3665  2371 1040))
      (outline (path signal 120  2331 -1040  2331 -3677))
      (outline (path signal 120  2331 3677  2331 1040))
      (outline (path signal 120  2291 -1040  2291 -3688))
      (outline (path signal 120  2291 3688  2291 1040))
      (outline (path signal 120  2251 -1040  2251 -3699))
      (outline (path signal 120  2251 3699  2251 1040))
      (outline (path signal 120  2211 -1040  2211 -3710))
      (outline (path signal 120  2211 3710  2211 1040))
      (outline (path signal 120  2171 -1040  2171 -3720))
      (outline (path signal 120  2171 3720  2171 1040))
      (outline (path signal 120  2131 -1040  2131 -3729))
      (outline (path signal 120  2131 3729  2131 1040))
      (outline (path signal 120  2091 -1040  2091 -3738))
      (outline (path signal 120  2091 3738  2091 1040))
      (outline (path signal 120  2051 -1040  2051 -3747))
      (outline (path signal 120  2051 3747  2051 1040))
      (outline (path signal 120  2011 -1040  2011 -3755))
      (outline (path signal 120  2011 3755  2011 1040))
      (outline (path signal 120  1971 -1040  1971 -3763))
      (outline (path signal 120  1971 3763  1971 1040))
      (outline (path signal 120  1930 -1040  1930 -3770))
      (outline (path signal 120  1930 3770  1930 1040))
      (outline (path signal 120  1890 -1040  1890 -3777))
      (outline (path signal 120  1890 3777  1890 1040))
      (outline (path signal 120  1850 -1040  1850 -3784))
      (outline (path signal 120  1850 3784  1850 1040))
      (outline (path signal 120  1810 -1040  1810 -3790))
      (outline (path signal 120  1810 3790  1810 1040))
      (outline (path signal 120  1770 -1040  1770 -3795))
      (outline (path signal 120  1770 3795  1770 1040))
      (outline (path signal 120  1730 -1040  1730 -3801))
      (outline (path signal 120  1730 3801  1730 1040))
      (outline (path signal 120  1690 -1040  1690 -3805))
      (outline (path signal 120  1690 3805  1690 1040))
      (outline (path signal 120  1650 -1040  1650 -3810))
      (outline (path signal 120  1650 3810  1650 1040))
      (outline (path signal 120  1610 -1040  1610 -3814))
      (outline (path signal 120  1610 3814  1610 1040))
      (outline (path signal 120  1570 -1040  1570 -3817))
      (outline (path signal 120  1570 3817  1570 1040))
      (outline (path signal 120  1530 -1040  1530 -3820))
      (outline (path signal 120  1530 3820  1530 1040))
      (outline (path signal 120  1490 -1040  1490 -3823))
      (outline (path signal 120  1490 3823  1490 1040))
      (outline (path signal 120  1450 3825  1450 -3825))
      (outline (path signal 120  1410 3827  1410 -3827))
      (outline (path signal 120  1370 3829  1370 -3829))
      (outline (path signal 120  1330 3830  1330 -3830))
      (outline (path signal 120  1290 3830  1290 -3830))
      (outline (path signal 120  1250 3830  1250 -3830))
      (outline (path signal 100  -1586.23 2012.5  -1586.23 1262.5))
      (outline (path signal 100  -1961.23 1637.5  -1211.23 1637.5))
      (outline (path signal 50  5250 0  5168.12 -805.194  4925.83 -1577.42  4533.05 -2285.07
            4005.87 -2899.17  3365.86 -3394.58  2639.22 -3751.01  1855.71 -3953.87
            1047.4 -3994.87  247.39 -3872.31  -511.577 -3591.22  -1198.42 -3163.1
            -1785.03 -2605.49  -2247.39 -1941.21  -2566.56 -1197.45  -2729.48 -404.673
            -2729.48 404.673  -2566.56 1197.45  -2247.39 1941.21  -1785.03 2605.49
            -1198.42 3163.1  -511.577 3591.22  247.39 3872.31  1047.4 3994.87
            1855.71 3953.87  2639.22 3751.01  3365.86 3394.58  4005.87 2899.17
            4533.05 2285.07  4925.83 1577.42  5168.12 805.194  5250 0))
      (outline (path signal 120  5120 0  5040.78 -779.025  4806.37 -1526.16  4426.35 -2210.81
            3916.3 -2804.95  3297.09 -3284.25  2594.07 -3629.1  1836.03 -3825.37
            1053.99 -3865.03  279.975 -3746.46  -454.325 -3474.5  -1118.85 -3060.3
            -1686.39 -2520.81  -2133.72 -1878.12  -2442.52 -1158.54  -2600.14 -391.521
            -2600.14 391.521  -2442.52 1158.54  -2133.72 1878.12  -1686.39 2520.81
            -1118.85 3060.3  -454.325 3474.5  279.975 3746.46  1053.99 3865.03
            1836.03 3825.37  2594.07 3629.1  3297.09 3284.25  3916.3 2804.95
            4426.35 2210.81  4806.37 1526.16  5040.78 779.025  5120 0))
      (outline (path signal 100  5000 0  4918.05 -779.669  4675.8 -1525.26  4283.81 -2204.2
            3759.24 -2786.79  3125 -3247.59  2408.81 -3566.46  1641.98 -3729.46
            858.018 -3729.46  91.186 -3566.46  -625 -3247.59  -1259.24 -2786.79
            -1783.81 -2204.2  -2175.8 -1525.26  -2418.05 -779.669  -2500 0
            -2418.05 779.669  -2175.8 1525.26  -1783.81 2204.2  -1259.24 2786.79
            -625 3247.59  91.186 3566.46  858.018 3729.46  1641.98 3729.46
            2408.81 3566.46  3125 3247.59  3759.24 2786.79  4283.81 2204.2
            4675.8 1525.26  4918.05 779.669  5000 0))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Capacitor_THT:CP_Radial_D7.5mm_P2.50mm::1
      (outline (path signal 100  5000 0  4918.05 -779.669  4675.8 -1525.26  4283.81 -2204.2
            3759.24 -2786.79  3125 -3247.59  2408.81 -3566.46  1641.98 -3729.46
            858.018 -3729.46  91.186 -3566.46  -625 -3247.59  -1259.24 -2786.79
            -1783.81 -2204.2  -2175.8 -1525.26  -2418.05 -779.669  -2500 0
            -2418.05 779.669  -2175.8 1525.26  -1783.81 2204.2  -1259.24 2786.79
            -625 3247.59  91.186 3566.46  858.018 3729.46  1641.98 3729.46
            2408.81 3566.46  3125 3247.59  3759.24 2786.79  4283.81 2204.2
            4675.8 1525.26  4918.05 779.669  5000 0))
      (outline (path signal 120  5120 0  5040.78 -779.025  4806.37 -1526.16  4426.35 -2210.81
            3916.3 -2804.95  3297.09 -3284.25  2594.07 -3629.1  1836.03 -3825.37
            1053.99 -3865.03  279.975 -3746.46  -454.325 -3474.5  -1118.85 -3060.3
            -1686.39 -2520.81  -2133.72 -1878.12  -2442.52 -1158.54  -2600.14 -391.521
            -2600.14 391.521  -2442.52 1158.54  -2133.72 1878.12  -1686.39 2520.81
            -1118.85 3060.3  -454.325 3474.5  279.975 3746.46  1053.99 3865.03
            1836.03 3825.37  2594.07 3629.1  3297.09 3284.25  3916.3 2804.95
            4426.35 2210.81  4806.37 1526.16  5040.78 779.025  5120 0))
      (outline (path signal 50  5250 0  5168.12 -805.194  4925.83 -1577.42  4533.05 -2285.07
            4005.87 -2899.17  3365.86 -3394.58  2639.22 -3751.01  1855.71 -3953.87
            1047.4 -3994.87  247.39 -3872.31  -511.577 -3591.22  -1198.42 -3163.1
            -1785.03 -2605.49  -2247.39 -1941.21  -2566.56 -1197.45  -2729.48 -404.673
            -2729.48 404.673  -2566.56 1197.45  -2247.39 1941.21  -1785.03 2605.49
            -1198.42 3163.1  -511.577 3591.22  247.39 3872.31  1047.4 3994.87
            1855.71 3953.87  2639.22 3751.01  3365.86 3394.58  4005.87 2899.17
            4533.05 2285.07  4925.83 1577.42  5168.12 805.194  5250 0))
      (outline (path signal 100  -1961.23 1637.5  -1211.23 1637.5))
      (outline (path signal 100  -1586.23 2012.5  -1586.23 1262.5))
      (outline (path signal 120  1250 3830  1250 -3830))
      (outline (path signal 120  1290 3830  1290 -3830))
      (outline (path signal 120  1330 3830  1330 -3830))
      (outline (path signal 120  1370 3829  1370 -3829))
      (outline (path signal 120  1410 3827  1410 -3827))
      (outline (path signal 120  1450 3825  1450 -3825))
      (outline (path signal 120  1490 3823  1490 1040))
      (outline (path signal 120  1490 -1040  1490 -3823))
      (outline (path signal 120  1530 3820  1530 1040))
      (outline (path signal 120  1530 -1040  1530 -3820))
      (outline (path signal 120  1570 3817  1570 1040))
      (outline (path signal 120  1570 -1040  1570 -3817))
      (outline (path signal 120  1610 3814  1610 1040))
      (outline (path signal 120  1610 -1040  1610 -3814))
      (outline (path signal 120  1650 3810  1650 1040))
      (outline (path signal 120  1650 -1040  1650 -3810))
      (outline (path signal 120  1690 3805  1690 1040))
      (outline (path signal 120  1690 -1040  1690 -3805))
      (outline (path signal 120  1730 3801  1730 1040))
      (outline (path signal 120  1730 -1040  1730 -3801))
      (outline (path signal 120  1770 3795  1770 1040))
      (outline (path signal 120  1770 -1040  1770 -3795))
      (outline (path signal 120  1810 3790  1810 1040))
      (outline (path signal 120  1810 -1040  1810 -3790))
      (outline (path signal 120  1850 3784  1850 1040))
      (outline (path signal 120  1850 -1040  1850 -3784))
      (outline (path signal 120  1890 3777  1890 1040))
      (outline (path signal 120  1890 -1040  1890 -3777))
      (outline (path signal 120  1930 3770  1930 1040))
      (outline (path signal 120  1930 -1040  1930 -3770))
      (outline (path signal 120  1971 3763  1971 1040))
      (outline (path signal 120  1971 -1040  1971 -3763))
      (outline (path signal 120  2011 3755  2011 1040))
      (outline (path signal 120  2011 -1040  2011 -3755))
      (outline (path signal 120  2051 3747  2051 1040))
      (outline (path signal 120  2051 -1040  2051 -3747))
      (outline (path signal 120  2091 3738  2091 1040))
      (outline (path signal 120  2091 -1040  2091 -3738))
      (outline (path signal 120  2131 3729  2131 1040))
      (outline (path signal 120  2131 -1040  2131 -3729))
      (outline (path signal 120  2171 3720  2171 1040))
      (outline (path signal 120  2171 -1040  2171 -3720))
      (outline (path signal 120  2211 3710  2211 1040))
      (outline (path signal 120  2211 -1040  2211 -3710))
      (outline (path signal 120  2251 3699  2251 1040))
      (outline (path signal 120  2251 -1040  2251 -3699))
      (outline (path signal 120  2291 3688  2291 1040))
      (outline (path signal 120  2291 -1040  2291 -3688))
      (outline (path signal 120  2331 3677  2331 1040))
      (outline (path signal 120  2331 -1040  2331 -3677))
      (outline (path signal 120  2371 3665  2371 1040))
      (outline (path signal 120  2371 -1040  2371 -3665))
      (outline (path signal 120  2411 3653  2411 1040))
      (outline (path signal 120  2411 -1040  2411 -3653))
      (outline (path signal 120  2451 3640  2451 1040))
      (outline (path signal 120  2451 -1040  2451 -3640))
      (outline (path signal 120  2491 3626  2491 1040))
      (outline (path signal 120  2491 -1040  2491 -3626))
      (outline (path signal 120  2531 3613  2531 1040))
      (outline (path signal 120  2531 -1040  2531 -3613))
      (outline (path signal 120  2571 3598  2571 1040))
      (outline (path signal 120  2571 -1040  2571 -3598))
      (outline (path signal 120  2611 3584  2611 1040))
      (outline (path signal 120  2611 -1040  2611 -3584))
      (outline (path signal 120  2651 3568  2651 1040))
      (outline (path signal 120  2651 -1040  2651 -3568))
      (outline (path signal 120  2691 3553  2691 1040))
      (outline (path signal 120  2691 -1040  2691 -3553))
      (outline (path signal 120  2731 3536  2731 1040))
      (outline (path signal 120  2731 -1040  2731 -3536))
      (outline (path signal 120  2771 3520  2771 1040))
      (outline (path signal 120  2771 -1040  2771 -3520))
      (outline (path signal 120  2811 3502  2811 1040))
      (outline (path signal 120  2811 -1040  2811 -3502))
      (outline (path signal 120  2851 3484  2851 1040))
      (outline (path signal 120  2851 -1040  2851 -3484))
      (outline (path signal 120  2891 3466  2891 1040))
      (outline (path signal 120  2891 -1040  2891 -3466))
      (outline (path signal 120  2931 3447  2931 1040))
      (outline (path signal 120  2931 -1040  2931 -3447))
      (outline (path signal 120  2971 3427  2971 1040))
      (outline (path signal 120  2971 -1040  2971 -3427))
      (outline (path signal 120  3011 3407  3011 1040))
      (outline (path signal 120  3011 -1040  3011 -3407))
      (outline (path signal 120  3051 3386  3051 1040))
      (outline (path signal 120  3051 -1040  3051 -3386))
      (outline (path signal 120  3091 3365  3091 1040))
      (outline (path signal 120  3091 -1040  3091 -3365))
      (outline (path signal 120  3131 3343  3131 1040))
      (outline (path signal 120  3131 -1040  3131 -3343))
      (outline (path signal 120  3171 3321  3171 1040))
      (outline (path signal 120  3171 -1040  3171 -3321))
      (outline (path signal 120  3211 3297  3211 1040))
      (outline (path signal 120  3211 -1040  3211 -3297))
      (outline (path signal 120  3251 3274  3251 1040))
      (outline (path signal 120  3251 -1040  3251 -3274))
      (outline (path signal 120  3291 3249  3291 1040))
      (outline (path signal 120  3291 -1040  3291 -3249))
      (outline (path signal 120  3331 3224  3331 1040))
      (outline (path signal 120  3331 -1040  3331 -3224))
      (outline (path signal 120  3371 3198  3371 1040))
      (outline (path signal 120  3371 -1040  3371 -3198))
      (outline (path signal 120  3411 3172  3411 1040))
      (outline (path signal 120  3411 -1040  3411 -3172))
      (outline (path signal 120  3451 3144  3451 1040))
      (outline (path signal 120  3451 -1040  3451 -3144))
      (outline (path signal 120  3491 3116  3491 1040))
      (outline (path signal 120  3491 -1040  3491 -3116))
      (outline (path signal 120  3531 3088  3531 1040))
      (outline (path signal 120  3531 -1040  3531 -3088))
      (outline (path signal 120  3571 3058  3571 -3058))
      (outline (path signal 120  3611 3028  3611 -3028))
      (outline (path signal 120  3651 2996  3651 -2996))
      (outline (path signal 120  3691 2964  3691 -2964))
      (outline (path signal 120  3731 2931  3731 -2931))
      (outline (path signal 120  3771 2898  3771 -2898))
      (outline (path signal 120  3811 2863  3811 -2863))
      (outline (path signal 120  3851 2827  3851 -2827))
      (outline (path signal 120  3891 2790  3891 -2790))
      (outline (path signal 120  3931 2752  3931 -2752))
      (outline (path signal 120  3971 2713  3971 -2713))
      (outline (path signal 120  4011 2673  4011 -2673))
      (outline (path signal 120  4051 2632  4051 -2632))
      (outline (path signal 120  4091 2589  4091 -2589))
      (outline (path signal 120  4131 2546  4131 -2546))
      (outline (path signal 120  4171 2500  4171 -2500))
      (outline (path signal 120  4211 2454  4211 -2454))
      (outline (path signal 120  4251 2405  4251 -2405))
      (outline (path signal 120  4291 2355  4291 -2355))
      (outline (path signal 120  4331 2304  4331 -2304))
      (outline (path signal 120  4371 2250  4371 -2250))
      (outline (path signal 120  4411 2195  4411 -2195))
      (outline (path signal 120  4451 2137  4451 -2137))
      (outline (path signal 120  4491 2077  4491 -2077))
      (outline (path signal 120  4531 2014  4531 -2014))
      (outline (path signal 120  4571 1949  4571 -1949))
      (outline (path signal 120  4611 1881  4611 -1881))
      (outline (path signal 120  4651 1809  4651 -1809))
      (outline (path signal 120  4691 1733  4691 -1733))
      (outline (path signal 120  4731 1654  4731 -1654))
      (outline (path signal 120  4771 1569  4771 -1569))
      (outline (path signal 120  4811 1478  4811 -1478))
      (outline (path signal 120  4851 1381  4851 -1381))
      (outline (path signal 120  4891 1275  4891 -1275))
      (outline (path signal 120  4931 1158  4931 -1158))
      (outline (path signal 120  4971 1028  4971 -1028))
      (outline (path signal 120  5011 877  5011 -877))
      (outline (path signal 120  5051 693  5051 -693))
      (outline (path signal 120  5091 441  5091 -441))
      (outline (path signal 120  -2892.21 2175  -2142.21 2175))
      (outline (path signal 120  -2517.21 2550  -2517.21 1800))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image LED_SMD:LED_0805_2012Metric
      (outline (path signal 100  1000 600  -700 600))
      (outline (path signal 100  -700 600  -1000 300))
      (outline (path signal 100  -1000 300  -1000 -600))
      (outline (path signal 100  -1000 -600  1000 -600))
      (outline (path signal 100  1000 -600  1000 600))
      (outline (path signal 120  1000 960  -1685 960))
      (outline (path signal 120  -1685 960  -1685 -960))
      (outline (path signal 120  -1685 -960  1000 -960))
      (outline (path signal 50  -1680 -950  -1680 950))
      (outline (path signal 50  -1680 950  1680 950))
      (outline (path signal 50  1680 950  1680 -950))
      (outline (path signal 50  1680 -950  -1680 -950))
      (pin RoundRect[T]Pad_975x1400_244.678_um 1 -937.5 0)
      (pin RoundRect[T]Pad_975x1400_244.678_um 2 937.5 0)
    )
    (image Resistor_SMD:R_0805_2012Metric
      (outline (path signal 50  1680 -950  -1680 -950))
      (outline (path signal 50  1680 950  1680 -950))
      (outline (path signal 50  -1680 950  1680 950))
      (outline (path signal 50  -1680 -950  -1680 950))
      (outline (path signal 120  -258.578 -710  258.578 -710))
      (outline (path signal 120  -258.578 710  258.578 710))
      (outline (path signal 100  1000 -600  -1000 -600))
      (outline (path signal 100  1000 600  1000 -600))
      (outline (path signal 100  -1000 600  1000 600))
      (outline (path signal 100  -1000 -600  -1000 600))
      (pin RoundRect[T]Pad_975x1400_244.678_um 2 937.5 0)
      (pin RoundRect[T]Pad_975x1400_244.678_um 1 -937.5 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm_Socket"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  8890 -24190  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -24250))
      (outline (path signal 120  -1330 -24250  8950 -24250))
      (outline (path signal 120  8950 -24250  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image Button_Switch_THT:SW_PUSH_6mm
      (outline (path signal 100  3250 750  6250 750))
      (outline (path signal 100  6250 750  6250 -5250))
      (outline (path signal 100  6250 -5250  250 -5250))
      (outline (path signal 100  250 -5250  250 750))
      (outline (path signal 100  250 750  3250 750))
      (outline (path signal 50  7750 -6000  8000 -6000))
      (outline (path signal 50  8000 -6000  8000 -5750))
      (outline (path signal 50  7750 1500  8000 1500))
      (outline (path signal 50  8000 1500  8000 1250))
      (outline (path signal 50  -1500 1250  -1500 1500))
      (outline (path signal 50  -1500 1500  -1250 1500))
      (outline (path signal 50  -1500 -5750  -1500 -6000))
      (outline (path signal 50  -1500 -6000  -1250 -6000))
      (outline (path signal 50  -1250 1500  7750 1500))
      (outline (path signal 50  -1500 -5750  -1500 1250))
      (outline (path signal 50  7750 -6000  -1250 -6000))
      (outline (path signal 50  8000 1250  8000 -5750))
      (outline (path signal 120  1000 -5500  5500 -5500))
      (outline (path signal 120  -250 -1500  -250 -3000))
      (outline (path signal 120  5500 1000  1000 1000))
      (outline (path signal 120  6750 -3000  6750 -1500))
      (outline (path signal 100  5265.56 -2250  5183.92 -2817.85  4945.6 -3339.7  4569.91 -3773.26
            4087.3 -4083.42  3536.84 -4245.05  2963.16 -4245.05  2412.7 -4083.42
            1930.09 -3773.26  1554.4 -3339.7  1316.08 -2817.85  1234.44 -2250
            1316.08 -1682.15  1554.4 -1160.3  1930.09 -726.738  2412.7 -416.578
            2963.16 -254.951  3536.84 -254.951  4087.3 -416.578  4569.91 -726.738
            4945.6 -1160.3  5183.92 -1682.15  5265.56 -2250))
      (pin Round[A]Pad_2000_um (rotate 90) 2 0 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 1 0 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2@1 6500 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 1@1 6500 0)
    )
    (image "Connector_USB:USB_Micro-B_Wuerth_629105150521_CircularHoles"
      (outline (path signal 150  -4000 2250  -4000 -3150))
      (outline (path signal 150  -4000 -3150  -3700 -3150))
      (outline (path signal 150  -3700 -3150  -3700 -4350))
      (outline (path signal 150  -3700 -4350  3700 -4350))
      (outline (path signal 150  3700 -4350  3700 -3150))
      (outline (path signal 150  3700 -3150  4000 -3150))
      (outline (path signal 150  4000 -3150  4000 2250))
      (outline (path signal 150  4000 2250  -4000 2250))
      (outline (path signal 150  -2700 -3750  2700 -3750))
      (outline (path signal 150  -1075 2725  -1300 2550))
      (outline (path signal 150  -1300 2550  -1525 2725))
      (outline (path signal 150  -1525 2725  -1525 2950))
      (outline (path signal 150  -1525 2950  -1075 2950))
      (outline (path signal 150  -1075 2950  -1075 2725))
      (outline (path signal 150  -4150 650  -4150 -750))
      (outline (path signal 150  -4150 -3150  -4150 -3300))
      (outline (path signal 150  -4150 -3300  -3850 -3300))
      (outline (path signal 150  -3850 -3300  -3850 -3750))
      (outline (path signal 150  3850 -3750  3850 -3300))
      (outline (path signal 150  3850 -3300  4150 -3300))
      (outline (path signal 150  4150 -3300  4150 -3150))
      (outline (path signal 150  4150 -750  4150 650))
      (outline (path signal 150  -1075 2825  -1800 2825))
      (outline (path signal 150  -1800 2825  -1800 2400))
      (outline (path signal 150  -1800 2400  -2525 2400))
      (outline (path signal 150  1800 2400  2525 2400))
      (outline (path signal 50  -5270 3340  -5270 -4850))
      (outline (path signal 50  -5270 -4850  5280 -4850))
      (outline (path signal 50  5280 -4850  5280 3340))
      (outline (path signal 50  5280 3340  -5270 3340))
      (pin Rect[T]Pad_450x1300_um 1 -1300 1900)
      (pin Rect[T]Pad_450x1300_um 2 -650 1900)
      (pin Rect[T]Pad_450x1300_um 3 0 1900)
      (pin Rect[T]Pad_450x1300_um 4 650 1900)
      (pin Rect[T]Pad_450x1300_um 5 1300 1900)
      (pin Round[A]Pad_2000_um 6 -3725 1850)
      (pin Round[A]Pad_2000_um 6@1 3725 1850)
      (pin Round[A]Pad_1800_um 6@2 -3875 -1950)
      (pin Round[A]Pad_1800_um 6@3 3875 -1950)
      (keepout "" (circle F.Cu 800 -2500 800))
      (keepout "" (circle B.Cu 800 -2500 800))
      (keepout "" (circle F.Cu 800 2500 800))
      (keepout "" (circle B.Cu 800 2500 800))
    )
    (image LED_SMD:LED_0805_2012Metric::1
      (outline (path signal 50  1680 -950  -1680 -950))
      (outline (path signal 50  1680 950  1680 -950))
      (outline (path signal 50  -1680 950  1680 950))
      (outline (path signal 50  -1680 -950  -1680 950))
      (outline (path signal 120  -1685 -960  1000 -960))
      (outline (path signal 120  -1685 960  -1685 -960))
      (outline (path signal 120  1000 960  -1685 960))
      (outline (path signal 100  1000 -600  1000 600))
      (outline (path signal 100  -1000 -600  1000 -600))
      (outline (path signal 100  -1000 300  -1000 -600))
      (outline (path signal 100  -700 600  -1000 300))
      (outline (path signal 100  1000 600  -700 600))
      (pin RoundRect[T]Pad_975x1400_244.678_um 2 937.5 0)
      (pin RoundRect[T]Pad_975x1400_244.678_um 1 -937.5 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket::1"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket::1"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-32_W15.24mm_Socket"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -39370))
      (outline (path signal 100  14985 -39370  255 -39370))
      (outline (path signal 100  255 -39370  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  -1270 1330  -1270 -39430))
      (outline (path signal 100  -1270 -39430  16510 -39430))
      (outline (path signal 100  16510 -39430  16510 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -39430))
      (outline (path signal 120  1160 -39430  14080 -39430))
      (outline (path signal 120  14080 -39430  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 1390  -1330 -39490))
      (outline (path signal 120  -1330 -39490  16570 -39490))
      (outline (path signal 120  16570 -39490  16570 1390))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -39700))
      (outline (path signal 50  -1550 -39700  16800 -39700))
      (outline (path signal 50  16800 -39700  16800 1600))
      (outline (path signal 50  16800 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 32 15240 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm_Socket"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  -1270 1330  -1270 -49590))
      (outline (path signal 100  -1270 -49590  16510 -49590))
      (outline (path signal 100  16510 -49590  16510 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 1390  -1330 -49650))
      (outline (path signal 120  -1330 -49650  16570 -49650))
      (outline (path signal 120  16570 -49650  16570 1390))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -49850))
      (outline (path signal 50  -1550 -49850  16800 -49850))
      (outline (path signal 50  16800 -49850  16800 1600))
      (outline (path signal 50  16800 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
    )
    (image "Package_TO_SOT_THT:TO-92"
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 120  -530 -1850  3070 -1850))
      (pin Rect[A]Pad_1300x1300_um (rotate 90) 1 0 0)
      (pin Round[A]Pad_1300_um (rotate 90) 3 2540 0)
      (pin Round[A]Pad_1300_um (rotate 90) 2 1270 1270)
    )
    (image "Package_TO_SOT_THT:TO-92::1"
      (outline (path signal 120  -530 -1850  3070 -1850))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (pin Round[A]Pad_1300_um (rotate 90) 2 1270 1270)
      (pin Round[A]Pad_1300_um (rotate 90) 3 2540 0)
      (pin Rect[A]Pad_1300x1300_um (rotate 90) 1 0 0)
    )
    (image "Package_DIP:DIP-32_W15.24mm_Socket::1"
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  16800 -39700  16800 1600))
      (outline (path signal 50  -1550 -39700  16800 -39700))
      (outline (path signal 50  -1550 1600  -1550 -39700))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  16570 -39490  16570 1390))
      (outline (path signal 120  -1330 -39490  16570 -39490))
      (outline (path signal 120  -1330 1390  -1330 -39490))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -39430  14080 1330))
      (outline (path signal 120  1160 -39430  14080 -39430))
      (outline (path signal 120  1160 1330  1160 -39430))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  16510 -39430  16510 1330))
      (outline (path signal 100  -1270 -39430  16510 -39430))
      (outline (path signal 100  -1270 1330  -1270 -39430))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -39370  255 270))
      (outline (path signal 100  14985 -39370  255 -39370))
      (outline (path signal 100  14985 1270  14985 -39370))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 32 15240 0)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -38100)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 50  -1050 1550  -1050 -49800))
      (outline (path signal 50  -1050 -49800  16300 -49800))
      (outline (path signal 50  16300 -49800  16300 1550))
      (outline (path signal 50  16300 1550  -1050 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
    )
    (image Resistor_THT:R_Array_SIP9
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (outline (path signal 100  -1290 -1250  21610 -1250))
      (outline (path signal 100  21610 -1250  21610 1250))
      (outline (path signal 100  21610 1250  -1290 1250))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 120  -1440 -1400  21760 -1400))
      (outline (path signal 120  21760 -1400  21760 1400))
      (outline (path signal 120  21760 1400  -1440 1400))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 50  -1700 -1650  22050 -1650))
      (outline (path signal 50  22050 -1650  22050 1650))
      (outline (path signal 50  22050 1650  -1700 1650))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 9 20320 0)
    )
    (padstack Round[A]Pad_1300_um
      (shape (circle F.Cu 1300))
      (shape (circle B.Cu 1300))
      (attach off)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Cust[T]Pad_1000x500_1000x_1500_23_um
      (shape (polygon F.Cu 0  -500 250  -497.592 299.009  -478.47 395.142  -440.961 485.698
            -386.505 567.197  -317.197 636.505  -235.698 690.961  -145.142 728.47
            -49.009 747.592  0 750  500 750  500 -750  0 -750  -49.009 -747.592
            -145.142 -728.47  -235.698 -690.961  -317.197 -636.505  -386.505 -567.197
            -440.961 -485.698  -478.47 -395.142  -497.592 -299.009  -500 -250
            -500 250))
      (attach off)
    )
    (padstack Cust[T]Pad_1000x500_1000x_1500_23_um
      (shape (polygon F.Cu 0  -500 750  0 750  49.009 747.592  145.142 728.47  235.698 690.961
            317.197 636.505  386.505 567.197  440.961 485.698  478.47 395.142
            497.592 299.009  500 250  500 -250  497.592 -299.009  478.47 -395.142
            440.961 -485.698  386.505 -567.197  317.197 -636.505  235.698 -690.961
            145.142 -728.47  49.009 -747.592  0 -750  -500 -750  -500 750))
      (attach off)
    )
    (padstack RoundRect[T]Pad_975x1400_244.678_um
      (shape (polygon F.Cu 0  286.238 697.211  327.435 686.172  366.089 668.147  401.026 643.684
            431.184 613.526  455.647 578.589  473.672 539.935  484.711 498.738
            488.428 456.25  488.428 -456.25  484.711 -498.738  473.672 -539.935
            455.647 -578.589  431.184 -613.526  401.026 -643.684  366.089 -668.147
            327.435 -686.172  286.238 -697.211  243.75 -700.928  -243.75 -700.928
            -286.238 -697.211  -327.435 -686.172  -366.089 -668.147  -401.026 -643.684
            -431.184 -613.526  -455.647 -578.589  -473.672 -539.935  -484.711 -498.738
            -488.428 -456.25  -488.428 456.25  -484.711 498.738  -473.672 539.935
            -455.647 578.589  -431.184 613.526  -401.026 643.684  -366.089 668.147
            -327.435 686.172  -286.238 697.211  -243.75 700.928  243.75 700.928
            286.238 697.211))
      (attach off)
    )
    (padstack Rect[T]Pad_450x1300_um
      (shape (rect F.Cu -225 -650 225 650))
      (attach off)
    )
    (padstack Rect[A]Pad_1300x1300_um
      (shape (rect F.Cu -650 -650 650 650))
      (shape (rect B.Cu -650 -650 650 650))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(C4-Pad1)"
      (pins Y2-1 U13-18 C4-1)
    )
    (net ~ENTER_ISP
      (pins U10-14 U10-15 U12-9 U12-1 R10-2 R11-2)
    )
    (net ~RESET
      (pins U11-1 C2-1 SW1-2 SW1-2@1 Q1-3 D1-1 U12-5 R2-2)
    )
    (net "Net-(Q1-Pad2)"
      (pins Q1-2 R1-2)
    )
    (net ~WARM_BOOT
      (pins U10-13 D1-2 R1-1)
    )
    (net ~CPU_WR
      (pins U10-5 U13-16 U18-2 U18-10)
    )
    (net ~CPU_RD
      (pins U14-3 U18-5 U18-13)
    )
    (net ~IO3_CS
      (pins U9-38 U22-12)
    )
    (net ~IO2_CS
      (pins U9-37 U22-13)
    )
    (net "Net-(U10-Pad12)"
      (pins U10-12)
    )
    (net "Net-(U10-Pad10)"
      (pins U10-10)
    )
    (net "Net-(U1-Pad1)"
      (pins U1-1)
    )
    (net "Net-(U1-Pad21)"
      (pins U1-21)
    )
    (net "Net-(U1-Pad2)"
      (pins U1-2)
    )
    (net "Net-(U1-Pad22)"
      (pins U1-22)
    )
    (net "Net-(U1-Pad3)"
      (pins U1-3)
    )
    (net "Net-(U1-Pad23)"
      (pins U1-23)
    )
    (net "Net-(U1-Pad4)"
      (pins U1-4)
    )
    (net "Net-(U1-Pad24)"
      (pins U1-24)
    )
    (net "Net-(U1-Pad25)"
      (pins U1-25)
    )
    (net ~IO0_CS
      (pins JP1-1 U22-15)
    )
    (net "Net-(U1-Pad10)"
      (pins U1-10)
    )
    (net "Net-(U1-Pad11)"
      (pins U1-11)
    )
    (net "Net-(U1-Pad12)"
      (pins U1-12)
    )
    (net "Net-(U1-Pad13)"
      (pins U1-13)
    )
    (net "Net-(U1-Pad14)"
      (pins U1-14)
    )
    (net "Net-(U1-Pad15)"
      (pins U1-15)
    )
    (net "Net-(U1-Pad16)"
      (pins U1-16)
    )
    (net "Net-(U1-Pad17)"
      (pins U1-17)
    )
    (net "Net-(U1-Pad37)"
      (pins U1-37)
    )
    (net "Net-(U1-Pad18)"
      (pins U1-18)
    )
    (net "Net-(U1-Pad38)"
      (pins U1-38)
    )
    (net "Net-(U1-Pad19)"
      (pins U1-19)
    )
    (net "Net-(U1-Pad39)"
      (pins U1-39)
    )
    (net "Net-(U1-Pad20)"
      (pins U1-20)
    )
    (net "Net-(U1-Pad40)"
      (pins U1-40)
    )
    (net ~IO1_CS
      (pins JP2-1 U22-14)
    )
    (net ~MEM0_CS
      (pins U5-15 U6-20)
    )
    (net ~MEM1_CS
      (pins U5-14 U7-20)
    )
    (net ~IO7_CS
      (pins U10-4 U22-7)
    )
    (net ~IO6_CS
      (pins U22-9)
    )
    (net ~IO4_CS
      (pins U22-11)
    )
    (net ~IO5_CS
      (pins U22-10)
    )
    (net "Net-(U5-Pad10)"
      (pins U5-10)
    )
    (net "Net-(U5-Pad11)"
      (pins U5-11)
    )
    (net "Net-(U5-Pad12)"
      (pins U5-12)
    )
    (net "Net-(U5-Pad13)"
      (pins U5-13)
    )
    (net "Net-(U5-Pad7)"
      (pins U5-7)
    )
    (net "Net-(U5-Pad9)"
      (pins U5-9)
    )
    (net BOOTING
      (pins U18-12 U12-6 U12-2)
    )
    (net ISP
      (pins U18-9 U12-12 U12-8)
    )
    (net ~ISP
      (pins D3-1 U18-1 U12-11 U12-10)
    )
    (net ~BOOTING
      (pins D2-1 U18-4 U12-4 U12-3)
    )
    (net "Net-(U9-Pad14)"
      (pins U9-14)
    )
    (net "Net-(U9-Pad8)"
      (pins U9-8)
    )
    (net "Net-(Q2-Pad2)"
      (pins R25-2 Q2-2)
    )
    (net "Net-(D4-Pad2)"
      (pins D4-2 R15-2)
    )
    (net "Net-(D3-Pad2)"
      (pins D3-2 R14-2)
    )
    (net "Net-(U13-Pad1)"
      (pins U13-1)
    )
    (net "Net-(U13-Pad2)"
      (pins U13-2)
    )
    (net "Net-(U13-Pad3)"
      (pins U13-3)
    )
    (net "Net-(U13-Pad4)"
      (pins U13-4)
    )
    (net "Net-(U13-Pad5)"
      (pins U13-5)
    )
    (net "Net-(U13-Pad6)"
      (pins U13-6)
    )
    (net "Net-(U13-Pad7)"
      (pins U13-7)
    )
    (net "Net-(U13-Pad8)"
      (pins U13-8)
    )
    (net "Net-(U13-Pad29)"
      (pins U14-1 U13-29)
    )
    (net "Net-(U13-Pad10)"
      (pins U13-10)
    )
    (net "Net-(U13-Pad30)"
      (pins U2-11 U13-30)
    )
    (net "Net-(U13-Pad11)"
      (pins U13-11)
    )
    (net "Net-(U13-Pad12)"
      (pins U13-12)
    )
    (net "Net-(U13-Pad13)"
      (pins U13-13)
    )
    (net "Net-(U13-Pad14)"
      (pins U13-14)
    )
    (net "Net-(U13-Pad15)"
      (pins U13-15)
    )
    (net "Net-(U13-Pad17)"
      (pins U14-2 U13-17)
    )
    (net ~RD_BIOS
      (pins U20-24 U18-6)
    )
    (net ~WR_BIOS
      (pins U20-31 U18-3)
    )
    (net "Net-(U10-Pad11)"
      (pins U10-11)
    )
    (net "Net-(U10-Pad7)"
      (pins U10-7)
    )
    (net "Net-(U10-Pad9)"
      (pins U10-9)
    )
    (net "Net-(U19-Pad8)"
      (pins U21-2 U19-8)
    )
    (net "Net-(J1-Pad2)"
      (pins J1-2)
    )
    (net "Net-(J1-Pad3)"
      (pins J1-3)
    )
    (net "Net-(J1-Pad4)"
      (pins J1-4)
    )
    (net "Net-(U9-Pad4)"
      (pins U9-4)
    )
    (net "Net-(U9-Pad6)"
      (pins U9-6)
    )
    (net "Net-(U9-Pad10)"
      (pins U9-10)
    )
    (net "Net-(U9-Pad12)"
      (pins U9-12)
    )
    (net "Net-(U9-Pad16)"
      (pins U9-16)
    )
    (net "Net-(U9-Pad18)"
      (pins U9-18)
    )
    (net "Net-(U9-Pad21)"
      (pins U9-21)
    )
    (net "Net-(U9-Pad27)"
      (pins U9-27)
    )
    (net "Net-(U9-Pad31)"
      (pins U9-31)
    )
    (net "Net-(U9-Pad32)"
      (pins U9-32)
    )
    (net /+5V
      (pins U9-20 U5-6 U5-16 U11-14 C1-1 R21-1 R24-1 R22-1 R20-1 R23-1 J2-1 U10-6
        U10-16 U2-20 J1-1 U14-14 U21-14 U22-16 U22-6 U20-32 U13-40 R13-1 R15-1 R14-1
        U19-14 U18-14 U12-14 U7-28 U6-28 U1-26 R2-1 R10-1 R11-1 RN1-1)
    )
    (net "Net-(U12-Pad13)"
      (pins U12-13)
    )
    (net /~D0
      (pins U9-17 J2-18 U2-3 U20-13 U13-39 U7-11 U6-11 U1-34 RN1-2)
    )
    (net /~D1
      (pins U9-15 J2-19 U2-18 U20-14 U13-38 U7-12 U6-12 U1-33 RN1-3)
    )
    (net /~D2
      (pins U9-13 J2-20 U2-4 U20-15 U13-37 U7-13 U6-13 U1-32 RN1-4)
    )
    (net /~D3
      (pins U9-11 J2-21 U2-17 U20-17 U13-36 U7-15 U6-15 U1-31 RN1-5)
    )
    (net /~D4
      (pins U9-9 J2-22 U2-7 U20-18 U13-35 U7-16 U6-16 U1-30 RN1-6)
    )
    (net /~D5
      (pins U9-7 J2-23 U2-14 U20-19 U13-34 U7-17 U6-17 U1-29 RN1-7)
    )
    (net /~D6
      (pins U9-5 J2-24 U2-8 U20-20 U13-33 U7-18 U6-18 U1-28 RN1-8)
    )
    (net /~D7
      (pins U9-3 J2-25 U2-13 U20-21 U13-32 U7-19 U6-19 U1-27 RN1-9)
    )
    (net /RESET
      (pins U11-2 R25-1 U13-9 U1-35)
    )
    (net /GND
      (pins U9-2 U9-19 U9-22 U9-24 U9-26 U9-30 U9-40 U5-2 U5-3 U5-8 U11-7 C3-2 C1-2
        C2-2 J2-40 U10-8 U2-1 U2-10 SW1-1 SW1-1@1 J1-5 J1-6 J1-6@1 J1-6@2 J1-6@3 D4-1
        U14-7 U21-7 U22-8 U20-16 U13-20 Q2-3 Q1-1 C4-2 U19-7 U18-7 U12-7 U7-14 U6-14
        U1-7 R3-2)
    )
    (net /~A8
      (pins J2-10 U20-27 U13-21 U19-1 U7-25 U6-25)
    )
    (net /~A9
      (pins J2-11 U20-26 U13-22 U19-2 U7-24 U6-24)
    )
    (net /~A10
      (pins J2-12 U20-23 U13-23 U19-3 U7-21 U6-21)
    )
    (net /~A11
      (pins J2-13 U20-25 U13-24 U19-4 U7-23 U6-23)
    )
    (net /~A12
      (pins J2-14 U20-4 U13-25 U19-5 U7-2 U6-2)
    )
    (net /~A13
      (pins J2-15 U20-28 U13-26 U19-6 U7-26 U6-26)
    )
    (net /~A14
      (pins J2-16 U20-29 U13-27 U19-11 U7-1 U6-1)
    )
    (net /~A15
      (pins U5-1 J2-17 U20-3 U13-28 U19-12)
    )
    (net /~RD
      (pins U9-25 J2-27 U18-11 U7-22 U6-22 U1-5)
    )
    (net /~A1
      (pins U9-33 J2-3 U10-2 U2-19 U20-11 U7-9 U6-9 U1-8)
    )
    (net /~A0
      (pins U9-35 J2-2 U10-1 U2-2 U20-12 U7-10 U6-10 U1-9)
    )
    (net /~WR
      (pins U9-23 J2-26 U18-8 U7-27 U6-27 U1-36)
    )
    (net /~A7
      (pins J2-9 U2-12 U21-1 U20-5 U7-3 U6-3)
    )
    (net /~A6
      (pins J2-8 U2-9 U22-3 U20-6 U7-4 U6-4)
    )
    (net /~A5
      (pins J2-7 U2-15 U22-2 U20-7 U7-5 U6-5)
    )
    (net /~A4
      (pins J2-6 U2-6 U22-1 U20-8 U7-6 U6-6)
    )
    (net /~A3
      (pins J2-5 U2-16 U20-9 U7-7 U6-7)
    )
    (net /~A2
      (pins U9-36 J2-4 U10-3 U2-5 U20-10 U7-8 U6-8)
    )
    (net /~MEMRQ
      (pins U5-4 U5-5 U11-4 J2-29 U20-22)
    )
    (net /~IORQ
      (pins U11-3 J2-28 U21-3 U22-5 U22-4)
    )
    (net "Net-(J2-Pad30)"
      (pins J2-30)
    )
    (net "Net-(J2-Pad31)"
      (pins J2-31)
    )
    (net "Net-(J2-Pad32)"
      (pins J2-32)
    )
    (net "Net-(J2-Pad33)"
      (pins J2-33)
    )
    (net "Net-(J2-Pad34)"
      (pins J2-34)
    )
    (net "Net-(J2-Pad35)"
      (pins J2-35)
    )
    (net "Net-(J2-Pad36)"
      (pins J2-36)
    )
    (net "Net-(J2-Pad37)"
      (pins J2-37)
    )
    (net "Net-(J2-Pad38)"
      (pins J2-38)
    )
    (net "Net-(J2-Pad39)"
      (pins J2-39)
    )
    (net "Net-(R23-Pad2)"
      (pins U9-34 R23-2)
    )
    (net "Net-(R20-Pad2)"
      (pins U9-28 R20-2)
    )
    (net "Net-(Q2-Pad1)"
      (pins U9-1 R22-2 Q2-1)
    )
    (net "Net-(D10-Pad2)"
      (pins D10-2 R24-2)
    )
    (net "Net-(R21-Pad2)"
      (pins U9-29 R21-2)
    )
    (net "Net-(R3-Pad1)"
      (pins U13-31 R3-1)
    )
    (net "Net-(D2-Pad2)"
      (pins R13-2 D2-2)
    )
    (net "Net-(C3-Pad1)"
      (pins Y2-2 C3-1 U13-19)
    )
    (net "Net-(D10-Pad1)"
      (pins U9-39 D10-1)
    )
    (net "Net-(JP1-Pad2)"
      (pins JP1-2 JP2-2 U1-6)
    )
    (class kicad_default "" /+5V /A0 /A1 /ATA.sch/+5V /ATA.sch/A0 /ATA.sch/A1
      /ATA.sch/A2 /ATA.sch/A4 /ATA.sch/A5 /ATA.sch/A6 /ATA.sch/D0 /ATA.sch/D1
      /ATA.sch/D2 /ATA.sch/D3 /ATA.sch/D4 /ATA.sch/D5 /ATA.sch/D6 /ATA.sch/D7
      /ATA.sch/GND /ATA.sch/RESET /ATA.sch/~IOREQ /ATA.sch/~RD /ATA.sch/~WR
      /CPU/+5V /CPU/A0 /CPU/A1 /CPU/A10 /CPU/A11 /CPU/A12 /CPU/A13 /CPU/A14
      /CPU/A15 /CPU/A2 /CPU/A3 /CPU/A4 /CPU/A5 /CPU/A6 /CPU/A7 /CPU/A8 /CPU/A9
      /CPU/D0 /CPU/D1 /CPU/D2 /CPU/D3 /CPU/D4 /CPU/D5 /CPU/D6 /CPU/D7 /CPU/GND
      /CPU/RESET /CPU/~IORQ /CPU/~MEMRQ /CPU/~RD /CPU/~RD_BIOS /CPU/~WR /CPU/~WR_BIOS
      /GND /IO0/+5V /IO0/A0 /IO0/A1 /IO0/A4 /IO0/A5 /IO0/A6 /IO0/D0 /IO0/D1
      /IO0/D2 /IO0/D3 /IO0/D4 /IO0/D5 /IO0/D6 /IO0/D7 /IO0/GND /IO0/RESET
      /IO0/~IORQ /IO0/~RD /IO0/~WR /IO1/+5V /IO1/A0 /IO1/A1 /IO1/A4 /IO1/A5
      /IO1/A6 /IO1/D0 /IO1/D1 /IO1/D2 /IO1/D3 /IO1/D4 /IO1/D5 /IO1/D6 /IO1/D7
      /IO1/GND /IO1/RESET /IO1/~IORQ /IO1/~RD /IO1/~WR /Memory/+5V /Memory/A0
      /Memory/A1 /Memory/A10 /Memory/A11 /Memory/A12 /Memory/A13 /Memory/A14
      /Memory/A15 /Memory/A2 /Memory/A3 /Memory/A4 /Memory/A5 /Memory/A6 /Memory/A7
      /Memory/A8 /Memory/A9 /Memory/D0 /Memory/D1 /Memory/D2 /Memory/D3 /Memory/D4
      /Memory/D5 /Memory/D6 /Memory/D7 /Memory/GND /Memory/~MEMRQ /Memory/~RD
      /Memory/~RD_BIOS /Memory/~WR /Memory/~WR_BIOS /RESET /~A0 /~A1 /~A10
      /~A11 /~A12 /~A13 /~A14 /~A15 /~A2 /~A3 /~A4 /~A5 /~A6 /~A7 /~A8 /~A9
      /~D0 /~D1 /~D2 /~D3 /~D4 /~D5 /~D6 /~D7 /~IORQ /~MEMRQ /~RD /~WR BOOTING
      ISP "Net-(C2-Pad1)" "Net-(C2-Pad2)" "Net-(C3-Pad1)" "Net-(C4-Pad1)"
      "Net-(C5-Pad1)" "Net-(C6-Pad1)" "Net-(D1-Pad1)" "Net-(D1-Pad2)" "Net-(D10-Pad1)"
      "Net-(D10-Pad2)" "Net-(D2-Pad2)" "Net-(D3-Pad2)" "Net-(D4-Pad2)" "Net-(D5-Pad2)"
      "Net-(J1-Pad2)" "Net-(J1-Pad3)" "Net-(J1-Pad4)" "Net-(J2-Pad30)" "Net-(J2-Pad31)"
      "Net-(J2-Pad32)" "Net-(J2-Pad33)" "Net-(J2-Pad34)" "Net-(J2-Pad35)"
      "Net-(J2-Pad36)" "Net-(J2-Pad37)" "Net-(J2-Pad38)" "Net-(J2-Pad39)"
      "Net-(JP1-Pad2)" "Net-(JP10-Pad2)" "Net-(JP17-Pad2)" "Net-(Q1-Pad1)"
      "Net-(Q1-Pad2)" "Net-(Q2-Pad1)" "Net-(Q2-Pad2)" "Net-(R1-Pad2)" "Net-(R11-Pad2)"
      "Net-(R14-Pad1)" "Net-(R15-Pad1)" "Net-(R2-Pad2)" "Net-(R20-Pad2)" "Net-(R21-Pad2)"
      "Net-(R23-Pad2)" "Net-(R3-Pad1)" "Net-(R3-Pad2)" "Net-(R4-Pad2)" "Net-(R5-Pad2)"
      "Net-(R8-Pad1)" "Net-(U1-Pad1)" "Net-(U1-Pad10)" "Net-(U1-Pad11)" "Net-(U1-Pad12)"
      "Net-(U1-Pad13)" "Net-(U1-Pad14)" "Net-(U1-Pad15)" "Net-(U1-Pad16)"
      "Net-(U1-Pad17)" "Net-(U1-Pad18)" "Net-(U1-Pad19)" "Net-(U1-Pad2)" "Net-(U1-Pad20)"
      "Net-(U1-Pad21)" "Net-(U1-Pad22)" "Net-(U1-Pad23)" "Net-(U1-Pad24)"
      "Net-(U1-Pad25)" "Net-(U1-Pad3)" "Net-(U1-Pad37)" "Net-(U1-Pad38)" "Net-(U1-Pad39)"
      "Net-(U1-Pad4)" "Net-(U1-Pad40)" "Net-(U10-Pad1)" "Net-(U10-Pad10)"
      "Net-(U10-Pad11)" "Net-(U10-Pad12)" "Net-(U10-Pad14)" "Net-(U10-Pad16)"
      "Net-(U10-Pad18)" "Net-(U10-Pad21)" "Net-(U10-Pad27)" "Net-(U10-Pad31)"
      "Net-(U10-Pad32)" "Net-(U10-Pad4)" "Net-(U10-Pad6)" "Net-(U10-Pad7)"
      "Net-(U10-Pad8)" "Net-(U10-Pad9)" "Net-(U11-Pad10)" "Net-(U11-Pad11)"
      "Net-(U11-Pad12)" "Net-(U11-Pad7)" "Net-(U11-Pad9)" "Net-(U12-Pad13)"
      "Net-(U12-Pad3)" "Net-(U13-Pad1)" "Net-(U13-Pad10)" "Net-(U13-Pad11)"
      "Net-(U13-Pad12)" "Net-(U13-Pad13)" "Net-(U13-Pad14)" "Net-(U13-Pad15)"
      "Net-(U13-Pad17)" "Net-(U13-Pad2)" "Net-(U13-Pad29)" "Net-(U13-Pad3)"
      "Net-(U13-Pad30)" "Net-(U13-Pad4)" "Net-(U13-Pad5)" "Net-(U13-Pad6)"
      "Net-(U13-Pad7)" "Net-(U13-Pad8)" "Net-(U14-Pad1)" "Net-(U14-Pad10)"
      "Net-(U14-Pad11)" "Net-(U14-Pad12)" "Net-(U14-Pad13)" "Net-(U14-Pad14)"
      "Net-(U14-Pad15)" "Net-(U14-Pad2)" "Net-(U14-Pad3)" "Net-(U14-Pad30)"
      "Net-(U14-Pad4)" "Net-(U14-Pad5)" "Net-(U14-Pad6)" "Net-(U14-Pad7)"
      "Net-(U14-Pad8)" "Net-(U15-Pad14)" "Net-(U16-Pad1)" "Net-(U16-Pad2)"
      "Net-(U16-Pad3)" "Net-(U18-Pad7)" "Net-(U18-Pad8)" "Net-(U19-Pad8)"
      "Net-(U2-Pad10)" "Net-(U2-Pad11)" "Net-(U2-Pad12)" "Net-(U2-Pad13)"
      "Net-(U2-Pad14)" "Net-(U2-Pad16)" "Net-(U2-Pad7)" "Net-(U2-Pad8)" "Net-(U2-Pad9)"
      "Net-(U3-Pad1)" "Net-(U3-Pad10)" "Net-(U3-Pad11)" "Net-(U3-Pad12)" "Net-(U3-Pad13)"
      "Net-(U3-Pad14)" "Net-(U3-Pad15)" "Net-(U3-Pad16)" "Net-(U3-Pad17)"
      "Net-(U3-Pad18)" "Net-(U3-Pad19)" "Net-(U3-Pad2)" "Net-(U3-Pad20)" "Net-(U3-Pad21)"
      "Net-(U3-Pad22)" "Net-(U3-Pad23)" "Net-(U3-Pad24)" "Net-(U3-Pad25)"
      "Net-(U3-Pad3)" "Net-(U3-Pad37)" "Net-(U3-Pad38)" "Net-(U3-Pad39)" "Net-(U3-Pad4)"
      "Net-(U3-Pad40)" "Net-(U4-Pad10)" "Net-(U4-Pad11)" "Net-(U4-Pad12)"
      "Net-(U4-Pad13)" "Net-(U4-Pad15)" "Net-(U4-Pad7)" "Net-(U4-Pad8)" "Net-(U4-Pad9)"
      "Net-(U5-Pad10)" "Net-(U5-Pad11)" "Net-(U5-Pad12)" "Net-(U5-Pad13)"
      "Net-(U5-Pad7)" "Net-(U5-Pad9)" "Net-(U9-Pad10)" "Net-(U9-Pad12)" "Net-(U9-Pad14)"
      "Net-(U9-Pad16)" "Net-(U9-Pad18)" "Net-(U9-Pad21)" "Net-(U9-Pad27)"
      "Net-(U9-Pad31)" "Net-(U9-Pad32)" "Net-(U9-Pad4)" "Net-(U9-Pad6)" "Net-(U9-Pad7)"
      "Net-(U9-Pad8)" ~BOOTING ~CPU_RD ~CPU_WR ~ENTER_ISP ~IO0_CS ~IO1_CS
      ~IO2_CS ~IO3_CS ~IO4_CS ~IO5_CS ~IO6_CS ~IO7_CS ~ISP ~MEM0_CS ~MEM1_CS
      ~PSEN ~RD_BIOS ~RESET ~WARM_BOOT ~WR_BIOS
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
