remove_design -designs

analyze -library WORK -format vhdl {
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/myTypes.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/BASIC_COMPONENTS/AND_GATE.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/BASIC_COMPONENTS/OR_GATE.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/BASIC_COMPONENTS/INV.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/BASIC_COMPONENTS/NAND_GATE.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/BASIC_COMPONENTS/N_NAND.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/BASIC_COMPONENTS/N_AND.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/BASIC_COMPONENTS/FD.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/BASIC_COMPONENTS/XOR_GATE.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/BASIC_COMPONENTS/XNOR_GATE.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/BASIC_COMPONENTS/HA.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/BASIC_COMPONENTS/FA.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/BASIC_COMPONENTS/N_NOR.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/BASIC_COMPONENTS/FFT.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/BASIC_COMPONENTS/N_OR.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/BASIC_COMPONENTS/NOR_GATE.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/BASIC_COMPONENTS/D_LATCH.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/MUXS/MUX21_GEN.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/MUXS/MUX21.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/MUXS/MUX31_GEN.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/MUXS/MUX41.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/MUXS/MUX41_GEN.vhd 
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/MUXS/MUX51_GEN.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/MUXS/MUX61_GEN.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/MUXS/MUX61.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/MUXS/MUX81_GEN.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/REGISTERS/REG.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/ADDERS/RCA_GEN_NO_C.vhd  
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/ADDERS/RCA_GEN.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/ADDERS/P4_ADDER/GENERAL_GENERATE.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/ADDERS/P4_ADDER/GENERAL_PROPAGATE.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/ADDERS/P4_ADDER/PG_BLOCK.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/ADDERS/P4_ADDER/PG_NETWORK.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/ADDERS/P4_ADDER/CSA.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/ADDERS/P4_ADDER/CARRY_GENERATOR.vhd 
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/ADDERS/P4_ADDER/SUM_GENERATOR.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/ADDERS/P4_ADDER/P4_ADDER.vhd  
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/COMPARATORS/COMPARATOR.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/COMPARATORS/EQU_COMPARATOR.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/COUNTERS/SYNC_COUNTER_5BIT.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/COUNTERS/SYNC_COUNTER_2BIT.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/SHIFTERS/T2_SHIFTER.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/LOGICALS/T2_LOGICALS.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/MULTIPLIER/BOOTH_ENCODER.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/MULTIPLIER/BOOTHMUL_COMP_1.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/MULTIPLIER/BOOTHMUL_COMP_2.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/MULTIPLIER/BOOTHMUL_COMP_3.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/MULTIPLIER/BOOTHMUL.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/DIVIDER/DIVISOR_FSM.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/DIVIDER/DIVISOR_DATAPATH.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/DIVIDER/NR_DIVISOR.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/BPU/CU_BPU.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/BPU/FSM_BPU.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/BPU/CAM_BPU.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/BPU/CACHE_DATA_BPU.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/BPU/BPU_ENCODER.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/BPU/CACHE_BPU.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/BPU/BPU.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/FETCH/CAM.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/FETCH/CACHE_DATA.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/FETCH/CACHE.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/FETCH/FETCH.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/DECODE/REG_FILE.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/DECODE/BRANCH.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/DECODE/DECODE.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/EXECUTE/ALU.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/EXECUTE/EXECUTE.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/MEMORY/MEMORY.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/WB/WB.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/FORWARD_UNIT/FORW_FSM.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/FORWARD_UNIT/FORWARD_UNIT.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DATAPATH/DATAPATH.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/CU/CONTROL_UNIT.vhd
/home/msys15.20/ALU_PUSH/DLX_FINAL/SYN/DLX.vhd
}

## ELABORATE

elaborate CFG_DLX_ALUPUSH -library WORK

## wire load model
set_wire_load_model -name 0K_hvratio_1_4

## create clock
create_clock -name "CLK" -period 2 CLK

## Force combinational delay
set_max_delay 2 -from [all_inputs] -to [all_outputs]

## COMPILING
compile -map_effort high

## REPORT CLOCK
report_clock > FINAL_REPORTS/clock_report.txt

## TIMING REPORT ## 10
report_timing > FINAL_REPORTS/REPORT_TIMING_DLX.rpt

## AREA REPORT
report_area > FINAL_REPORTS/REPORT_AREA_DLX.rpt

## POWER REPORT
report_power > FINAL_REPORTS/REPORT_POWER_DLX.rpt

## GENERATE FILES
write -hierarchy -f verilog -output DLX.v
write_sdc DLX.sdc
