# Experimental MIPS CPU

An experimental MIPS-32 CPU (Little-Endian).

- No trap and exception support.

# Instructions

See [here](https://www.mips.com/?do-download=mips32-instruction-set-quick-reference-v1-01) and [here](https://www.mips.com/products/architectures/mips32-3/)

Count: 49

- add
- addu
- addi
- addiu
- sub
- subu
- lui
- mul
- mult
- multu
- div
- divu
- mfhi
- mflo
- mthi
- mtlo
- slt
- sltu
- slti
- sltiu
- and
- andi
- or
- ori
- nor
- xor
- xori
- sll
- sllv
- sra
- srav
- srl
- srlv
- beq
- bne
- bgez
- blez
- bgtz
- bltz
- bgezal
- bltzal
- j
- jal
- jr
- jalr
- lb
- lbu
- lh
- lhu
- sb
- lw
- sw
- sh