{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 25 18:19:28 2010 " "Info: Processing started: Tue May 25 18:19:28 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DA -c DA --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DA -c DA --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "aen " "Info: Assuming node \"aen\" is an undefined clock" {  } { { "DA_down.bdf" "" { Schematic "F:/interface/DA/DA_down.bdf" { { 112 48 216 128 "aen" "" } } } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "aen" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "a\[3\] " "Info: Assuming node \"a\[3\]\" is an undefined clock" {  } { { "DA_down.bdf" "" { Schematic "F:/interface/DA/DA_down.bdf" { { 136 32 200 152 "a\[7..0\]" "" } { 128 200 233 144 "A\[7..0\]" "" } } } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "a\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "a\[2\] " "Info: Assuming node \"a\[2\]\" is an undefined clock" {  } { { "DA_down.bdf" "" { Schematic "F:/interface/DA/DA_down.bdf" { { 136 32 200 152 "a\[7..0\]" "" } { 128 200 233 144 "A\[7..0\]" "" } } } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "a\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "a\[4\] " "Info: Assuming node \"a\[4\]\" is an undefined clock" {  } { { "DA_down.bdf" "" { Schematic "F:/interface/DA/DA_down.bdf" { { 136 32 200 152 "a\[7..0\]" "" } { 128 200 233 144 "A\[7..0\]" "" } } } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "a\[4\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "a\[6\] " "Info: Assuming node \"a\[6\]\" is an undefined clock" {  } { { "DA_down.bdf" "" { Schematic "F:/interface/DA/DA_down.bdf" { { 136 32 200 152 "a\[7..0\]" "" } { 128 200 233 144 "A\[7..0\]" "" } } } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "a\[6\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "a\[1\] " "Info: Assuming node \"a\[1\]\" is an undefined clock" {  } { { "DA_down.bdf" "" { Schematic "F:/interface/DA/DA_down.bdf" { { 136 32 200 152 "a\[7..0\]" "" } { 128 200 233 144 "A\[7..0\]" "" } } } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "a\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "a\[5\] " "Info: Assuming node \"a\[5\]\" is an undefined clock" {  } { { "DA_down.bdf" "" { Schematic "F:/interface/DA/DA_down.bdf" { { 136 32 200 152 "a\[7..0\]" "" } { 128 200 233 144 "A\[7..0\]" "" } } } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "a\[5\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "a\[7\] " "Info: Assuming node \"a\[7\]\" is an undefined clock" {  } { { "DA_down.bdf" "" { Schematic "F:/interface/DA/DA_down.bdf" { { 136 32 200 152 "a\[7..0\]" "" } { 128 200 233 144 "A\[7..0\]" "" } } } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "a\[7\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "a\[0\] " "Info: Assuming node \"a\[0\]\" is an undefined clock" {  } { { "DA_down.bdf" "" { Schematic "F:/interface/DA/DA_down.bdf" { { 136 32 200 152 "a\[7..0\]" "" } { 128 200 233 144 "A\[7..0\]" "" } } } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "a\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "iow " "Info: Assuming node \"iow\" is an undefined clock" {  } { { "DA_down.bdf" "" { Schematic "F:/interface/DA/DA_down.bdf" { { 96 56 224 112 "iow" "" } } } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "iow" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "da:inst\|WRITE " "Info: Detected gated clock \"da:inst\|WRITE\" as buffer" {  } { { "da.v" "" { Text "F:/interface/DA/da.v" 27 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "da:inst\|WRITE" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "da:inst\|READ~93 " "Info: Detected gated clock \"da:inst\|READ~93\" as buffer" {  } { { "da.v" "" { Text "F:/interface/DA/da.v" 27 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "da:inst\|READ~93" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "da:inst\|READ~92 " "Info: Detected gated clock \"da:inst\|READ~92\" as buffer" {  } { { "da.v" "" { Text "F:/interface/DA/da.v" 27 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "da:inst\|READ~92" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "aen " "Info: No valid register-to-register data paths exist for clock \"aen\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "a\[3\] " "Info: No valid register-to-register data paths exist for clock \"a\[3\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "a\[2\] " "Info: No valid register-to-register data paths exist for clock \"a\[2\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "a\[4\] " "Info: No valid register-to-register data paths exist for clock \"a\[4\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "a\[6\] " "Info: No valid register-to-register data paths exist for clock \"a\[6\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "a\[1\] " "Info: No valid register-to-register data paths exist for clock \"a\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "a\[5\] " "Info: No valid register-to-register data paths exist for clock \"a\[5\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "a\[7\] " "Info: No valid register-to-register data paths exist for clock \"a\[7\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "a\[0\] " "Info: No valid register-to-register data paths exist for clock \"a\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "iow " "Info: No valid register-to-register data paths exist for clock \"iow\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "da:inst\|OUT\[7\] datain\[7\] a\[6\] 1.453 ns register " "Info: tsu for register \"da:inst\|OUT\[7\]\" (data pin = \"datain\[7\]\", clock pin = \"a\[6\]\") is 1.453 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.345 ns + Longest pin register " "Info: + Longest pin to register delay is 7.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns datain\[7\] 1 PIN PIN_U4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 1; PIN Node = 'datain\[7\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[7] } "NODE_NAME" } } { "DA_down.bdf" "" { Schematic "F:/interface/DA/DA_down.bdf" { { 192 56 224 208 "datain\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.147 ns) + CELL(0.366 ns) 7.345 ns da:inst\|OUT\[7\] 2 REG LCFF_X58_Y8_N7 1 " "Info: 2: + IC(6.147 ns) + CELL(0.366 ns) = 7.345 ns; Loc. = LCFF_X58_Y8_N7; Fanout = 1; REG Node = 'da:inst\|OUT\[7\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.513 ns" { datain[7] da:inst|OUT[7] } "NODE_NAME" } } { "da.v" "" { Text "F:/interface/DA/da.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.198 ns ( 16.31 % ) " "Info: Total cell delay = 1.198 ns ( 16.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.147 ns ( 83.69 % ) " "Info: Total interconnect delay = 6.147 ns ( 83.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.345 ns" { datain[7] da:inst|OUT[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.345 ns" { datain[7] {} datain[7]~combout {} da:inst|OUT[7] {} } { 0.000ns 0.000ns 6.147ns } { 0.000ns 0.832ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "da.v" "" { Text "F:/interface/DA/da.v" 37 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a\[6\] destination 5.856 ns - Shortest register " "Info: - Shortest clock path from clock \"a\[6\]\" to destination register is 5.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns a\[6\] 1 CLK PIN_AC13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 1; CLK Node = 'a\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[6] } "NODE_NAME" } } { "DA_down.bdf" "" { Schematic "F:/interface/DA/DA_down.bdf" { { 136 32 200 152 "a\[7..0\]" "" } { 128 200 233 144 "A\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.150 ns) 2.241 ns da:inst\|READ~92 2 COMB LCCOMB_X33_Y16_N4 8 " "Info: 2: + IC(1.102 ns) + CELL(0.150 ns) = 2.241 ns; Loc. = LCCOMB_X33_Y16_N4; Fanout = 8; COMB Node = 'da:inst\|READ~92'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { a[6] da:inst|READ~92 } "NODE_NAME" } } { "da.v" "" { Text "F:/interface/DA/da.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.275 ns) 2.838 ns da:inst\|WRITE 3 COMB LCCOMB_X33_Y16_N22 2 " "Info: 3: + IC(0.322 ns) + CELL(0.275 ns) = 2.838 ns; Loc. = LCCOMB_X33_Y16_N22; Fanout = 2; COMB Node = 'da:inst\|WRITE'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { da:inst|READ~92 da:inst|WRITE } "NODE_NAME" } } { "da.v" "" { Text "F:/interface/DA/da.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.000 ns) 4.317 ns da:inst\|WRITE~clkctrl 4 COMB CLKCTRL_G13 8 " "Info: 4: + IC(1.479 ns) + CELL(0.000 ns) = 4.317 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'da:inst\|WRITE~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { da:inst|WRITE da:inst|WRITE~clkctrl } "NODE_NAME" } } { "da.v" "" { Text "F:/interface/DA/da.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 5.856 ns da:inst\|OUT\[7\] 5 REG LCFF_X58_Y8_N7 1 " "Info: 5: + IC(1.002 ns) + CELL(0.537 ns) = 5.856 ns; Loc. = LCFF_X58_Y8_N7; Fanout = 1; REG Node = 'da:inst\|OUT\[7\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { da:inst|WRITE~clkctrl da:inst|OUT[7] } "NODE_NAME" } } { "da.v" "" { Text "F:/interface/DA/da.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.951 ns ( 33.32 % ) " "Info: Total cell delay = 1.951 ns ( 33.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.905 ns ( 66.68 % ) " "Info: Total interconnect delay = 3.905 ns ( 66.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.856 ns" { a[6] da:inst|READ~92 da:inst|WRITE da:inst|WRITE~clkctrl da:inst|OUT[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.856 ns" { a[6] {} a[6]~combout {} da:inst|READ~92 {} da:inst|WRITE {} da:inst|WRITE~clkctrl {} da:inst|OUT[7] {} } { 0.000ns 0.000ns 1.102ns 0.322ns 1.479ns 1.002ns } { 0.000ns 0.989ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.345 ns" { datain[7] da:inst|OUT[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.345 ns" { datain[7] {} datain[7]~combout {} da:inst|OUT[7] {} } { 0.000ns 0.000ns 6.147ns } { 0.000ns 0.832ns 0.366ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.856 ns" { a[6] da:inst|READ~92 da:inst|WRITE da:inst|WRITE~clkctrl da:inst|OUT[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.856 ns" { a[6] {} a[6]~combout {} da:inst|READ~92 {} da:inst|WRITE {} da:inst|WRITE~clkctrl {} da:inst|OUT[7] {} } { 0.000ns 0.000ns 1.102ns 0.322ns 1.479ns 1.002ns } { 0.000ns 0.989ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "a\[7\] HEX1\[1\] da:inst\|OUT\[4\] 13.884 ns register " "Info: tco from clock \"a\[7\]\" to destination pin \"HEX1\[1\]\" through register \"da:inst\|OUT\[4\]\" is 13.884 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a\[7\] source 6.477 ns + Longest register " "Info: + Longest clock path from clock \"a\[7\]\" to source register is 6.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns a\[7\] 1 CLK PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'a\[7\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[7] } "NODE_NAME" } } { "DA_down.bdf" "" { Schematic "F:/interface/DA/DA_down.bdf" { { 136 32 200 152 "a\[7..0\]" "" } { 128 200 233 144 "A\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.460 ns) + CELL(0.406 ns) 2.845 ns da:inst\|READ~92 2 COMB LCCOMB_X33_Y16_N4 8 " "Info: 2: + IC(1.460 ns) + CELL(0.406 ns) = 2.845 ns; Loc. = LCCOMB_X33_Y16_N4; Fanout = 8; COMB Node = 'da:inst\|READ~92'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { a[7] da:inst|READ~92 } "NODE_NAME" } } { "da.v" "" { Text "F:/interface/DA/da.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.275 ns) 3.442 ns da:inst\|WRITE 3 COMB LCCOMB_X33_Y16_N22 2 " "Info: 3: + IC(0.322 ns) + CELL(0.275 ns) = 3.442 ns; Loc. = LCCOMB_X33_Y16_N22; Fanout = 2; COMB Node = 'da:inst\|WRITE'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { da:inst|READ~92 da:inst|WRITE } "NODE_NAME" } } { "da.v" "" { Text "F:/interface/DA/da.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.000 ns) 4.921 ns da:inst\|WRITE~clkctrl 4 COMB CLKCTRL_G13 8 " "Info: 4: + IC(1.479 ns) + CELL(0.000 ns) = 4.921 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'da:inst\|WRITE~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { da:inst|WRITE da:inst|WRITE~clkctrl } "NODE_NAME" } } { "da.v" "" { Text "F:/interface/DA/da.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 6.477 ns da:inst\|OUT\[4\] 5 REG LCFF_X33_Y16_N3 1 " "Info: 5: + IC(1.019 ns) + CELL(0.537 ns) = 6.477 ns; Loc. = LCFF_X33_Y16_N3; Fanout = 1; REG Node = 'da:inst\|OUT\[4\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { da:inst|WRITE~clkctrl da:inst|OUT[4] } "NODE_NAME" } } { "da.v" "" { Text "F:/interface/DA/da.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.197 ns ( 33.92 % ) " "Info: Total cell delay = 2.197 ns ( 33.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.280 ns ( 66.08 % ) " "Info: Total interconnect delay = 4.280 ns ( 66.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.477 ns" { a[7] da:inst|READ~92 da:inst|WRITE da:inst|WRITE~clkctrl da:inst|OUT[4] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.477 ns" { a[7] {} a[7]~combout {} da:inst|READ~92 {} da:inst|WRITE {} da:inst|WRITE~clkctrl {} da:inst|OUT[4] {} } { 0.000ns 0.000ns 1.460ns 0.322ns 1.479ns 1.019ns } { 0.000ns 0.979ns 0.406ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "da.v" "" { Text "F:/interface/DA/da.v" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.157 ns + Longest register pin " "Info: + Longest register to pin delay is 7.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns da:inst\|OUT\[4\] 1 REG LCFF_X33_Y16_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y16_N3; Fanout = 1; REG Node = 'da:inst\|OUT\[4\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { da:inst|OUT[4] } "NODE_NAME" } } { "da.v" "" { Text "F:/interface/DA/da.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns da:inst\|DATAOUT\[4\]~125 2 COMB LCCOMB_X33_Y16_N2 7 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X33_Y16_N2; Fanout = 7; COMB Node = 'da:inst\|DATAOUT\[4\]~125'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { da:inst|OUT[4] da:inst|DATAOUT[4]~125 } "NODE_NAME" } } { "da.v" "" { Text "F:/interface/DA/da.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.287 ns) + CELL(0.275 ns) 2.885 ns segout:inst2\|WideOr5~19 3 COMB LCCOMB_X58_Y8_N22 1 " "Info: 3: + IC(2.287 ns) + CELL(0.275 ns) = 2.885 ns; Loc. = LCCOMB_X58_Y8_N22; Fanout = 1; COMB Node = 'segout:inst2\|WideOr5~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.562 ns" { da:inst|DATAOUT[4]~125 segout:inst2|WideOr5~19 } "NODE_NAME" } } { "segout.v" "" { Text "F:/interface/DA/segout.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(2.789 ns) 7.157 ns HEX1\[1\] 4 PIN PIN_V21 0 " "Info: 4: + IC(1.483 ns) + CELL(2.789 ns) = 7.157 ns; Loc. = PIN_V21; Fanout = 0; PIN Node = 'HEX1\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.272 ns" { segout:inst2|WideOr5~19 HEX1[1] } "NODE_NAME" } } { "DA_down.bdf" "" { Schematic "F:/interface/DA/DA_down.bdf" { { 392 616 792 408 "HEX1\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.387 ns ( 47.32 % ) " "Info: Total cell delay = 3.387 ns ( 47.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.770 ns ( 52.68 % ) " "Info: Total interconnect delay = 3.770 ns ( 52.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.157 ns" { da:inst|OUT[4] da:inst|DATAOUT[4]~125 segout:inst2|WideOr5~19 HEX1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.157 ns" { da:inst|OUT[4] {} da:inst|DATAOUT[4]~125 {} segout:inst2|WideOr5~19 {} HEX1[1] {} } { 0.000ns 0.000ns 2.287ns 1.483ns } { 0.000ns 0.323ns 0.275ns 2.789ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.477 ns" { a[7] da:inst|READ~92 da:inst|WRITE da:inst|WRITE~clkctrl da:inst|OUT[4] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.477 ns" { a[7] {} a[7]~combout {} da:inst|READ~92 {} da:inst|WRITE {} da:inst|WRITE~clkctrl {} da:inst|OUT[4] {} } { 0.000ns 0.000ns 1.460ns 0.322ns 1.479ns 1.019ns } { 0.000ns 0.979ns 0.406ns 0.275ns 0.000ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.157 ns" { da:inst|OUT[4] da:inst|DATAOUT[4]~125 segout:inst2|WideOr5~19 HEX1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.157 ns" { da:inst|OUT[4] {} da:inst|DATAOUT[4]~125 {} segout:inst2|WideOr5~19 {} HEX1[1] {} } { 0.000ns 0.000ns 2.287ns 1.483ns } { 0.000ns 0.323ns 0.275ns 2.789ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "ior HEX1\[1\] 15.123 ns Longest " "Info: Longest tpd from source pin \"ior\" to destination pin \"HEX1\[1\]\" is 15.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns ior 1 PIN PIN_G26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 3; PIN Node = 'ior'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ior } "NODE_NAME" } } { "DA_down.bdf" "" { Schematic "F:/interface/DA/DA_down.bdf" { { 72 48 216 88 "ior" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.249 ns) + CELL(0.149 ns) 7.260 ns da:inst\|READ~94 2 COMB LCCOMB_X33_Y16_N20 3 " "Info: 2: + IC(6.249 ns) + CELL(0.149 ns) = 7.260 ns; Loc. = LCCOMB_X33_Y16_N20; Fanout = 3; COMB Node = 'da:inst\|READ~94'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.398 ns" { ior da:inst|READ~94 } "NODE_NAME" } } { "da.v" "" { Text "F:/interface/DA/da.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.726 ns) + CELL(0.150 ns) 10.136 ns da:inst\|DATAOUT\[6\]~127 3 COMB LCCOMB_X58_Y8_N2 7 " "Info: 3: + IC(2.726 ns) + CELL(0.150 ns) = 10.136 ns; Loc. = LCCOMB_X58_Y8_N2; Fanout = 7; COMB Node = 'da:inst\|DATAOUT\[6\]~127'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.876 ns" { da:inst|READ~94 da:inst|DATAOUT[6]~127 } "NODE_NAME" } } { "da.v" "" { Text "F:/interface/DA/da.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.420 ns) 10.851 ns segout:inst2\|WideOr5~19 4 COMB LCCOMB_X58_Y8_N22 1 " "Info: 4: + IC(0.295 ns) + CELL(0.420 ns) = 10.851 ns; Loc. = LCCOMB_X58_Y8_N22; Fanout = 1; COMB Node = 'segout:inst2\|WideOr5~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { da:inst|DATAOUT[6]~127 segout:inst2|WideOr5~19 } "NODE_NAME" } } { "segout.v" "" { Text "F:/interface/DA/segout.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(2.789 ns) 15.123 ns HEX1\[1\] 5 PIN PIN_V21 0 " "Info: 5: + IC(1.483 ns) + CELL(2.789 ns) = 15.123 ns; Loc. = PIN_V21; Fanout = 0; PIN Node = 'HEX1\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.272 ns" { segout:inst2|WideOr5~19 HEX1[1] } "NODE_NAME" } } { "DA_down.bdf" "" { Schematic "F:/interface/DA/DA_down.bdf" { { 392 616 792 408 "HEX1\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.370 ns ( 28.90 % ) " "Info: Total cell delay = 4.370 ns ( 28.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.753 ns ( 71.10 % ) " "Info: Total interconnect delay = 10.753 ns ( 71.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "15.123 ns" { ior da:inst|READ~94 da:inst|DATAOUT[6]~127 segout:inst2|WideOr5~19 HEX1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "15.123 ns" { ior {} ior~combout {} da:inst|READ~94 {} da:inst|DATAOUT[6]~127 {} segout:inst2|WideOr5~19 {} HEX1[1] {} } { 0.000ns 0.000ns 6.249ns 2.726ns 0.295ns 1.483ns } { 0.000ns 0.862ns 0.149ns 0.150ns 0.420ns 2.789ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "da:inst\|OUT\[2\] datain\[2\] a\[7\] 3.776 ns register " "Info: th for register \"da:inst\|OUT\[2\]\" (data pin = \"datain\[2\]\", clock pin = \"a\[7\]\") is 3.776 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a\[7\] destination 6.477 ns + Longest register " "Info: + Longest clock path from clock \"a\[7\]\" to destination register is 6.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns a\[7\] 1 CLK PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'a\[7\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[7] } "NODE_NAME" } } { "DA_down.bdf" "" { Schematic "F:/interface/DA/DA_down.bdf" { { 136 32 200 152 "a\[7..0\]" "" } { 128 200 233 144 "A\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.460 ns) + CELL(0.406 ns) 2.845 ns da:inst\|READ~92 2 COMB LCCOMB_X33_Y16_N4 8 " "Info: 2: + IC(1.460 ns) + CELL(0.406 ns) = 2.845 ns; Loc. = LCCOMB_X33_Y16_N4; Fanout = 8; COMB Node = 'da:inst\|READ~92'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { a[7] da:inst|READ~92 } "NODE_NAME" } } { "da.v" "" { Text "F:/interface/DA/da.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.275 ns) 3.442 ns da:inst\|WRITE 3 COMB LCCOMB_X33_Y16_N22 2 " "Info: 3: + IC(0.322 ns) + CELL(0.275 ns) = 3.442 ns; Loc. = LCCOMB_X33_Y16_N22; Fanout = 2; COMB Node = 'da:inst\|WRITE'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { da:inst|READ~92 da:inst|WRITE } "NODE_NAME" } } { "da.v" "" { Text "F:/interface/DA/da.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.000 ns) 4.921 ns da:inst\|WRITE~clkctrl 4 COMB CLKCTRL_G13 8 " "Info: 4: + IC(1.479 ns) + CELL(0.000 ns) = 4.921 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'da:inst\|WRITE~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { da:inst|WRITE da:inst|WRITE~clkctrl } "NODE_NAME" } } { "da.v" "" { Text "F:/interface/DA/da.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 6.477 ns da:inst\|OUT\[2\] 5 REG LCFF_X33_Y16_N17 1 " "Info: 5: + IC(1.019 ns) + CELL(0.537 ns) = 6.477 ns; Loc. = LCFF_X33_Y16_N17; Fanout = 1; REG Node = 'da:inst\|OUT\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { da:inst|WRITE~clkctrl da:inst|OUT[2] } "NODE_NAME" } } { "da.v" "" { Text "F:/interface/DA/da.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.197 ns ( 33.92 % ) " "Info: Total cell delay = 2.197 ns ( 33.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.280 ns ( 66.08 % ) " "Info: Total interconnect delay = 4.280 ns ( 66.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.477 ns" { a[7] da:inst|READ~92 da:inst|WRITE da:inst|WRITE~clkctrl da:inst|OUT[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.477 ns" { a[7] {} a[7]~combout {} da:inst|READ~92 {} da:inst|WRITE {} da:inst|WRITE~clkctrl {} da:inst|OUT[2] {} } { 0.000ns 0.000ns 1.460ns 0.322ns 1.479ns 1.019ns } { 0.000ns 0.979ns 0.406ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "da.v" "" { Text "F:/interface/DA/da.v" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.967 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns datain\[2\] 1 PIN PIN_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N1; Fanout = 1; PIN Node = 'datain\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[2] } "NODE_NAME" } } { "DA_down.bdf" "" { Schematic "F:/interface/DA/DA_down.bdf" { { 192 56 224 208 "datain\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.602 ns) + CELL(0.366 ns) 2.967 ns da:inst\|OUT\[2\] 2 REG LCFF_X33_Y16_N17 1 " "Info: 2: + IC(1.602 ns) + CELL(0.366 ns) = 2.967 ns; Loc. = LCFF_X33_Y16_N17; Fanout = 1; REG Node = 'da:inst\|OUT\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { datain[2] da:inst|OUT[2] } "NODE_NAME" } } { "da.v" "" { Text "F:/interface/DA/da.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 46.01 % ) " "Info: Total cell delay = 1.365 ns ( 46.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.602 ns ( 53.99 % ) " "Info: Total interconnect delay = 1.602 ns ( 53.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.967 ns" { datain[2] da:inst|OUT[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.967 ns" { datain[2] {} datain[2]~combout {} da:inst|OUT[2] {} } { 0.000ns 0.000ns 1.602ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.477 ns" { a[7] da:inst|READ~92 da:inst|WRITE da:inst|WRITE~clkctrl da:inst|OUT[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.477 ns" { a[7] {} a[7]~combout {} da:inst|READ~92 {} da:inst|WRITE {} da:inst|WRITE~clkctrl {} da:inst|OUT[2] {} } { 0.000ns 0.000ns 1.460ns 0.322ns 1.479ns 1.019ns } { 0.000ns 0.979ns 0.406ns 0.275ns 0.000ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.967 ns" { datain[2] da:inst|OUT[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.967 ns" { datain[2] {} datain[2]~combout {} da:inst|OUT[2] {} } { 0.000ns 0.000ns 1.602ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "147 " "Info: Allocated 147 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 25 18:19:29 2010 " "Info: Processing ended: Tue May 25 18:19:29 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
