$date
	Fri Oct 18 00:57:34 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Scan_Chain_Design_t $end
$var wire 1 ! scan_out $end
$var reg 1 " clk $end
$var reg 1 # rst_n $end
$var reg 1 $ scan_en $end
$var reg 1 % scan_in $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # rst_n $end
$var wire 1 $ scan_en $end
$var wire 1 % scan_in $end
$var wire 1 ! scan_out $end
$var wire 8 & p [7:0] $end
$var wire 8 ' out [7:0] $end
$var wire 4 ( b [3:0] $end
$var wire 4 ) a [3:0] $end
$scope module DFF_0 $end
$var wire 1 " clk $end
$var wire 1 * data $end
$var wire 1 $ en $end
$var wire 1 + in $end
$var wire 1 # rst_n $end
$var wire 1 , temp_2 $end
$var wire 1 - temp_1 $end
$var reg 1 . out $end
$upscope $end
$scope module DFF_1 $end
$var wire 1 " clk $end
$var wire 1 / data $end
$var wire 1 $ en $end
$var wire 1 0 in $end
$var wire 1 # rst_n $end
$var wire 1 1 temp_2 $end
$var wire 1 2 temp_1 $end
$var reg 1 3 out $end
$upscope $end
$scope module DFF_2 $end
$var wire 1 " clk $end
$var wire 1 4 data $end
$var wire 1 $ en $end
$var wire 1 5 in $end
$var wire 1 # rst_n $end
$var wire 1 6 temp_2 $end
$var wire 1 7 temp_1 $end
$var reg 1 8 out $end
$upscope $end
$scope module DFF_3 $end
$var wire 1 " clk $end
$var wire 1 9 data $end
$var wire 1 $ en $end
$var wire 1 : in $end
$var wire 1 # rst_n $end
$var wire 1 ; temp_2 $end
$var wire 1 < temp_1 $end
$var reg 1 = out $end
$upscope $end
$scope module DFF_4 $end
$var wire 1 " clk $end
$var wire 1 > data $end
$var wire 1 $ en $end
$var wire 1 ? in $end
$var wire 1 # rst_n $end
$var wire 1 @ temp_2 $end
$var wire 1 A temp_1 $end
$var reg 1 B out $end
$upscope $end
$scope module DFF_5 $end
$var wire 1 " clk $end
$var wire 1 C data $end
$var wire 1 $ en $end
$var wire 1 D in $end
$var wire 1 # rst_n $end
$var wire 1 E temp_2 $end
$var wire 1 F temp_1 $end
$var reg 1 G out $end
$upscope $end
$scope module DFF_6 $end
$var wire 1 " clk $end
$var wire 1 H data $end
$var wire 1 $ en $end
$var wire 1 I in $end
$var wire 1 # rst_n $end
$var wire 1 J temp_2 $end
$var wire 1 K temp_1 $end
$var reg 1 L out $end
$upscope $end
$scope module DFF_7 $end
$var wire 1 " clk $end
$var wire 1 M data $end
$var wire 1 $ en $end
$var wire 1 % in $end
$var wire 1 # rst_n $end
$var wire 1 N temp_2 $end
$var wire 1 O temp_1 $end
$var reg 1 P out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xP
xO
0N
xM
xL
xK
0J
xI
xH
xG
xF
0E
xD
xC
xB
xA
0@
x?
x>
x=
x<
0;
x:
x9
x8
x7
06
x5
x4
x3
x2
01
x0
x/
x.
x-
0,
x+
x*
bx )
bx (
bx '
bx &
0%
0$
0#
0"
x!
$end
#5000
0O
0K
0F
0A
0<
07
02
0-
0M
0H
0C
0>
09
04
0/
0*
b0 &
0I
0D
0?
b0 )
0:
05
00
0+
b0 (
0!
0P
0L
0G
0B
0=
08
03
b0 '
0.
1"
#10000
0"
1#
#15000
1"
#20000
0"
1$
#25000
1"
#30000
1N
1O
0"
1%
#35000
1J
1K
b1000 )
1I
b10000000 '
1P
1"
#40000
0N
0O
0"
0%
#45000
0J
1E
0K
1F
0I
b100 )
1D
0P
b1000000 '
1L
1"
#50000
1N
1O
0"
1%
#55000
1@
0E
1J
1A
0F
1K
1?
0D
b1010 )
1I
1G
0L
b10100000 '
1P
1"
#60000
0"
#65000
1E
0@
1;
1F
0A
1<
1D
0?
b1101 )
1:
1L
0G
b11010000 '
1B
1"
#70000
0"
#75000
16
0;
1@
1H
1C
1>
17
0<
1A
b1110000 &
b1000 (
15
0:
b1110 )
1?
1=
0B
b11101000 '
1G
1"
#80000
0"
#85000
1;
06
11
14
1<
07
0H
19
12
b1111 )
1:
05
b111100 &
b100 (
10
1B
0=
b11110100 '
18
1"
#90000
0"
#95000
1,
01
16
0C
1/
1-
02
1M
09
17
1+
00
b10010110 &
b1010 (
15
13
08
b11111010 '
1=
1"
#100000
0,
11
0;
0E
0J
0-
12
0<
0F
0K
0"
0$
#105000
1E
0N
1F
0O
1C
0M
0D
b1001 )
0?
05
b110110 &
b110 (
10
0L
0G
0=
b10010110 '
18
1"
#110000
1,
06
1;
0@
0E
1J
1N
1-
07
1<
0A
0F
1K
1O
0"
1$
#115000
01
16
0;
1E
02
1M
17
0/
0<
0C
0>
1F
1!
00
b1011 (
15
0:
b10000100 &
b1100 )
1D
1.
08
1=
0B
b11001011 '
1L
1"
#120000
0"
#125000
1@
06
11
0,
1/
1A
07
12
0M
1H
0-
b1110 )
1?
05
10
b1000110 &
b101 (
0+
1G
0=
18
b11100101 '
03
1"
#130000
0"
#135000
1,
01
1;
1>
1-
0H
02
19
1<
0!
1+
b10 (
00
b11110 &
b1111 )
1:
0.
13
08
b11110010 '
1B
1"
#140000
0"
#145000
16
0,
1M
09
17
0-
0>
1*
15
0+
b10000111 &
b1001 (
1!
1=
03
b11111001 '
1.
1"
#150000
0"
#155000
11
1C
1>
0/
0*
12
0!
b10110100 &
b1100 (
10
0.
b11111100 '
18
1"
#160000
0"
#165000
1,
1H
0C
04
1/
1-
b11010010 &
b1110 (
1+
b11111110 '
13
1"
#170000
0"
#175000
1C
0>
0/
1*
b11100001 &
b1111 (
1!
b11111111 '
1.
1"
#180000
0"
#185000
1"
#190000
01
06
0;
0@
02
07
0<
0A
0"
0$
#195000
16
0J
1;
0N
0E
11
0,
17
0K
1<
0O
0F
12
0-
14
0H
19
0M
0C
1/
0*
0+
00
b1 (
05
b1110 &
b1110 )
0:
03
08
0=
b11100001 '
0B
1"
#200000
0"
