// Seed: 1236229912
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_21 = {1{1}};
endmodule
module module_1 #(
    parameter id_15 = 32'd25
) (
    input supply0 id_0,
    output tri0 id_1,
    output tri1 id_2
    , id_17,
    input supply1 id_3
    , id_18,
    input tri0 id_4,
    input wire id_5,
    output supply0 id_6,
    input tri id_7,
    input wire id_8,
    output wor id_9,
    input tri id_10,
    output wor id_11,
    output uwire id_12,
    input tri1 id_13,
    input wor id_14,
    input tri1 _id_15
);
  logic [{  1  {  1  }  } : id_15] id_19;
  module_0 modCall_1 (
      id_17,
      id_18,
      id_19,
      id_19,
      id_17,
      id_18,
      id_19,
      id_19,
      id_18,
      id_19,
      id_18,
      id_17,
      id_17,
      id_18,
      id_18,
      id_17,
      id_17,
      id_19,
      id_17,
      id_19
  );
endmodule
