
---------- Begin Simulation Statistics ----------
final_tick                                 2380851000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  71552                       # Simulator instruction rate (inst/s)
host_mem_usage                                 858324                       # Number of bytes of host memory used
host_op_rate                                    73979                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.98                       # Real time elapsed on the host
host_tick_rate                              170353549                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1033929                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002381                       # Number of seconds simulated
sim_ticks                                  2380851000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.772847                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  136993                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               138695                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             18594                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            177317                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                588                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1472                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              884                       # Number of indirect misses.
system.cpu.branchPred.lookups                  185755                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect        75561                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong        21610                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect        22265                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong        74906                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.whPredictorCorrect         2503                       # Number of time the WH predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.whPredictorWrong           38                       # Number of time the WH predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          198                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           62                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0         1340                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2          905                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4          132                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6           56                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7          348                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8          137                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          112                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10           75                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11         1011                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12          891                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13          162                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14          127                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15          153                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16          323                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17          255                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18          730                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19          390                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20          587                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22          954                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24         2901                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26         8015                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28        25581                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect         1816                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit         1515                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong         1146                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect        26762                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          844                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2          853                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4          116                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6          389                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7          162                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8          218                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9          119                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10          442                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11          140                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12           68                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13         1742                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14          141                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15          106                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16          175                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17          286                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18          682                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19          201                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20          836                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22          409                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24          905                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26         1562                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28         6056                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30        29577                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect        34308                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit          704                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong         7915                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                    2833                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          205                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    328635                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   340566                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             18048                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     102118                       # Number of branches committed
system.cpu.commit.bw_lim_events                 26769                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             162                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          354103                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000217                       # Number of instructions committed
system.cpu.commit.committedOps                1034146                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      4637384                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.223002                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.967189                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4304796     92.83%     92.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       102984      2.22%     95.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        28424      0.61%     95.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        72299      1.56%     97.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        82541      1.78%     99.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         9550      0.21%     99.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         4796      0.10%     99.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         5225      0.11%     99.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        26769      0.58%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4637384                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1944                       # Number of function calls committed.
system.cpu.commit.int_insts                    938116                       # Number of committed integer instructions.
system.cpu.commit.loads                         14759                       # Number of loads committed
system.cpu.commit.membars                         100                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           396501     38.34%     38.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             174      0.02%     38.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               22      0.00%     38.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              4      0.00%     38.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     38.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           2813      0.27%     38.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult          2810      0.27%     38.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     38.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              3      0.00%     38.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            15      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              19      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              12      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             52      0.01%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           14759      1.43%     40.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         616942     59.66%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1034146                       # Class of committed instruction
system.cpu.commit.refs                         631701                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     28978                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1033929                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.761704                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.761704                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               4245693                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   563                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               117534                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1588519                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   180392                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    197642                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  19310                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1992                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 49348                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      185755                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    288016                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4354738                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  7149                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1828636                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   39712                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.039010                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             317739                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             140414                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.384030                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            4692385                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.402952                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.590947                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4353335     92.77%     92.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    16850      0.36%     93.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     8255      0.18%     93.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   100148      2.13%     95.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     9626      0.21%     95.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    28730      0.61%     96.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     8678      0.18%     96.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    11323      0.24%     96.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   155440      3.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4692385                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           69319                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                19734                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   119484                       # Number of branches executed
system.cpu.iew.exec_nop                           293                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.266802                       # Inst execution rate
system.cpu.iew.exec_refs                       764680                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     745591                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   36420                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 19388                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                195                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2514                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               823218                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1388431                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 19089                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             61872                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1270432                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     17                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2127043                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  19310                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2124631                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         47221                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              497                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           29                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          535                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4629                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       206276                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             29                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         9217                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          10517                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    835453                       # num instructions consuming a value
system.cpu.iew.wb_count                       1245456                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.370636                       # average fanout of values written-back
system.cpu.iew.wb_producers                    309649                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.261557                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1268231                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2693814                       # number of integer regfile reads
system.cpu.int_regfile_writes                  401902                       # number of integer regfile writes
system.cpu.ipc                               0.210009                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.210009                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 4      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                514767     38.64%     38.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  181      0.01%     38.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    32      0.00%     38.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   5      0.00%     38.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     38.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                3549      0.27%     38.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult               3039      0.23%     39.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     39.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   3      0.00%     39.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 23      0.00%     39.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     39.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   23      0.00%     39.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     39.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   16      0.00%     39.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   16      0.00%     39.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     39.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  59      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                19714      1.48%     40.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              790873     59.36%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1332304                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       90971                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.068281                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     968      1.06%      1.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      1.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      1.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      1.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    12      0.01%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    354      0.39%      1.47% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 89636     98.53%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1383963                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            7390437                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1208261                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1690158                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1387943                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1332304                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 195                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          354209                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             21504                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             33                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       360641                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4692385                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.283929                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.096404                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4294711     91.53%     91.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              107544      2.29%     93.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               58102      1.24%     95.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               45920      0.98%     96.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               43941      0.94%     96.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               87892      1.87%     98.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               35615      0.76%     99.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                7398      0.16%     99.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               11262      0.24%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4692385                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.279796                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  39308                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              79031                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        37195                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             52218                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                70                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              288                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                19388                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              823218                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1325405                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   6031                       # number of misc regfile writes
system.cpu.numCycles                          4761704                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 2161175                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                605959                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     59                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   202897                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     12                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    10                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               3689067                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1480000                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              871939                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    220963                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                2066444                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  19310                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               2067091                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   265980                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          3145996                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20949                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                667                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    372398                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            197                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            46002                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      5982679                       # The number of ROB reads
system.cpu.rob.rob_writes                     2831564                       # The number of ROB writes
system.cpu.timesIdled                             878                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    37879                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    6476                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    61                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41715                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        116674                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        75280                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          475                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       151551                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            475                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                991                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41216                       # Transaction distribution
system.membus.trans_dist::CleanEvict              499                       # Transaction distribution
system.membus.trans_dist::ReadExReq             73861                       # Transaction distribution
system.membus.trans_dist::ReadExResp            73860                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           991                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           107                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       191525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 191525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7428288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7428288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             74959                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   74959    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               74959                       # Request fanout histogram
system.membus.reqLayer0.occupancy           300200500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          389502750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2380851000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1611                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       115527                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          865                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1078                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            74553                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           74549                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1340                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          271                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          107                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          107                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3545                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       224273                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                227818                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       141120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9544384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9685504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           42190                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2637824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           118461                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004018                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.063262                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 117985     99.60%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    476      0.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             118461                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          150951500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         112283500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2010000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2380851000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  467                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  842                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1309                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 467                       # number of overall hits
system.l2.overall_hits::.cpu.data                 842                       # number of overall hits
system.l2.overall_hits::total                    1309                       # number of overall hits
system.l2.demand_misses::.cpu.inst                873                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              73982                       # number of demand (read+write) misses
system.l2.demand_misses::total                  74855                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               873                       # number of overall misses
system.l2.overall_misses::.cpu.data             73982                       # number of overall misses
system.l2.overall_misses::total                 74855                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     69165000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6986270500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7055435500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     69165000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6986270500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7055435500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1340                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            74824                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                76164                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1340                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           74824                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               76164                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.651493                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.988747                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.982813                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.651493                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.988747                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.982813                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79226.804124                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 94432.030764                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94254.699085                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79226.804124                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 94432.030764                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94254.699085                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               41216                       # number of writebacks
system.l2.writebacks::total                     41216                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           873                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         73982                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             74855                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          873                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        73982                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            74855                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     60435000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6246490500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6306925500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     60435000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6246490500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6306925500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.651493                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.988747                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.982813                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.651493                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.988747                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.982813                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69226.804124                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84432.571436                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84255.233451                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69226.804124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84432.571436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84255.233451                       # average overall mshr miss latency
system.l2.replacements                          42190                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        74311                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            74311                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        74311                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        74311                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          865                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              865                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          865                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          865                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               689                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   689                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           73864                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               73864                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6976019500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6976019500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         74553                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             74553                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.990758                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.990758                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94444.106737                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94444.106737                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        73864                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          73864                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6237419500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6237419500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.990758                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.990758                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84444.648273                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84444.648273                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            467                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                467                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          873                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              873                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     69165000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     69165000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1340                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1340                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.651493                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.651493                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79226.804124                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79226.804124                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          873                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          873                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     60435000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     60435000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.651493                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.651493                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69226.804124                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69226.804124                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           153                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               153                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          118                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             118                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     10251000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10251000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          271                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           271                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.435424                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.435424                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86872.881356                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86872.881356                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          118                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          118                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9071000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9071000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.435424                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.435424                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76872.881356                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76872.881356                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          107                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             107                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          107                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           107                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          107                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          107                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      2034500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2034500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19014.018692                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19014.018692                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2380851000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26089.214677                       # Cycle average of tags in use
system.l2.tags.total_refs                      151439                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     74958                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.020318                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      38.038101                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       310.071263                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25741.105312                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009463                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.785556                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.796180                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          282                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2578                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        25842                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4066                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1287358                       # Number of tag accesses
system.l2.tags.data_accesses                  1287358                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2380851000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          55872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4734656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4790528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        55872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         55872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2637824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2637824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           73979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               74852                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41216                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          23467239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1988640196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2012107436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     23467239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23467239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1107933256                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1107933256                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1107933256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         23467239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1988640196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3120040691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     41216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       873.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     73979.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000175470500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2552                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2552                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              173200                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              38705                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       74852                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41216                       # Number of write requests accepted
system.mem_ctrls.readBursts                     74852                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41216                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2580                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.99                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1768602250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  374260000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3172077250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     23627.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42377.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    63094                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34491                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 74852                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41216                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   23524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   18588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   17480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   15249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        18449                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    402.406635                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   284.445188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   301.040407                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2994     16.23%     16.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3419     18.53%     34.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3559     19.29%     54.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1793      9.72%     63.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1440      7.81%     71.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1622      8.79%     80.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1859     10.08%     90.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          221      1.20%     91.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1542      8.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18449                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2552                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.328762                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.470698                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    634.301563                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2551     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2552                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2552                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.141458                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.130030                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.648229                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2406     94.28%     94.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               41      1.61%     95.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               24      0.94%     96.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               67      2.63%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.27%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.08%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.12%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2552                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4790528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2636352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4790528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2637824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2012.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1107.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2012.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1107.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2380836500                       # Total gap between requests
system.mem_ctrls.avgGap                      20512.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        55872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4734656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2636352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 23467239.235046628863                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1988640196.299558639526                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1107314989.472251892090                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          873                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        73979                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        41216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     24503500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3147573750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  38187927250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28068.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42546.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    926531.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             68929560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             36614160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           264194280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          105668460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     187465200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1034336820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         43226400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1740434880                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        731.013776                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    101035750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     79300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2200515250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             62874840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             33399795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           270249000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          109359000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     187465200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        973473930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         94479360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1731301125                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        727.177436                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    234864250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     79300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2066686750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2380851000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       286361                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           286361                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       286361                       # number of overall hits
system.cpu.icache.overall_hits::total          286361                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1654                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1654                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1654                       # number of overall misses
system.cpu.icache.overall_misses::total          1654                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     94516499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     94516499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     94516499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     94516499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       288015                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       288015                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       288015                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       288015                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005743                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005743                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005743                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005743                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57144.195284                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57144.195284                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57144.195284                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57144.195284                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          858                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           78                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          865                       # number of writebacks
system.cpu.icache.writebacks::total               865                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          314                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          314                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          314                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          314                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1340                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1340                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1340                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1340                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     76121500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     76121500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     76121500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     76121500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004653                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004653                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004653                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004653                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56807.089552                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56807.089552                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56807.089552                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56807.089552                       # average overall mshr miss latency
system.cpu.icache.replacements                    865                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       286361                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          286361                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1654                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1654                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     94516499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     94516499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       288015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       288015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005743                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005743                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57144.195284                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57144.195284                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          314                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          314                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1340                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1340                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     76121500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     76121500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004653                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004653                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56807.089552                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56807.089552                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2380851000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           470.635230                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              287701                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1340                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            214.702239                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   470.635230                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.919209                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.919209                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          475                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            577370                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           577370                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2380851000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2380851000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2380851000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2380851000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2380851000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       472958                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           472958                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       473022                       # number of overall hits
system.cpu.dcache.overall_hits::total          473022                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       160977                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         160977                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       160982                       # number of overall misses
system.cpu.dcache.overall_misses::total        160982                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9826835240                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9826835240                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9826835240                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9826835240                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       633935                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       633935                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       634004                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       634004                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.253933                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.253933                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.253913                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.253913                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61044.964436                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61044.964436                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61043.068418                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61043.068418                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3113948                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             47641                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    65.362776                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        74311                       # number of writebacks
system.cpu.dcache.writebacks::total             74311                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        86052                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        86052                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        86052                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        86052                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        74925                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        74925                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        74930                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        74930                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7186730659                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7186730659                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7187162659                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7187162659                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.118190                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.118190                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.118185                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.118185                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 95918.994448                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 95918.994448                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 95918.359255                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 95918.359255                       # average overall mshr miss latency
system.cpu.dcache.replacements                  74415                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        16585                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           16585                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          523                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           523                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26447500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26447500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        17108                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        17108                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.030570                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.030570                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50568.833652                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50568.833652                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          258                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          258                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          265                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          265                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11626500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11626500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015490                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015490                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43873.584906                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43873.584906                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       456353                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         456353                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       160353                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       160353                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9797168786                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9797168786                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       616706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       616706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.260015                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.260015                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61097.508534                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61097.508534                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        85794                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        85794                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        74559                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        74559                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7171986205                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7171986205                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.120899                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.120899                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 96192.092236                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 96192.092236                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           64                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            64                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           69                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           69                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.072464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.072464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       432000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       432000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.072464                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.072464                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        86400                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        86400                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           20                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           20                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          101                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          101                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      3218954                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      3218954                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          121                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          121                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.834711                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.834711                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31870.831683                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31870.831683                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          101                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          101                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      3117954                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      3117954                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.834711                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.834711                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30870.831683                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30870.831683                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          127                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          127                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       312500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       312500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.007812                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.007812                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       312500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       312500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       311500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       311500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.007812                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.007812                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       311500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       311500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2380851000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           502.593995                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              548176                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             74927                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.316134                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   502.593995                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.981629                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981629                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          269                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          243                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1343391                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1343391                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2380851000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2380851000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
