

================================================================
== Vitis HLS Report for 'genARPDiscovery'
================================================================
* Date:           Wed Nov  3 14:22:46 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ARP_hls_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.10 ns|  1.534 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.200 ns|  6.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      127|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      116|    -|
|Register             |        -|     -|      249|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      249|      243|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln870_1_fu_282_p2             |         +|   0|  0|  39|          32|           1|
    |add_ln870_fu_248_p2               |         +|   0|  0|  15|           8|           1|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|   2|           1|           1|
    |ap_condition_183                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_286                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op25_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op30_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op41_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op63_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op64_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op67_write_state3    |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_100_p3           |       and|   0|  0|   2|           1|           0|
    |tmp_2_i_nbreadreq_fu_86_p3        |       and|   0|  0|   2|           1|           0|
    |icmp_ln1049_1_fu_224_p2           |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln1049_fu_270_p2             |      icmp|   0|  0|  20|          32|          31|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |or_ln323_fu_212_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln305_fu_230_p3            |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln323_fu_206_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 127|         101|          56|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                     |   9|          2|    1|          2|
    |ap_phi_mux_arp_scan_loc_1_i_phi_fu_156_p16  |  14|          3|    1|          3|
    |ap_phi_mux_checkArpScan_V_phi_fu_145_p4     |  14|          3|    1|          3|
    |gia_fsm_state                               |  20|          4|    3|         12|
    |ip_lsb_V                                    |   9|          2|    8|         16|
    |macIpEncode_i_blk_n                         |   9|          2|    1|          2|
    |macIpEncode_i_din                           |  14|          3|   32|         96|
    |macIpEncode_req_V_TDATA_blk_n               |   9|          2|    1|          2|
    |macIpEncode_rsp_V_TDATA_blk_n               |   9|          2|    1|          2|
    |macIpEncode_rsp_i_blk_n                     |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 116|         25|   50|        140|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+-----+----+-----+-----------+
    |                   Name                   |  FF | LUT| Bits| Const Bits|
    +------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                 |    1|   0|    1|          0|
    |ap_done_reg                               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |    1|   0|    1|          0|
    |arp_scan_1d_V                             |    1|   0|    1|          0|
    |gia_fsm_state                             |    3|   0|    3|          0|
    |gia_fsm_state_load_reg_307                |    3|   0|    3|          0|
    |gia_fsm_state_load_reg_307_pp0_iter1_reg  |    3|   0|    3|          0|
    |ip_lsb_V                                  |    8|   0|    8|          0|
    |time_counter                              |   32|   0|   32|          0|
    |tmp_1_reg_329                             |  128|   0|  128|          0|
    |tmp_2_i_reg_316                           |    1|   0|    1|          0|
    |tmp_4_i_reg_325                           |    1|   0|    1|          0|
    |tmp_4_i_reg_325_pp0_iter1_reg             |    1|   0|    1|          0|
    |tmp_reg_320                               |   32|   0|   32|          0|
    |trunc_ln674_reg_340                       |   24|   0|   24|          0|
    |v1_V_reg_311                              |    8|   0|    8|          0|
    +------------------------------------------+-----+----+-----+-----------+
    |Total                                     |  249|   0|  249|          0|
    +------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|    genARPDiscovery|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|    genARPDiscovery|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|    genARPDiscovery|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|    genARPDiscovery|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|    genARPDiscovery|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|    genARPDiscovery|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|    genARPDiscovery|  return value|
|macIpEncode_req_V_TVALID   |   in|    1|        axis|  macIpEncode_req_V|       pointer|
|macIpEncode_req_V_TDATA    |   in|   32|        axis|  macIpEncode_req_V|       pointer|
|macIpEncode_req_V_TREADY   |  out|    1|        axis|  macIpEncode_req_V|       pointer|
|macIpEncode_rsp_i_dout     |   in|  128|     ap_fifo|  macIpEncode_rsp_i|       pointer|
|macIpEncode_rsp_i_empty_n  |   in|    1|     ap_fifo|  macIpEncode_rsp_i|       pointer|
|macIpEncode_rsp_i_read     |  out|    1|     ap_fifo|  macIpEncode_rsp_i|       pointer|
|macIpEncode_i_din          |  out|   32|     ap_fifo|      macIpEncode_i|       pointer|
|macIpEncode_i_full_n       |   in|    1|     ap_fifo|      macIpEncode_i|       pointer|
|macIpEncode_i_write        |  out|    1|     ap_fifo|      macIpEncode_i|       pointer|
|macIpEncode_rsp_V_TREADY   |   in|    1|        axis|  macIpEncode_rsp_V|       pointer|
|macIpEncode_rsp_V_TDATA    |  out|  128|        axis|  macIpEncode_rsp_V|       pointer|
|macIpEncode_rsp_V_TVALID   |  out|    1|        axis|  macIpEncode_rsp_V|       pointer|
|arp_scan_i                 |   in|    1|     ap_ovld|           arp_scan|       pointer|
|arp_scan_o                 |  out|    1|     ap_ovld|           arp_scan|       pointer|
|arp_scan_o_ap_vld          |  out|    1|     ap_ovld|           arp_scan|       pointer|
|myIpAddress                |   in|   32|     ap_none|        myIpAddress|       pointer|
+---------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.53>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_i, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_i, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_i, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp_i, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp_i, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp_i, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp_i, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_i, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp_V, void @empty_6, i32 1, i32 1, void @empty_5, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_req_V, void @empty_6, i32 1, i32 1, void @empty_5, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln259 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:259]   --->   Operation 14 'specpipeline' 'specpipeline_ln259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specreset_ln272 = specreset void @_ssdm_op_SpecReset, i3 %gia_fsm_state, i64 1, void @empty_4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:272]   --->   Operation 15 'specreset' 'specreset_ln272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%gia_fsm_state_load = load i3 %gia_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:285]   --->   Operation 16 'load' 'gia_fsm_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%v1_V = load i8 %ip_lsb_V"   --->   Operation 17 'load' 'v1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arp_scan_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %arp_scan"   --->   Operation 18 'read' 'arp_scan_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.65ns)   --->   "%switch_ln285 = switch i3 %gia_fsm_state_load, void %genARPDiscovery.exit, i3 1, void, i3 2, void %_ZN7ap_uintILi32EEC2ILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i, i3 4, void, i3 3, void, i3 0, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:285]   --->   Operation 19 'switch' 'switch_ln285' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln330 = store i8 0, i8 %ip_lsb_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:330]   --->   Operation 20 'store' 'store_ln330' <Predicate = (gia_fsm_state_load == 0)> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.45ns)   --->   "%store_ln331 = store i3 2, i3 %gia_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:331]   --->   Operation 21 'store' 'store_ln331' <Predicate = (gia_fsm_state_load == 0)> <Delay = 0.45>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%br_ln332 = br void %genARPDiscovery.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:332]   --->   Operation 22 'br' 'br_ln332' <Predicate = (gia_fsm_state_load == 0)> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_2_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P128A, i32 %macIpEncode_req_V, i32 1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 23 'nbreadreq' 'tmp_2_i' <Predicate = (gia_fsm_state_load == 3)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%br_ln313 = br i1 %tmp_2_i, void %._crit_edge4.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:313]   --->   Operation 24 'br' 'br_ln313' <Predicate = (gia_fsm_state_load == 3)> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %macIpEncode_req_V" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'read' 'tmp' <Predicate = (gia_fsm_state_load == 3 & tmp_2_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%br_ln314 = br void %._crit_edge4.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:314]   --->   Operation 26 'br' 'br_ln314' <Predicate = (gia_fsm_state_load == 3 & tmp_2_i)> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%checkArpScan_V = phi i1 0, void, i1 1, void"   --->   Operation 27 'phi' 'checkArpScan_V' <Predicate = (gia_fsm_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_4_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %macIpEncode_rsp_i, i32 1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 28 'nbreadreq' 'tmp_4_i' <Predicate = (gia_fsm_state_load == 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln318 = br i1 %tmp_4_i, void %.critedge.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:318]   --->   Operation 29 'br' 'br_ln318' <Predicate = (gia_fsm_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.41ns)   --->   "%tmp_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %macIpEncode_rsp_i" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'read' 'tmp_1' <Predicate = (gia_fsm_state_load == 3 & tmp_4_i)> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%br_ln323 = br i1 %checkArpScan_V, void %genARPDiscovery.exit, void %.critedge.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:323]   --->   Operation 31 'br' 'br_ln323' <Predicate = (gia_fsm_state_load == 3 & tmp_4_i)> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%arp_scan_1d_V_load = load i1 %arp_scan_1d_V"   --->   Operation 32 'load' 'arp_scan_1d_V_load' <Predicate = (gia_fsm_state_load == 3 & checkArpScan_V) | (gia_fsm_state_load == 3 & !tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln323)   --->   "%xor_ln323 = xor i1 %arp_scan_read, i1 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:323]   --->   Operation 33 'xor' 'xor_ln323' <Predicate = (gia_fsm_state_load == 3 & checkArpScan_V) | (gia_fsm_state_load == 3 & !tmp_4_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln323 = or i1 %arp_scan_1d_V_load, i1 %xor_ln323" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:323]   --->   Operation 34 'or' 'or_ln323' <Predicate = (gia_fsm_state_load == 3 & checkArpScan_V) | (gia_fsm_state_load == 3 & !tmp_4_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%br_ln323 = br i1 %or_ln323, void, void %genARPDiscovery.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:323]   --->   Operation 35 'br' 'br_ln323' <Predicate = (gia_fsm_state_load == 3 & checkArpScan_V) | (gia_fsm_state_load == 3 & !tmp_4_i)> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln324 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %arp_scan, i1 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:324]   --->   Operation 36 'write' 'write_ln324' <Predicate = (gia_fsm_state_load == 3 & checkArpScan_V & !or_ln323) | (gia_fsm_state_load == 3 & !tmp_4_i & !or_ln323)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.45ns)   --->   "%store_ln325 = store i3 0, i3 %gia_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:325]   --->   Operation 37 'store' 'store_ln325' <Predicate = (gia_fsm_state_load == 3 & checkArpScan_V & !or_ln323) | (gia_fsm_state_load == 3 & !tmp_4_i & !or_ln323)> <Delay = 0.45>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%br_ln326 = br void %genARPDiscovery.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:326]   --->   Operation 38 'br' 'br_ln326' <Predicate = (gia_fsm_state_load == 3 & checkArpScan_V & !or_ln323) | (gia_fsm_state_load == 3 & !tmp_4_i & !or_ln323)> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %macIpEncode_rsp_i, i32 1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 39 'nbreadreq' 'tmp_1_i' <Predicate = (gia_fsm_state_load == 4)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln301 = br i1 %tmp_1_i, void %._crit_edge3.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:301]   --->   Operation 40 'br' 'br_ln301' <Predicate = (gia_fsm_state_load == 4)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.41ns)   --->   "%p_07 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %macIpEncode_rsp_i" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 41 'read' 'p_07' <Predicate = (gia_fsm_state_load == 4 & tmp_1_i)> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 42 [1/1] (0.58ns)   --->   "%icmp_ln1049_1 = icmp_eq  i8 %v1_V, i8 0"   --->   Operation 42 'icmp' 'icmp_ln1049_1' <Predicate = (gia_fsm_state_load == 4 & tmp_1_i)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.27ns)   --->   "%select_ln305 = select i1 %icmp_ln1049_1, i3 3, i3 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:305]   --->   Operation 43 'select' 'select_ln305' <Predicate = (gia_fsm_state_load == 4 & tmp_1_i)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.45ns)   --->   "%store_ln305 = store i3 %select_ln305, i3 %gia_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:305]   --->   Operation 44 'store' 'store_ln305' <Predicate = (gia_fsm_state_load == 4 & tmp_1_i)> <Delay = 0.45>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln309 = br void %._crit_edge3.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:309]   --->   Operation 45 'br' 'br_ln309' <Predicate = (gia_fsm_state_load == 4 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%br_ln310 = br void %genARPDiscovery.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:310]   --->   Operation 46 'br' 'br_ln310' <Predicate = (gia_fsm_state_load == 4)> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_Val2_s = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %myIpAddress"   --->   Operation 47 'read' 'p_Val2_s' <Predicate = (gia_fsm_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i32 %p_Val2_s"   --->   Operation 48 'trunc' 'trunc_ln674' <Predicate = (gia_fsm_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.70ns)   --->   "%add_ln870 = add i8 %v1_V, i8 1"   --->   Operation 49 'add' 'add_ln870' <Predicate = (gia_fsm_state_load == 2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln870 = store i8 %add_ln870, i8 %ip_lsb_V"   --->   Operation 50 'store' 'store_ln870' <Predicate = (gia_fsm_state_load == 2)> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.45ns)   --->   "%store_ln297 = store i3 4, i3 %gia_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:297]   --->   Operation 51 'store' 'store_ln297' <Predicate = (gia_fsm_state_load == 2)> <Delay = 0.45>
ST_1 : Operation 52 [1/1] (0.38ns)   --->   "%br_ln298 = br void %genARPDiscovery.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:298]   --->   Operation 52 'br' 'br_ln298' <Predicate = (gia_fsm_state_load == 2)> <Delay = 0.38>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%time_counter_load = load i32 %time_counter"   --->   Operation 53 'load' 'time_counter_load' <Predicate = (gia_fsm_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.85ns)   --->   "%icmp_ln1049 = icmp_eq  i32 %time_counter_load, i32 1500000000"   --->   Operation 54 'icmp' 'icmp_ln1049' <Predicate = (gia_fsm_state_load == 1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln1049, void %._crit_edge2.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:288]   --->   Operation 55 'br' 'br_ln288' <Predicate = (gia_fsm_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.45ns)   --->   "%store_ln289 = store i3 2, i3 %gia_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:289]   --->   Operation 56 'store' 'store_ln289' <Predicate = (gia_fsm_state_load == 1 & icmp_ln1049)> <Delay = 0.45>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln289 = br void %._crit_edge2.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:289]   --->   Operation 57 'br' 'br_ln289' <Predicate = (gia_fsm_state_load == 1 & icmp_ln1049)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.88ns)   --->   "%add_ln870_1 = add i32 %time_counter_load, i32 1"   --->   Operation 58 'add' 'add_ln870_1' <Predicate = (gia_fsm_state_load == 1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln870 = store i32 %add_ln870_1, i32 %time_counter"   --->   Operation 59 'store' 'store_ln870' <Predicate = (gia_fsm_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.38ns)   --->   "%br_ln291 = br void %genARPDiscovery.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:291]   --->   Operation 60 'br' 'br_ln291' <Predicate = (gia_fsm_state_load == 1)> <Delay = 0.38>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%arp_scan_loc_1_i = phi i1 %arp_scan_read, void %entry, i1 %arp_scan_read, void, i1 %arp_scan_read, void %._crit_edge3.i, i1 %arp_scan_read, void %_ZN7ap_uintILi32EEC2ILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i, i1 %arp_scan_read, void %._crit_edge2.i, i1 %arp_scan_read, void %.critedge.i, i1 0, void, i1 %arp_scan_read, void"   --->   Operation 61 'phi' 'arp_scan_loc_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln334 = store i1 %arp_scan_loc_1_i, i1 %arp_scan_1d_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:334]   --->   Operation 62 'store' 'store_ln334' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.45>
ST_2 : Operation 63 [1/1] (1.45ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %macIpEncode_i, i32 %tmp" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 63 'write' 'write_ln174' <Predicate = (gia_fsm_state_load == 3 & tmp_2_i)> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 64 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %macIpEncode_rsp_V, i128 %tmp_1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 64 'write' 'write_ln174' <Predicate = (gia_fsm_state_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %v1_V, i24 %trunc_ln674"   --->   Operation 65 'bitconcatenate' 'p_s' <Predicate = (gia_fsm_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.45ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %macIpEncode_i, i32 %p_s" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 66 'write' 'write_ln174' <Predicate = (gia_fsm_state_load == 2)> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 67 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %macIpEncode_rsp_V, i128 %tmp_1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 67 'write' 'write_ln174' <Predicate = (gia_fsm_state_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ macIpEncode_req_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ macIpEncode_rsp_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ arp_scan]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ myIpAddress]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gia_fsm_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ip_lsb_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ time_counter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ macIpEncode_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ macIpEncode_rsp_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ arp_scan_1d_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specpipeline_ln259 (specpipeline  ) [ 0000]
specreset_ln272    (specreset     ) [ 0000]
gia_fsm_state_load (load          ) [ 0111]
v1_V               (load          ) [ 0110]
arp_scan_read      (read          ) [ 0000]
switch_ln285       (switch        ) [ 0000]
store_ln330        (store         ) [ 0000]
store_ln331        (store         ) [ 0000]
br_ln332           (br            ) [ 0000]
tmp_2_i            (nbreadreq     ) [ 0110]
br_ln313           (br            ) [ 0000]
tmp                (read          ) [ 0110]
br_ln314           (br            ) [ 0000]
checkArpScan_V     (phi           ) [ 0100]
tmp_4_i            (nbreadreq     ) [ 0111]
br_ln318           (br            ) [ 0000]
tmp_1              (read          ) [ 0111]
br_ln323           (br            ) [ 0000]
arp_scan_1d_V_load (load          ) [ 0000]
xor_ln323          (xor           ) [ 0000]
or_ln323           (or            ) [ 0100]
br_ln323           (br            ) [ 0000]
write_ln324        (write         ) [ 0000]
store_ln325        (store         ) [ 0000]
br_ln326           (br            ) [ 0000]
tmp_1_i            (nbreadreq     ) [ 0100]
br_ln301           (br            ) [ 0000]
p_07               (read          ) [ 0000]
icmp_ln1049_1      (icmp          ) [ 0000]
select_ln305       (select        ) [ 0000]
store_ln305        (store         ) [ 0000]
br_ln309           (br            ) [ 0000]
br_ln310           (br            ) [ 0000]
p_Val2_s           (read          ) [ 0000]
trunc_ln674        (trunc         ) [ 0110]
add_ln870          (add           ) [ 0000]
store_ln870        (store         ) [ 0000]
store_ln297        (store         ) [ 0000]
br_ln298           (br            ) [ 0000]
time_counter_load  (load          ) [ 0000]
icmp_ln1049        (icmp          ) [ 0100]
br_ln288           (br            ) [ 0000]
store_ln289        (store         ) [ 0000]
br_ln289           (br            ) [ 0000]
add_ln870_1        (add           ) [ 0000]
store_ln870        (store         ) [ 0000]
br_ln291           (br            ) [ 0000]
arp_scan_loc_1_i   (phi           ) [ 0000]
store_ln334        (store         ) [ 0000]
write_ln174        (write         ) [ 0000]
p_s                (bitconcatenate) [ 0000]
write_ln174        (write         ) [ 0000]
write_ln174        (write         ) [ 0000]
ret_ln0            (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="macIpEncode_req_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="macIpEncode_req_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="macIpEncode_rsp_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="macIpEncode_rsp_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arp_scan">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arp_scan"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="myIpAddress">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myIpAddress"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gia_fsm_state">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gia_fsm_state"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ip_lsb_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip_lsb_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="time_counter">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="time_counter"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="macIpEncode_i">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="macIpEncode_i"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="macIpEncode_rsp_i">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="macIpEncode_rsp_i"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arp_scan_1d_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arp_scan_1d_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i128P128A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i24"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="arp_scan_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arp_scan_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_2_i_nbreadreq_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_2_i/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_nbreadreq_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="128" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_4_i/1 tmp_1_i/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="128" slack="0"/>
<pin id="110" dir="0" index="1" bw="128" slack="0"/>
<pin id="111" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 p_07/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln324_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln324/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_Val2_s_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_write_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="0" slack="0"/>
<pin id="137" dir="0" index="1" bw="128" slack="0"/>
<pin id="138" dir="0" index="2" bw="128" slack="1"/>
<pin id="139" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="checkArpScan_V_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="144" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="checkArpScan_V (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="checkArpScan_V_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="1" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="checkArpScan_V/1 "/>
</bind>
</comp>

<comp id="153" class="1005" name="arp_scan_loc_1_i_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="155" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="arp_scan_loc_1_i (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="arp_scan_loc_1_i_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="4" bw="1" slack="0"/>
<pin id="162" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="6" bw="1" slack="0"/>
<pin id="164" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="8" bw="1" slack="0"/>
<pin id="166" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="10" bw="1" slack="0"/>
<pin id="168" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="12" bw="1" slack="0"/>
<pin id="170" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="14" bw="1" slack="0"/>
<pin id="172" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="16" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arp_scan_loc_1_i/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="gia_fsm_state_load_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gia_fsm_state_load/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="v1_V_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v1_V/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln330_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln330/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln331_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="0" index="1" bw="3" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln331/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="arp_scan_1d_V_load_load_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arp_scan_1d_V_load/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="xor_ln323_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln323/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="or_ln323_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln323/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln325_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="3" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln325/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln1049_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_1/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="select_ln305_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="3" slack="0"/>
<pin id="233" dir="0" index="2" bw="3" slack="0"/>
<pin id="234" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln305/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln305_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="3" slack="0"/>
<pin id="240" dir="0" index="1" bw="3" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln305/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="trunc_ln674_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln870_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln870_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln870/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln297_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="0"/>
<pin id="262" dir="0" index="1" bw="3" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln297/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="time_counter_load_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="time_counter_load/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln1049_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln289_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="0"/>
<pin id="278" dir="0" index="1" bw="3" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln289/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln870_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_1/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln870_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln870/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln334_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln334/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_s_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="1"/>
<pin id="303" dir="0" index="2" bw="24" slack="1"/>
<pin id="304" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="307" class="1005" name="gia_fsm_state_load_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="1"/>
<pin id="309" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="gia_fsm_state_load "/>
</bind>
</comp>

<comp id="311" class="1005" name="v1_V_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="1"/>
<pin id="313" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="v1_V "/>
</bind>
</comp>

<comp id="316" class="1005" name="tmp_2_i_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2_i "/>
</bind>
</comp>

<comp id="320" class="1005" name="tmp_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="325" class="1005" name="tmp_4_i_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

<comp id="329" class="1005" name="tmp_1_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="128" slack="1"/>
<pin id="331" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="340" class="1005" name="trunc_ln674_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="24" slack="1"/>
<pin id="342" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln674 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="40" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="54" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="30" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="98"><net_src comp="56" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="62" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="112"><net_src comp="64" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="66" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="58" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="126"><net_src comp="68" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="74" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="76" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="151"><net_src comp="58" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="60" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="174"><net_src comp="80" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="175"><net_src comp="80" pin="2"/><net_sink comp="156" pin=2"/></net>

<net id="176"><net_src comp="80" pin="2"/><net_sink comp="156" pin=4"/></net>

<net id="177"><net_src comp="80" pin="2"/><net_sink comp="156" pin=6"/></net>

<net id="178"><net_src comp="80" pin="2"/><net_sink comp="156" pin=8"/></net>

<net id="179"><net_src comp="80" pin="2"/><net_sink comp="156" pin=10"/></net>

<net id="180"><net_src comp="58" pin="0"/><net_sink comp="156" pin=12"/></net>

<net id="181"><net_src comp="80" pin="2"/><net_sink comp="156" pin=14"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="10" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="52" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="44" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="8" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="18" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="80" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="60" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="202" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="206" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="50" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="8" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="186" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="52" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="224" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="48" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="44" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="242"><net_src comp="230" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="8" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="122" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="186" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="70" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="10" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="46" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="8" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="12" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="72" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="44" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="8" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="266" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="30" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="12" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="156" pin="16"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="18" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="305"><net_src comp="78" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="300" pin="3"/><net_sink comp="128" pin=2"/></net>

<net id="310"><net_src comp="182" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="186" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="319"><net_src comp="86" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="94" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="328"><net_src comp="100" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="108" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="343"><net_src comp="244" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="300" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: macIpEncode_req_V | {}
	Port: macIpEncode_rsp_V | {3 }
	Port: arp_scan | {1 }
	Port: myIpAddress | {}
	Port: gia_fsm_state | {1 }
	Port: ip_lsb_V | {1 }
	Port: time_counter | {1 }
	Port: macIpEncode_i | {2 }
	Port: macIpEncode_rsp_i | {}
	Port: arp_scan_1d_V | {1 }
 - Input state : 
	Port: genARPDiscovery : macIpEncode_req_V | {1 }
	Port: genARPDiscovery : macIpEncode_rsp_V | {}
	Port: genARPDiscovery : arp_scan | {1 }
	Port: genARPDiscovery : myIpAddress | {1 }
	Port: genARPDiscovery : gia_fsm_state | {1 }
	Port: genARPDiscovery : ip_lsb_V | {1 }
	Port: genARPDiscovery : time_counter | {1 }
	Port: genARPDiscovery : macIpEncode_i | {}
	Port: genARPDiscovery : macIpEncode_rsp_i | {1 }
	Port: genARPDiscovery : arp_scan_1d_V | {1 }
  - Chain level:
	State 1
		switch_ln285 : 1
		checkArpScan_V : 1
		br_ln323 : 2
		icmp_ln1049_1 : 1
		select_ln305 : 2
		store_ln305 : 3
		add_ln870 : 1
		store_ln870 : 2
		icmp_ln1049 : 1
		br_ln288 : 2
		add_ln870_1 : 1
		store_ln870 : 2
		arp_scan_loc_1_i : 3
		store_ln334 : 4
	State 2
		write_ln174 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |     add_ln870_fu_248     |    0    |    15   |
|          |    add_ln870_1_fu_282    |    0    |    39   |
|----------|--------------------------|---------|---------|
|   icmp   |   icmp_ln1049_1_fu_224   |    0    |    11   |
|          |    icmp_ln1049_fu_270    |    0    |    20   |
|----------|--------------------------|---------|---------|
|  select  |    select_ln305_fu_230   |    0    |    3    |
|----------|--------------------------|---------|---------|
|    xor   |     xor_ln323_fu_206     |    0    |    2    |
|----------|--------------------------|---------|---------|
|    or    |      or_ln323_fu_212     |    0    |    2    |
|----------|--------------------------|---------|---------|
|          | arp_scan_read_read_fu_80 |    0    |    0    |
|   read   |      tmp_read_fu_94      |    0    |    0    |
|          |      grp_read_fu_108     |    0    |    0    |
|          |   p_Val2_s_read_fu_122   |    0    |    0    |
|----------|--------------------------|---------|---------|
| nbreadreq|  tmp_2_i_nbreadreq_fu_86 |    0    |    0    |
|          |   grp_nbreadreq_fu_100   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          | write_ln324_write_fu_114 |    0    |    0    |
|   write  |     grp_write_fu_128     |    0    |    0    |
|          |     grp_write_fu_135     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |    trunc_ln674_fu_244    |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|        p_s_fu_300        |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    92   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
| arp_scan_loc_1_i_reg_153 |    1   |
|  checkArpScan_V_reg_142  |    1   |
|gia_fsm_state_load_reg_307|    3   |
|       tmp_1_reg_329      |   128  |
|      tmp_2_i_reg_316     |    1   |
|      tmp_4_i_reg_325     |    1   |
|        tmp_reg_320       |   32   |
|    trunc_ln674_reg_340   |   24   |
|       v1_V_reg_311       |    8   |
+--------------------------+--------+
|           Total          |   199  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_128 |  p2  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   92   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   199  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   199  |   101  |
+-----------+--------+--------+--------+
