module top
#(parameter param207 = ((((((8'ha9) ? (7'h40) : (8'hbb)) ? ((8'ha7) <= (8'hb1)) : (&(8'hb0))) || (-((8'haa) << (8'hbe)))) ? ((^~{(8'ha1), (8'hac)}) < (((8'ha3) ? (8'hb9) : (8'haa)) ? ((8'hb8) - (8'haa)) : ((7'h41) ? (8'hb8) : (8'hbc)))) : (8'hbd)) ? ((^~(^~(-(8'hab)))) ? ((((8'h9d) ? (8'hbb) : (8'haf)) ? ((8'hbb) == (7'h43)) : ((8'hb6) ? (8'ha1) : (8'ha8))) < (((8'hb4) ? (8'ha0) : (8'hb5)) - ((8'hb0) ? (8'ha9) : (8'hac)))) : ({(^~(8'hb0))} ? (&((8'h9c) * (8'ha3))) : (^~((8'hb2) ? (8'ha2) : (8'h9e))))) : ({{((8'hac) ? (8'had) : (8'hb3)), {(8'hab), (8'haf)}}, (((8'ha8) || (8'h9c)) ^ ((8'hbe) ? (8'hbc) : (8'h9c)))} ? ((((7'h43) ? (8'hb5) : (8'ha3)) | (~^(7'h42))) ? (^~((8'ha5) ~^ (8'hbe))) : (((8'hb6) ? (8'hb5) : (8'had)) ? ((8'hbf) != (8'ha2)) : ((7'h41) ^~ (8'hb5)))) : (|(((8'haa) ~^ (8'hb8)) > ((8'hac) ? (8'haf) : (8'h9d)))))), 
parameter param208 = {(~((param207 & {param207}) ? param207 : {(param207 ? param207 : param207)})), {(((param207 ? param207 : param207) | {(8'hbb)}) | {param207}), (~&(-{param207, param207}))}})
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h216):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'h9):(1'h0)] wire3;
  input wire [(4'hc):(1'h0)] wire2;
  input wire [(5'h11):(1'h0)] wire1;
  input wire signed [(3'h7):(1'h0)] wire0;
  wire [(4'he):(1'h0)] wire205;
  wire signed [(4'hc):(1'h0)] wire182;
  wire signed [(4'he):(1'h0)] wire180;
  wire signed [(4'ha):(1'h0)] wire169;
  wire signed [(5'h11):(1'h0)] wire48;
  wire [(5'h11):(1'h0)] wire47;
  wire [(5'h13):(1'h0)] wire46;
  wire [(5'h10):(1'h0)] wire40;
  wire [(5'h12):(1'h0)] wire39;
  wire signed [(5'h10):(1'h0)] wire38;
  wire [(4'he):(1'h0)] wire37;
  wire [(3'h5):(1'h0)] wire35;
  wire signed [(3'h7):(1'h0)] wire171;
  wire [(4'h8):(1'h0)] wire172;
  wire [(3'h4):(1'h0)] wire173;
  wire signed [(4'hf):(1'h0)] wire174;
  wire [(5'h10):(1'h0)] wire175;
  wire [(4'hc):(1'h0)] wire176;
  wire signed [(2'h2):(1'h0)] wire177;
  reg signed [(4'he):(1'h0)] reg204 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg203 = (1'h0);
  reg [(4'hf):(1'h0)] reg202 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg201 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg200 = (1'h0);
  reg [(5'h15):(1'h0)] reg199 = (1'h0);
  reg [(3'h6):(1'h0)] reg198 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg197 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg196 = (1'h0);
  reg [(4'h8):(1'h0)] reg195 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg194 = (1'h0);
  reg [(2'h3):(1'h0)] reg193 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg192 = (1'h0);
  reg [(4'h8):(1'h0)] reg191 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg190 = (1'h0);
  reg [(4'hb):(1'h0)] reg189 = (1'h0);
  reg [(3'h7):(1'h0)] reg188 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg187 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg186 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg185 = (1'h0);
  reg [(5'h14):(1'h0)] reg184 = (1'h0);
  reg signed [(4'he):(1'h0)] reg183 = (1'h0);
  reg [(2'h2):(1'h0)] reg181 = (1'h0);
  reg [(3'h5):(1'h0)] reg179 = (1'h0);
  reg [(5'h15):(1'h0)] reg45 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg44 = (1'h0);
  reg [(5'h11):(1'h0)] reg43 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg42 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg41 = (1'h0);
  assign y = {wire205,
                 wire182,
                 wire180,
                 wire169,
                 wire48,
                 wire47,
                 wire46,
                 wire40,
                 wire39,
                 wire38,
                 wire37,
                 wire35,
                 wire171,
                 wire172,
                 wire173,
                 wire174,
                 wire175,
                 wire176,
                 wire177,
                 reg204,
                 reg203,
                 reg202,
                 reg201,
                 reg200,
                 reg199,
                 reg198,
                 reg197,
                 reg196,
                 reg195,
                 reg194,
                 reg193,
                 reg192,
                 reg191,
                 reg190,
                 reg189,
                 reg188,
                 reg187,
                 reg186,
                 reg185,
                 reg184,
                 reg183,
                 reg181,
                 reg179,
                 reg45,
                 reg44,
                 reg43,
                 reg42,
                 reg41,
                 (1'h0)};
  module4 #() modinst36 (.wire6(wire2), .wire8(wire0), .wire5(wire3), .clk(clk), .y(wire35), .wire7(wire1));
  assign wire37 = {wire2, $signed(wire0)};
  assign wire38 = $signed($signed(wire37[(3'h7):(1'h1)]));
  assign wire39 = {wire38[(4'hd):(4'h9)],
                      $unsigned($signed(({wire1} < (wire35 ?
                          wire35 : wire35))))};
  assign wire40 = wire3;
  always
    @(posedge clk) begin
      if ($signed(wire40))
        begin
          reg41 <= ((wire35[(2'h2):(2'h2)] > $signed($unsigned((~&wire39)))) <<< $signed((+$signed($signed(wire40)))));
        end
      else
        begin
          reg41 <= {$unsigned($signed(wire2[(3'h5):(2'h3)]))};
        end
      reg42 <= (wire40 != ((((wire35 ?
                  wire40 : (8'hb2)) >>> $unsigned((8'hb5))) ?
              ((^~wire35) ? (wire2 - (8'hab)) : (8'ha2)) : (((8'hb6) ?
                      wire35 : wire0) ?
                  wire1 : ((8'h9c) ? reg41 : (8'ha5)))) ?
          wire1 : wire0[(3'h5):(3'h5)]));
      reg43 <= (~^wire35[(2'h2):(2'h2)]);
      reg44 <= wire38[(1'h1):(1'h1)];
      reg45 <= $signed($signed($signed(($unsigned(reg42) ?
          (-wire37) : $signed(wire0)))));
    end
  assign wire46 = (wire2[(4'h8):(3'h4)] ?
                      ($unsigned({(wire3 ?
                              reg42 : (8'ha4))}) << (reg45[(2'h3):(2'h3)] < (wire2 ?
                          wire2[(4'hc):(3'h7)] : (!(8'ha2))))) : $unsigned($unsigned((wire1 << (wire39 ?
                          (8'ha0) : wire0)))));
  assign wire47 = (((~|$unsigned((reg44 < wire35))) && wire39[(2'h3):(2'h2)]) == (7'h42));
  assign wire48 = (((!(reg44[(4'h9):(1'h1)] ?
                          (wire2 ? wire37 : reg45) : {(8'ha1), reg44})) ?
                      reg45[(3'h6):(2'h3)] : (($unsigned(reg43) || reg41) ?
                          (8'hb6) : wire3[(3'h4):(3'h4)])) >>> reg41);
  module49 #() modinst170 (.y(wire169), .wire53(reg45), .wire52(wire46), .wire50(wire47), .clk(clk), .wire51(wire37));
  assign wire171 = reg43[(4'hf):(3'h6)];
  assign wire172 = $signed(({$unsigned($unsigned(wire48)),
                           $signed((wire46 != wire169))} ?
                       {((wire46 ? reg41 : wire38) ?
                               (reg42 ?
                                   wire39 : wire169) : reg42[(2'h2):(1'h0)]),
                           $unsigned(wire38[(3'h5):(3'h4)])} : (+$signed(wire2))));
  assign wire173 = $unsigned(($unsigned(($unsigned(wire39) ?
                           wire2 : {wire40, reg45})) ?
                       reg42[(3'h7):(1'h1)] : (~|((&(8'ha9)) ?
                           $signed(wire39) : {wire35}))));
  assign wire174 = wire39;
  assign wire175 = (~(8'h9d));
  assign wire176 = $signed((wire2[(3'h5):(1'h0)] ?
                       (~&({wire37} ?
                           (reg41 & reg44) : (wire175 >> (8'hb1)))) : $unsigned(wire172[(3'h7):(2'h2)])));
  module117 #() modinst178 (wire177, clk, wire172, reg45, wire169, wire175);
  always
    @(posedge clk) begin
      reg179 <= (wire40[(4'hc):(3'h6)] ?
          wire3[(3'h5):(2'h2)] : $signed(reg43[(4'hf):(1'h0)]));
    end
  assign wire180 = ((wire2[(4'h9):(3'h7)] ? $signed($signed(reg42)) : wire2) ?
                       $unsigned(($signed(reg42) + $signed(reg44[(4'he):(4'ha)]))) : (wire37 ?
                           $signed(wire175[(4'hb):(4'h8)]) : $signed(reg42[(3'h4):(2'h2)])));
  always
    @(posedge clk) begin
      reg181 <= wire39[(4'h8):(2'h2)];
    end
  assign wire182 = $unsigned($signed((^$unsigned({wire40}))));
  always
    @(posedge clk) begin
      if (reg181[(2'h2):(1'h1)])
        begin
          if (reg179[(1'h0):(1'h0)])
            begin
              reg183 <= wire180[(1'h1):(1'h1)];
              reg184 <= (~|($signed(((reg179 > wire172) << $unsigned((8'hab)))) ?
                  $unsigned($unsigned((wire180 ? reg179 : (8'hb7)))) : wire48));
            end
          else
            begin
              reg183 <= reg183;
              reg184 <= {wire0[(2'h3):(1'h1)],
                  ((&((wire176 ? wire176 : wire169) == (wire169 + wire169))) ?
                      {(|(wire173 ? reg43 : reg45))} : ((((8'hba) ?
                              reg44 : reg44) ?
                          wire3 : (wire172 ? wire47 : wire176)) != (-reg184)))};
              reg185 <= reg42[(3'h6):(3'h4)];
            end
          if (wire175)
            begin
              reg186 <= (^(|$unsigned((8'hba))));
            end
          else
            begin
              reg186 <= wire171;
              reg187 <= reg41;
              reg188 <= $unsigned($signed($signed($unsigned($unsigned(wire174)))));
              reg189 <= (&$signed(((wire47 < (wire180 || reg185)) <= {$signed(reg185),
                  $signed(wire180)})));
            end
          reg190 <= (-$unsigned(reg185[(3'h6):(2'h3)]));
          reg191 <= (((((wire3 ? reg42 : reg188) ?
              (wire1 < wire174) : (~&reg44)) >= (!$signed(wire174))) * (((wire2 ?
                      reg44 : (8'hb2)) ?
                  {wire37, wire35} : $unsigned(wire2)) ?
              (8'hb9) : $unsigned($unsigned(wire169)))) >>> $unsigned((^~reg183)));
          reg192 <= (~reg186[(4'h9):(2'h2)]);
        end
      else
        begin
          reg183 <= wire169;
          reg184 <= {(&((-$signed(wire46)) ?
                  reg192 : $unsigned(wire3[(3'h4):(2'h2)])))};
          if ((wire171 >>> $signed(($unsigned(wire48) >>> $unsigned(reg41[(1'h1):(1'h0)])))))
            begin
              reg185 <= (+reg42);
              reg186 <= $unsigned($signed(wire38[(1'h1):(1'h1)]));
              reg187 <= (&reg192);
              reg188 <= reg189[(4'hb):(1'h0)];
              reg189 <= {{$signed({$signed(wire46)})}, wire182[(3'h7):(2'h2)]};
            end
          else
            begin
              reg185 <= wire35[(3'h5):(1'h0)];
              reg186 <= wire171[(1'h0):(1'h0)];
              reg187 <= wire3[(1'h0):(1'h0)];
            end
        end
      reg193 <= (-$signed(((reg179[(1'h1):(1'h1)] == (reg42 > wire173)) || (wire37 ?
          (reg41 ? wire177 : wire0) : $unsigned((8'haa))))));
      if (reg183)
        begin
          if ($signed(wire38))
            begin
              reg194 <= wire2[(3'h4):(1'h0)];
              reg195 <= $unsigned((reg181[(1'h1):(1'h0)] && ($signed($signed((8'hbf))) ?
                  ((reg183 ~^ wire35) ?
                      $signed(reg194) : reg43[(3'h7):(3'h7)]) : ($signed(wire177) ?
                      ((7'h40) > wire47) : reg181))));
              reg196 <= ((|reg193[(1'h1):(1'h1)]) ?
                  {reg44, $unsigned((~(~(8'ha0))))} : $signed(reg41));
              reg197 <= (8'h9c);
            end
          else
            begin
              reg194 <= ((!reg186[(1'h1):(1'h0)]) >>> reg194[(2'h3):(2'h3)]);
              reg195 <= (8'hb9);
            end
          reg198 <= wire3[(4'h9):(1'h0)];
          if ((((-((wire169 & wire38) > $signed(reg193))) < $unsigned(($unsigned(reg41) ?
              (reg197 ?
                  reg181 : reg189) : $signed(reg193)))) >> $unsigned((($unsigned(reg45) ?
              $unsigned((7'h42)) : reg43[(2'h3):(2'h3)]) | $signed((wire182 ?
              wire47 : wire180))))))
            begin
              reg199 <= (reg193 ?
                  (^($signed((reg188 ? reg41 : reg185)) ?
                      reg188[(3'h4):(1'h0)] : {$signed(reg44),
                          $unsigned(reg190)})) : (wire38 ?
                      $unsigned(($unsigned(reg45) ?
                          $unsigned(wire182) : wire176)) : (&$signed((~&reg42)))));
              reg200 <= $signed((~|(7'h40)));
              reg201 <= $signed((({(reg185 <<< wire182),
                  reg183} || reg192) ~^ {(reg194[(3'h4):(2'h2)] - (reg191 << (8'haf)))}));
            end
          else
            begin
              reg199 <= $unsigned($unsigned(wire175));
              reg200 <= wire171[(1'h0):(1'h0)];
              reg201 <= wire0[(2'h2):(1'h1)];
              reg202 <= reg199;
              reg203 <= wire174[(3'h6):(3'h4)];
            end
        end
      else
        begin
          reg194 <= $signed($unsigned(reg185));
          reg195 <= (-reg192);
        end
      reg204 <= (~^reg189[(3'h7):(2'h2)]);
    end
  module49 #() modinst206 (.y(wire205), .wire51(reg196), .clk(clk), .wire50(reg43), .wire52(reg185), .wire53(reg199));
endmodule

module module49
#(parameter param167 = {(&((~|((8'ha7) ? (8'ha0) : (8'haa))) ? (((8'hb3) ? (8'ha8) : (8'ha5)) ? (+(8'hb3)) : (^~(8'hb0))) : (~^{(8'ha1), (7'h40)})))}, 
parameter param168 = ({param167} == (param167 ? (~((param167 ? param167 : param167) ? param167 : {param167, (8'hbf)})) : (!(|(&param167))))))
(y, clk, wire50, wire51, wire52, wire53);
  output wire [(32'h1e9):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'ha):(1'h0)] wire50;
  input wire [(3'h6):(1'h0)] wire51;
  input wire signed [(5'h13):(1'h0)] wire52;
  input wire signed [(5'h15):(1'h0)] wire53;
  wire [(3'h6):(1'h0)] wire166;
  wire signed [(5'h14):(1'h0)] wire165;
  wire [(5'h15):(1'h0)] wire155;
  wire [(2'h2):(1'h0)] wire153;
  wire signed [(5'h13):(1'h0)] wire139;
  wire [(5'h15):(1'h0)] wire138;
  wire signed [(4'ha):(1'h0)] wire137;
  wire [(5'h12):(1'h0)] wire81;
  wire [(5'h15):(1'h0)] wire83;
  wire signed [(4'hb):(1'h0)] wire84;
  wire [(5'h11):(1'h0)] wire85;
  wire [(4'h8):(1'h0)] wire86;
  wire [(5'h14):(1'h0)] wire87;
  wire [(2'h2):(1'h0)] wire88;
  wire [(5'h10):(1'h0)] wire102;
  wire signed [(4'hf):(1'h0)] wire115;
  wire signed [(2'h2):(1'h0)] wire135;
  reg [(5'h11):(1'h0)] reg164 = (1'h0);
  reg [(4'hc):(1'h0)] reg163 = (1'h0);
  reg [(4'ha):(1'h0)] reg162 = (1'h0);
  reg [(5'h12):(1'h0)] reg161 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg160 = (1'h0);
  reg [(4'hf):(1'h0)] reg159 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg158 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg157 = (1'h0);
  reg [(4'ha):(1'h0)] reg156 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg101 = (1'h0);
  reg signed [(4'he):(1'h0)] reg100 = (1'h0);
  reg [(3'h4):(1'h0)] reg99 = (1'h0);
  reg [(4'he):(1'h0)] reg98 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg97 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg96 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg95 = (1'h0);
  reg [(5'h15):(1'h0)] reg94 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg93 = (1'h0);
  reg [(4'hc):(1'h0)] reg92 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg91 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg90 = (1'h0);
  reg [(5'h11):(1'h0)] reg89 = (1'h0);
  assign y = {wire166,
                 wire165,
                 wire155,
                 wire153,
                 wire139,
                 wire138,
                 wire137,
                 wire81,
                 wire83,
                 wire84,
                 wire85,
                 wire86,
                 wire87,
                 wire88,
                 wire102,
                 wire115,
                 wire135,
                 reg164,
                 reg163,
                 reg162,
                 reg161,
                 reg160,
                 reg159,
                 reg158,
                 reg157,
                 reg156,
                 reg101,
                 reg100,
                 reg99,
                 reg98,
                 reg97,
                 reg96,
                 reg95,
                 reg94,
                 reg93,
                 reg92,
                 reg91,
                 reg90,
                 reg89,
                 (1'h0)};
  module54 #() modinst82 (wire81, clk, wire50, wire53, wire52, wire51);
  assign wire83 = (~&wire52[(1'h0):(1'h0)]);
  assign wire84 = wire81[(4'hc):(4'hc)];
  assign wire85 = $signed($signed((&$signed((wire51 ? wire51 : wire53)))));
  assign wire86 = (wire52[(2'h2):(1'h1)] ?
                      ($unsigned({{wire52, (8'hb4)},
                          wire81[(4'hc):(3'h5)]}) <= (~$signed((wire83 ?
                          (8'hb5) : wire81)))) : (^wire84[(3'h5):(2'h2)]));
  assign wire87 = (((wire51 - ({wire50, (8'ha4)} ?
                          (wire83 ?
                              wire83 : wire52) : ((8'haa) ^ (7'h42)))) <<< wire50) ?
                      $unsigned($unsigned(wire86[(3'h5):(2'h3)])) : ($unsigned((~|wire51[(2'h3):(2'h2)])) || (~^(^(wire84 <<< wire50)))));
  assign wire88 = ((~|$unsigned({(wire53 - wire51)})) ?
                      $signed(wire53) : (~^((&wire52[(5'h12):(2'h2)]) ?
                          $signed(wire86) : wire51[(3'h5):(2'h3)])));
  always
    @(posedge clk) begin
      reg89 <= wire83[(5'h11):(5'h10)];
      if (wire85)
        begin
          if (wire52)
            begin
              reg90 <= $unsigned(((($unsigned(wire52) ?
                  (~(7'h40)) : wire87[(3'h6):(3'h6)]) + reg89) ~^ (^~($unsigned((8'ha3)) ?
                  $unsigned(wire51) : (~^wire84)))));
              reg91 <= {((((~^wire87) ?
                      (wire88 ? (8'ha6) : wire85) : (wire51 ?
                          reg89 : wire51)) ~^ ((reg89 ? wire86 : wire52) ?
                      $signed(wire88) : ((8'ha3) && wire85))) >> ((|$signed(wire51)) && $unsigned(wire81[(4'h9):(3'h5)]))),
                  $unsigned($unsigned(wire83[(4'h9):(4'h8)]))};
              reg92 <= ((wire53[(3'h4):(2'h2)] ?
                  $unsigned({(wire50 ?
                          wire81 : reg90)}) : $unsigned($signed($signed(wire81)))) - ((|$unsigned((~^reg90))) >> (&wire53)));
            end
          else
            begin
              reg90 <= $signed(($unsigned(($signed(wire50) + wire50)) ?
                  (((wire84 >>> wire52) ^~ (wire85 ? wire86 : wire83)) ?
                      $signed((reg89 - wire87)) : reg90) : $signed((wire85[(2'h3):(1'h0)] | ((8'hb3) ?
                      reg90 : wire81)))));
              reg91 <= $signed($signed($signed(wire81)));
              reg92 <= ($signed((7'h40)) ?
                  ((+((&(8'hbc)) + (reg89 ? (7'h42) : wire88))) ?
                      $signed((^~reg91)) : (~^$signed((&wire83)))) : reg92);
            end
          reg93 <= wire85[(2'h2):(2'h2)];
          if (wire84[(4'h9):(1'h1)])
            begin
              reg94 <= ($signed(wire86) >= (~$unsigned(($unsigned((8'had)) ?
                  {wire50, wire86} : ((8'hab) | wire87)))));
              reg95 <= (8'hae);
              reg96 <= {((!wire83) ?
                      ($signed((8'hb5)) ?
                          $signed((~|wire87)) : wire88[(1'h0):(1'h0)]) : {((~wire50) ?
                              wire51[(3'h6):(3'h5)] : $signed(wire53))})};
              reg97 <= (!(7'h41));
              reg98 <= {reg97[(3'h4):(1'h1)],
                  ($unsigned({$signed(reg92)}) <= wire87[(5'h10):(3'h6)])};
            end
          else
            begin
              reg94 <= $signed(((!((~|wire83) - (-wire83))) ?
                  (reg93 && (reg91 ?
                      (~|wire87) : wire88[(1'h0):(1'h0)])) : reg90[(1'h0):(1'h0)]));
            end
        end
      else
        begin
          reg90 <= (~$unsigned($unsigned($signed(reg93[(4'hf):(4'h8)]))));
          if (($signed(wire87[(5'h13):(4'ha)]) ?
              (reg92 ?
                  $signed(reg98[(4'hb):(3'h7)]) : wire53[(4'hc):(2'h3)]) : (^(($unsigned((8'hac)) ?
                      wire52[(4'hb):(3'h5)] : (reg90 >>> (8'hb1))) ?
                  {(wire86 <<< reg89), (reg93 ~^ wire87)} : reg95))))
            begin
              reg91 <= ($signed((~reg98)) ?
                  wire50 : {$signed((^~(wire83 ? wire86 : reg97)))});
              reg92 <= wire87;
              reg93 <= wire50[(1'h0):(1'h0)];
              reg94 <= (~|reg94);
            end
          else
            begin
              reg91 <= wire87[(4'hf):(4'he)];
              reg92 <= $signed(wire86[(3'h5):(2'h2)]);
              reg93 <= $unsigned(($unsigned((wire85[(1'h1):(1'h0)] ?
                  (~&reg96) : $signed(reg90))) <<< $signed((^$signed(wire50)))));
              reg94 <= (({$signed(wire84)} + (|wire52)) < (!((&$unsigned(wire52)) & ((reg93 >>> wire86) >>> $signed(wire51)))));
              reg95 <= ($unsigned($unsigned({wire88[(2'h2):(2'h2)],
                  $unsigned(reg90)})) & ((~&(^~(reg92 < reg95))) ~^ ((wire81 ?
                      (&reg97) : $signed(wire88)) ?
                  reg91 : $unsigned($signed(reg89)))));
            end
          reg96 <= (($signed(((reg92 >> reg93) & {reg89})) >= reg90) ?
              ($signed($signed((wire50 <= reg98))) || $signed((~^$unsigned(reg98)))) : reg93);
          reg97 <= $unsigned((+$unsigned((reg96 + $signed(reg95)))));
          if (reg94[(4'he):(4'h8)])
            begin
              reg98 <= wire84;
              reg99 <= reg96;
            end
          else
            begin
              reg98 <= ($signed(wire84[(4'ha):(3'h6)]) ?
                  reg89[(3'h5):(2'h3)] : (((((8'hb6) >>> reg99) ?
                      (8'ha8) : $signed(reg95)) <<< reg90) - wire88));
              reg99 <= (8'hb6);
              reg100 <= reg93[(3'h5):(3'h5)];
            end
        end
      reg101 <= (8'ha8);
    end
  assign wire102 = ($signed($signed((&{wire86}))) ?
                       (reg93 <<< ((wire86 ?
                               reg96[(2'h2):(1'h0)] : ((8'ha8) ?
                                   wire85 : reg89)) ?
                           (!$signed((8'ha4))) : $signed(reg99))) : ($unsigned(((8'ha7) ?
                           $signed(reg101) : (&(8'ha2)))) <<< $unsigned(reg94[(3'h5):(3'h4)])));
  module103 #() modinst116 (wire115, clk, reg93, wire87, wire102, reg101);
  module117 #() modinst136 (wire135, clk, wire85, reg93, wire50, wire52);
  assign wire137 = reg91;
  assign wire138 = (({(~|(^~wire50)),
                               ((~&wire52) ?
                                   $unsigned(wire51) : (reg94 ?
                                       reg101 : wire102))} ?
                           wire137 : ($signed((wire85 ? wire52 : reg93)) ?
                               (^~$unsigned((8'hb6))) : ({reg98} | $unsigned(reg101)))) ?
                       ($unsigned(($unsigned(reg97) ^ ((8'ha4) >= reg101))) * $unsigned(((reg98 ^ reg89) ?
                           {reg90, reg98} : (reg93 | reg92)))) : wire85);
  assign wire139 = wire51[(3'h6):(2'h3)];
  module140 #() modinst154 (wire153, clk, wire139, wire84, reg97, wire137, wire86);
  assign wire155 = $unsigned((($signed((~^wire88)) || (wire50[(3'h7):(3'h4)] ?
                       $unsigned(reg100) : $signed(reg99))) && ((~&$signed(wire115)) ?
                       (~^(wire135 >= reg91)) : $signed(wire88))));
  always
    @(posedge clk) begin
      reg156 <= $unsigned($signed($unsigned(($signed(reg92) ?
          ((8'h9f) > reg91) : (wire87 ? wire87 : wire153)))));
      reg157 <= reg93;
      reg158 <= (8'h9c);
      reg159 <= wire50;
      if ($unsigned($signed(($signed(reg89[(2'h3):(2'h2)]) ?
          {(8'ha2)} : wire155))))
        begin
          reg160 <= (!($signed(wire50) + (reg89[(3'h4):(2'h3)] ?
              {(wire155 == (8'h9e)),
                  reg91} : ($unsigned((8'hab)) <<< {wire135}))));
        end
      else
        begin
          reg160 <= (~&wire139);
          reg161 <= ($signed(wire138) ^ ((&$unsigned((wire87 & (8'h9d)))) - wire139[(3'h6):(2'h3)]));
          if (((!$unsigned(($unsigned(wire52) + $signed(reg157)))) ?
              ((~wire85[(2'h2):(2'h2)]) ^~ $unsigned(((^~reg92) || $signed(wire139)))) : $unsigned(reg94)))
            begin
              reg162 <= (reg94[(5'h15):(4'h9)] <<< wire88[(1'h1):(1'h0)]);
              reg163 <= (wire53[(3'h6):(3'h5)] ?
                  (8'ha5) : (wire135 ?
                      $signed((8'hb3)) : $unsigned($signed(wire139))));
              reg164 <= (|($signed((reg93 ?
                  $signed(reg101) : (-wire53))) == $unsigned((~(reg90 ?
                  wire84 : reg96)))));
            end
          else
            begin
              reg162 <= ((-({wire50[(2'h2):(1'h0)]} <= ((wire137 <<< wire153) ?
                  $unsigned(reg159) : {reg90,
                      (8'hb0)}))) < wire102[(3'h5):(2'h2)]);
              reg163 <= reg96[(2'h3):(2'h3)];
              reg164 <= reg162[(1'h1):(1'h0)];
            end
        end
    end
  assign wire165 = reg92[(2'h3):(2'h2)];
  assign wire166 = ((wire155[(3'h6):(2'h3)] << $unsigned(((reg92 != reg101) ?
                       $unsigned(reg100) : $signed((8'hb0))))) == $unsigned((!((&reg96) ?
                       (wire155 ? wire85 : reg162) : $signed(reg92)))));
endmodule

module module4
#(parameter param33 = (({((^~(8'ha0)) >= ((8'ha1) + (8'hab)))} <<< {(((8'ha9) > (8'hb2)) <= (~&(8'hb7)))}) ? (~&{((+(8'hbe)) * ((8'had) || (8'hbb))), (8'hbc)}) : ((^~(~&((8'h9e) ? (8'ha5) : (8'hb3)))) > ((-((7'h43) ? (8'hb1) : (7'h42))) ? (~(8'hb6)) : (~{(8'hbe), (8'hba)})))), 
parameter param34 = param33)
(y, clk, wire8, wire7, wire6, wire5);
  output wire [(32'h11b):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h7):(1'h0)] wire8;
  input wire signed [(4'h9):(1'h0)] wire7;
  input wire signed [(2'h2):(1'h0)] wire6;
  input wire [(2'h2):(1'h0)] wire5;
  wire signed [(4'he):(1'h0)] wire32;
  wire [(4'he):(1'h0)] wire31;
  wire signed [(3'h6):(1'h0)] wire30;
  wire [(5'h10):(1'h0)] wire29;
  wire [(4'h9):(1'h0)] wire28;
  wire signed [(4'h8):(1'h0)] wire27;
  wire signed [(5'h12):(1'h0)] wire26;
  wire signed [(5'h10):(1'h0)] wire25;
  reg [(4'hb):(1'h0)] reg24 = (1'h0);
  reg [(5'h10):(1'h0)] reg23 = (1'h0);
  reg [(5'h14):(1'h0)] reg22 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg21 = (1'h0);
  reg [(4'h9):(1'h0)] reg20 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg19 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg18 = (1'h0);
  reg [(4'hc):(1'h0)] reg17 = (1'h0);
  reg [(4'hd):(1'h0)] reg16 = (1'h0);
  reg [(4'ha):(1'h0)] reg15 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg14 = (1'h0);
  reg [(2'h3):(1'h0)] reg13 = (1'h0);
  reg [(2'h2):(1'h0)] reg12 = (1'h0);
  reg [(5'h10):(1'h0)] reg11 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg10 = (1'h0);
  reg [(4'hf):(1'h0)] reg9 = (1'h0);
  assign y = {wire32,
                 wire31,
                 wire30,
                 wire29,
                 wire28,
                 wire27,
                 wire26,
                 wire25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 (1'h0)};
  always
    @(posedge clk) begin
      if ((~&$signed((&wire8))))
        begin
          if ((wire7 ?
              (~^wire6) : (($unsigned((wire5 ?
                  wire7 : wire6)) | $unsigned(wire5)) >> (((wire5 == wire5) && (&(8'hbd))) > (wire7 && wire5)))))
            begin
              reg9 <= (~&((~wire8) ?
                  (wire5[(1'h0):(1'h0)] >> wire7[(3'h4):(2'h2)]) : $unsigned(($signed(wire6) && $signed(wire8)))));
            end
          else
            begin
              reg9 <= wire5[(1'h1):(1'h1)];
              reg10 <= (wire8[(3'h4):(2'h3)] ?
                  $signed((~&$signed($unsigned(wire8)))) : (^(^~wire7)));
              reg11 <= $unsigned($unsigned($signed($signed(((8'h9e) + wire7)))));
            end
          reg12 <= $unsigned($unsigned((((&wire5) >> (reg9 ^~ reg10)) < wire7)));
          if (reg9)
            begin
              reg13 <= $unsigned({reg11[(3'h4):(2'h2)]});
            end
          else
            begin
              reg13 <= (~^($unsigned(((8'hb7) ?
                  (wire5 ? wire7 : (7'h41)) : $signed(wire7))) >> (~|wire8)));
              reg14 <= $unsigned(reg11[(4'hd):(2'h2)]);
              reg15 <= ((wire8 & (7'h41)) * $unsigned($unsigned(((reg10 ?
                  reg14 : reg14) && (8'h9c)))));
            end
          reg16 <= $signed((~|wire7[(2'h3):(1'h0)]));
        end
      else
        begin
          reg9 <= (reg13 || reg13);
          reg10 <= $signed((8'hbf));
          reg11 <= $unsigned($signed(wire7[(3'h7):(3'h7)]));
          reg12 <= (8'had);
        end
      if (reg15)
        begin
          reg17 <= $unsigned($unsigned((~|$signed($signed(reg11)))));
          if ($unsigned((reg11[(4'h8):(3'h4)] ?
              $unsigned(($signed(reg17) ?
                  (reg16 <<< reg11) : {reg16,
                      wire5})) : $unsigned($signed((reg13 ?
                  wire5 : (8'hb5)))))))
            begin
              reg18 <= $signed($unsigned((wire7[(3'h6):(3'h6)] ?
                  {(+reg13)} : wire6)));
              reg19 <= reg18;
              reg20 <= (-reg15);
              reg21 <= reg9;
            end
          else
            begin
              reg18 <= (($signed($unsigned($unsigned(reg18))) ?
                  (|reg11[(4'hb):(4'ha)]) : $signed(reg16[(3'h5):(1'h1)])) >= reg15[(1'h1):(1'h0)]);
              reg19 <= ($signed((+(~^$signed(reg18)))) << (reg9 | (((^~reg10) * {wire6,
                  wire6}) <<< {$signed(reg12), reg11[(4'ha):(4'ha)]})));
              reg20 <= $signed((|wire8[(1'h1):(1'h0)]));
            end
        end
      else
        begin
          if ((^$unsigned($signed(reg10))))
            begin
              reg17 <= (((!wire6) ?
                      reg15[(1'h0):(1'h0)] : (-$unsigned((reg20 <= wire6)))) ?
                  reg10[(2'h2):(1'h0)] : (8'ha9));
            end
          else
            begin
              reg17 <= reg21[(2'h3):(2'h2)];
            end
        end
      reg22 <= $unsigned((-$unsigned((wire7 ? {reg20} : $unsigned(wire8)))));
      reg23 <= (((~^((reg12 | reg15) > $signed(reg17))) ?
              reg9[(4'hf):(4'h8)] : $unsigned($unsigned($unsigned(reg16)))) ?
          $unsigned(reg20[(1'h0):(1'h0)]) : $unsigned($signed(((wire8 ?
              reg9 : reg15) | {reg17, reg9}))));
      reg24 <= $signed(((+wire6) - (wire6 >> (^reg9))));
    end
  assign wire25 = ($signed(({(reg18 & wire8),
                          $signed(reg17)} != $signed((wire7 ?
                          (8'ha5) : wire7)))) ?
                      (reg13[(2'h2):(1'h0)] ?
                          (~{{reg12,
                                  wire5}}) : reg21[(2'h3):(2'h2)]) : (($signed(reg13[(2'h3):(1'h0)]) || (^(wire5 ?
                              reg15 : reg14))) ?
                          reg20 : $unsigned($unsigned($signed(wire7)))));
  assign wire26 = $unsigned($signed($signed({(reg15 ? reg18 : reg10)})));
  assign wire27 = (~|(8'hbb));
  assign wire28 = ($signed(reg14[(2'h2):(2'h2)]) && (((~$signed(reg10)) ?
                          ((reg14 ? reg18 : reg18) ?
                              reg17[(4'h8):(2'h3)] : $signed(reg15)) : {(wire26 ?
                                  reg15 : (8'hb0))}) ?
                      {{(reg12 ? (8'hb4) : reg12)}} : reg18[(1'h1):(1'h1)]));
  assign wire29 = (($signed($signed(reg22[(5'h10):(4'hb)])) ? reg22 : reg22) ?
                      $unsigned(reg10) : wire7[(2'h2):(1'h1)]);
  assign wire30 = {(~^{wire7})};
  assign wire31 = $signed(($signed($unsigned(wire25)) ?
                      $unsigned({(+reg23),
                          (reg10 ?
                              (8'haa) : reg9)}) : $unsigned((^~$unsigned(wire7)))));
  assign wire32 = (wire5 ?
                      (|($unsigned($unsigned(reg16)) ?
                          (8'h9d) : (~^$unsigned(wire31)))) : wire6[(2'h2):(2'h2)]);
endmodule

module module140  (y, clk, wire145, wire144, wire143, wire142, wire141);
  output wire [(32'h50):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'he):(1'h0)] wire145;
  input wire signed [(3'h4):(1'h0)] wire144;
  input wire signed [(3'h4):(1'h0)] wire143;
  input wire [(4'ha):(1'h0)] wire142;
  input wire [(4'h8):(1'h0)] wire141;
  wire [(4'h9):(1'h0)] wire152;
  wire signed [(5'h13):(1'h0)] wire151;
  wire [(2'h3):(1'h0)] wire150;
  wire [(5'h10):(1'h0)] wire149;
  reg signed [(2'h2):(1'h0)] reg148 = (1'h0);
  reg [(5'h10):(1'h0)] reg147 = (1'h0);
  reg signed [(4'he):(1'h0)] reg146 = (1'h0);
  assign y = {wire152,
                 wire151,
                 wire150,
                 wire149,
                 reg148,
                 reg147,
                 reg146,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg146 <= wire145;
      reg147 <= ({wire143[(2'h3):(1'h0)], (~&{(wire144 << wire141)})} ?
          $unsigned($signed(wire144[(3'h4):(1'h1)])) : (|({wire142} < ({wire143} ~^ wire142))));
      reg148 <= (wire143 != wire145);
    end
  assign wire149 = $signed(reg147[(3'h7):(3'h6)]);
  assign wire150 = (($signed((((8'ha2) ? wire141 : wire141) ?
                           wire144[(1'h1):(1'h0)] : (wire142 ?
                               reg147 : (8'hac)))) <<< (!$signed($unsigned(reg147)))) ?
                       (^~$signed(wire149[(4'h9):(3'h5)])) : wire141[(3'h5):(1'h1)]);
  assign wire151 = $signed($unsigned((wire142 ?
                       ((wire141 ?
                           wire149 : reg148) || (wire144 >> wire142)) : {((8'h9e) + wire149)})));
  assign wire152 = ({reg147, (8'hb5)} ? $signed((!wire142)) : reg146);
endmodule

module module117  (y, clk, wire121, wire120, wire119, wire118);
  output wire [(32'h6f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h5):(1'h0)] wire121;
  input wire [(4'ha):(1'h0)] wire120;
  input wire [(4'ha):(1'h0)] wire119;
  input wire signed [(4'h9):(1'h0)] wire118;
  wire signed [(4'hb):(1'h0)] wire134;
  wire signed [(2'h2):(1'h0)] wire133;
  wire [(3'h6):(1'h0)] wire132;
  reg [(2'h2):(1'h0)] reg131 = (1'h0);
  reg [(4'ha):(1'h0)] reg130 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg129 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg128 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg127 = (1'h0);
  reg [(4'ha):(1'h0)] reg126 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg125 = (1'h0);
  reg [(4'hf):(1'h0)] reg124 = (1'h0);
  reg [(2'h3):(1'h0)] reg123 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg122 = (1'h0);
  assign y = {wire134,
                 wire133,
                 wire132,
                 reg131,
                 reg130,
                 reg129,
                 reg128,
                 reg127,
                 reg126,
                 reg125,
                 reg124,
                 reg123,
                 reg122,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg122 <= wire120[(4'h9):(3'h6)];
      reg123 <= ((^~{{(~wire120)}, reg122}) - wire118);
      if ((8'hbe))
        begin
          reg124 <= (^(((wire118[(3'h5):(2'h3)] * wire120[(3'h7):(3'h6)]) ?
              wire121[(3'h5):(3'h4)] : (&(~wire119))) >> (~&wire120)));
          reg125 <= wire119[(2'h3):(2'h3)];
          if ((8'had))
            begin
              reg126 <= (~|(~(^~reg124[(4'ha):(3'h7)])));
              reg127 <= {$unsigned(((~^$signed(wire120)) ?
                      (8'hab) : ((|(8'ha8)) == (reg122 ^ reg124)))),
                  ((^~(reg123[(2'h3):(2'h2)] <= $unsigned(wire119))) - {((reg126 == wire120) ?
                          (~&(8'hb1)) : (wire120 ? reg125 : wire120)),
                      {reg124}})};
              reg128 <= reg122[(1'h1):(1'h1)];
              reg129 <= {reg127[(2'h2):(2'h2)], {(^reg128[(2'h2):(1'h0)])}};
            end
          else
            begin
              reg126 <= $signed(reg122);
              reg127 <= $signed(((|reg123) >> (((reg128 ?
                  reg124 : wire119) << reg126[(3'h7):(3'h7)]) * (~$unsigned(wire121)))));
              reg128 <= ((!$signed($unsigned({reg124}))) ?
                  (($signed(((8'hae) * wire121)) ?
                      (8'hbb) : reg126) >>> $unsigned(($signed(reg126) != (!reg122)))) : {((^~(reg124 ?
                          (7'h40) : reg128)) >> reg125[(2'h3):(2'h3)]),
                      (((reg126 < (8'hba)) << $unsigned((8'h9e))) + (~&(~&reg127)))});
              reg129 <= (($unsigned((8'hb4)) ?
                  $unsigned(({reg129} ?
                      wire121 : $unsigned(wire119))) : $unsigned(reg126[(3'h4):(3'h4)])) ^ ({wire121,
                  $unsigned(reg127)} & (wire118[(2'h3):(1'h1)] ^ ((reg128 ?
                      (8'h9d) : reg123) ?
                  reg123[(1'h1):(1'h1)] : $unsigned(reg129)))));
            end
          reg130 <= (wire121 ~^ (((~&reg123[(1'h1):(1'h1)]) ?
                  (|{reg127}) : $unsigned(reg128[(1'h1):(1'h0)])) ?
              $unsigned(wire120) : ((~^{reg125,
                  wire121}) ~^ (+$signed(reg127)))));
          reg131 <= ($signed((reg129 == (wire121[(2'h2):(2'h2)] ?
                  $unsigned(wire121) : (~|reg124)))) ?
              $unsigned((^reg128[(1'h1):(1'h1)])) : wire120[(4'ha):(3'h4)]);
        end
      else
        begin
          reg124 <= $unsigned(wire119[(1'h0):(1'h0)]);
          reg125 <= ((^(reg130[(2'h3):(1'h1)] << $signed($signed(wire120)))) != ((reg123[(2'h2):(1'h1)] * (!$signed((8'hac)))) ?
              wire120 : wire121));
          reg126 <= (^~$signed(((!reg123) == {reg129[(4'h8):(4'h8)]})));
          reg127 <= ((~&$signed((8'hb6))) >>> $unsigned((reg129 >> $signed((|(8'ha7))))));
          if ($unsigned($signed((+reg126))))
            begin
              reg128 <= (~^reg128);
              reg129 <= ({(~|reg122), $unsigned($unsigned($signed(wire120)))} ?
                  $signed({{(reg131 ? (8'h9f) : reg129), wire120},
                      wire120[(2'h2):(1'h0)]}) : $signed((8'hab)));
              reg130 <= ($unsigned((((8'hb7) ?
                          $signed(wire119) : $unsigned(wire121)) ?
                      $unsigned(reg126) : ({reg124, reg124} ?
                          $signed(reg131) : reg122))) ?
                  ({wire119[(2'h3):(2'h3)],
                          ((reg127 ?
                              reg124 : (8'hb0)) >>> wire121[(2'h3):(2'h2)])} ?
                      $unsigned(reg129[(5'h11):(3'h5)]) : $unsigned($unsigned(reg123[(1'h1):(1'h1)]))) : reg123);
            end
          else
            begin
              reg128 <= $unsigned(reg130);
              reg129 <= {(~&(reg130 | ((7'h40) ?
                      {reg126, reg126} : $signed(reg125))))};
              reg130 <= $signed({(({wire120, reg124} ?
                          $signed((8'ha3)) : ((8'ha1) > wire119)) ?
                      (reg126 ? (^~reg130) : {(8'hb8), wire121}) : wire119),
                  $signed(((^~reg131) ? wire121 : wire118))});
            end
        end
    end
  assign wire132 = $unsigned($signed($signed((8'ha5))));
  assign wire133 = (~wire120[(4'h8):(1'h0)]);
  assign wire134 = {$signed(reg125[(1'h1):(1'h1)])};
endmodule

module module103
#(parameter param114 = {((((!(8'had)) | (~(8'hbd))) ? (-((8'h9d) ? (8'haa) : (8'hbf))) : {((8'hb4) != (8'ha6)), ((8'h9f) ? (8'h9f) : (8'had))}) || (8'h9d)), (|((((8'hbb) ^~ (8'h9e)) ^~ {(8'hb5)}) ? (((8'ha0) ? (8'ha2) : (8'had)) ? ((7'h44) >> (8'h9d)) : ((8'hb3) ? (8'hac) : (8'ha6))) : (|(&(8'haf)))))})
(y, clk, wire107, wire106, wire105, wire104);
  output wire [(32'h67):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'he):(1'h0)] wire107;
  input wire [(3'h6):(1'h0)] wire106;
  input wire signed [(5'h10):(1'h0)] wire105;
  input wire signed [(3'h6):(1'h0)] wire104;
  wire [(4'hc):(1'h0)] wire113;
  wire signed [(5'h11):(1'h0)] wire112;
  wire [(5'h12):(1'h0)] wire111;
  wire [(5'h12):(1'h0)] wire110;
  wire [(5'h14):(1'h0)] wire109;
  wire signed [(5'h11):(1'h0)] wire108;
  assign y = {wire113, wire112, wire111, wire110, wire109, wire108, (1'h0)};
  assign wire108 = wire106;
  assign wire109 = $signed((wire108[(5'h10):(3'h4)] < wire108));
  assign wire110 = $signed($unsigned({((wire108 ? wire105 : wire104) ?
                           {wire108} : (wire106 ? wire107 : wire108)),
                       $unsigned($signed(wire105))}));
  assign wire111 = (-{$unsigned(wire110[(5'h11):(3'h4)]),
                       $signed(wire109[(5'h10):(4'hd)])});
  assign wire112 = $signed((~&$signed((8'ha9))));
  assign wire113 = ((((~wire109) ^~ $signed((!wire107))) * wire107) ?
                       $unsigned(wire104[(3'h5):(2'h3)]) : $signed($unsigned(((wire108 ?
                               (8'h9c) : wire110) ?
                           (wire106 ?
                               wire112 : wire108) : wire106[(3'h4):(3'h4)]))));
endmodule

module module54
#(parameter param79 = ((~{(&((8'h9e) ~^ (8'hb9)))}) == ({((~(8'hb2)) ? ((8'ha0) ? (8'hbf) : (8'hb9)) : {(8'hab)}), ((~|(8'hac)) ? ((7'h40) << (8'hab)) : {(7'h40), (8'hb1)})} || ((((8'ha4) != (8'ha6)) ? {(8'ha9)} : ((7'h44) ? (8'ha4) : (8'hb0))) ? (((8'had) ^~ (8'ha0)) >> ((8'hae) | (8'haa))) : (((8'hae) ? (8'ha5) : (7'h44)) ? (8'hb1) : ((8'ha1) ? (7'h43) : (8'hbd)))))), 
parameter param80 = (7'h44))
(y, clk, wire58, wire57, wire56, wire55);
  output wire [(32'hc8):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h5):(1'h0)] wire58;
  input wire [(5'h14):(1'h0)] wire57;
  input wire signed [(4'hd):(1'h0)] wire56;
  input wire signed [(3'h6):(1'h0)] wire55;
  wire signed [(4'hb):(1'h0)] wire73;
  wire signed [(5'h15):(1'h0)] wire72;
  wire [(4'h8):(1'h0)] wire71;
  wire signed [(5'h10):(1'h0)] wire69;
  wire [(3'h4):(1'h0)] wire68;
  wire [(4'h8):(1'h0)] wire67;
  wire signed [(3'h5):(1'h0)] wire66;
  wire [(3'h5):(1'h0)] wire65;
  wire signed [(3'h5):(1'h0)] wire64;
  wire [(4'hb):(1'h0)] wire59;
  reg signed [(5'h11):(1'h0)] reg78 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg77 = (1'h0);
  reg [(2'h3):(1'h0)] reg76 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg75 = (1'h0);
  reg [(2'h3):(1'h0)] reg74 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg70 = (1'h0);
  reg [(5'h13):(1'h0)] reg63 = (1'h0);
  reg [(5'h13):(1'h0)] reg62 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg61 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg60 = (1'h0);
  assign y = {wire73,
                 wire72,
                 wire71,
                 wire69,
                 wire68,
                 wire67,
                 wire66,
                 wire65,
                 wire64,
                 wire59,
                 reg78,
                 reg77,
                 reg76,
                 reg75,
                 reg74,
                 reg70,
                 reg63,
                 reg62,
                 reg61,
                 reg60,
                 (1'h0)};
  assign wire59 = {((8'hba) | wire55)};
  always
    @(posedge clk) begin
      reg60 <= ($signed((wire59[(4'h9):(3'h6)] ~^ ((wire59 >>> wire58) != $signed(wire55)))) ?
          ({wire56} && $unsigned(wire58[(3'h4):(1'h0)])) : (wire59 << (({(8'hb8)} + (wire59 ?
                  wire57 : wire57)) ?
              ((wire55 < wire55) ?
                  (^wire56) : (wire55 ? wire59 : (8'h9f))) : (~|(wire56 ?
                  (8'hb5) : wire58)))));
      reg61 <= (($unsigned(wire58[(2'h2):(2'h2)]) ^ $unsigned($unsigned(((8'haf) ?
          wire59 : reg60)))) ~^ wire56);
      reg62 <= ({($unsigned((wire55 ~^ wire59)) ?
                  ($unsigned((8'h9c)) ?
                      $unsigned(reg61) : wire55) : (-(~reg61)))} ?
          $signed($signed(($signed(reg60) ?
              {wire58, wire55} : (wire57 ^~ reg60)))) : (-reg60));
      reg63 <= $signed($unsigned(reg61));
    end
  assign wire64 = (^~$unsigned(reg61[(1'h1):(1'h1)]));
  assign wire65 = $unsigned($unsigned((reg61 ?
                      $signed((|reg60)) : ((wire56 <<< reg63) ?
                          reg63[(4'h9):(1'h1)] : (~^(8'h9c))))));
  assign wire66 = $signed((8'ha0));
  assign wire67 = $signed($unsigned(wire55));
  assign wire68 = ({(wire58[(2'h2):(2'h2)] ?
                          wire67[(3'h5):(2'h2)] : ((-wire66) ?
                              (~&reg60) : reg60[(1'h1):(1'h1)])),
                      wire55[(1'h0):(1'h0)]} >>> $unsigned(wire56[(1'h1):(1'h1)]));
  assign wire69 = ((wire67[(4'h8):(3'h4)] >= wire67) >> (!($signed($unsigned((8'ha6))) == reg63[(3'h5):(3'h4)])));
  always
    @(posedge clk) begin
      reg70 <= $signed((reg61[(1'h0):(1'h0)] - (8'haa)));
    end
  assign wire71 = (|wire68);
  assign wire72 = wire55;
  assign wire73 = $signed(wire67[(2'h2):(2'h2)]);
  always
    @(posedge clk) begin
      reg74 <= wire68;
      reg75 <= wire73[(4'ha):(4'h9)];
      reg76 <= {reg74[(1'h0):(1'h0)], (wire71 == $signed($signed({reg75})))};
      reg77 <= {wire67[(2'h2):(2'h2)]};
      reg78 <= wire58;
    end
endmodule
