{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 20 13:58:23 2019 " "Info: Processing started: Wed Mar 20 13:58:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RV32IM -c RV32IM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RV32IM -c RV32IM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "RD_ADDRESS\[3\] ID_RD\[3\] 9.414 ns Longest " "Info: Longest tpd from source pin \"RD_ADDRESS\[3\]\" to destination pin \"ID_RD\[3\]\" is 9.414 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns RD_ADDRESS\[3\] 1 PIN PIN_J8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_J8; Fanout = 1; PIN Node = 'RD_ADDRESS\[3\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_ADDRESS[3] } "NODE_NAME" } } { "WBTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/WBTEST.bdf" { { 224 136 328 240 "RD_ADDRESS\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.773 ns) + CELL(0.413 ns) 6.008 ns WB:inst\|MUX2X1:MUX_DATA\|O\[3\]~1 2 COMB LCCOMB_X1_Y32_N26 1 " "Info: 2: + IC(4.773 ns) + CELL(0.413 ns) = 6.008 ns; Loc. = LCCOMB_X1_Y32_N26; Fanout = 1; COMB Node = 'WB:inst\|MUX2X1:MUX_DATA\|O\[3\]~1'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "5.186 ns" { RD_ADDRESS[3] WB:inst|MUX2X1:MUX_DATA|O[3]~1 } "NODE_NAME" } } { "MUX2X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX2X1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(2.662 ns) 9.414 ns ID_RD\[3\] 3 PIN PIN_C2 0 " "Info: 3: + IC(0.744 ns) + CELL(2.662 ns) = 9.414 ns; Loc. = PIN_C2; Fanout = 0; PIN Node = 'ID_RD\[3\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "3.406 ns" { WB:inst|MUX2X1:MUX_DATA|O[3]~1 ID_RD[3] } "NODE_NAME" } } { "WBTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/WBTEST.bdf" { { 208 608 784 224 "ID_RD\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.897 ns ( 41.40 % ) " "Info: Total cell delay = 3.897 ns ( 41.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.517 ns ( 58.60 % ) " "Info: Total interconnect delay = 5.517 ns ( 58.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "9.414 ns" { RD_ADDRESS[3] WB:inst|MUX2X1:MUX_DATA|O[3]~1 ID_RD[3] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "9.414 ns" { RD_ADDRESS[3] {} RD_ADDRESS[3]~combout {} WB:inst|MUX2X1:MUX_DATA|O[3]~1 {} ID_RD[3] {} } { 0.000ns 0.000ns 4.773ns 0.744ns } { 0.000ns 0.822ns 0.413ns 2.662ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 20 13:58:23 2019 " "Info: Processing ended: Wed Mar 20 13:58:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
