#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Nov 20 21:58:48 2023
# Process ID: 9232
# Current directory: G:/FPGA/HDMI/vivado_prj/HDMI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13976 G:\FPGA\HDMI\vivado_prj\HDMI\HDMI.xpr
# Log file: G:/FPGA/HDMI/vivado_prj/HDMI/vivado.log
# Journal file: G:/FPGA/HDMI/vivado_prj/HDMI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/FPGA/HDMI/vivado_prj/HDMI/HDMI.xpr
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.PRIM_IN_FREQ {50} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {74.25} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {371.25} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {59.375} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.MMCM_CLKOUT1_DIVIDE {2} CONFIG.NUM_OUT_CLKS {2} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {462.435} CONFIG.CLKOUT1_PHASE_ERROR {610.813} CONFIG.CLKOUT2_JITTER {372.733} CONFIG.CLKOUT2_PHASE_ERROR {610.813}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files g:/FPGA/HDMI/vivado_prj/HDMI/HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  g:/FPGA/HDMI/vivado_prj/HDMI/HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files g:/FPGA/HDMI/vivado_prj/HDMI/HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/FPGA/HDMI/vivado_prj/HDMI/HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 16
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files g:/FPGA/HDMI/vivado_prj/HDMI/HDMI.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory G:/FPGA/HDMI/vivado_prj/HDMI/HDMI.ip_user_files/sim_scripts -ip_user_files_dir G:/FPGA/HDMI/vivado_prj/HDMI/HDMI.ip_user_files -ipstatic_source_dir G:/FPGA/HDMI/vivado_prj/HDMI/HDMI.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/FPGA/HDMI/vivado_prj/HDMI/HDMI.cache/compile_simlib/modelsim} {questa=G:/FPGA/HDMI/vivado_prj/HDMI/HDMI.cache/compile_simlib/questa} {riviera=G:/FPGA/HDMI/vivado_prj/HDMI/HDMI.cache/compile_simlib/riviera} {activehdl=G:/FPGA/HDMI/vivado_prj/HDMI/HDMI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse {G:/FPGA/HDMI/rtl/dvi_transmitter_top.v G:/FPGA/HDMI/rtl/video_driver.v G:/FPGA/HDMI/rtl/serializer_10_to_1.v G:/FPGA/HDMI/rtl/hdmi_colorbar_top.v G:/FPGA/HDMI/rtl/dvi_encoder.v G:/FPGA/HDMI/rtl/asyn_rst_syn.v G:/FPGA/HDMI/rtl/video_display.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
