Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sat Apr 16 16:05:24 2022
| Host         : chris-IdeaPad-5-Pro-14ACN6 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_methodology -file wave_gen_methodology_drc_routed.rpt -pb wave_gen_methodology_drc_routed.pb -rpx wave_gen_methodology_drc_routed.rpx
| Design       : wave_gen
| Device       : xcku035-fbva900-2-e
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 12
+---------+----------+---------------------------------------------------------+------------+
| Rule    | Severity | Description                                             | Violations |
+---------+----------+---------------------------------------------------------+------------+
| LUTAR-1 | Warning  | LUT drives async reset alert                            | 1          |
| XDCC-5  | Warning  | User Non-Timing constraint/property overwritten         | 1          |
| XDCH-2  | Warning  | Same min and max delay values on IO port                | 9          |
| CLKC-23 | Advisory | MMCME3 with ZHOLD drives sequential IO not with CLKOUT0 | 1          |
+---------+----------+---------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell clk_gen_i0/rst_meta_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/PRE,
rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/PRE,
rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/PRE,
rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/PRE,
rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/PRE
rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

XDCC-5#1 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on clk_pin_n overrides a previous user property.
New Source: /home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_pins.xdc (Line: 68)
Previous Source: /home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_pins.xdc (Line: 67)
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'led_pins[0]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 1.000 [get_ports {txd_pin {led_pins[*]}}]
/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc (Line: 14)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'led_pins[1]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 1.000 [get_ports {txd_pin {led_pins[*]}}]
/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc (Line: 14)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'led_pins[2]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 1.000 [get_ports {txd_pin {led_pins[*]}}]
/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc (Line: 14)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'led_pins[3]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 1.000 [get_ports {txd_pin {led_pins[*]}}]
/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc (Line: 14)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'led_pins[4]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 1.000 [get_ports {txd_pin {led_pins[*]}}]
/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc (Line: 14)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'led_pins[5]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 1.000 [get_ports {txd_pin {led_pins[*]}}]
/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc (Line: 14)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'led_pins[6]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 1.000 [get_ports {txd_pin {led_pins[*]}}]
/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc (Line: 14)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'led_pins[7]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 1.000 [get_ports {txd_pin {led_pins[*]}}]
/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc (Line: 14)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'txd_pin' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 1.000 [get_ports {txd_pin {led_pins[*]}}]
/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc (Line: 14)
Related violations: <none>

CLKC-23#1 Advisory
MMCME3 with ZHOLD drives sequential IO not with CLKOUT0  
The MMCME3 cell clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst has COMPENSATION value ZHOLD, but CLKOUT1 output drives sequential IO cells. In order to achieve insertion delay and phase-alignment for the IO sequential cells, CLKOUT0 must be used.
Related violations: <none>


