// Seed: 1839906330
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_1;
  tri  id_4;
  tri0 id_5 = id_5;
  id_6 :
  assert property (@(posedge ~id_5) id_5)
  else $display($display(id_1, (id_6), 1, id_5), 1, 1);
  always @(id_4, negedge 1) begin : LABEL_0
    if (1) begin : LABEL_0
      {id_6, id_1, id_4, 1'b0, 1} += 1'b0;
      #1;
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_9;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2
  );
endmodule
