Analysis & Synthesis report for MAX1000
Fri May 10 11:28:35 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |MAX1000|DAC_AD5061:dac3|state
 12. State Machine - |MAX1000|DAC_AD5061:dac2|state
 13. State Machine - |MAX1000|DAC_AD5061:dac1|state
 14. State Machine - |MAX1000|ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|state
 15. State Machine - |MAX1000|ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|state
 16. State Machine - |MAX1000|ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|state
 17. State Machine - |MAX1000|ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|state
 18. State Machine - |MAX1000|ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|state
 19. State Machine - |MAX1000|ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|state
 20. State Machine - |MAX1000|WDT:wdt|status
 21. State Machine - |MAX1000|SEL_SPI_INPUT:sel_spi_input|status
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Registers Packed Into Inferred Megafunctions
 27. Multiplexer Restructuring Statistics (Restructuring Performed)
 28. Source assignments for AC_MOTOR_SINE:inst3|altsyncram:Mux35_rtl_0|altsyncram_1hu:auto_generated
 29. Source assignments for AC_MOTOR_SINE:inst3|altsyncram:Mux23_rtl_0|altsyncram_2hu:auto_generated
 30. Source assignments for AC_MOTOR_SINE:inst3|altsyncram:Mux11_rtl_0|altsyncram_3hu:auto_generated
 31. Parameter Settings for User Entity Instance: SPI_HOST:spi_host
 32. Parameter Settings for User Entity Instance: SPI_HOST:spi_host|SPI_INP_FILTER_HOST:spi_inp_filter_cs
 33. Parameter Settings for User Entity Instance: SPI_HOST:spi_host|SPI_INP_FILTER_HOST:spi_inp_filter_clk
 34. Parameter Settings for User Entity Instance: SPI_HOST:spi_host|SPI_INP_FILTER_HOST:spi_inp_filter_mosi
 35. Parameter Settings for User Entity Instance: PLL:pll|altpll:altpll_component
 36. Parameter Settings for User Entity Instance: SEL_SPI_INPUT:sel_spi_input
 37. Parameter Settings for User Entity Instance: DIG_INP_FILTER:spi_cs_filter
 38. Parameter Settings for User Entity Instance: WDT:wdt
 39. Parameter Settings for User Entity Instance: DREHZAHLMESSUNG:drehzahlmessung|INP_FILTER:inp_filter
 40. Parameter Settings for User Entity Instance: DC_MOTOR_LUEFTER:dc_motor_luefter
 41. Parameter Settings for User Entity Instance: AC_MOTOR_COMPARATOR:inst5
 42. Parameter Settings for User Entity Instance: AC_MOTOR_SINE:inst3
 43. Parameter Settings for User Entity Instance: DC_MOTOR_RAMPE:dc_motor_rampe_antrieb
 44. Parameter Settings for User Entity Instance: AC_MOTOR_TRIANGLE:inst2
 45. Parameter Settings for User Entity Instance: AC_MOTOR_CONTROL:inst4
 46. Parameter Settings for User Entity Instance: AC_MOTOR_COMPARATOR:inst7
 47. Parameter Settings for User Entity Instance: AC_MOTOR_COMPARATOR:inst6
 48. Parameter Settings for User Entity Instance: DC_MOTOR_ANTRIEB:dc_motor_antrieb
 49. Parameter Settings for Inferred Entity Instance: AC_MOTOR_SINE:inst3|altsyncram:Mux35_rtl_0
 50. Parameter Settings for Inferred Entity Instance: AC_MOTOR_SINE:inst3|altsyncram:Mux23_rtl_0
 51. Parameter Settings for Inferred Entity Instance: AC_MOTOR_SINE:inst3|altsyncram:Mux11_rtl_0
 52. Parameter Settings for Inferred Entity Instance: AC_MOTOR_SINE:inst3|lpm_mult:Mult4
 53. Parameter Settings for Inferred Entity Instance: AC_MOTOR_SINE:inst3|lpm_mult:Mult3
 54. Parameter Settings for Inferred Entity Instance: AC_MOTOR_SINE:inst3|lpm_mult:Mult5
 55. Parameter Settings for Inferred Entity Instance: AC_MOTOR_SINE:inst3|lpm_mult:Mult0
 56. Parameter Settings for Inferred Entity Instance: AC_MOTOR_SINE:inst3|lpm_mult:Mult1
 57. Parameter Settings for Inferred Entity Instance: AC_MOTOR_SINE:inst3|lpm_mult:Mult2
 58. altpll Parameter Settings by Entity Instance
 59. altsyncram Parameter Settings by Entity Instance
 60. lpm_mult Parameter Settings by Entity Instance
 61. Post-Synthesis Netlist Statistics for Top Partition
 62. Elapsed Time Per Partition
 63. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 10 11:28:34 2019           ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                      ; MAX1000                                         ;
; Top-level Entity Name              ; MAX1000                                         ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 4,874                                           ;
;     Total combinational functions  ; 3,484                                           ;
;     Dedicated logic registers      ; 2,478                                           ;
; Total registers                    ; 2478                                            ;
; Total pins                         ; 47                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 16,896                                          ;
; Embedded Multiplier 9-bit elements ; 6                                               ;
; Total PLLs                         ; 1                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M16SAU169C8G     ;                    ;
; Top-level entity name                                                      ; MAX1000            ; MAX1000            ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                             ;
+--------------------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                 ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                   ; Library ;
+--------------------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------+---------+
; src/AC_MOTOR/AC_MOTOR_TRIANGLE.v                 ; yes             ; User Verilog HDL File              ; /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_TRIANGLE.v                            ;         ;
; src/AC_MOTOR/AC_MOTOR_SINE.v                     ; yes             ; User Verilog HDL File              ; /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v                                ;         ;
; src/AC_MOTOR/AC_MOTOR_CONTROL.v                  ; yes             ; User Verilog HDL File              ; /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v                             ;         ;
; src/AC_MOTOR/AC_MOTOR_COMPARATOR.v               ; yes             ; User Verilog HDL File              ; /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_COMPARATOR.v                          ;         ;
; MAX1000.bdf                                      ; yes             ; User Block Diagram/Schematic File  ; /home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf                                                 ;         ;
; src/PLL/PLL.v                                    ; yes             ; User Wizard-Generated File         ; /home/mschwarz/fhnw/pro6/pro6_fpga/src/PLL/PLL.v                                               ;         ;
; src/SPI/HOST/SPI_HOST.v                          ; yes             ; User Verilog HDL File              ; /home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v                                     ;         ;
; src/CLOCK/GENERATOR/CLOCK_GENERATOR.v            ; yes             ; User Verilog HDL File              ; /home/mschwarz/fhnw/pro6/pro6_fpga/src/CLOCK/GENERATOR/CLOCK_GENERATOR.v                       ;         ;
; src/SPI/ZUWEISUNG/ZUWEISUNG.v                    ; yes             ; User Verilog HDL File              ; /home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v                               ;         ;
; src/TOOLBOX/SEL/SEL.v                            ; yes             ; User Verilog HDL File              ; /home/mschwarz/fhnw/pro6/pro6_fpga/src/TOOLBOX/SEL/SEL.v                                       ;         ;
; src/CLOCK/WDT/WDT.v                              ; yes             ; User Verilog HDL File              ; /home/mschwarz/fhnw/pro6/pro6_fpga/src/CLOCK/WDT/WDT.v                                         ;         ;
; src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v ; yes             ; User Verilog HDL File              ; /home/mschwarz/fhnw/pro6/pro6_fpga/src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v            ;         ;
; src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v      ; yes             ; User Verilog HDL File              ; /home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v                 ;         ;
; src/ADC_DAC/DAC_AD5061/DAC_AD5061.v              ; yes             ; User Verilog HDL File              ; /home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/DAC_AD5061/DAC_AD5061.v                         ;         ;
; src/DC_MOTOR/DC_MOTOR.v                          ; yes             ; User Verilog HDL File              ; /home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v                                     ;         ;
; src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v            ; yes             ; User Verilog HDL File              ; /home/mschwarz/fhnw/pro6/pro6_fpga/src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v                       ;         ;
; altpll.tdf                                       ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal171.inc                                   ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/aglobal171.inc          ;         ;
; stratix_pll.inc                                  ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                                ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                                ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/PLL_altpll2.v                                 ; yes             ; Auto-Generated Megafunction        ; /home/mschwarz/fhnw/pro6/pro6_fpga/db/PLL_altpll2.v                                            ;         ;
; altsyncram.tdf                                   ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc                            ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                                      ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                                   ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                                    ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                                       ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                                       ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                                     ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_1hu.tdf                            ; yes             ; Auto-Generated Megafunction        ; /home/mschwarz/fhnw/pro6/pro6_fpga/db/altsyncram_1hu.tdf                                       ;         ;
; db/altsyncram_2hu.tdf                            ; yes             ; Auto-Generated Megafunction        ; /home/mschwarz/fhnw/pro6/pro6_fpga/db/altsyncram_2hu.tdf                                       ;         ;
; db/altsyncram_3hu.tdf                            ; yes             ; Auto-Generated Megafunction        ; /home/mschwarz/fhnw/pro6/pro6_fpga/db/altsyncram_3hu.tdf                                       ;         ;
; lpm_mult.tdf                                     ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                                  ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                                     ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                                     ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                                     ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/mult_lgs.tdf                                  ; yes             ; Auto-Generated Megafunction        ; /home/mschwarz/fhnw/pro6/pro6_fpga/db/mult_lgs.tdf                                             ;         ;
; multcore.tdf                                     ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                                      ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                                     ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                                      ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                                     ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                                   ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                                 ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc                               ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                                      ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mul_lfrg.tdf                                     ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/mul_lfrg.tdf            ;         ;
; mpar_add.tdf                                     ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                                  ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                                      ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                                     ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc                          ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_hrg.tdf                               ; yes             ; Auto-Generated Megafunction        ; /home/mschwarz/fhnw/pro6/pro6_fpga/db/add_sub_hrg.tdf                                          ;         ;
; altshift.tdf                                     ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+--------------------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,874                                                                       ;
;                                             ;                                                                             ;
; Total combinational functions               ; 3484                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                             ;
;     -- 4 input functions                    ; 1392                                                                        ;
;     -- 3 input functions                    ; 1249                                                                        ;
;     -- <=2 input functions                  ; 843                                                                         ;
;                                             ;                                                                             ;
; Logic elements by mode                      ;                                                                             ;
;     -- normal mode                          ; 1993                                                                        ;
;     -- arithmetic mode                      ; 1491                                                                        ;
;                                             ;                                                                             ;
; Total registers                             ; 2478                                                                        ;
;     -- Dedicated logic registers            ; 2478                                                                        ;
;     -- I/O registers                        ; 0                                                                           ;
;                                             ;                                                                             ;
; I/O pins                                    ; 47                                                                          ;
; Total memory bits                           ; 16896                                                                       ;
;                                             ;                                                                             ;
; Embedded Multiplier 9-bit elements          ; 6                                                                           ;
;                                             ;                                                                             ;
; Total PLLs                                  ; 1                                                                           ;
;     -- PLLs                                 ; 1                                                                           ;
;                                             ;                                                                             ;
; Maximum fan-out node                        ; PLL:pll|altpll:altpll_component|PLL_altpll2:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 2508                                                                        ;
; Total fan-out                               ; 18395                                                                       ;
; Average fan-out                             ; 3.02                                                                        ;
+---------------------------------------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                        ; Entity Name            ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------+------------------------+--------------+
; |MAX1000                                        ; 3484 (3)            ; 2478 (0)                  ; 16896       ; 0          ; 6            ; 0       ; 3         ; 47   ; 0            ; 0          ; |MAX1000                                                                                   ; MAX1000                ; work         ;
;    |AC_MOTOR_COMPARATOR:inst5|                  ; 22 (22)             ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_COMPARATOR:inst5                                                         ; AC_MOTOR_COMPARATOR    ; work         ;
;    |AC_MOTOR_COMPARATOR:inst6|                  ; 22 (22)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_COMPARATOR:inst6                                                         ; AC_MOTOR_COMPARATOR    ; work         ;
;    |AC_MOTOR_COMPARATOR:inst7|                  ; 22 (22)             ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_COMPARATOR:inst7                                                         ; AC_MOTOR_COMPARATOR    ; work         ;
;    |AC_MOTOR_CONTROL:inst4|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_CONTROL:inst4                                                            ; AC_MOTOR_CONTROL       ; work         ;
;    |AC_MOTOR_SINE:inst3|                        ; 260 (191)           ; 165 (165)                 ; 16896       ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3                                                               ; AC_MOTOR_SINE          ; work         ;
;       |altsyncram:Mux11_rtl_0|                  ; 0 (0)               ; 0 (0)                     ; 5632        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|altsyncram:Mux11_rtl_0                                        ; altsyncram             ; work         ;
;          |altsyncram_3hu:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 5632        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|altsyncram:Mux11_rtl_0|altsyncram_3hu:auto_generated          ; altsyncram_3hu         ; work         ;
;       |altsyncram:Mux23_rtl_0|                  ; 0 (0)               ; 0 (0)                     ; 5632        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|altsyncram:Mux23_rtl_0                                        ; altsyncram             ; work         ;
;          |altsyncram_2hu:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 5632        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|altsyncram:Mux23_rtl_0|altsyncram_2hu:auto_generated          ; altsyncram_2hu         ; work         ;
;       |altsyncram:Mux35_rtl_0|                  ; 0 (0)               ; 0 (0)                     ; 5632        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|altsyncram:Mux35_rtl_0                                        ; altsyncram             ; work         ;
;          |altsyncram_1hu:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 5632        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|altsyncram:Mux35_rtl_0|altsyncram_1hu:auto_generated          ; altsyncram_1hu         ; work         ;
;       |lpm_mult:Mult0|                          ; 23 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult0                                                ; lpm_mult               ; work         ;
;          |multcore:mult_core|                   ; 23 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult0|multcore:mult_core                             ; multcore               ; work         ;
;             |mul_lfrg:$00030|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00030             ; mul_lfrg               ; work         ;
;             |mul_lfrg:mul_lfrg_first_mod|       ; 21 (21)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod ; mul_lfrg               ; work         ;
;       |lpm_mult:Mult1|                          ; 23 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult1                                                ; lpm_mult               ; work         ;
;          |multcore:mult_core|                   ; 23 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult1|multcore:mult_core                             ; multcore               ; work         ;
;             |mul_lfrg:$00030|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult1|multcore:mult_core|mul_lfrg:$00030             ; mul_lfrg               ; work         ;
;             |mul_lfrg:mul_lfrg_first_mod|       ; 21 (21)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult1|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod ; mul_lfrg               ; work         ;
;       |lpm_mult:Mult2|                          ; 23 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult2                                                ; lpm_mult               ; work         ;
;          |multcore:mult_core|                   ; 23 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult2|multcore:mult_core                             ; multcore               ; work         ;
;             |mul_lfrg:$00030|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult2|multcore:mult_core|mul_lfrg:$00030             ; mul_lfrg               ; work         ;
;             |mul_lfrg:mul_lfrg_first_mod|       ; 21 (21)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult2|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod ; mul_lfrg               ; work         ;
;       |lpm_mult:Mult3|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult3                                                ; lpm_mult               ; work         ;
;          |mult_lgs:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult3|mult_lgs:auto_generated                        ; mult_lgs               ; work         ;
;       |lpm_mult:Mult4|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult4                                                ; lpm_mult               ; work         ;
;          |mult_lgs:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult4|mult_lgs:auto_generated                        ; mult_lgs               ; work         ;
;       |lpm_mult:Mult5|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult5                                                ; lpm_mult               ; work         ;
;          |mult_lgs:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_SINE:inst3|lpm_mult:Mult5|mult_lgs:auto_generated                        ; mult_lgs               ; work         ;
;    |AC_MOTOR_TRIANGLE:inst2|                    ; 23 (23)             ; 28 (28)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_TRIANGLE:inst2                                                           ; AC_MOTOR_TRIANGLE      ; work         ;
;    |ADC_LTC2313_12_MOV_AVG:adc1|                ; 375 (261)           ; 232 (170)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc1                                                       ; ADC_LTC2313_12_MOV_AVG ; work         ;
;       |ADC_LTC2313_12:adc_ltc2313_12|           ; 114 (114)           ; 62 (62)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12                         ; ADC_LTC2313_12         ; work         ;
;    |ADC_LTC2313_12_MOV_AVG:adc2|                ; 209 (197)           ; 165 (141)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc2                                                       ; ADC_LTC2313_12_MOV_AVG ; work         ;
;       |ADC_LTC2313_12:adc_ltc2313_12|           ; 12 (12)             ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12                         ; ADC_LTC2313_12         ; work         ;
;    |ADC_LTC2313_12_MOV_AVG:adc3|                ; 207 (195)           ; 165 (141)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc3                                                       ; ADC_LTC2313_12_MOV_AVG ; work         ;
;       |ADC_LTC2313_12:adc_ltc2313_12|           ; 12 (12)             ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12                         ; ADC_LTC2313_12         ; work         ;
;    |ADC_LTC2313_12_MOV_AVG:adc4|                ; 207 (195)           ; 165 (141)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc4                                                       ; ADC_LTC2313_12_MOV_AVG ; work         ;
;       |ADC_LTC2313_12:adc_ltc2313_12|           ; 12 (12)             ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12                         ; ADC_LTC2313_12         ; work         ;
;    |ADC_LTC2313_12_MOV_AVG:adc5|                ; 212 (200)           ; 166 (142)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc5                                                       ; ADC_LTC2313_12_MOV_AVG ; work         ;
;       |ADC_LTC2313_12:adc_ltc2313_12|           ; 12 (12)             ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12                         ; ADC_LTC2313_12         ; work         ;
;    |ADC_LTC2313_12_MOV_AVG:adc6|                ; 246 (219)           ; 166 (142)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc6                                                       ; ADC_LTC2313_12_MOV_AVG ; work         ;
;       |ADC_LTC2313_12:adc_ltc2313_12|           ; 27 (27)             ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12                         ; ADC_LTC2313_12         ; work         ;
;    |CLOCK_GENERATOR:clock_generator|            ; 159 (159)           ; 99 (99)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|CLOCK_GENERATOR:clock_generator                                                   ; CLOCK_GENERATOR        ; work         ;
;    |DAC_AD5061:dac1|                            ; 107 (107)           ; 52 (52)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|DAC_AD5061:dac1                                                                   ; DAC_AD5061             ; work         ;
;    |DAC_AD5061:dac2|                            ; 27 (27)             ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|DAC_AD5061:dac2                                                                   ; DAC_AD5061             ; work         ;
;    |DAC_AD5061:dac3|                            ; 27 (27)             ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|DAC_AD5061:dac3                                                                   ; DAC_AD5061             ; work         ;
;    |DC_MOTOR_LUEFTER:dc_motor_luefter|          ; 24 (24)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|DC_MOTOR_LUEFTER:dc_motor_luefter                                                 ; DC_MOTOR_LUEFTER       ; work         ;
;    |DC_MOTOR_RAMPE:dc_motor_rampe_antrieb|      ; 90 (90)             ; 44 (44)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|DC_MOTOR_RAMPE:dc_motor_rampe_antrieb                                             ; DC_MOTOR_RAMPE         ; work         ;
;    |DIG_INP_FILTER:spi_cs_filter|               ; 26 (26)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|DIG_INP_FILTER:spi_cs_filter                                                      ; DIG_INP_FILTER         ; work         ;
;    |DREHZAHLMESSUNG:drehzahlmessung|            ; 580 (527)           ; 399 (374)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|DREHZAHLMESSUNG:drehzahlmessung                                                   ; DREHZAHLMESSUNG        ; work         ;
;       |INP_FILTER:inp_filter|                   ; 53 (53)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|DREHZAHLMESSUNG:drehzahlmessung|INP_FILTER:inp_filter                             ; INP_FILTER             ; work         ;
;    |PLL:pll|                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|PLL:pll                                                                           ; PLL                    ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|PLL:pll|altpll:altpll_component                                                   ; altpll                 ; work         ;
;          |PLL_altpll2:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|PLL:pll|altpll:altpll_component|PLL_altpll2:auto_generated                        ; PLL_altpll2            ; work         ;
;    |SEL_SPI_INPUT:sel_spi_input|                ; 44 (44)             ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|SEL_SPI_INPUT:sel_spi_input                                                       ; SEL_SPI_INPUT          ; work         ;
;    |SPI_HOST:spi_host|                          ; 562 (490)           ; 443 (410)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|SPI_HOST:spi_host                                                                 ; SPI_HOST               ; work         ;
;       |SPI_INP_FILTER_HOST:spi_inp_filter_clk|  ; 24 (24)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|SPI_HOST:spi_host|SPI_INP_FILTER_HOST:spi_inp_filter_clk                          ; SPI_INP_FILTER_HOST    ; work         ;
;       |SPI_INP_FILTER_HOST:spi_inp_filter_cs|   ; 24 (24)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|SPI_HOST:spi_host|SPI_INP_FILTER_HOST:spi_inp_filter_cs                           ; SPI_INP_FILTER_HOST    ; work         ;
;       |SPI_INP_FILTER_HOST:spi_inp_filter_mosi| ; 24 (24)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|SPI_HOST:spi_host|SPI_INP_FILTER_HOST:spi_inp_filter_mosi                         ; SPI_INP_FILTER_HOST    ; work         ;
;    |WDT:wdt|                                    ; 30 (30)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|WDT:wdt                                                                           ; WDT                    ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------+
; Name                                                                                ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                      ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------+
; AC_MOTOR_SINE:inst3|altsyncram:Mux11_rtl_0|altsyncram_3hu:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 512          ; 11           ; --           ; --           ; 5632 ; MAX1000.MAX10002.rtl.mif ;
; AC_MOTOR_SINE:inst3|altsyncram:Mux23_rtl_0|altsyncram_2hu:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 512          ; 11           ; --           ; --           ; 5632 ; MAX1000.MAX10001.rtl.mif ;
; AC_MOTOR_SINE:inst3|altsyncram:Mux35_rtl_0|altsyncram_1hu:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 512          ; 11           ; --           ; --           ; 5632 ; MAX1000.MAX10000.rtl.mif ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 3           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                              ;
+--------+--------------+---------+--------------+--------------+------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------+-----------------+
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |MAX1000|PLL:pll ; src/PLL/PLL.v   ;
+--------+--------------+---------+--------------+--------------+------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------+
; State Machine - |MAX1000|DAC_AD5061:dac3|state        ;
+-------------+-------------+-------------+-------------+
; Name        ; state.00000 ; state.00010 ; state.00001 ;
+-------------+-------------+-------------+-------------+
; state.00000 ; 0           ; 0           ; 0           ;
; state.00001 ; 1           ; 0           ; 1           ;
; state.00010 ; 1           ; 1           ; 0           ;
+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------+
; State Machine - |MAX1000|DAC_AD5061:dac2|state        ;
+-------------+-------------+-------------+-------------+
; Name        ; state.00000 ; state.00010 ; state.00001 ;
+-------------+-------------+-------------+-------------+
; state.00000 ; 0           ; 0           ; 0           ;
; state.00001 ; 1           ; 0           ; 1           ;
; state.00010 ; 1           ; 1           ; 0           ;
+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------+
; State Machine - |MAX1000|DAC_AD5061:dac1|state        ;
+-------------+-------------+-------------+-------------+
; Name        ; state.00000 ; state.00010 ; state.00001 ;
+-------------+-------------+-------------+-------------+
; state.00000 ; 0           ; 0           ; 0           ;
; state.00001 ; 1           ; 0           ; 1           ;
; state.00010 ; 1           ; 1           ; 0           ;
+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |MAX1000|ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|state ;
+-------------+-------------+-------------+-------------+----------------------------------+
; Name        ; state.00011 ; state.00010 ; state.00001 ; state.00000                      ;
+-------------+-------------+-------------+-------------+----------------------------------+
; state.00000 ; 0           ; 0           ; 0           ; 0                                ;
; state.00001 ; 0           ; 0           ; 1           ; 1                                ;
; state.00010 ; 0           ; 1           ; 0           ; 1                                ;
; state.00011 ; 1           ; 0           ; 0           ; 1                                ;
+-------------+-------------+-------------+-------------+----------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |MAX1000|ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|state ;
+-------------+-------------+-------------+-------------+----------------------------------+
; Name        ; state.00011 ; state.00010 ; state.00001 ; state.00000                      ;
+-------------+-------------+-------------+-------------+----------------------------------+
; state.00000 ; 0           ; 0           ; 0           ; 0                                ;
; state.00001 ; 0           ; 0           ; 1           ; 1                                ;
; state.00010 ; 0           ; 1           ; 0           ; 1                                ;
; state.00011 ; 1           ; 0           ; 0           ; 1                                ;
+-------------+-------------+-------------+-------------+----------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |MAX1000|ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|state ;
+-------------+-------------+-------------+-------------+----------------------------------+
; Name        ; state.00011 ; state.00010 ; state.00001 ; state.00000                      ;
+-------------+-------------+-------------+-------------+----------------------------------+
; state.00000 ; 0           ; 0           ; 0           ; 0                                ;
; state.00001 ; 0           ; 0           ; 1           ; 1                                ;
; state.00010 ; 0           ; 1           ; 0           ; 1                                ;
; state.00011 ; 1           ; 0           ; 0           ; 1                                ;
+-------------+-------------+-------------+-------------+----------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |MAX1000|ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|state ;
+-------------+-------------+-------------+-------------+----------------------------------+
; Name        ; state.00011 ; state.00010 ; state.00001 ; state.00000                      ;
+-------------+-------------+-------------+-------------+----------------------------------+
; state.00000 ; 0           ; 0           ; 0           ; 0                                ;
; state.00001 ; 0           ; 0           ; 1           ; 1                                ;
; state.00010 ; 0           ; 1           ; 0           ; 1                                ;
; state.00011 ; 1           ; 0           ; 0           ; 1                                ;
+-------------+-------------+-------------+-------------+----------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |MAX1000|ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|state ;
+-------------+-------------+-------------+-------------+----------------------------------+
; Name        ; state.00011 ; state.00010 ; state.00001 ; state.00000                      ;
+-------------+-------------+-------------+-------------+----------------------------------+
; state.00000 ; 0           ; 0           ; 0           ; 0                                ;
; state.00001 ; 0           ; 0           ; 1           ; 1                                ;
; state.00010 ; 0           ; 1           ; 0           ; 1                                ;
; state.00011 ; 1           ; 0           ; 0           ; 1                                ;
+-------------+-------------+-------------+-------------+----------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |MAX1000|ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|state ;
+-------------+-------------+-------------+-------------+----------------------------------+
; Name        ; state.00011 ; state.00010 ; state.00001 ; state.00000                      ;
+-------------+-------------+-------------+-------------+----------------------------------+
; state.00000 ; 0           ; 0           ; 0           ; 0                                ;
; state.00001 ; 0           ; 0           ; 1           ; 1                                ;
; state.00010 ; 0           ; 1           ; 0           ; 1                                ;
; state.00011 ; 1           ; 0           ; 0           ; 1                                ;
+-------------+-------------+-------------+-------------+----------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------+
; State Machine - |MAX1000|WDT:wdt|status ;
+----------+------------------------------+
; Name     ; status.1                     ;
+----------+------------------------------+
; status.0 ; 0                            ;
; status.1 ; 1                            ;
+----------+------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------+
; State Machine - |MAX1000|SEL_SPI_INPUT:sel_spi_input|status ;
+----------+--------------------------------------------------+
; Name     ; status.1                                         ;
+----------+--------------------------------------------------+
; status.0 ; 0                                                ;
; status.1 ; 1                                                ;
+----------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Register name                                                             ; Reason for Removal                                                                    ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; AC_MOTOR_COMPARATOR:inst6|out_count_dir[0]                                ; Stuck at VCC due to stuck port data_in                                                ;
; AC_MOTOR_COMPARATOR:inst7|out_count_dir[0]                                ; Stuck at VCC due to stuck port data_in                                                ;
; AC_MOTOR_CONTROL:inst4|FREQUENCY[10,11]                                   ; Stuck at GND due to stuck port data_in                                                ;
; AC_MOTOR_TRIANGLE:inst2|TRIANGLE[0..10]                                   ; Stuck at GND due to stuck port data_in                                                ;
; AC_MOTOR_SINE:inst3|ampl_int[12]                                          ; Stuck at GND due to stuck port data_in                                                ;
; AC_MOTOR_COMPARATOR:inst5|triangle_int[0]                                 ; Stuck at GND due to stuck port data_in                                                ;
; AC_MOTOR_COMPARATOR:inst5|out_count_dir[0]                                ; Stuck at VCC due to stuck port data_in                                                ;
; AC_MOTOR_COMPARATOR:inst5|triangle_int[1..10]                             ; Stuck at GND due to stuck port data_in                                                ;
; DAC_AD5061:dac3|value_temp[16..23]                                        ; Stuck at GND due to stuck port data_in                                                ;
; DAC_AD5061:dac2|value_temp[16..23]                                        ; Stuck at GND due to stuck port data_in                                                ;
; DAC_AD5061:dac1|value_temp[16..23]                                        ; Stuck at GND due to stuck port data_in                                                ;
; DREHZAHLMESSUNG:drehzahlmessung|SPEED[29..31]                             ; Stuck at GND due to stuck port data_in                                                ;
; AC_MOTOR_COMPARATOR:inst6|triangle_int[0..10]                             ; Stuck at GND due to stuck port data_in                                                ;
; AC_MOTOR_COMPARATOR:inst7|triangle_int[0..10]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc6|value_adc_8[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc6|value_adc_7[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc6|value_adc_6[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc6|value_adc_5[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc6|value_adc_4[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc6|value_adc_3[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc6|value_adc_2[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc6|value_adc_1[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc5|value_adc_8[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc5|value_adc_7[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc5|value_adc_6[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc5|value_adc_5[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc5|value_adc_4[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc5|value_adc_3[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc5|value_adc_2[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc5|value_adc_1[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc4|value_adc_8[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc4|value_adc_7[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc4|value_adc_6[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc4|value_adc_5[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc4|value_adc_4[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc4|value_adc_3[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc4|value_adc_2[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc4|value_adc_1[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc3|value_adc_8[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc3|value_adc_7[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc3|value_adc_6[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc3|value_adc_5[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc3|value_adc_4[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc3|value_adc_3[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc3|value_adc_2[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc3|value_adc_1[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc2|value_adc_8[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc2|value_adc_7[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc2|value_adc_6[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc2|value_adc_5[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc2|value_adc_4[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc2|value_adc_3[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc2|value_adc_2[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc2|value_adc_1[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc1|value_adc_8[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc1|value_adc_7[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc1|value_adc_6[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc1|value_adc_5[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc1|value_adc_4[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc1|value_adc_3[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc1|value_adc_2[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc1|value_adc_1[0..3]                             ; Stuck at GND due to stuck port data_in                                                ;
; SPI_HOST:spi_host|data_in_temp[224..226]                                  ; Stuck at GND due to stuck port data_in                                                ;
; AC_MOTOR_SINE:inst3|freq_int[11,12]                                       ; Stuck at GND due to stuck port data_in                                                ;
; AC_MOTOR_CONTROL:inst4|AMPLITUDE[10]                                      ; Merged with AC_MOTOR_CONTROL:inst4|AMPLITUDE[9]                                       ;
; AC_MOTOR_CONTROL:inst4|AMPLITUDE[9]                                       ; Merged with AC_MOTOR_CONTROL:inst4|AMPLITUDE[8]                                       ;
; AC_MOTOR_CONTROL:inst4|AMPLITUDE[8]                                       ; Merged with AC_MOTOR_CONTROL:inst4|AMPLITUDE[7]                                       ;
; AC_MOTOR_CONTROL:inst4|AMPLITUDE[7]                                       ; Merged with AC_MOTOR_CONTROL:inst4|AMPLITUDE[6]                                       ;
; AC_MOTOR_CONTROL:inst4|AMPLITUDE[6]                                       ; Merged with AC_MOTOR_CONTROL:inst4|AMPLITUDE[5]                                       ;
; AC_MOTOR_CONTROL:inst4|AMPLITUDE[5]                                       ; Merged with AC_MOTOR_CONTROL:inst4|AMPLITUDE[4]                                       ;
; AC_MOTOR_CONTROL:inst4|AMPLITUDE[4]                                       ; Merged with AC_MOTOR_CONTROL:inst4|AMPLITUDE[3]                                       ;
; AC_MOTOR_CONTROL:inst4|AMPLITUDE[3]                                       ; Merged with AC_MOTOR_CONTROL:inst4|AMPLITUDE[2]                                       ;
; AC_MOTOR_CONTROL:inst4|AMPLITUDE[2]                                       ; Merged with AC_MOTOR_CONTROL:inst4|AMPLITUDE[1]                                       ;
; AC_MOTOR_CONTROL:inst4|AMPLITUDE[1]                                       ; Merged with AC_MOTOR_CONTROL:inst4|AMPLITUDE[11]                                      ;
; AC_MOTOR_CONTROL:inst4|AMPLITUDE[11]                                      ; Merged with AC_MOTOR_CONTROL:inst4|FREQUENCY[9]                                       ;
; AC_MOTOR_CONTROL:inst4|FREQUENCY[9]                                       ; Merged with AC_MOTOR_CONTROL:inst4|FREQUENCY[8]                                       ;
; AC_MOTOR_CONTROL:inst4|FREQUENCY[8]                                       ; Merged with AC_MOTOR_CONTROL:inst4|FREQUENCY[7]                                       ;
; AC_MOTOR_CONTROL:inst4|FREQUENCY[7]                                       ; Merged with AC_MOTOR_CONTROL:inst4|FREQUENCY[6]                                       ;
; AC_MOTOR_CONTROL:inst4|FREQUENCY[6]                                       ; Merged with AC_MOTOR_CONTROL:inst4|FREQUENCY[5]                                       ;
; AC_MOTOR_CONTROL:inst4|FREQUENCY[5]                                       ; Merged with AC_MOTOR_CONTROL:inst4|FREQUENCY[4]                                       ;
; AC_MOTOR_CONTROL:inst4|FREQUENCY[4]                                       ; Merged with AC_MOTOR_CONTROL:inst4|FREQUENCY[3]                                       ;
; AC_MOTOR_CONTROL:inst4|FREQUENCY[3]                                       ; Merged with AC_MOTOR_CONTROL:inst4|FREQUENCY[2]                                       ;
; AC_MOTOR_CONTROL:inst4|FREQUENCY[2]                                       ; Merged with AC_MOTOR_CONTROL:inst4|FREQUENCY[1]                                       ;
; AC_MOTOR_CONTROL:inst4|FREQUENCY[1]                                       ; Merged with AC_MOTOR_CONTROL:inst4|FREQUENCY[0]                                       ;
; AC_MOTOR_CONTROL:inst4|FREQUENCY[0]                                       ; Merged with AC_MOTOR_CONTROL:inst4|AMPLITUDE[0]                                       ;
; AC_MOTOR_COMPARATOR:inst6|out_count_dir[2]                                ; Merged with AC_MOTOR_COMPARATOR:inst6|out_count_dir[1]                                ;
; AC_MOTOR_COMPARATOR:inst5|triangle_int[11]                                ; Merged with AC_MOTOR_COMPARATOR:inst6|triangle_int[11]                                ;
; AC_MOTOR_COMPARATOR:inst7|triangle_int[11]                                ; Merged with AC_MOTOR_COMPARATOR:inst6|triangle_int[11]                                ;
; AC_MOTOR_COMPARATOR:inst5|triangle_int[12]                                ; Merged with AC_MOTOR_COMPARATOR:inst6|triangle_int[12]                                ;
; AC_MOTOR_COMPARATOR:inst7|triangle_int[12]                                ; Merged with AC_MOTOR_COMPARATOR:inst6|triangle_int[12]                                ;
; AC_MOTOR_COMPARATOR:inst5|triangle_int[13]                                ; Merged with AC_MOTOR_COMPARATOR:inst6|triangle_int[13]                                ;
; AC_MOTOR_COMPARATOR:inst7|triangle_int[13]                                ; Merged with AC_MOTOR_COMPARATOR:inst6|triangle_int[13]                                ;
; AC_MOTOR_COMPARATOR:inst5|triangle_int[14]                                ; Merged with AC_MOTOR_COMPARATOR:inst6|triangle_int[14]                                ;
; AC_MOTOR_COMPARATOR:inst7|triangle_int[14]                                ; Merged with AC_MOTOR_COMPARATOR:inst6|triangle_int[14]                                ;
; AC_MOTOR_COMPARATOR:inst5|triangle_int[15]                                ; Merged with AC_MOTOR_COMPARATOR:inst6|triangle_int[15]                                ;
; AC_MOTOR_COMPARATOR:inst7|triangle_int[15]                                ; Merged with AC_MOTOR_COMPARATOR:inst6|triangle_int[15]                                ;
; AC_MOTOR_COMPARATOR:inst5|triangle_int[16]                                ; Merged with AC_MOTOR_COMPARATOR:inst6|triangle_int[16]                                ;
; AC_MOTOR_COMPARATOR:inst7|triangle_int[16]                                ; Merged with AC_MOTOR_COMPARATOR:inst6|triangle_int[16]                                ;
; AC_MOTOR_COMPARATOR:inst5|triangle_int[17]                                ; Merged with AC_MOTOR_COMPARATOR:inst6|triangle_int[17]                                ;
; AC_MOTOR_COMPARATOR:inst7|triangle_int[17]                                ; Merged with AC_MOTOR_COMPARATOR:inst6|triangle_int[17]                                ;
; AC_MOTOR_COMPARATOR:inst5|triangle_int[18]                                ; Merged with AC_MOTOR_COMPARATOR:inst6|triangle_int[18]                                ;
; AC_MOTOR_COMPARATOR:inst7|triangle_int[18]                                ; Merged with AC_MOTOR_COMPARATOR:inst6|triangle_int[18]                                ;
; AC_MOTOR_COMPARATOR:inst5|triangle_int[19]                                ; Merged with AC_MOTOR_COMPARATOR:inst6|triangle_int[19]                                ;
; AC_MOTOR_COMPARATOR:inst7|triangle_int[19]                                ; Merged with AC_MOTOR_COMPARATOR:inst6|triangle_int[19]                                ;
; AC_MOTOR_COMPARATOR:inst5|triangle_int[20]                                ; Merged with AC_MOTOR_COMPARATOR:inst6|triangle_int[20]                                ;
; AC_MOTOR_COMPARATOR:inst7|triangle_int[20]                                ; Merged with AC_MOTOR_COMPARATOR:inst6|triangle_int[20]                                ;
; AC_MOTOR_COMPARATOR:inst5|triangle_int[21]                                ; Merged with AC_MOTOR_COMPARATOR:inst6|triangle_int[21]                                ;
; AC_MOTOR_COMPARATOR:inst7|triangle_int[21]                                ; Merged with AC_MOTOR_COMPARATOR:inst6|triangle_int[21]                                ;
; AC_MOTOR_COMPARATOR:inst5|triangle_int[22]                                ; Merged with AC_MOTOR_COMPARATOR:inst6|triangle_int[22]                                ;
; AC_MOTOR_COMPARATOR:inst7|triangle_int[22]                                ; Merged with AC_MOTOR_COMPARATOR:inst6|triangle_int[22]                                ;
; AC_MOTOR_COMPARATOR:inst5|triangle_int[23]                                ; Merged with AC_MOTOR_COMPARATOR:inst6|triangle_int[23]                                ;
; AC_MOTOR_COMPARATOR:inst7|triangle_int[23]                                ; Merged with AC_MOTOR_COMPARATOR:inst6|triangle_int[23]                                ;
; AC_MOTOR_COMPARATOR:inst7|out_count_dir[2]                                ; Merged with AC_MOTOR_COMPARATOR:inst7|out_count_dir[1]                                ;
; AC_MOTOR_COMPARATOR:inst5|out_count_dir[2]                                ; Merged with AC_MOTOR_COMPARATOR:inst5|out_count_dir[1]                                ;
; DAC_AD5061:dac1|hri1                                                      ; Merged with DAC_AD5061:dac3|hri1                                                      ;
; DAC_AD5061:dac2|hri1                                                      ; Merged with DAC_AD5061:dac3|hri1                                                      ;
; DAC_AD5061:dac3|hri2                                                      ; Merged with DAC_AD5061:dac2|hri2                                                      ;
; DAC_AD5061:dac1|hri2                                                      ; Merged with DAC_AD5061:dac2|hri2                                                      ;
; ADC_LTC2313_12_MOV_AVG:adc6|summe_mov_avg[0..2]                           ; Merged with ADC_LTC2313_12_MOV_AVG:adc6|summe_mov_avg[3]                              ;
; ADC_LTC2313_12_MOV_AVG:adc1|hri1                                          ; Merged with ADC_LTC2313_12_MOV_AVG:adc6|hri1                                          ;
; ADC_LTC2313_12_MOV_AVG:adc2|hri1                                          ; Merged with ADC_LTC2313_12_MOV_AVG:adc6|hri1                                          ;
; ADC_LTC2313_12_MOV_AVG:adc3|hri1                                          ; Merged with ADC_LTC2313_12_MOV_AVG:adc6|hri1                                          ;
; ADC_LTC2313_12_MOV_AVG:adc4|hri1                                          ; Merged with ADC_LTC2313_12_MOV_AVG:adc6|hri1                                          ;
; ADC_LTC2313_12_MOV_AVG:adc5|hri1                                          ; Merged with ADC_LTC2313_12_MOV_AVG:adc6|hri1                                          ;
; ADC_LTC2313_12_MOV_AVG:adc5|summe_mov_avg[0..2]                           ; Merged with ADC_LTC2313_12_MOV_AVG:adc5|summe_mov_avg[3]                              ;
; ADC_LTC2313_12_MOV_AVG:adc6|hri2                                          ; Merged with ADC_LTC2313_12_MOV_AVG:adc5|hri2                                          ;
; ADC_LTC2313_12_MOV_AVG:adc1|hri2                                          ; Merged with ADC_LTC2313_12_MOV_AVG:adc5|hri2                                          ;
; ADC_LTC2313_12_MOV_AVG:adc2|hri2                                          ; Merged with ADC_LTC2313_12_MOV_AVG:adc5|hri2                                          ;
; ADC_LTC2313_12_MOV_AVG:adc3|hri2                                          ; Merged with ADC_LTC2313_12_MOV_AVG:adc5|hri2                                          ;
; ADC_LTC2313_12_MOV_AVG:adc4|hri2                                          ; Merged with ADC_LTC2313_12_MOV_AVG:adc5|hri2                                          ;
; ADC_LTC2313_12_MOV_AVG:adc4|summe_mov_avg[0..2]                           ; Merged with ADC_LTC2313_12_MOV_AVG:adc4|summe_mov_avg[3]                              ;
; ADC_LTC2313_12_MOV_AVG:adc3|summe_mov_avg[0..2]                           ; Merged with ADC_LTC2313_12_MOV_AVG:adc3|summe_mov_avg[3]                              ;
; ADC_LTC2313_12_MOV_AVG:adc2|summe_mov_avg[1,2]                            ; Merged with ADC_LTC2313_12_MOV_AVG:adc2|summe_mov_avg[3]                              ;
; ADC_LTC2313_12_MOV_AVG:adc1|summe_mov_avg[0..2]                           ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|summe_mov_avg[3]                              ;
; SEL_SPI_INPUT:sel_spi_input|hri1                                          ; Merged with WDT:wdt|hri1                                                              ;
; WDT:wdt|hri2                                                              ; Merged with SEL_SPI_INPUT:sel_spi_input|hri2                                          ;
; ADC_LTC2313_12_MOV_AVG:adc2|summe_mov_avg[0]                              ; Merged with ADC_LTC2313_12_MOV_AVG:adc2|summe_mov_avg[3]                              ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|hri2            ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|hri2            ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|hri2            ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|hri2            ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|hri2            ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|hri2            ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|hri2            ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|hri2            ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|hri2            ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|hri2            ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|hri1            ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|hri1            ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|hri1            ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|hri1            ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|hri1            ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|hri1            ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|hri1            ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|hri1            ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|hri1            ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|hri1            ;
; SPI_HOST:spi_host|data_in_temp[1..15,80..103]                             ; Merged with SPI_HOST:spi_host|data_in_temp[0]                                         ;
; SPI_HOST:spi_host|data_in_temp[47,63,79]                                  ; Merged with SPI_HOST:spi_host|data_in_temp[31]                                        ;
; SPI_HOST:spi_host|data_in_temp[46,62,78]                                  ; Merged with SPI_HOST:spi_host|data_in_temp[30]                                        ;
; SPI_HOST:spi_host|data_in_temp[45,61,77]                                  ; Merged with SPI_HOST:spi_host|data_in_temp[29]                                        ;
; SPI_HOST:spi_host|data_in_temp[44,60,76]                                  ; Merged with SPI_HOST:spi_host|data_in_temp[28]                                        ;
; SPI_HOST:spi_host|data_in_temp[43,59,75]                                  ; Merged with SPI_HOST:spi_host|data_in_temp[27]                                        ;
; SPI_HOST:spi_host|data_in_temp[42,58,74]                                  ; Merged with SPI_HOST:spi_host|data_in_temp[26]                                        ;
; SPI_HOST:spi_host|data_in_temp[41,57,73]                                  ; Merged with SPI_HOST:spi_host|data_in_temp[25]                                        ;
; SPI_HOST:spi_host|data_in_temp[40,56,72]                                  ; Merged with SPI_HOST:spi_host|data_in_temp[24]                                        ;
; SPI_HOST:spi_host|data_in_temp[39,55,71]                                  ; Merged with SPI_HOST:spi_host|data_in_temp[23]                                        ;
; SPI_HOST:spi_host|data_in_temp[38,54,70]                                  ; Merged with SPI_HOST:spi_host|data_in_temp[22]                                        ;
; SPI_HOST:spi_host|data_in_temp[37,53,69]                                  ; Merged with SPI_HOST:spi_host|data_in_temp[21]                                        ;
; SPI_HOST:spi_host|data_in_temp[36,52,68]                                  ; Merged with SPI_HOST:spi_host|data_in_temp[20]                                        ;
; SPI_HOST:spi_host|data_in_temp[35,51,67]                                  ; Merged with SPI_HOST:spi_host|data_in_temp[19]                                        ;
; SPI_HOST:spi_host|data_in_temp[34,50,66]                                  ; Merged with SPI_HOST:spi_host|data_in_temp[18]                                        ;
; SPI_HOST:spi_host|data_in_temp[33,49,65]                                  ; Merged with SPI_HOST:spi_host|data_in_temp[17]                                        ;
; SPI_HOST:spi_host|data_in_temp[32,48,64]                                  ; Merged with SPI_HOST:spi_host|data_in_temp[16]                                        ;
; AC_MOTOR_SINE:inst3|sine_sign_1[2]                                        ; Merged with AC_MOTOR_SINE:inst3|sine_sign_1[1]                                        ;
; AC_MOTOR_SINE:inst3|sine_sign_2[0]                                        ; Merged with AC_MOTOR_SINE:inst3|sine_sign_1[0]                                        ;
; AC_MOTOR_SINE:inst3|sine_sign_3[0]                                        ; Merged with AC_MOTOR_SINE:inst3|sine_sign_1[0]                                        ;
; AC_MOTOR_SINE:inst3|ampl_int[1..10]                                       ; Merged with AC_MOTOR_SINE:inst3|ampl_int[0]                                           ;
; AC_MOTOR_SINE:inst3|sine_sign_2[2]                                        ; Merged with AC_MOTOR_SINE:inst3|sine_sign_2[1]                                        ;
; AC_MOTOR_SINE:inst3|sine_sign_3[2]                                        ; Merged with AC_MOTOR_SINE:inst3|sine_sign_3[1]                                        ;
; AC_MOTOR_SINE:inst3|freq_int[1..3]                                        ; Stuck at GND due to stuck port data_in                                                ;
; AC_MOTOR_SINE:inst3|freq_int[4]                                           ; Stuck at VCC due to stuck port data_in                                                ;
; AC_MOTOR_SINE:inst3|freq_int[5]                                           ; Stuck at GND due to stuck port data_in                                                ;
; AC_MOTOR_SINE:inst3|freq_int[6]                                           ; Stuck at VCC due to stuck port data_in                                                ;
; AC_MOTOR_SINE:inst3|freq_int[7..9]                                        ; Stuck at GND due to stuck port data_in                                                ;
; AC_MOTOR_SINE:inst3|unsigned_sine_3[11]                                   ; Stuck at GND due to stuck port data_in                                                ;
; AC_MOTOR_SINE:inst3|unsigned_sine_2[11]                                   ; Stuck at GND due to stuck port data_in                                                ;
; AC_MOTOR_SINE:inst3|unsigned_sine_1[11]                                   ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc6|summe_mov_avg[3]                              ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc6|value_temp[0]                                 ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc6|VALUE_AVG[0]                                  ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc5|summe_mov_avg[3]                              ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc5|value_temp[0]                                 ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc5|VALUE_AVG[0]                                  ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc4|summe_mov_avg[3]                              ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc4|value_temp[0]                                 ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc4|VALUE_AVG[0]                                  ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc3|summe_mov_avg[3]                              ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc3|value_temp[0]                                 ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc3|VALUE_AVG[0]                                  ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc2|summe_mov_avg[3]                              ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc2|value_temp[0]                                 ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc2|VALUE_AVG[0]                                  ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc1|summe_mov_avg[3]                              ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc1|value_temp[0]                                 ; Stuck at GND due to stuck port data_in                                                ;
; ADC_LTC2313_12_MOV_AVG:adc1|VALUE_AVG[0]                                  ; Stuck at GND due to stuck port data_in                                                ;
; SPI_HOST:spi_host|data_in_temp[119,135,151,167,183,199]                   ; Stuck at GND due to stuck port data_in                                                ;
; AC_MOTOR_COMPARATOR:inst5|sine_int[0..10]                                 ; Lost fanout                                                                           ;
; AC_MOTOR_COMPARATOR:inst7|sine_int[0..10]                                 ; Lost fanout                                                                           ;
; AC_MOTOR_COMPARATOR:inst6|sine_int[0..10]                                 ; Lost fanout                                                                           ;
; AC_MOTOR_SINE:inst3|SINE_VAL_1[0..10]                                     ; Lost fanout                                                                           ;
; AC_MOTOR_SINE:inst3|SINE_VAL_3[0..10]                                     ; Lost fanout                                                                           ;
; AC_MOTOR_SINE:inst3|SINE_VAL_2[0..10]                                     ; Lost fanout                                                                           ;
; AC_MOTOR_TRIANGLE:inst2|triangle_dir[0]                                   ; Stuck at VCC due to stuck port data_in                                                ;
; DAC_AD5061:dac3|state~7                                                   ; Lost fanout                                                                           ;
; DAC_AD5061:dac3|state~8                                                   ; Lost fanout                                                                           ;
; DAC_AD5061:dac3|state~9                                                   ; Lost fanout                                                                           ;
; DAC_AD5061:dac2|state~7                                                   ; Lost fanout                                                                           ;
; DAC_AD5061:dac2|state~8                                                   ; Lost fanout                                                                           ;
; DAC_AD5061:dac2|state~9                                                   ; Lost fanout                                                                           ;
; DAC_AD5061:dac1|state~7                                                   ; Lost fanout                                                                           ;
; DAC_AD5061:dac1|state~8                                                   ; Lost fanout                                                                           ;
; DAC_AD5061:dac1|state~9                                                   ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|state~6         ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|state~7         ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|state~8         ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|state~9         ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|state~10        ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|state~6         ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|state~7         ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|state~8         ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|state~9         ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|state~10        ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|state~6         ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|state~7         ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|state~8         ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|state~9         ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|state~10        ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|state~6         ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|state~7         ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|state~8         ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|state~9         ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|state~10        ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|state~6         ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|state~7         ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|state~8         ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|state~9         ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|state~10        ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|state~6         ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|state~7         ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|state~8         ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|state~9         ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|state~10        ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|CLK_ADC         ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|CLK_ADC         ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|CLK_ADC         ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|CLK_ADC         ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|CLK_ADC         ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|CLK_ADC         ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|CLK_ADC         ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|CLK_ADC         ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|CLK_ADC         ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|CLK_ADC         ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|CONV_ADC        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|CONV_ADC        ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|CONV_ADC        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|CONV_ADC        ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|CONV_ADC        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|CONV_ADC        ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|CONV_ADC        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|CONV_ADC        ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|CONV_ADC        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|CONV_ADC        ;
; DAC_AD5061:dac2|CLK_DAC                                                   ; Merged with DAC_AD5061:dac1|CLK_DAC                                                   ;
; DAC_AD5061:dac3|CLK_DAC                                                   ; Merged with DAC_AD5061:dac1|CLK_DAC                                                   ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|state.00000     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|state.00000     ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|state.00000     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|state.00000     ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|state.00000     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|state.00000     ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|state.00000     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|state.00000     ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|state.00000     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|state.00000     ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|state.00001     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|state.00001     ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|state.00001     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|state.00001     ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|state.00001     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|state.00001     ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|state.00001     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|state.00001     ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|state.00001     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|state.00001     ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[0]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[0]  ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[0]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[0]  ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[0]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[0]  ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[0]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[0]  ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[0]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[0]  ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[1]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[1]  ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[1]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[1]  ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[1]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[1]  ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[1]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[1]  ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[1]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[1]  ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[2]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[2]  ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[2]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[2]  ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[2]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[2]  ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[2]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[2]  ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[2]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[2]  ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[3]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[3]  ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[3]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[3]  ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[3]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[3]  ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[3]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[3]  ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[3]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[3]  ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[4]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[4]  ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[4]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[4]  ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[4]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[4]  ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[4]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[4]  ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[4]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[4]  ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[5]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[5]  ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[5]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[5]  ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[5]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[5]  ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[5]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[5]  ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[5]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[5]  ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[6]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[6]  ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[6]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[6]  ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[6]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[6]  ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[6]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[6]  ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[6]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[6]  ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[7]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[7]  ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[7]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[7]  ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[7]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[7]  ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[7]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[7]  ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[7]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[7]  ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[8]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[8]  ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[8]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[8]  ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[8]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[8]  ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[8]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[8]  ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[8]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[8]  ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[9]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[9]  ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[9]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[9]  ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[9]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[9]  ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[9]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[9]  ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[9]  ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[9]  ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[10] ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[10] ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[10] ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[10] ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[10] ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[10] ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[10] ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[10] ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[10] ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[10] ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[11] ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[11] ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[11] ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[11] ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[11] ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[11] ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[11] ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[11] ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[11] ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[11] ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[12] ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[12] ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[12] ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[12] ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[12] ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[12] ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[12] ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[12] ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[12] ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[12] ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[13] ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[13] ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[13] ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[13] ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[13] ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[13] ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[13] ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[13] ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[13] ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[13] ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[14] ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[14] ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[14] ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[14] ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[14] ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[14] ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[14] ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[14] ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[14] ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[14] ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[15] ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[15] ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[15] ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[15] ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[15] ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[15] ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[15] ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[15] ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[15] ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[15] ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|state.00010     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|state.00010     ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|state.00010     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|state.00010     ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|state.00010     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|state.00010     ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|state.00010     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|state.00010     ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|state.00010     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|state.00010     ;
; DAC_AD5061:dac2|state.00000                                               ; Merged with DAC_AD5061:dac1|state.00000                                               ;
; DAC_AD5061:dac3|state.00000                                               ; Merged with DAC_AD5061:dac1|state.00000                                               ;
; DAC_AD5061:dac2|ctr_clk_delay[0]                                          ; Merged with DAC_AD5061:dac1|ctr_clk_delay[0]                                          ;
; DAC_AD5061:dac3|ctr_clk_delay[0]                                          ; Merged with DAC_AD5061:dac1|ctr_clk_delay[0]                                          ;
; DAC_AD5061:dac2|ctr_clk_delay[1]                                          ; Merged with DAC_AD5061:dac1|ctr_clk_delay[1]                                          ;
; DAC_AD5061:dac3|ctr_clk_delay[1]                                          ; Merged with DAC_AD5061:dac1|ctr_clk_delay[1]                                          ;
; DAC_AD5061:dac2|ctr_clk_delay[2]                                          ; Merged with DAC_AD5061:dac1|ctr_clk_delay[2]                                          ;
; DAC_AD5061:dac3|ctr_clk_delay[2]                                          ; Merged with DAC_AD5061:dac1|ctr_clk_delay[2]                                          ;
; DAC_AD5061:dac2|ctr_clk_delay[3]                                          ; Merged with DAC_AD5061:dac1|ctr_clk_delay[3]                                          ;
; DAC_AD5061:dac3|ctr_clk_delay[3]                                          ; Merged with DAC_AD5061:dac1|ctr_clk_delay[3]                                          ;
; DAC_AD5061:dac2|ctr_clk_delay[4]                                          ; Merged with DAC_AD5061:dac1|ctr_clk_delay[4]                                          ;
; DAC_AD5061:dac3|ctr_clk_delay[4]                                          ; Merged with DAC_AD5061:dac1|ctr_clk_delay[4]                                          ;
; DAC_AD5061:dac2|ctr_clk_delay[5]                                          ; Merged with DAC_AD5061:dac1|ctr_clk_delay[5]                                          ;
; DAC_AD5061:dac3|ctr_clk_delay[5]                                          ; Merged with DAC_AD5061:dac1|ctr_clk_delay[5]                                          ;
; DAC_AD5061:dac2|ctr_clk_delay[6]                                          ; Merged with DAC_AD5061:dac1|ctr_clk_delay[6]                                          ;
; DAC_AD5061:dac3|ctr_clk_delay[6]                                          ; Merged with DAC_AD5061:dac1|ctr_clk_delay[6]                                          ;
; DAC_AD5061:dac2|ctr_clk_delay[7]                                          ; Merged with DAC_AD5061:dac1|ctr_clk_delay[7]                                          ;
; DAC_AD5061:dac3|ctr_clk_delay[7]                                          ; Merged with DAC_AD5061:dac1|ctr_clk_delay[7]                                          ;
; DAC_AD5061:dac2|ctr_clk_delay[8]                                          ; Merged with DAC_AD5061:dac1|ctr_clk_delay[8]                                          ;
; DAC_AD5061:dac3|ctr_clk_delay[8]                                          ; Merged with DAC_AD5061:dac1|ctr_clk_delay[8]                                          ;
; DAC_AD5061:dac2|ctr_clk_delay[9]                                          ; Merged with DAC_AD5061:dac1|ctr_clk_delay[9]                                          ;
; DAC_AD5061:dac3|ctr_clk_delay[9]                                          ; Merged with DAC_AD5061:dac1|ctr_clk_delay[9]                                          ;
; DAC_AD5061:dac2|ctr_clk_delay[10]                                         ; Merged with DAC_AD5061:dac1|ctr_clk_delay[10]                                         ;
; DAC_AD5061:dac3|ctr_clk_delay[10]                                         ; Merged with DAC_AD5061:dac1|ctr_clk_delay[10]                                         ;
; DAC_AD5061:dac2|ctr_clk_delay[11]                                         ; Merged with DAC_AD5061:dac1|ctr_clk_delay[11]                                         ;
; DAC_AD5061:dac3|ctr_clk_delay[11]                                         ; Merged with DAC_AD5061:dac1|ctr_clk_delay[11]                                         ;
; DAC_AD5061:dac2|ctr_clk_delay[12]                                         ; Merged with DAC_AD5061:dac1|ctr_clk_delay[12]                                         ;
; DAC_AD5061:dac3|ctr_clk_delay[12]                                         ; Merged with DAC_AD5061:dac1|ctr_clk_delay[12]                                         ;
; DAC_AD5061:dac2|ctr_clk_delay[13]                                         ; Merged with DAC_AD5061:dac1|ctr_clk_delay[13]                                         ;
; DAC_AD5061:dac3|ctr_clk_delay[13]                                         ; Merged with DAC_AD5061:dac1|ctr_clk_delay[13]                                         ;
; DAC_AD5061:dac2|ctr_clk_delay[14]                                         ; Merged with DAC_AD5061:dac1|ctr_clk_delay[14]                                         ;
; DAC_AD5061:dac3|ctr_clk_delay[14]                                         ; Merged with DAC_AD5061:dac1|ctr_clk_delay[14]                                         ;
; DAC_AD5061:dac2|ctr_clk_delay[15]                                         ; Merged with DAC_AD5061:dac1|ctr_clk_delay[15]                                         ;
; DAC_AD5061:dac3|ctr_clk_delay[15]                                         ; Merged with DAC_AD5061:dac1|ctr_clk_delay[15]                                         ;
; DAC_AD5061:dac2|state.00010                                               ; Merged with DAC_AD5061:dac1|state.00010                                               ;
; DAC_AD5061:dac3|state.00010                                               ; Merged with DAC_AD5061:dac1|state.00010                                               ;
; DAC_AD5061:dac2|state.00001                                               ; Merged with DAC_AD5061:dac1|state.00001                                               ;
; DAC_AD5061:dac3|state.00001                                               ; Merged with DAC_AD5061:dac1|state.00001                                               ;
; DAC_AD5061:dac2|index[4]                                                  ; Merged with DAC_AD5061:dac1|index[4]                                                  ;
; DAC_AD5061:dac3|index[4]                                                  ; Merged with DAC_AD5061:dac1|index[4]                                                  ;
; DAC_AD5061:dac2|index[3]                                                  ; Merged with DAC_AD5061:dac1|index[3]                                                  ;
; DAC_AD5061:dac3|index[3]                                                  ; Merged with DAC_AD5061:dac1|index[3]                                                  ;
; DAC_AD5061:dac2|index[2]                                                  ; Merged with DAC_AD5061:dac1|index[2]                                                  ;
; DAC_AD5061:dac3|index[2]                                                  ; Merged with DAC_AD5061:dac1|index[2]                                                  ;
; DAC_AD5061:dac2|index[1]                                                  ; Merged with DAC_AD5061:dac1|index[1]                                                  ;
; DAC_AD5061:dac3|index[1]                                                  ; Merged with DAC_AD5061:dac1|index[1]                                                  ;
; DAC_AD5061:dac2|index[0]                                                  ; Merged with DAC_AD5061:dac1|index[0]                                                  ;
; DAC_AD5061:dac3|index[0]                                                  ; Merged with DAC_AD5061:dac1|index[0]                                                  ;
; AC_MOTOR_SINE:inst3|freq_int[0,10]                                        ; Merged with AC_MOTOR_SINE:inst3|ampl_int[11]                                          ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|state.00011     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|state.00011     ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|state.00011     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|state.00011     ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|state.00011     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|state.00011     ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|state.00011     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|state.00011     ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|state.00011     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|state.00011     ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|index[0]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[0]        ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|index[0]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[0]        ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|index[0]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[0]        ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|index[0]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[0]        ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|index[0]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[0]        ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|index[1]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[1]        ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|index[1]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[1]        ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|index[1]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[1]        ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|index[1]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[1]        ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|index[1]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[1]        ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|index[2]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[2]        ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|index[2]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[2]        ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|index[2]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[2]        ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|index[2]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[2]        ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|index[2]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[2]        ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|index[3]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[3]        ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|index[3]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[3]        ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|index[3]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[3]        ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|index[3]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[3]        ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|index[3]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[3]        ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|index[4]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[4]        ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|index[4]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[4]        ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|index[4]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[4]        ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|index[4]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[4]        ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|index[4]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[4]        ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|index[5]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[5]        ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|index[5]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[5]        ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|index[5]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[5]        ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|index[5]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[5]        ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|index[5]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[5]        ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|index[6]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[6]        ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|index[6]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[6]        ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|index[6]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[6]        ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|index[6]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[6]        ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|index[6]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[6]        ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|index[7]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[7]        ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|index[7]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[7]        ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|index[7]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[7]        ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|index[7]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[7]        ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|index[7]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[7]        ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|index[8]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[8]        ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|index[8]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[8]        ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|index[8]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[8]        ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|index[8]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[8]        ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|index[8]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[8]        ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|index[9]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[9]        ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|index[9]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[9]        ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|index[9]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[9]        ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|index[9]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[9]        ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|index[9]        ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[9]        ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|index[10]       ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[10]       ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|index[10]       ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[10]       ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|index[10]       ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[10]       ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|index[10]       ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[10]       ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|index[10]       ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[10]       ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|index[11]       ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[11]       ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|index[11]       ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[11]       ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|index[11]       ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[11]       ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|index[11]       ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[11]       ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|index[11]       ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[11]       ;
; DAC_AD5061:dac2|hri4                                                      ; Merged with DAC_AD5061:dac1|hri4                                                      ;
; DAC_AD5061:dac3|hri4                                                      ; Merged with DAC_AD5061:dac1|hri4                                                      ;
; DAC_AD5061:dac2|hri3                                                      ; Merged with DAC_AD5061:dac1|hri3                                                      ;
; DAC_AD5061:dac3|hri3                                                      ; Merged with DAC_AD5061:dac1|hri3                                                      ;
; DAC_AD5061:dac2|index[5]                                                  ; Merged with DAC_AD5061:dac1|index[5]                                                  ;
; DAC_AD5061:dac3|index[5]                                                  ; Merged with DAC_AD5061:dac1|index[5]                                                  ;
; DAC_AD5061:dac2|index[6]                                                  ; Merged with DAC_AD5061:dac1|index[6]                                                  ;
; DAC_AD5061:dac3|index[6]                                                  ; Merged with DAC_AD5061:dac1|index[6]                                                  ;
; DAC_AD5061:dac2|index[7]                                                  ; Merged with DAC_AD5061:dac1|index[7]                                                  ;
; DAC_AD5061:dac3|index[7]                                                  ; Merged with DAC_AD5061:dac1|index[7]                                                  ;
; DAC_AD5061:dac2|index[8]                                                  ; Merged with DAC_AD5061:dac1|index[8]                                                  ;
; DAC_AD5061:dac3|index[8]                                                  ; Merged with DAC_AD5061:dac1|index[8]                                                  ;
; DAC_AD5061:dac2|index[9]                                                  ; Merged with DAC_AD5061:dac1|index[9]                                                  ;
; DAC_AD5061:dac3|index[9]                                                  ; Merged with DAC_AD5061:dac1|index[9]                                                  ;
; DAC_AD5061:dac2|index[10]                                                 ; Merged with DAC_AD5061:dac1|index[10]                                                 ;
; DAC_AD5061:dac3|index[10]                                                 ; Merged with DAC_AD5061:dac1|index[10]                                                 ;
; DAC_AD5061:dac2|index[11]                                                 ; Merged with DAC_AD5061:dac1|index[11]                                                 ;
; DAC_AD5061:dac3|index[11]                                                 ; Merged with DAC_AD5061:dac1|index[11]                                                 ;
; ADC_LTC2313_12_MOV_AVG:adc2|state[0]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[0]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc3|state[0]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[0]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc4|state[0]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[0]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc5|state[0]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[0]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc6|state[0]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[0]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc2|state[1]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[1]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc3|state[1]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[1]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc4|state[1]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[1]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc5|state[1]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[1]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc6|state[1]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[1]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc2|state[2]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[2]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc3|state[2]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[2]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc4|state[2]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[2]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc5|state[2]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[2]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc6|state[2]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[2]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc2|state[3]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[3]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc3|state[3]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[3]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc4|state[3]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[3]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc5|state[3]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[3]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc6|state[3]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[3]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc2|state[4]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[4]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc3|state[4]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[4]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc4|state[4]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[4]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc5|state[4]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[4]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc6|state[4]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[4]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc2|state[5]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[5]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc3|state[5]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[5]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc4|state[5]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[5]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc5|state[5]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[5]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc6|state[5]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[5]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc2|state[6]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[6]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc3|state[6]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[6]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc4|state[6]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[6]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc5|state[6]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[6]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc6|state[6]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[6]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc2|state[7]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[7]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc3|state[7]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[7]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc4|state[7]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[7]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc5|state[7]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[7]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc6|state[7]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[7]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc2|state[8]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[8]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc3|state[8]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[8]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc4|state[8]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[8]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc5|state[8]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[8]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc6|state[8]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[8]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc2|state[9]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[9]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc3|state[9]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[9]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc4|state[9]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[9]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc5|state[9]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[9]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc6|state[9]                                      ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[9]                                      ;
; ADC_LTC2313_12_MOV_AVG:adc2|state[10]                                     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[10]                                     ;
; ADC_LTC2313_12_MOV_AVG:adc3|state[10]                                     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[10]                                     ;
; ADC_LTC2313_12_MOV_AVG:adc4|state[10]                                     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[10]                                     ;
; ADC_LTC2313_12_MOV_AVG:adc5|state[10]                                     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[10]                                     ;
; ADC_LTC2313_12_MOV_AVG:adc6|state[10]                                     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[10]                                     ;
; ADC_LTC2313_12_MOV_AVG:adc2|state[11]                                     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[11]                                     ;
; ADC_LTC2313_12_MOV_AVG:adc3|state[11]                                     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[11]                                     ;
; ADC_LTC2313_12_MOV_AVG:adc4|state[11]                                     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[11]                                     ;
; ADC_LTC2313_12_MOV_AVG:adc5|state[11]                                     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[11]                                     ;
; ADC_LTC2313_12_MOV_AVG:adc6|state[11]                                     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[11]                                     ;
; ADC_LTC2313_12_MOV_AVG:adc2|state[12]                                     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[12]                                     ;
; ADC_LTC2313_12_MOV_AVG:adc3|state[12]                                     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[12]                                     ;
; ADC_LTC2313_12_MOV_AVG:adc4|state[12]                                     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[12]                                     ;
; ADC_LTC2313_12_MOV_AVG:adc5|state[12]                                     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[12]                                     ;
; ADC_LTC2313_12_MOV_AVG:adc6|state[12]                                     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[12]                                     ;
; ADC_LTC2313_12_MOV_AVG:adc2|state[13]                                     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[13]                                     ;
; ADC_LTC2313_12_MOV_AVG:adc3|state[13]                                     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[13]                                     ;
; ADC_LTC2313_12_MOV_AVG:adc4|state[13]                                     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[13]                                     ;
; ADC_LTC2313_12_MOV_AVG:adc5|state[13]                                     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[13]                                     ;
; ADC_LTC2313_12_MOV_AVG:adc6|state[13]                                     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[13]                                     ;
; ADC_LTC2313_12_MOV_AVG:adc2|state[14]                                     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[14]                                     ;
; ADC_LTC2313_12_MOV_AVG:adc3|state[14]                                     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[14]                                     ;
; ADC_LTC2313_12_MOV_AVG:adc4|state[14]                                     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[14]                                     ;
; ADC_LTC2313_12_MOV_AVG:adc5|state[14]                                     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[14]                                     ;
; ADC_LTC2313_12_MOV_AVG:adc6|state[14]                                     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[14]                                     ;
; ADC_LTC2313_12_MOV_AVG:adc2|state[15]                                     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[15]                                     ;
; ADC_LTC2313_12_MOV_AVG:adc3|state[15]                                     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[15]                                     ;
; ADC_LTC2313_12_MOV_AVG:adc4|state[15]                                     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[15]                                     ;
; ADC_LTC2313_12_MOV_AVG:adc5|state[15]                                     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[15]                                     ;
; ADC_LTC2313_12_MOV_AVG:adc6|state[15]                                     ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|state[15]                                     ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|hri4            ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|hri4            ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|hri4            ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|hri4            ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|hri4            ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|hri4            ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|hri4            ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|hri4            ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|hri4            ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|hri4            ;
; ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|hri3            ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|hri3            ;
; ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|hri3            ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|hri3            ;
; ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|hri3            ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|hri3            ;
; ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|hri3            ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|hri3            ;
; ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|hri3            ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|hri3            ;
; ADC_LTC2313_12_MOV_AVG:adc2|hri4                                          ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|hri4                                          ;
; ADC_LTC2313_12_MOV_AVG:adc3|hri4                                          ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|hri4                                          ;
; ADC_LTC2313_12_MOV_AVG:adc4|hri4                                          ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|hri4                                          ;
; ADC_LTC2313_12_MOV_AVG:adc5|hri4                                          ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|hri4                                          ;
; ADC_LTC2313_12_MOV_AVG:adc6|hri4                                          ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|hri4                                          ;
; ADC_LTC2313_12_MOV_AVG:adc2|hri3                                          ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|hri3                                          ;
; ADC_LTC2313_12_MOV_AVG:adc3|hri3                                          ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|hri3                                          ;
; ADC_LTC2313_12_MOV_AVG:adc4|hri3                                          ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|hri3                                          ;
; ADC_LTC2313_12_MOV_AVG:adc5|hri3                                          ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|hri3                                          ;
; ADC_LTC2313_12_MOV_AVG:adc6|hri3                                          ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|hri3                                          ;
; ADC_LTC2313_12_MOV_AVG:adc2|ctr_mov_avg[0]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[0]                                ;
; ADC_LTC2313_12_MOV_AVG:adc3|ctr_mov_avg[0]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[0]                                ;
; ADC_LTC2313_12_MOV_AVG:adc4|ctr_mov_avg[0]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[0]                                ;
; ADC_LTC2313_12_MOV_AVG:adc5|ctr_mov_avg[0]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[0]                                ;
; ADC_LTC2313_12_MOV_AVG:adc6|ctr_mov_avg[0]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[0]                                ;
; ADC_LTC2313_12_MOV_AVG:adc2|ctr_mov_avg[1]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[1]                                ;
; ADC_LTC2313_12_MOV_AVG:adc3|ctr_mov_avg[1]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[1]                                ;
; ADC_LTC2313_12_MOV_AVG:adc4|ctr_mov_avg[1]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[1]                                ;
; ADC_LTC2313_12_MOV_AVG:adc5|ctr_mov_avg[1]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[1]                                ;
; ADC_LTC2313_12_MOV_AVG:adc6|ctr_mov_avg[1]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[1]                                ;
; ADC_LTC2313_12_MOV_AVG:adc2|ctr_mov_avg[2]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[2]                                ;
; ADC_LTC2313_12_MOV_AVG:adc3|ctr_mov_avg[2]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[2]                                ;
; ADC_LTC2313_12_MOV_AVG:adc4|ctr_mov_avg[2]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[2]                                ;
; ADC_LTC2313_12_MOV_AVG:adc5|ctr_mov_avg[2]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[2]                                ;
; ADC_LTC2313_12_MOV_AVG:adc6|ctr_mov_avg[2]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[2]                                ;
; ADC_LTC2313_12_MOV_AVG:adc2|ctr_mov_avg[3]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[3]                                ;
; ADC_LTC2313_12_MOV_AVG:adc3|ctr_mov_avg[3]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[3]                                ;
; ADC_LTC2313_12_MOV_AVG:adc4|ctr_mov_avg[3]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[3]                                ;
; ADC_LTC2313_12_MOV_AVG:adc5|ctr_mov_avg[3]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[3]                                ;
; ADC_LTC2313_12_MOV_AVG:adc6|ctr_mov_avg[3]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[3]                                ;
; ADC_LTC2313_12_MOV_AVG:adc2|ctr_mov_avg[4]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[4]                                ;
; ADC_LTC2313_12_MOV_AVG:adc3|ctr_mov_avg[4]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[4]                                ;
; ADC_LTC2313_12_MOV_AVG:adc4|ctr_mov_avg[4]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[4]                                ;
; ADC_LTC2313_12_MOV_AVG:adc5|ctr_mov_avg[4]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[4]                                ;
; ADC_LTC2313_12_MOV_AVG:adc6|ctr_mov_avg[4]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[4]                                ;
; ADC_LTC2313_12_MOV_AVG:adc2|ctr_mov_avg[5]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[5]                                ;
; ADC_LTC2313_12_MOV_AVG:adc3|ctr_mov_avg[5]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[5]                                ;
; ADC_LTC2313_12_MOV_AVG:adc4|ctr_mov_avg[5]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[5]                                ;
; ADC_LTC2313_12_MOV_AVG:adc5|ctr_mov_avg[5]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[5]                                ;
; ADC_LTC2313_12_MOV_AVG:adc6|ctr_mov_avg[5]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[5]                                ;
; ADC_LTC2313_12_MOV_AVG:adc2|ctr_mov_avg[6]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[6]                                ;
; ADC_LTC2313_12_MOV_AVG:adc3|ctr_mov_avg[6]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[6]                                ;
; ADC_LTC2313_12_MOV_AVG:adc4|ctr_mov_avg[6]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[6]                                ;
; ADC_LTC2313_12_MOV_AVG:adc5|ctr_mov_avg[6]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[6]                                ;
; ADC_LTC2313_12_MOV_AVG:adc6|ctr_mov_avg[6]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[6]                                ;
; ADC_LTC2313_12_MOV_AVG:adc2|ctr_mov_avg[7]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[7]                                ;
; ADC_LTC2313_12_MOV_AVG:adc3|ctr_mov_avg[7]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[7]                                ;
; ADC_LTC2313_12_MOV_AVG:adc4|ctr_mov_avg[7]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[7]                                ;
; ADC_LTC2313_12_MOV_AVG:adc5|ctr_mov_avg[7]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[7]                                ;
; ADC_LTC2313_12_MOV_AVG:adc6|ctr_mov_avg[7]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[7]                                ;
; ADC_LTC2313_12_MOV_AVG:adc2|ctr_mov_avg[8]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[8]                                ;
; ADC_LTC2313_12_MOV_AVG:adc3|ctr_mov_avg[8]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[8]                                ;
; ADC_LTC2313_12_MOV_AVG:adc4|ctr_mov_avg[8]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[8]                                ;
; ADC_LTC2313_12_MOV_AVG:adc5|ctr_mov_avg[8]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[8]                                ;
; ADC_LTC2313_12_MOV_AVG:adc6|ctr_mov_avg[8]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[8]                                ;
; ADC_LTC2313_12_MOV_AVG:adc2|ctr_mov_avg[9]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[9]                                ;
; ADC_LTC2313_12_MOV_AVG:adc3|ctr_mov_avg[9]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[9]                                ;
; ADC_LTC2313_12_MOV_AVG:adc4|ctr_mov_avg[9]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[9]                                ;
; ADC_LTC2313_12_MOV_AVG:adc5|ctr_mov_avg[9]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[9]                                ;
; ADC_LTC2313_12_MOV_AVG:adc6|ctr_mov_avg[9]                                ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[9]                                ;
; ADC_LTC2313_12_MOV_AVG:adc2|ctr_mov_avg[10]                               ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[10]                               ;
; ADC_LTC2313_12_MOV_AVG:adc3|ctr_mov_avg[10]                               ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[10]                               ;
; ADC_LTC2313_12_MOV_AVG:adc4|ctr_mov_avg[10]                               ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[10]                               ;
; ADC_LTC2313_12_MOV_AVG:adc5|ctr_mov_avg[10]                               ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[10]                               ;
; ADC_LTC2313_12_MOV_AVG:adc6|ctr_mov_avg[10]                               ; Merged with ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[10]                               ;
; ADC_LTC2313_12_MOV_AVG:adc6|summe_mov_avg[19..31]                         ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc5|summe_mov_avg[19..31]                         ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc4|summe_mov_avg[19..31]                         ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc3|summe_mov_avg[19..31]                         ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc2|summe_mov_avg[19..31]                         ; Lost fanout                                                                           ;
; ADC_LTC2313_12_MOV_AVG:adc1|summe_mov_avg[19..31]                         ; Lost fanout                                                                           ;
; Total Number of Removed Registers = 1085                                  ;                                                                                       ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                              ;
+----------------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; Register name                                ; Reason for Removal        ; Registers Removed due to This Register                                        ;
+----------------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; AC_MOTOR_CONTROL:inst4|FREQUENCY[11]         ; Stuck at GND              ; AC_MOTOR_SINE:inst3|freq_int[11], AC_MOTOR_SINE:inst3|freq_int[3],            ;
;                                              ; due to stuck port data_in ; AC_MOTOR_SINE:inst3|freq_int[4], AC_MOTOR_SINE:inst3|freq_int[5],             ;
;                                              ;                           ; AC_MOTOR_SINE:inst3|freq_int[6], AC_MOTOR_SINE:inst3|freq_int[7],             ;
;                                              ;                           ; AC_MOTOR_SINE:inst3|freq_int[8], AC_MOTOR_SINE:inst3|freq_int[9]              ;
; AC_MOTOR_TRIANGLE:inst2|TRIANGLE[10]         ; Stuck at GND              ; AC_MOTOR_COMPARATOR:inst5|triangle_int[10],                                   ;
;                                              ; due to stuck port data_in ; AC_MOTOR_COMPARATOR:inst6|triangle_int[10],                                   ;
;                                              ;                           ; AC_MOTOR_COMPARATOR:inst7|triangle_int[10]                                    ;
; ADC_LTC2313_12_MOV_AVG:adc1|summe_mov_avg[3] ; Stuck at GND              ; ADC_LTC2313_12_MOV_AVG:adc1|value_temp[0],                                    ;
;                                              ; due to stuck port data_in ; ADC_LTC2313_12_MOV_AVG:adc1|VALUE_AVG[0], SPI_HOST:spi_host|data_in_temp[119] ;
; ADC_LTC2313_12_MOV_AVG:adc2|summe_mov_avg[3] ; Stuck at GND              ; ADC_LTC2313_12_MOV_AVG:adc2|value_temp[0],                                    ;
;                                              ; due to stuck port data_in ; ADC_LTC2313_12_MOV_AVG:adc2|VALUE_AVG[0], SPI_HOST:spi_host|data_in_temp[135] ;
; ADC_LTC2313_12_MOV_AVG:adc3|summe_mov_avg[3] ; Stuck at GND              ; ADC_LTC2313_12_MOV_AVG:adc3|value_temp[0],                                    ;
;                                              ; due to stuck port data_in ; ADC_LTC2313_12_MOV_AVG:adc3|VALUE_AVG[0], SPI_HOST:spi_host|data_in_temp[151] ;
; ADC_LTC2313_12_MOV_AVG:adc4|summe_mov_avg[3] ; Stuck at GND              ; ADC_LTC2313_12_MOV_AVG:adc4|value_temp[0],                                    ;
;                                              ; due to stuck port data_in ; ADC_LTC2313_12_MOV_AVG:adc4|VALUE_AVG[0], SPI_HOST:spi_host|data_in_temp[167] ;
; ADC_LTC2313_12_MOV_AVG:adc5|summe_mov_avg[3] ; Stuck at GND              ; ADC_LTC2313_12_MOV_AVG:adc5|value_temp[0],                                    ;
;                                              ; due to stuck port data_in ; ADC_LTC2313_12_MOV_AVG:adc5|VALUE_AVG[0], SPI_HOST:spi_host|data_in_temp[183] ;
; ADC_LTC2313_12_MOV_AVG:adc6|summe_mov_avg[3] ; Stuck at GND              ; ADC_LTC2313_12_MOV_AVG:adc6|value_temp[0],                                    ;
;                                              ; due to stuck port data_in ; ADC_LTC2313_12_MOV_AVG:adc6|VALUE_AVG[0], SPI_HOST:spi_host|data_in_temp[199] ;
; AC_MOTOR_TRIANGLE:inst2|TRIANGLE[0]          ; Stuck at GND              ; AC_MOTOR_COMPARATOR:inst5|triangle_int[0],                                    ;
;                                              ; due to stuck port data_in ; AC_MOTOR_COMPARATOR:inst6|triangle_int[0],                                    ;
;                                              ;                           ; AC_MOTOR_COMPARATOR:inst7|triangle_int[0]                                     ;
; AC_MOTOR_TRIANGLE:inst2|TRIANGLE[1]          ; Stuck at GND              ; AC_MOTOR_COMPARATOR:inst5|triangle_int[1],                                    ;
;                                              ; due to stuck port data_in ; AC_MOTOR_COMPARATOR:inst6|triangle_int[1],                                    ;
;                                              ;                           ; AC_MOTOR_COMPARATOR:inst7|triangle_int[1]                                     ;
; AC_MOTOR_TRIANGLE:inst2|TRIANGLE[3]          ; Stuck at GND              ; AC_MOTOR_COMPARATOR:inst5|triangle_int[3],                                    ;
;                                              ; due to stuck port data_in ; AC_MOTOR_COMPARATOR:inst6|triangle_int[3],                                    ;
;                                              ;                           ; AC_MOTOR_COMPARATOR:inst7|triangle_int[3]                                     ;
; AC_MOTOR_TRIANGLE:inst2|TRIANGLE[9]          ; Stuck at GND              ; AC_MOTOR_COMPARATOR:inst5|triangle_int[9],                                    ;
;                                              ; due to stuck port data_in ; AC_MOTOR_COMPARATOR:inst6|triangle_int[9],                                    ;
;                                              ;                           ; AC_MOTOR_COMPARATOR:inst7|triangle_int[9]                                     ;
; AC_MOTOR_TRIANGLE:inst2|TRIANGLE[2]          ; Stuck at GND              ; AC_MOTOR_COMPARATOR:inst5|triangle_int[2],                                    ;
;                                              ; due to stuck port data_in ; AC_MOTOR_COMPARATOR:inst6|triangle_int[2],                                    ;
;                                              ;                           ; AC_MOTOR_COMPARATOR:inst7|triangle_int[2]                                     ;
; AC_MOTOR_TRIANGLE:inst2|TRIANGLE[8]          ; Stuck at GND              ; AC_MOTOR_COMPARATOR:inst5|triangle_int[8],                                    ;
;                                              ; due to stuck port data_in ; AC_MOTOR_COMPARATOR:inst6|triangle_int[8],                                    ;
;                                              ;                           ; AC_MOTOR_COMPARATOR:inst7|triangle_int[8]                                     ;
; AC_MOTOR_TRIANGLE:inst2|TRIANGLE[7]          ; Stuck at GND              ; AC_MOTOR_COMPARATOR:inst5|triangle_int[7],                                    ;
;                                              ; due to stuck port data_in ; AC_MOTOR_COMPARATOR:inst6|triangle_int[7],                                    ;
;                                              ;                           ; AC_MOTOR_COMPARATOR:inst7|triangle_int[7]                                     ;
; AC_MOTOR_TRIANGLE:inst2|TRIANGLE[6]          ; Stuck at GND              ; AC_MOTOR_COMPARATOR:inst5|triangle_int[6],                                    ;
;                                              ; due to stuck port data_in ; AC_MOTOR_COMPARATOR:inst6|triangle_int[6],                                    ;
;                                              ;                           ; AC_MOTOR_COMPARATOR:inst7|triangle_int[6]                                     ;
; AC_MOTOR_TRIANGLE:inst2|TRIANGLE[5]          ; Stuck at GND              ; AC_MOTOR_COMPARATOR:inst5|triangle_int[5],                                    ;
;                                              ; due to stuck port data_in ; AC_MOTOR_COMPARATOR:inst6|triangle_int[5],                                    ;
;                                              ;                           ; AC_MOTOR_COMPARATOR:inst7|triangle_int[5]                                     ;
; AC_MOTOR_TRIANGLE:inst2|TRIANGLE[4]          ; Stuck at GND              ; AC_MOTOR_COMPARATOR:inst5|triangle_int[4],                                    ;
;                                              ; due to stuck port data_in ; AC_MOTOR_COMPARATOR:inst6|triangle_int[4],                                    ;
;                                              ;                           ; AC_MOTOR_COMPARATOR:inst7|triangle_int[4]                                     ;
; ADC_LTC2313_12_MOV_AVG:adc1|value_adc_1[0]   ; Stuck at GND              ; ADC_LTC2313_12_MOV_AVG:adc1|summe_mov_avg[25],                                ;
;                                              ; due to stuck port data_in ; ADC_LTC2313_12_MOV_AVG:adc1|summe_mov_avg[30]                                 ;
; ADC_LTC2313_12_MOV_AVG:adc1|value_adc_2[0]   ; Stuck at GND              ; ADC_LTC2313_12_MOV_AVG:adc1|summe_mov_avg[26],                                ;
;                                              ; due to stuck port data_in ; ADC_LTC2313_12_MOV_AVG:adc1|summe_mov_avg[29]                                 ;
; ADC_LTC2313_12_MOV_AVG:adc1|value_adc_3[0]   ; Stuck at GND              ; ADC_LTC2313_12_MOV_AVG:adc1|summe_mov_avg[27],                                ;
;                                              ; due to stuck port data_in ; ADC_LTC2313_12_MOV_AVG:adc1|summe_mov_avg[28]                                 ;
; ADC_LTC2313_12_MOV_AVG:adc2|value_adc_1[0]   ; Stuck at GND              ; ADC_LTC2313_12_MOV_AVG:adc2|summe_mov_avg[25],                                ;
;                                              ; due to stuck port data_in ; ADC_LTC2313_12_MOV_AVG:adc2|summe_mov_avg[30]                                 ;
; ADC_LTC2313_12_MOV_AVG:adc2|value_adc_2[0]   ; Stuck at GND              ; ADC_LTC2313_12_MOV_AVG:adc2|summe_mov_avg[26],                                ;
;                                              ; due to stuck port data_in ; ADC_LTC2313_12_MOV_AVG:adc2|summe_mov_avg[29]                                 ;
; ADC_LTC2313_12_MOV_AVG:adc2|value_adc_3[0]   ; Stuck at GND              ; ADC_LTC2313_12_MOV_AVG:adc2|summe_mov_avg[27],                                ;
;                                              ; due to stuck port data_in ; ADC_LTC2313_12_MOV_AVG:adc2|summe_mov_avg[28]                                 ;
; ADC_LTC2313_12_MOV_AVG:adc3|value_adc_1[0]   ; Stuck at GND              ; ADC_LTC2313_12_MOV_AVG:adc3|summe_mov_avg[25],                                ;
;                                              ; due to stuck port data_in ; ADC_LTC2313_12_MOV_AVG:adc3|summe_mov_avg[30]                                 ;
; ADC_LTC2313_12_MOV_AVG:adc3|value_adc_3[0]   ; Stuck at GND              ; ADC_LTC2313_12_MOV_AVG:adc3|summe_mov_avg[27],                                ;
;                                              ; due to stuck port data_in ; ADC_LTC2313_12_MOV_AVG:adc3|summe_mov_avg[28]                                 ;
; ADC_LTC2313_12_MOV_AVG:adc3|value_adc_2[0]   ; Stuck at GND              ; ADC_LTC2313_12_MOV_AVG:adc3|summe_mov_avg[26],                                ;
;                                              ; due to stuck port data_in ; ADC_LTC2313_12_MOV_AVG:adc3|summe_mov_avg[29]                                 ;
; ADC_LTC2313_12_MOV_AVG:adc6|value_adc_3[0]   ; Stuck at GND              ; ADC_LTC2313_12_MOV_AVG:adc6|summe_mov_avg[27],                                ;
;                                              ; due to stuck port data_in ; ADC_LTC2313_12_MOV_AVG:adc6|summe_mov_avg[28]                                 ;
; ADC_LTC2313_12_MOV_AVG:adc6|value_adc_2[0]   ; Stuck at GND              ; ADC_LTC2313_12_MOV_AVG:adc6|summe_mov_avg[26],                                ;
;                                              ; due to stuck port data_in ; ADC_LTC2313_12_MOV_AVG:adc6|summe_mov_avg[29]                                 ;
; ADC_LTC2313_12_MOV_AVG:adc6|value_adc_1[0]   ; Stuck at GND              ; ADC_LTC2313_12_MOV_AVG:adc6|summe_mov_avg[25],                                ;
;                                              ; due to stuck port data_in ; ADC_LTC2313_12_MOV_AVG:adc6|summe_mov_avg[30]                                 ;
; ADC_LTC2313_12_MOV_AVG:adc5|value_adc_3[0]   ; Stuck at GND              ; ADC_LTC2313_12_MOV_AVG:adc5|summe_mov_avg[27],                                ;
;                                              ; due to stuck port data_in ; ADC_LTC2313_12_MOV_AVG:adc5|summe_mov_avg[28]                                 ;
; ADC_LTC2313_12_MOV_AVG:adc5|value_adc_2[0]   ; Stuck at GND              ; ADC_LTC2313_12_MOV_AVG:adc5|summe_mov_avg[26],                                ;
;                                              ; due to stuck port data_in ; ADC_LTC2313_12_MOV_AVG:adc5|summe_mov_avg[29]                                 ;
; ADC_LTC2313_12_MOV_AVG:adc5|value_adc_1[0]   ; Stuck at GND              ; ADC_LTC2313_12_MOV_AVG:adc5|summe_mov_avg[25],                                ;
;                                              ; due to stuck port data_in ; ADC_LTC2313_12_MOV_AVG:adc5|summe_mov_avg[30]                                 ;
; ADC_LTC2313_12_MOV_AVG:adc4|value_adc_3[0]   ; Stuck at GND              ; ADC_LTC2313_12_MOV_AVG:adc4|summe_mov_avg[27],                                ;
;                                              ; due to stuck port data_in ; ADC_LTC2313_12_MOV_AVG:adc4|summe_mov_avg[28]                                 ;
; ADC_LTC2313_12_MOV_AVG:adc4|value_adc_2[0]   ; Stuck at GND              ; ADC_LTC2313_12_MOV_AVG:adc4|summe_mov_avg[26],                                ;
;                                              ; due to stuck port data_in ; ADC_LTC2313_12_MOV_AVG:adc4|summe_mov_avg[29]                                 ;
; ADC_LTC2313_12_MOV_AVG:adc4|value_adc_1[0]   ; Stuck at GND              ; ADC_LTC2313_12_MOV_AVG:adc4|summe_mov_avg[25],                                ;
;                                              ; due to stuck port data_in ; ADC_LTC2313_12_MOV_AVG:adc4|summe_mov_avg[30]                                 ;
; AC_MOTOR_COMPARATOR:inst7|sine_int[4]        ; Lost Fanouts              ; AC_MOTOR_SINE:inst3|SINE_VAL_3[4]                                             ;
; AC_MOTOR_COMPARATOR:inst7|sine_int[5]        ; Lost Fanouts              ; AC_MOTOR_SINE:inst3|SINE_VAL_3[5]                                             ;
; AC_MOTOR_COMPARATOR:inst7|sine_int[6]        ; Lost Fanouts              ; AC_MOTOR_SINE:inst3|SINE_VAL_3[6]                                             ;
; AC_MOTOR_COMPARATOR:inst7|sine_int[7]        ; Lost Fanouts              ; AC_MOTOR_SINE:inst3|SINE_VAL_3[7]                                             ;
; AC_MOTOR_COMPARATOR:inst7|sine_int[8]        ; Lost Fanouts              ; AC_MOTOR_SINE:inst3|SINE_VAL_3[8]                                             ;
; AC_MOTOR_COMPARATOR:inst7|sine_int[9]        ; Lost Fanouts              ; AC_MOTOR_SINE:inst3|SINE_VAL_3[9]                                             ;
; AC_MOTOR_COMPARATOR:inst7|sine_int[10]       ; Lost Fanouts              ; AC_MOTOR_SINE:inst3|SINE_VAL_3[10]                                            ;
; AC_MOTOR_COMPARATOR:inst6|sine_int[0]        ; Lost Fanouts              ; AC_MOTOR_SINE:inst3|SINE_VAL_2[0]                                             ;
; AC_MOTOR_COMPARATOR:inst6|sine_int[1]        ; Lost Fanouts              ; AC_MOTOR_SINE:inst3|SINE_VAL_2[1]                                             ;
; AC_MOTOR_COMPARATOR:inst6|sine_int[2]        ; Lost Fanouts              ; AC_MOTOR_SINE:inst3|SINE_VAL_2[2]                                             ;
; AC_MOTOR_COMPARATOR:inst6|sine_int[3]        ; Lost Fanouts              ; AC_MOTOR_SINE:inst3|SINE_VAL_2[3]                                             ;
; AC_MOTOR_COMPARATOR:inst6|sine_int[4]        ; Lost Fanouts              ; AC_MOTOR_SINE:inst3|SINE_VAL_2[4]                                             ;
; AC_MOTOR_COMPARATOR:inst6|sine_int[5]        ; Lost Fanouts              ; AC_MOTOR_SINE:inst3|SINE_VAL_2[5]                                             ;
; AC_MOTOR_COMPARATOR:inst6|sine_int[6]        ; Lost Fanouts              ; AC_MOTOR_SINE:inst3|SINE_VAL_2[6]                                             ;
; AC_MOTOR_COMPARATOR:inst6|sine_int[7]        ; Lost Fanouts              ; AC_MOTOR_SINE:inst3|SINE_VAL_2[7]                                             ;
; AC_MOTOR_COMPARATOR:inst6|sine_int[10]       ; Lost Fanouts              ; AC_MOTOR_SINE:inst3|SINE_VAL_2[10]                                            ;
; AC_MOTOR_COMPARATOR:inst6|sine_int[8]        ; Lost Fanouts              ; AC_MOTOR_SINE:inst3|SINE_VAL_2[8]                                             ;
; AC_MOTOR_COMPARATOR:inst6|sine_int[9]        ; Lost Fanouts              ; AC_MOTOR_SINE:inst3|SINE_VAL_2[9]                                             ;
; AC_MOTOR_COMPARATOR:inst5|sine_int[5]        ; Lost Fanouts              ; AC_MOTOR_SINE:inst3|SINE_VAL_1[5]                                             ;
; DREHZAHLMESSUNG:drehzahlmessung|SPEED[31]    ; Stuck at GND              ; SPI_HOST:spi_host|data_in_temp[224]                                           ;
;                                              ; due to stuck port data_in ;                                                                               ;
; DREHZAHLMESSUNG:drehzahlmessung|SPEED[30]    ; Stuck at GND              ; SPI_HOST:spi_host|data_in_temp[225]                                           ;
;                                              ; due to stuck port data_in ;                                                                               ;
; DREHZAHLMESSUNG:drehzahlmessung|SPEED[29]    ; Stuck at GND              ; SPI_HOST:spi_host|data_in_temp[226]                                           ;
;                                              ; due to stuck port data_in ;                                                                               ;
; AC_MOTOR_COMPARATOR:inst5|sine_int[0]        ; Lost Fanouts              ; AC_MOTOR_SINE:inst3|SINE_VAL_1[0]                                             ;
; AC_MOTOR_COMPARATOR:inst5|sine_int[1]        ; Lost Fanouts              ; AC_MOTOR_SINE:inst3|SINE_VAL_1[1]                                             ;
; AC_MOTOR_COMPARATOR:inst5|sine_int[2]        ; Lost Fanouts              ; AC_MOTOR_SINE:inst3|SINE_VAL_1[2]                                             ;
; AC_MOTOR_COMPARATOR:inst5|sine_int[3]        ; Lost Fanouts              ; AC_MOTOR_SINE:inst3|SINE_VAL_1[3]                                             ;
; AC_MOTOR_COMPARATOR:inst5|sine_int[4]        ; Lost Fanouts              ; AC_MOTOR_SINE:inst3|SINE_VAL_1[4]                                             ;
; AC_MOTOR_COMPARATOR:inst7|sine_int[3]        ; Lost Fanouts              ; AC_MOTOR_SINE:inst3|SINE_VAL_3[3]                                             ;
; AC_MOTOR_COMPARATOR:inst5|sine_int[6]        ; Lost Fanouts              ; AC_MOTOR_SINE:inst3|SINE_VAL_1[6]                                             ;
; AC_MOTOR_COMPARATOR:inst5|sine_int[7]        ; Lost Fanouts              ; AC_MOTOR_SINE:inst3|SINE_VAL_1[7]                                             ;
; AC_MOTOR_COMPARATOR:inst5|sine_int[8]        ; Lost Fanouts              ; AC_MOTOR_SINE:inst3|SINE_VAL_1[8]                                             ;
; AC_MOTOR_COMPARATOR:inst5|sine_int[9]        ; Lost Fanouts              ; AC_MOTOR_SINE:inst3|SINE_VAL_1[9]                                             ;
; AC_MOTOR_COMPARATOR:inst5|sine_int[10]       ; Lost Fanouts              ; AC_MOTOR_SINE:inst3|SINE_VAL_1[10]                                            ;
; AC_MOTOR_COMPARATOR:inst7|sine_int[0]        ; Lost Fanouts              ; AC_MOTOR_SINE:inst3|SINE_VAL_3[0]                                             ;
; AC_MOTOR_COMPARATOR:inst7|sine_int[1]        ; Lost Fanouts              ; AC_MOTOR_SINE:inst3|SINE_VAL_3[1]                                             ;
; AC_MOTOR_COMPARATOR:inst7|sine_int[2]        ; Lost Fanouts              ; AC_MOTOR_SINE:inst3|SINE_VAL_3[2]                                             ;
+----------------------------------------------+---------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2478  ;
; Number of registers using Synchronous Clear  ; 125   ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1942  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                       ;
+--------------------------------------------------------------------------+---------+
; Inverted Register                                                        ; Fan out ;
+--------------------------------------------------------------------------+---------+
; ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|CONV_ADC       ; 3       ;
; DAC_AD5061:dac1|SYNC_DAC                                                 ; 2       ;
; ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[0] ; 3       ;
; DAC_AD5061:dac1|ctr_clk_delay[0]                                         ; 3       ;
; DAC_AD5061:dac1|index[1]                                                 ; 17      ;
; DAC_AD5061:dac1|index[0]                                                 ; 16      ;
; DAC_AD5061:dac1|index[2]                                                 ; 12      ;
; DAC_AD5061:dac1|index[4]                                                 ; 6       ;
; ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[0]       ; 2       ;
; ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[1]       ; 2       ;
; ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[2]       ; 2       ;
; ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[3]       ; 2       ;
; AC_MOTOR_SINE:inst3|ccw_int                                              ; 27      ;
; DREHZAHLMESSUNG:drehzahlmessung|ctr_mov_avg[0]                           ; 9       ;
; ADC_LTC2313_12_MOV_AVG:adc1|ctr_mov_avg[0]                               ; 9       ;
; AC_MOTOR_SINE:inst3|ampl_int[0]                                          ; 33      ;
; DC_MOTOR_RAMPE:dc_motor_rampe_antrieb|ctr[0]                             ; 2       ;
; AC_MOTOR_SINE:inst3|sine_index_3[10]                                     ; 3       ;
; AC_MOTOR_SINE:inst3|sine_index_2[9]                                      ; 11      ;
; AC_MOTOR_SINE:inst3|sine_index_2[7]                                      ; 3       ;
; AC_MOTOR_SINE:inst3|sine_index_2[5]                                      ; 3       ;
; AC_MOTOR_SINE:inst3|sine_index_2[3]                                      ; 3       ;
; AC_MOTOR_SINE:inst3|sine_index_2[1]                                      ; 3       ;
; AC_MOTOR_SINE:inst3|sine_index_3[8]                                      ; 3       ;
; AC_MOTOR_SINE:inst3|sine_index_3[6]                                      ; 3       ;
; AC_MOTOR_SINE:inst3|sine_index_3[4]                                      ; 3       ;
; AC_MOTOR_SINE:inst3|sine_index_3[2]                                      ; 3       ;
; Total number of inverted registers = 27                                  ;         ;
+--------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                        ;
+--------------------------------------------+---------------------------------+------+
; Register Name                              ; Megafunction                    ; Type ;
+--------------------------------------------+---------------------------------+------+
; AC_MOTOR_SINE:inst3|unsigned_sine_3[0..10] ; AC_MOTOR_SINE:inst3|Mux35_rtl_0 ; ROM  ;
; AC_MOTOR_SINE:inst3|unsigned_sine_2[0..10] ; AC_MOTOR_SINE:inst3|Mux23_rtl_0 ; ROM  ;
; AC_MOTOR_SINE:inst3|unsigned_sine_1[0..10] ; AC_MOTOR_SINE:inst3|Mux11_rtl_0 ; ROM  ;
+--------------------------------------------+---------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|DAC_AD5061:dac3|index[10]                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|DAC_AD5061:dac2|index[5]                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|DAC_AD5061:dac1|index[11]                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|index[4]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|index[4]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|index[8]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|index[11]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|index[5]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[8]        ;
; 3:1                ; 93 bits   ; 186 LEs       ; 93 LEs               ; 93 LEs                 ; Yes        ; |MAX1000|SPI_HOST:spi_host|DATA_OUT[139]                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MAX1000|WDT:wdt|counter[3]                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MAX1000|SEL_SPI_INPUT:sel_spi_input|counter[1]                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |MAX1000|SPI_HOST:spi_host|i_data_mosi[11]                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MAX1000|SPI_HOST:spi_host|spi_cmd_write                                           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |MAX1000|SPI_HOST:spi_host|spi_clk_ctr[0]                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |MAX1000|SPI_HOST:spi_host|i_data_miso[6]                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MAX1000|SPI_HOST:spi_host|cmd[5]                                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |MAX1000|SPI_HOST:spi_host|i_cmd[5]                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MAX1000|DREHZAHLMESSUNG:drehzahlmessung|state[5]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc6|state[0]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc5|state[7]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc4|state[4]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc3|state[1]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc2|state[11]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc1|state[6]                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MAX1000|DREHZAHLMESSUNG:drehzahlmessung|counter[3]                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MAX1000|DREHZAHLMESSUNG:drehzahlmessung|speed_temp[16]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MAX1000|DC_MOTOR_RAMPE:dc_motor_rampe_antrieb|CCW                                 ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |MAX1000|AC_MOTOR_SINE:inst3|SINE_VAL_2[16]                                        ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |MAX1000|AC_MOTOR_SINE:inst3|mem_index_1[7]                                        ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |MAX1000|AC_MOTOR_SINE:inst3|mem_index_3[5]                                        ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |MAX1000|AC_MOTOR_SINE:inst3|mem_index_2[6]                                        ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |MAX1000|DAC_AD5061:dac3|ctr_clk_delay[14]                                         ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |MAX1000|DAC_AD5061:dac2|ctr_clk_delay[14]                                         ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |MAX1000|DAC_AD5061:dac1|ctr_clk_delay[1]                                          ;
; 6:1                ; 15 bits   ; 60 LEs        ; 15 LEs               ; 45 LEs                 ; Yes        ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[5]  ;
; 6:1                ; 15 bits   ; 60 LEs        ; 15 LEs               ; 45 LEs                 ; Yes        ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[12] ;
; 6:1                ; 15 bits   ; 60 LEs        ; 15 LEs               ; 45 LEs                 ; Yes        ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[15] ;
; 6:1                ; 15 bits   ; 60 LEs        ; 15 LEs               ; 45 LEs                 ; Yes        ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[9]  ;
; 6:1                ; 15 bits   ; 60 LEs        ; 15 LEs               ; 45 LEs                 ; Yes        ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[7]  ;
; 6:1                ; 15 bits   ; 60 LEs        ; 15 LEs               ; 45 LEs                 ; Yes        ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|ctr_clk_spi[4]  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|DIG_INP_FILTER:spi_cs_filter|ctr1[0]                                      ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|DIG_INP_FILTER:spi_cs_filter|ctr0[2]                                      ;
; 18:1               ; 32 bits   ; 384 LEs       ; 192 LEs              ; 192 LEs                ; Yes        ; |MAX1000|DREHZAHLMESSUNG:drehzahlmessung|summe_mov_avg[15]                         ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|SPI_HOST:spi_host|SPI_INP_FILTER_HOST:spi_inp_filter_cs|ctr1[2]           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|SPI_HOST:spi_host|SPI_INP_FILTER_HOST:spi_inp_filter_cs|ctr0[0]           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|SPI_HOST:spi_host|SPI_INP_FILTER_HOST:spi_inp_filter_mosi|ctr1[3]         ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|SPI_HOST:spi_host|SPI_INP_FILTER_HOST:spi_inp_filter_mosi|ctr0[4]         ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|SPI_HOST:spi_host|SPI_INP_FILTER_HOST:spi_inp_filter_clk|ctr1[3]          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|SPI_HOST:spi_host|SPI_INP_FILTER_HOST:spi_inp_filter_clk|ctr0[1]          ;
; 6:1                ; 12 bits   ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; Yes        ; |MAX1000|DREHZAHLMESSUNG:drehzahlmessung|INP_FILTER:inp_filter|ctr1[3]             ;
; 6:1                ; 12 bits   ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; Yes        ; |MAX1000|DREHZAHLMESSUNG:drehzahlmessung|INP_FILTER:inp_filter|ctr0[3]             ;
; 10:1               ; 28 bits   ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; Yes        ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc6|summe_mov_avg[22]                             ;
; 10:1               ; 28 bits   ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; Yes        ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc5|summe_mov_avg[18]                             ;
; 10:1               ; 28 bits   ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; Yes        ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc4|summe_mov_avg[22]                             ;
; 10:1               ; 28 bits   ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; Yes        ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc3|summe_mov_avg[25]                             ;
; 10:1               ; 28 bits   ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; Yes        ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc2|summe_mov_avg[11]                             ;
; 10:1               ; 28 bits   ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; Yes        ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc1|summe_mov_avg[5]                              ;
; 9:1                ; 12 bits   ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; Yes        ; |MAX1000|DC_MOTOR_RAMPE:dc_motor_rampe_antrieb|VALUE_OUT[11]                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MAX1000|DAC_AD5061:dac3|index[0]                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MAX1000|DAC_AD5061:dac2|index[0]                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MAX1000|DAC_AD5061:dac1|index[0]                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|index[1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|index[0]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|index[1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|index[1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|index[0]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|index[0]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MAX1000|DAC_AD5061:dac3|state                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MAX1000|DAC_AD5061:dac2|state                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MAX1000|DAC_AD5061:dac1|state                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MAX1000|WDT:wdt|status                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12|state           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12|state           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12|state           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12|state           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12|state           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |MAX1000|ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12|state           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for AC_MOTOR_SINE:inst3|altsyncram:Mux35_rtl_0|altsyncram_1hu:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for AC_MOTOR_SINE:inst3|altsyncram:Mux23_rtl_0|altsyncram_2hu:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for AC_MOTOR_SINE:inst3|altsyncram:Mux11_rtl_0|altsyncram_3hu:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_HOST:spi_host ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; SPI_FILTER     ; 2     ; Unsigned Integer                      ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_HOST:spi_host|SPI_INP_FILTER_HOST:spi_inp_filter_cs ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; FILTER         ; 2     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_HOST:spi_host|SPI_INP_FILTER_HOST:spi_inp_filter_clk ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; FILTER         ; 2     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_HOST:spi_host|SPI_INP_FILTER_HOST:spi_inp_filter_mosi ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; FILTER         ; 2     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:pll|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 83333                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Signed Integer       ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 25                    ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 25                    ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Signed Integer       ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK1_DIVIDE_BY                ; 3                     ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 6                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_USED             ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK3                     ; PORT_USED             ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; PLL_altpll2           ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SEL_SPI_INPUT:sel_spi_input ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DELAY_TIME     ; 100   ; Unsigned Integer                                ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIG_INP_FILTER:spi_cs_filter ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; FILTER         ; 5     ; Unsigned Integer                                 ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: WDT:wdt ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; DELAY_TIME     ; 50    ; Unsigned Integer            ;
; RESET_TIME     ; 10    ; Unsigned Integer            ;
; ENABLE         ; 1     ; Unsigned Binary             ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DREHZAHLMESSUNG:drehzahlmessung|INP_FILTER:inp_filter ;
+----------------+--------------+--------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                               ;
+----------------+--------------+--------------------------------------------------------------------+
; FILTER         ; 000111110100 ; Unsigned Binary                                                    ;
+----------------+--------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DC_MOTOR_LUEFTER:dc_motor_luefter ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; PWM_LIMIT      ; 4095  ; Unsigned Integer                                      ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AC_MOTOR_COMPARATOR:inst5 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; bits           ; 12    ; Signed Integer                                ;
; level_bits     ; 12    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AC_MOTOR_SINE:inst3 ;
+-----------------+-----------+------------------------------------+
; Parameter Name  ; Value     ; Type                               ;
+-----------------+-----------+------------------------------------+
; starting_sample ; 0         ; Signed Integer                     ;
; sine_samples    ; 2048      ; Signed Integer                     ;
; bits            ; 12        ; Signed Integer                     ;
; f_clk           ; 100000000 ; Signed Integer                     ;
; f_min           ; 10        ; Signed Integer                     ;
; f_max           ; 600       ; Signed Integer                     ;
; clock_div_min   ; 4882      ; Signed Integer                     ;
; clock_div_max   ; 81        ; Signed Integer                     ;
+-----------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DC_MOTOR_RAMPE:dc_motor_rampe_antrieb ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; RAMPE_CMP      ; 5000  ; Unsigned Integer                                          ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AC_MOTOR_TRIANGLE:inst2 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; output_bits    ; 24    ; Signed Integer                              ;
; level_bits     ; 13    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AC_MOTOR_CONTROL:inst4 ;
+-----------------+-------+-------------------------------------------+
; Parameter Name  ; Value ; Type                                      ;
+-----------------+-------+-------------------------------------------+
; resolution_bits ; 12    ; Signed Integer                            ;
+-----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AC_MOTOR_COMPARATOR:inst7 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; bits           ; 12    ; Signed Integer                                ;
; level_bits     ; 12    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AC_MOTOR_COMPARATOR:inst6 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; bits           ; 12    ; Signed Integer                                ;
; level_bits     ; 12    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DC_MOTOR_ANTRIEB:dc_motor_antrieb ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; PWM_LIMIT      ; 4095  ; Unsigned Integer                                      ;
; ADC_CMP_LIMIT  ; 4095  ; Unsigned Integer                                      ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AC_MOTOR_SINE:inst3|altsyncram:Mux35_rtl_0 ;
+------------------------------------+--------------------------+-----------------------------+
; Parameter Name                     ; Value                    ; Type                        ;
+------------------------------------+--------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                     ;
; OPERATION_MODE                     ; ROM                      ; Untyped                     ;
; WIDTH_A                            ; 11                       ; Untyped                     ;
; WIDTHAD_A                          ; 9                        ; Untyped                     ;
; NUMWORDS_A                         ; 512                      ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                     ;
; WIDTH_B                            ; 1                        ; Untyped                     ;
; WIDTHAD_B                          ; 1                        ; Untyped                     ;
; NUMWORDS_B                         ; 1                        ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                        ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                     ;
; BYTE_SIZE                          ; 8                        ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                     ;
; INIT_FILE                          ; MAX1000.MAX10000.rtl.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                     ;
; DEVICE_FAMILY                      ; MAX 10                   ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_1hu           ; Untyped                     ;
+------------------------------------+--------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AC_MOTOR_SINE:inst3|altsyncram:Mux23_rtl_0 ;
+------------------------------------+--------------------------+-----------------------------+
; Parameter Name                     ; Value                    ; Type                        ;
+------------------------------------+--------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                     ;
; OPERATION_MODE                     ; ROM                      ; Untyped                     ;
; WIDTH_A                            ; 11                       ; Untyped                     ;
; WIDTHAD_A                          ; 9                        ; Untyped                     ;
; NUMWORDS_A                         ; 512                      ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                     ;
; WIDTH_B                            ; 1                        ; Untyped                     ;
; WIDTHAD_B                          ; 1                        ; Untyped                     ;
; NUMWORDS_B                         ; 1                        ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                        ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                     ;
; BYTE_SIZE                          ; 8                        ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                     ;
; INIT_FILE                          ; MAX1000.MAX10001.rtl.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                     ;
; DEVICE_FAMILY                      ; MAX 10                   ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_2hu           ; Untyped                     ;
+------------------------------------+--------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AC_MOTOR_SINE:inst3|altsyncram:Mux11_rtl_0 ;
+------------------------------------+--------------------------+-----------------------------+
; Parameter Name                     ; Value                    ; Type                        ;
+------------------------------------+--------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                     ;
; OPERATION_MODE                     ; ROM                      ; Untyped                     ;
; WIDTH_A                            ; 11                       ; Untyped                     ;
; WIDTHAD_A                          ; 9                        ; Untyped                     ;
; NUMWORDS_A                         ; 512                      ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                     ;
; WIDTH_B                            ; 1                        ; Untyped                     ;
; WIDTHAD_B                          ; 1                        ; Untyped                     ;
; NUMWORDS_B                         ; 1                        ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                        ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                     ;
; BYTE_SIZE                          ; 8                        ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                     ;
; INIT_FILE                          ; MAX1000.MAX10002.rtl.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                     ;
; DEVICE_FAMILY                      ; MAX 10                   ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_3hu           ; Untyped                     ;
+------------------------------------+--------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AC_MOTOR_SINE:inst3|lpm_mult:Mult4 ;
+------------------------------------------------+----------+-------------------------+
; Parameter Name                                 ; Value    ; Type                    ;
+------------------------------------------------+----------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 12       ; Untyped                 ;
; LPM_WIDTHB                                     ; 13       ; Untyped                 ;
; LPM_WIDTHP                                     ; 25       ; Untyped                 ;
; LPM_WIDTHR                                     ; 25       ; Untyped                 ;
; LPM_WIDTHS                                     ; 1        ; Untyped                 ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                 ;
; LPM_PIPELINE                                   ; 0        ; Untyped                 ;
; LATENCY                                        ; 0        ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                 ;
; USE_EAB                                        ; OFF      ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                 ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_lgs ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                 ;
+------------------------------------------------+----------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AC_MOTOR_SINE:inst3|lpm_mult:Mult3 ;
+------------------------------------------------+----------+-------------------------+
; Parameter Name                                 ; Value    ; Type                    ;
+------------------------------------------------+----------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 12       ; Untyped                 ;
; LPM_WIDTHB                                     ; 13       ; Untyped                 ;
; LPM_WIDTHP                                     ; 25       ; Untyped                 ;
; LPM_WIDTHR                                     ; 25       ; Untyped                 ;
; LPM_WIDTHS                                     ; 1        ; Untyped                 ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                 ;
; LPM_PIPELINE                                   ; 0        ; Untyped                 ;
; LATENCY                                        ; 0        ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                 ;
; USE_EAB                                        ; OFF      ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                 ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_lgs ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                 ;
+------------------------------------------------+----------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AC_MOTOR_SINE:inst3|lpm_mult:Mult5 ;
+------------------------------------------------+----------+-------------------------+
; Parameter Name                                 ; Value    ; Type                    ;
+------------------------------------------------+----------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 12       ; Untyped                 ;
; LPM_WIDTHB                                     ; 13       ; Untyped                 ;
; LPM_WIDTHP                                     ; 25       ; Untyped                 ;
; LPM_WIDTHR                                     ; 25       ; Untyped                 ;
; LPM_WIDTHS                                     ; 1        ; Untyped                 ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                 ;
; LPM_PIPELINE                                   ; 0        ; Untyped                 ;
; LATENCY                                        ; 0        ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                 ;
; USE_EAB                                        ; OFF      ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                 ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_lgs ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                 ;
+------------------------------------------------+----------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AC_MOTOR_SINE:inst3|lpm_mult:Mult0 ;
+------------------------------------------------+---------+--------------------------+
; Parameter Name                                 ; Value   ; Type                     ;
+------------------------------------------------+---------+--------------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE           ;
; LPM_WIDTHA                                     ; 12      ; Untyped                  ;
; LPM_WIDTHB                                     ; 2       ; Untyped                  ;
; LPM_WIDTHP                                     ; 14      ; Untyped                  ;
; LPM_WIDTHR                                     ; 14      ; Untyped                  ;
; LPM_WIDTHS                                     ; 1       ; Untyped                  ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped                  ;
; LPM_PIPELINE                                   ; 0       ; Untyped                  ;
; LATENCY                                        ; 0       ; Untyped                  ;
; INPUT_A_IS_CONSTANT                            ; NO      ; Untyped                  ;
; INPUT_B_IS_CONSTANT                            ; NO      ; Untyped                  ;
; USE_EAB                                        ; OFF     ; Untyped                  ;
; MAXIMIZE_SPEED                                 ; 6       ; Untyped                  ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped                  ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped                  ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped                  ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped                  ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped                  ;
+------------------------------------------------+---------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AC_MOTOR_SINE:inst3|lpm_mult:Mult1 ;
+------------------------------------------------+---------+--------------------------+
; Parameter Name                                 ; Value   ; Type                     ;
+------------------------------------------------+---------+--------------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE           ;
; LPM_WIDTHA                                     ; 12      ; Untyped                  ;
; LPM_WIDTHB                                     ; 2       ; Untyped                  ;
; LPM_WIDTHP                                     ; 14      ; Untyped                  ;
; LPM_WIDTHR                                     ; 14      ; Untyped                  ;
; LPM_WIDTHS                                     ; 1       ; Untyped                  ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped                  ;
; LPM_PIPELINE                                   ; 0       ; Untyped                  ;
; LATENCY                                        ; 0       ; Untyped                  ;
; INPUT_A_IS_CONSTANT                            ; NO      ; Untyped                  ;
; INPUT_B_IS_CONSTANT                            ; NO      ; Untyped                  ;
; USE_EAB                                        ; OFF     ; Untyped                  ;
; MAXIMIZE_SPEED                                 ; 6       ; Untyped                  ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped                  ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped                  ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped                  ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped                  ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped                  ;
+------------------------------------------------+---------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AC_MOTOR_SINE:inst3|lpm_mult:Mult2 ;
+------------------------------------------------+---------+--------------------------+
; Parameter Name                                 ; Value   ; Type                     ;
+------------------------------------------------+---------+--------------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE           ;
; LPM_WIDTHA                                     ; 12      ; Untyped                  ;
; LPM_WIDTHB                                     ; 2       ; Untyped                  ;
; LPM_WIDTHP                                     ; 14      ; Untyped                  ;
; LPM_WIDTHR                                     ; 14      ; Untyped                  ;
; LPM_WIDTHS                                     ; 1       ; Untyped                  ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped                  ;
; LPM_PIPELINE                                   ; 0       ; Untyped                  ;
; LATENCY                                        ; 0       ; Untyped                  ;
; INPUT_A_IS_CONSTANT                            ; NO      ; Untyped                  ;
; INPUT_B_IS_CONSTANT                            ; NO      ; Untyped                  ;
; USE_EAB                                        ; OFF     ; Untyped                  ;
; MAXIMIZE_SPEED                                 ; 6       ; Untyped                  ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped                  ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped                  ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped                  ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped                  ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped                  ;
+------------------------------------------------+---------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; PLL:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 83333                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 3                                          ;
; Entity Instance                           ; AC_MOTOR_SINE:inst3|altsyncram:Mux35_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                        ;
;     -- WIDTH_A                            ; 11                                         ;
;     -- NUMWORDS_A                         ; 512                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 1                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
; Entity Instance                           ; AC_MOTOR_SINE:inst3|altsyncram:Mux23_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                        ;
;     -- WIDTH_A                            ; 11                                         ;
;     -- NUMWORDS_A                         ; 512                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 1                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
; Entity Instance                           ; AC_MOTOR_SINE:inst3|altsyncram:Mux11_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                        ;
;     -- WIDTH_A                            ; 11                                         ;
;     -- NUMWORDS_A                         ; 512                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 1                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                             ;
+---------------------------------------+------------------------------------+
; Name                                  ; Value                              ;
+---------------------------------------+------------------------------------+
; Number of entity instances            ; 6                                  ;
; Entity Instance                       ; AC_MOTOR_SINE:inst3|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 12                                 ;
;     -- LPM_WIDTHB                     ; 13                                 ;
;     -- LPM_WIDTHP                     ; 25                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                 ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
; Entity Instance                       ; AC_MOTOR_SINE:inst3|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 12                                 ;
;     -- LPM_WIDTHB                     ; 13                                 ;
;     -- LPM_WIDTHP                     ; 25                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                 ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
; Entity Instance                       ; AC_MOTOR_SINE:inst3|lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 12                                 ;
;     -- LPM_WIDTHB                     ; 13                                 ;
;     -- LPM_WIDTHP                     ; 25                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                 ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
; Entity Instance                       ; AC_MOTOR_SINE:inst3|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 12                                 ;
;     -- LPM_WIDTHB                     ; 2                                  ;
;     -- LPM_WIDTHP                     ; 14                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                 ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
; Entity Instance                       ; AC_MOTOR_SINE:inst3|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 12                                 ;
;     -- LPM_WIDTHB                     ; 2                                  ;
;     -- LPM_WIDTHP                     ; 14                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                 ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
; Entity Instance                       ; AC_MOTOR_SINE:inst3|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 12                                 ;
;     -- LPM_WIDTHB                     ; 2                                  ;
;     -- LPM_WIDTHP                     ; 14                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                 ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
+---------------------------------------+------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 47                          ;
; cycloneiii_ff         ; 2478                        ;
;     ENA               ; 1814                        ;
;     ENA SCLR          ; 112                         ;
;     ENA SLD           ; 16                          ;
;     SCLR              ; 13                          ;
;     plain             ; 523                         ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 3487                        ;
;     arith             ; 1491                        ;
;         2 data inputs ; 526                         ;
;         3 data inputs ; 965                         ;
;     normal            ; 1996                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 101                         ;
;         2 data inputs ; 217                         ;
;         3 data inputs ; 284                         ;
;         4 data inputs ; 1392                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 33                          ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 4.58                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Fri May 10 11:28:11 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MAX1000 -c MAX1000
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/AC_MOTOR/AC_MOTOR_TRIANGLE.v
    Info (12023): Found entity 1: AC_MOTOR_TRIANGLE File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_TRIANGLE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/AC_MOTOR/AC_MOTOR_SINE.v
    Info (12023): Found entity 1: AC_MOTOR_SINE File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/AC_MOTOR/AC_MOTOR_CONTROL.v
    Info (12023): Found entity 1: AC_MOTOR_CONTROL File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/AC_MOTOR/AC_MOTOR_COMPARATOR.v
    Info (12023): Found entity 1: AC_MOTOR_COMPARATOR File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_COMPARATOR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file MAX1000.bdf
    Info (12023): Found entity 1: MAX1000
Info (12021): Found 1 design units, including 1 entities, in source file src/PLL/PLL.v
    Info (12023): Found entity 1: PLL File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/PLL/PLL.v Line: 39
Info (12021): Found 2 design units, including 2 entities, in source file src/SPI/HOST/SPI_HOST.v
    Info (12023): Found entity 1: SPI_HOST File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v Line: 2
    Info (12023): Found entity 2: SPI_INP_FILTER_HOST File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v Line: 224
Info (12021): Found 1 design units, including 1 entities, in source file src/CLOCK/GENERATOR/CLOCK_GENERATOR.v
    Info (12023): Found entity 1: CLOCK_GENERATOR File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/CLOCK/GENERATOR/CLOCK_GENERATOR.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file src/SPI/ZUWEISUNG/ZUWEISUNG.v
    Info (12023): Found entity 1: DATA_IN_VAR File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v Line: 2
    Info (12023): Found entity 2: DATA_OUT_VAR File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v Line: 128
Info (12021): Found 3 design units, including 3 entities, in source file src/TOOLBOX/SEL/SEL.v
    Info (12023): Found entity 1: SEL_SPI_INPUT File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/TOOLBOX/SEL/SEL.v Line: 2
    Info (12023): Found entity 2: SEL_1_BIT File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/TOOLBOX/SEL/SEL.v Line: 84
    Info (12023): Found entity 3: SEL_12_BIT File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/TOOLBOX/SEL/SEL.v Line: 95
Info (12021): Found 1 design units, including 1 entities, in source file src/CLOCK/WDT/WDT.v
    Info (12023): Found entity 1: WDT File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/CLOCK/WDT/WDT.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v
    Info (12023): Found entity 1: DIG_INP_FILTER File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v
    Info (12023): Found entity 1: ADC_LTC2313_12 File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v Line: 3
    Info (12023): Found entity 2: ADC_LTC2313_12_MOV_AVG File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v Line: 108
Info (12021): Found 1 design units, including 1 entities, in source file src/ADC_DAC/DAC_AD5061/DAC_AD5061.v
    Info (12023): Found entity 1: DAC_AD5061 File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/DAC_AD5061/DAC_AD5061.v Line: 2
Info (12021): Found 3 design units, including 3 entities, in source file src/DC_MOTOR/DC_MOTOR.v
    Info (12023): Found entity 1: DC_MOTOR_ANTRIEB File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v Line: 2
    Info (12023): Found entity 2: DC_MOTOR_RAMPE File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v Line: 125
    Info (12023): Found entity 3: DC_MOTOR_LUEFTER File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v Line: 225
Info (12021): Found 2 design units, including 2 entities, in source file src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v
    Info (12023): Found entity 1: DREHZAHLMESSUNG File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v Line: 2
    Info (12023): Found entity 2: INP_FILTER File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v Line: 154
Warning (10236): Verilog HDL Implicit Net warning at SPI_HOST.v(50): created implicit net for "SPI_CS_OUT" File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v Line: 50
Info (12127): Elaborating entity "MAX1000" for the top level hierarchy
Warning (275009): Pin "U28_OUT" not connected
Info (12128): Elaborating entity "DATA_OUT_VAR" for hierarchy "DATA_OUT_VAR:data_out_var"
Info (12128): Elaborating entity "SPI_HOST" for hierarchy "SPI_HOST:spi_host"
Warning (10036): Verilog HDL or VHDL warning at SPI_HOST.v(50): object "SPI_CS_OUT" assigned a value but never read File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v Line: 50
Warning (10230): Verilog HDL assignment warning at SPI_HOST.v(122): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v Line: 122
Warning (10230): Verilog HDL assignment warning at SPI_HOST.v(196): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v Line: 196
Warning (10230): Verilog HDL assignment warning at SPI_HOST.v(201): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v Line: 201
Warning (10230): Verilog HDL assignment warning at SPI_HOST.v(208): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v Line: 208
Warning (10230): Verilog HDL assignment warning at SPI_HOST.v(218): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v Line: 218
Info (12128): Elaborating entity "SPI_INP_FILTER_HOST" for hierarchy "SPI_HOST:spi_host|SPI_INP_FILTER_HOST:spi_inp_filter_cs" File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v Line: 46
Warning (10230): Verilog HDL assignment warning at SPI_HOST.v(246): truncated value with size 32 to match size of target (5) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v Line: 246
Warning (10230): Verilog HDL assignment warning at SPI_HOST.v(251): truncated value with size 32 to match size of target (5) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v Line: 251
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:pll"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:pll|altpll:altpll_component" File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/PLL/PLL.v Line: 98
Info (12130): Elaborated megafunction instantiation "PLL:pll|altpll:altpll_component" File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/PLL/PLL.v Line: 98
Info (12133): Instantiated megafunction "PLL:pll|altpll:altpll_component" with the following parameter: File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/PLL/PLL.v Line: 98
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "6"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "25"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "3"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "25"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "1"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "83333"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/PLL_altpll2.v
    Info (12023): Found entity 1: PLL_altpll2 File: /home/mschwarz/fhnw/pro6/pro6_fpga/db/PLL_altpll2.v Line: 29
Info (12128): Elaborating entity "PLL_altpll2" for hierarchy "PLL:pll|altpll:altpll_component|PLL_altpll2:auto_generated" File: /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "SEL_SPI_INPUT" for hierarchy "SEL_SPI_INPUT:sel_spi_input"
Warning (10230): Verilog HDL assignment warning at SEL.v(49): truncated value with size 32 to match size of target (16) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/TOOLBOX/SEL/SEL.v Line: 49
Info (12128): Elaborating entity "CLOCK_GENERATOR" for hierarchy "CLOCK_GENERATOR:clock_generator"
Info (12128): Elaborating entity "DIG_INP_FILTER" for hierarchy "DIG_INP_FILTER:spi_cs_filter"
Warning (10230): Verilog HDL assignment warning at DIG_INP_FILTER.v(25): truncated value with size 32 to match size of target (5) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v Line: 25
Warning (10230): Verilog HDL assignment warning at DIG_INP_FILTER.v(30): truncated value with size 32 to match size of target (5) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v Line: 30
Info (12128): Elaborating entity "WDT" for hierarchy "WDT:wdt"
Warning (10230): Verilog HDL assignment warning at WDT.v(47): truncated value with size 32 to match size of target (16) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/CLOCK/WDT/WDT.v Line: 47
Info (12128): Elaborating entity "DATA_IN_VAR" for hierarchy "DATA_IN_VAR:data_in_var"
Info (12128): Elaborating entity "ADC_LTC2313_12_MOV_AVG" for hierarchy "ADC_LTC2313_12_MOV_AVG:adc1"
Warning (10036): Verilog HDL or VHDL warning at ADC_LTC2313_12.v(120): object "ctr_sample" assigned a value but never read File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v Line: 120
Warning (10230): Verilog HDL assignment warning at ADC_LTC2313_12.v(178): truncated value with size 32 to match size of target (11) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v Line: 178
Warning (10230): Verilog HDL assignment warning at ADC_LTC2313_12.v(195): truncated value with size 32 to match size of target (16) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v Line: 195
Warning (10230): Verilog HDL assignment warning at ADC_LTC2313_12.v(200): truncated value with size 32 to match size of target (16) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v Line: 200
Warning (10230): Verilog HDL assignment warning at ADC_LTC2313_12.v(205): truncated value with size 32 to match size of target (16) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v Line: 205
Warning (10230): Verilog HDL assignment warning at ADC_LTC2313_12.v(210): truncated value with size 32 to match size of target (16) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v Line: 210
Warning (10230): Verilog HDL assignment warning at ADC_LTC2313_12.v(215): truncated value with size 32 to match size of target (16) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v Line: 215
Warning (10230): Verilog HDL assignment warning at ADC_LTC2313_12.v(220): truncated value with size 32 to match size of target (16) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v Line: 220
Warning (10230): Verilog HDL assignment warning at ADC_LTC2313_12.v(225): truncated value with size 32 to match size of target (16) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v Line: 225
Warning (10230): Verilog HDL assignment warning at ADC_LTC2313_12.v(230): truncated value with size 32 to match size of target (16) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v Line: 230
Warning (10230): Verilog HDL assignment warning at ADC_LTC2313_12.v(235): truncated value with size 32 to match size of target (16) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v Line: 235
Warning (10230): Verilog HDL assignment warning at ADC_LTC2313_12.v(240): truncated value with size 32 to match size of target (16) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v Line: 240
Warning (10230): Verilog HDL assignment warning at ADC_LTC2313_12.v(245): truncated value with size 32 to match size of target (16) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v Line: 245
Warning (10230): Verilog HDL assignment warning at ADC_LTC2313_12.v(250): truncated value with size 32 to match size of target (16) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v Line: 250
Warning (10230): Verilog HDL assignment warning at ADC_LTC2313_12.v(255): truncated value with size 32 to match size of target (16) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v Line: 255
Info (12128): Elaborating entity "ADC_LTC2313_12" for hierarchy "ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12" File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v Line: 140
Warning (10230): Verilog HDL assignment warning at ADC_LTC2313_12.v(50): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v Line: 50
Warning (10230): Verilog HDL assignment warning at ADC_LTC2313_12.v(73): truncated value with size 32 to match size of target (16) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v Line: 73
Warning (10230): Verilog HDL assignment warning at ADC_LTC2313_12.v(85): truncated value with size 32 to match size of target (16) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v Line: 85
Warning (10230): Verilog HDL assignment warning at ADC_LTC2313_12.v(94): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v Line: 94
Info (12128): Elaborating entity "DREHZAHLMESSUNG" for hierarchy "DREHZAHLMESSUNG:drehzahlmessung"
Warning (10230): Verilog HDL assignment warning at DREHZAHLMESSUNG.v(67): truncated value with size 32 to match size of target (6) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v Line: 67
Warning (10230): Verilog HDL assignment warning at DREHZAHLMESSUNG.v(74): truncated value with size 32 to match size of target (11) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v Line: 74
Info (12128): Elaborating entity "INP_FILTER" for hierarchy "DREHZAHLMESSUNG:drehzahlmessung|INP_FILTER:inp_filter" File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v Line: 28
Warning (10230): Verilog HDL assignment warning at DREHZAHLMESSUNG.v(176): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v Line: 176
Warning (10230): Verilog HDL assignment warning at DREHZAHLMESSUNG.v(181): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v Line: 181
Info (12128): Elaborating entity "DAC_AD5061" for hierarchy "DAC_AD5061:dac1"
Warning (10036): Verilog HDL or VHDL warning at DAC_AD5061.v(18): object "clk_dac_re" assigned a value but never read File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/DAC_AD5061/DAC_AD5061.v Line: 18
Warning (10230): Verilog HDL assignment warning at DAC_AD5061.v(65): truncated value with size 32 to match size of target (16) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/DAC_AD5061/DAC_AD5061.v Line: 65
Warning (10230): Verilog HDL assignment warning at DAC_AD5061.v(73): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/DAC_AD5061/DAC_AD5061.v Line: 73
Warning (10230): Verilog HDL assignment warning at DAC_AD5061.v(84): truncated value with size 32 to match size of target (16) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/DAC_AD5061/DAC_AD5061.v Line: 84
Info (12128): Elaborating entity "DC_MOTOR_LUEFTER" for hierarchy "DC_MOTOR_LUEFTER:dc_motor_luefter"
Warning (10230): Verilog HDL assignment warning at DC_MOTOR.v(245): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v Line: 245
Warning (10230): Verilog HDL assignment warning at DC_MOTOR.v(248): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v Line: 248
Info (12128): Elaborating entity "AC_MOTOR_COMPARATOR" for hierarchy "AC_MOTOR_COMPARATOR:inst5"
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_COMPARATOR.v(45): truncated value with size 32 to match size of target (3) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_COMPARATOR.v Line: 45
Info (12128): Elaborating entity "AC_MOTOR_SINE" for hierarchy "AC_MOTOR_SINE:inst3"
Warning (10999): Verilog HDL warning at AC_MOTOR_SINE.v(45): can't infer memory for variable 'sine' with attribute '"M9K"'. File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 45
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(48): truncated value with size 32 to match size of target (13) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 48
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(57): truncated value with size 14 to match size of target (9) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 57
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(58): truncated value with size 32 to match size of target (9) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 58
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(59): truncated value with size 32 to match size of target (9) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 59
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(60): truncated value with size 32 to match size of target (9) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 60
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(62): truncated value with size 14 to match size of target (9) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 62
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(63): truncated value with size 32 to match size of target (9) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 63
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(64): truncated value with size 32 to match size of target (9) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 64
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(65): truncated value with size 32 to match size of target (9) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 65
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(67): truncated value with size 14 to match size of target (9) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 67
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(68): truncated value with size 32 to match size of target (9) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 68
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(69): truncated value with size 32 to match size of target (9) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 69
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(70): truncated value with size 32 to match size of target (9) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 70
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(73): truncated value with size 32 to match size of target (3) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 73
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(76): truncated value with size 32 to match size of target (3) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 76
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(79): truncated value with size 32 to match size of target (3) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 79
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(85): truncated value with size 32 to match size of target (14) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 85
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(87): truncated value with size 32 to match size of target (14) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 87
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(89): truncated value with size 32 to match size of target (14) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 89
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(93): truncated value with size 32 to match size of target (13) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 93
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(124): truncated value with size 32 to match size of target (14) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 124
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(125): truncated value with size 32 to match size of target (14) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 125
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(127): truncated value with size 32 to match size of target (13) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 127
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(128): truncated value with size 32 to match size of target (13) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 128
Info (12128): Elaborating entity "DC_MOTOR_RAMPE" for hierarchy "DC_MOTOR_RAMPE:dc_motor_rampe_antrieb"
Warning (10230): Verilog HDL assignment warning at DC_MOTOR.v(158): truncated value with size 32 to match size of target (16) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v Line: 158
Warning (10230): Verilog HDL assignment warning at DC_MOTOR.v(163): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v Line: 163
Warning (10230): Verilog HDL assignment warning at DC_MOTOR.v(187): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v Line: 187
Warning (10230): Verilog HDL assignment warning at DC_MOTOR.v(188): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v Line: 188
Warning (10230): Verilog HDL assignment warning at DC_MOTOR.v(193): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v Line: 193
Warning (10230): Verilog HDL assignment warning at DC_MOTOR.v(203): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v Line: 203
Warning (10230): Verilog HDL assignment warning at DC_MOTOR.v(204): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v Line: 204
Warning (10230): Verilog HDL assignment warning at DC_MOTOR.v(208): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v Line: 208
Info (12128): Elaborating entity "AC_MOTOR_TRIANGLE" for hierarchy "AC_MOTOR_TRIANGLE:inst2"
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_TRIANGLE.v(33): truncated value with size 32 to match size of target (2) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_TRIANGLE.v Line: 33
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_TRIANGLE.v(43): truncated value with size 32 to match size of target (24) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_TRIANGLE.v Line: 43
Info (12128): Elaborating entity "AC_MOTOR_CONTROL" for hierarchy "AC_MOTOR_CONTROL:inst4"
Warning (10036): Verilog HDL or VHDL warning at AC_MOTOR_CONTROL.v(12): object "power_int" assigned a value but never read File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v Line: 12
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_CONTROL.v(15): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v Line: 15
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_CONTROL.v(27): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v Line: 27
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_CONTROL.v(28): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v Line: 28
Info (12128): Elaborating entity "DC_MOTOR_ANTRIEB" for hierarchy "DC_MOTOR_ANTRIEB:dc_motor_antrieb"
Warning (10230): Verilog HDL assignment warning at DC_MOTOR.v(67): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v Line: 67
Warning (10230): Verilog HDL assignment warning at DC_MOTOR.v(70): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v Line: 70
Warning (10230): Verilog HDL assignment warning at DC_MOTOR.v(80): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v Line: 80
Warning (10230): Verilog HDL assignment warning at DC_MOTOR.v(81): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v Line: 81
Warning (10230): Verilog HDL assignment warning at DC_MOTOR.v(106): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v Line: 106
Warning (10230): Verilog HDL assignment warning at DC_MOTOR.v(114): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v Line: 114
Info (19000): Inferred 3 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "AC_MOTOR_SINE:inst3|Mux35_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 11
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to MAX1000.MAX10000.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "AC_MOTOR_SINE:inst3|Mux23_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 11
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to MAX1000.MAX10001.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "AC_MOTOR_SINE:inst3|Mux11_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 11
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to MAX1000.MAX10002.rtl.mif
Info (278001): Inferred 6 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "AC_MOTOR_SINE:inst3|Mult4" File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 115
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "AC_MOTOR_SINE:inst3|Mult3" File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 112
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "AC_MOTOR_SINE:inst3|Mult5" File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 117
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "AC_MOTOR_SINE:inst3|Mult0" File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 104
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "AC_MOTOR_SINE:inst3|Mult1" File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 105
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "AC_MOTOR_SINE:inst3|Mult2" File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 106
Info (12130): Elaborated megafunction instantiation "AC_MOTOR_SINE:inst3|altsyncram:Mux35_rtl_0"
Info (12133): Instantiated megafunction "AC_MOTOR_SINE:inst3|altsyncram:Mux35_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "11"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "MAX1000.MAX10000.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1hu.tdf
    Info (12023): Found entity 1: altsyncram_1hu File: /home/mschwarz/fhnw/pro6/pro6_fpga/db/altsyncram_1hu.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "AC_MOTOR_SINE:inst3|altsyncram:Mux23_rtl_0"
Info (12133): Instantiated megafunction "AC_MOTOR_SINE:inst3|altsyncram:Mux23_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "11"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "MAX1000.MAX10001.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2hu.tdf
    Info (12023): Found entity 1: altsyncram_2hu File: /home/mschwarz/fhnw/pro6/pro6_fpga/db/altsyncram_2hu.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "AC_MOTOR_SINE:inst3|altsyncram:Mux11_rtl_0"
Info (12133): Instantiated megafunction "AC_MOTOR_SINE:inst3|altsyncram:Mux11_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "11"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "MAX1000.MAX10002.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3hu.tdf
    Info (12023): Found entity 1: altsyncram_3hu File: /home/mschwarz/fhnw/pro6/pro6_fpga/db/altsyncram_3hu.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "AC_MOTOR_SINE:inst3|lpm_mult:Mult4" File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 115
Info (12133): Instantiated megafunction "AC_MOTOR_SINE:inst3|lpm_mult:Mult4" with the following parameter: File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 115
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_lgs.tdf
    Info (12023): Found entity 1: mult_lgs File: /home/mschwarz/fhnw/pro6/pro6_fpga/db/mult_lgs.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "AC_MOTOR_SINE:inst3|lpm_mult:Mult0" File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 104
Info (12133): Instantiated megafunction "AC_MOTOR_SINE:inst3|lpm_mult:Mult0" with the following parameter: File: /home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 104
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "2"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "AC_MOTOR_SINE:inst3|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "AC_MOTOR_SINE:inst3|lpm_mult:Mult0" File: /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/lpm_mult.tdf Line: 323
Info (12131): Elaborated megafunction instantiation "AC_MOTOR_SINE:inst3|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod", which is child of megafunction instantiation "AC_MOTOR_SINE:inst3|lpm_mult:Mult0" File: /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/multcore.tdf Line: 298
Info (12131): Elaborated megafunction instantiation "AC_MOTOR_SINE:inst3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "AC_MOTOR_SINE:inst3|lpm_mult:Mult0" File: /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/multcore.tdf Line: 396
Info (12131): Elaborated megafunction instantiation "AC_MOTOR_SINE:inst3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "AC_MOTOR_SINE:inst3|lpm_mult:Mult0" File: /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hrg.tdf
    Info (12023): Found entity 1: add_sub_hrg File: /home/mschwarz/fhnw/pro6/pro6_fpga/db/add_sub_hrg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "AC_MOTOR_SINE:inst3|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00030", which is child of megafunction instantiation "AC_MOTOR_SINE:inst3|lpm_mult:Mult0" File: /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/multcore.tdf Line: 958
Info (12131): Elaborated megafunction instantiation "AC_MOTOR_SINE:inst3|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00032", which is child of megafunction instantiation "AC_MOTOR_SINE:inst3|lpm_mult:Mult0" File: /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/multcore.tdf Line: 970
Info (12131): Elaborated megafunction instantiation "AC_MOTOR_SINE:inst3|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "AC_MOTOR_SINE:inst3|lpm_mult:Mult0" File: /home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED3" is stuck at GND
    Warning (13410): Pin "LED4" is stuck at GND
    Warning (13410): Pin "LED5" is stuck at GND
    Warning (13410): Pin "LED6" is stuck at GND
    Warning (13410): Pin "LED7" is stuck at GND
    Warning (13410): Pin "U25_IN" is stuck at GND
    Warning (13410): Pin "D26" is stuck at GND
    Warning (13410): Pin "D23" is stuck at GND
    Warning (13410): Pin "D24" is stuck at GND
    Warning (13410): Pin "D25" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 183 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "PLL:pll|altpll:altpll_component|PLL_altpll2:auto_generated|pll1" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK[3] is not connected File: /home/mschwarz/fhnw/pro6/pro6_fpga/db/PLL_altpll2.v Line: 43
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "U28_OUT"
Info (21057): Implemented 4963 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 4876 logic cells
    Info (21064): Implemented 33 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 104 warnings
    Info: Peak virtual memory: 1232 megabytes
    Info: Processing ended: Fri May 10 11:28:35 2019
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:39


