#! /opt/local/bin/vvp
:ivl_version "0.9.6 " "(v0_9_6)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f80d9526a10 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x7f80d954f2e0_0 .var "Clk", 0 0;
v0x7f80d954b450_0 .var "Start", 0 0;
v0x7f80d954f4a0_0 .var/i "counter", 31 0;
v0x7f80d954f520_0 .var/i "flush", 31 0;
v0x7f80d954f5a0_0 .var/i "i", 31 0;
v0x7f80d954f650_0 .var/i "outfile", 31 0;
v0x7f80d954f6d0_0 .var/i "stall", 31 0;
S_0x7f80d9521ca0 .scope module, "CPU" "CPU" 2 12, 3 1, S_0x7f80d9526a10;
 .timescale 0 0;
v0x7f80d954f120_0 .net "clk_i", 0 0, v0x7f80d954f2e0_0; 1 drivers
v0x7f80d954f1a0_0 .net "instruction", 31 0, L_0x7f80d954fc30; 1 drivers
v0x7f80d954f260_0 .net "start_i", 0 0, v0x7f80d954b450_0; 1 drivers
S_0x7f80d954ee40 .scope module, "Add_PC" "Adder" 3 10, 4 2, S_0x7f80d9521ca0;
 .timescale 0 0;
v0x7f80d954ef20_0 .net "data1_i", 31 0, v0x7f80d954ec80_0; 1 drivers
v0x7f80d954efe0_0 .net "data2_i", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x7f80d954f060_0 .net "data_o", 31 0, L_0x7f80d954f790; 1 drivers
L_0x7f80d954f790 .arith/sum 32, v0x7f80d954ec80_0, C4<00000000000000000000000000000100>;
S_0x7f80d954ea80 .scope module, "PC" "PC" 3 17, 5 1, S_0x7f80d9521ca0;
 .timescale 0 0;
v0x7f80d954eb60_0 .alias "clk_i", 0 0, v0x7f80d954f120_0;
v0x7f80d954ebe0_0 .net "pc_i", 31 0, v0x7f80d954dd80_0; 1 drivers
v0x7f80d954ec80_0 .var "pc_o", 31 0;
v0x7f80d954ed20_0 .net "stall_i", 0 0, v0x7f80d954d120_0; 1 drivers
v0x7f80d954edc0_0 .alias "start_i", 0 0, v0x7f80d954f260_0;
S_0x7f80d954e5b0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 26, 6 2, S_0x7f80d9521ca0;
 .timescale 0 0;
L_0x7f80d954fc30 .functor BUFZ 32, L_0x7f80d954f8c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f80d954e690_0 .net *"_s0", 31 0, L_0x7f80d954f8c0; 1 drivers
v0x7f80d954e710_0 .net *"_s2", 31 0, L_0x7f80d954fac0; 1 drivers
v0x7f80d954e790_0 .net *"_s4", 29 0, L_0x7f80d954f970; 1 drivers
v0x7f80d954e810_0 .net *"_s6", 1 0, C4<00>; 1 drivers
v0x7f80d954e890_0 .alias "addr_i", 31 0, v0x7f80d954ef20_0;
v0x7f80d954e940_0 .alias "instr_o", 31 0, v0x7f80d954f1a0_0;
v0x7f80d954e9c0 .array "memory", 255 0, 31 0;
L_0x7f80d954f8c0 .array/port v0x7f80d954e9c0, L_0x7f80d954fac0;
L_0x7f80d954f970 .part v0x7f80d954ec80_0, 2, 30;
L_0x7f80d954fac0 .concat [ 30 2 0 0], L_0x7f80d954f970, C4<00>;
S_0x7f80d954e2b0 .scope module, "Brench_AND" "AND" 3 31, 7 2, S_0x7f80d9521ca0;
 .timescale 0 0;
L_0x7f80d954fcd0 .functor AND 1, v0x7f80d954ace0_0, v0x7f80d954c510_0, C4<1>, C4<1>;
v0x7f80d954e390_0 .net "data1_i", 0 0, v0x7f80d954ace0_0; 1 drivers
v0x7f80d954e430_0 .net "data2_i", 0 0, v0x7f80d954c510_0; 1 drivers
v0x7f80d954e4d0_0 .net "data_o", 0 0, L_0x7f80d954fcd0; 1 drivers
S_0x7f80d954dee0 .scope module, "Brench_MUX" "MUX32" 3 37, 8 3, S_0x7f80d9521ca0;
 .timescale 0 0;
v0x7f80d954e000_0 .net "data1_i", 31 0, L_0x7f80d95502d0; 1 drivers
v0x7f80d954e0b0_0 .alias "data2_i", 31 0, v0x7f80d954f060_0;
v0x7f80d954e150_0 .var "data_o", 31 0;
v0x7f80d954e210_0 .alias "select_i", 0 0, v0x7f80d954e4d0_0;
E_0x7f80d954dfc0 .event edge, v0x7f80d954d7a0_0, v0x7f80d954bbd0_0, v0x7f80d954d660_0;
L_0x7f80d954fe40 .part v0x7f80d954e150_0, 28, 4;
S_0x7f80d954db60 .scope module, "Jump_MUX" "MUX32" 3 44, 8 3, S_0x7f80d9521ca0;
 .timescale 0 0;
v0x7f80d954dc60_0 .net "data1_i", 31 0, v0x7f80d954d320_0; 1 drivers
v0x7f80d954dd00_0 .net "data2_i", 31 0, v0x7f80d954e150_0; 1 drivers
v0x7f80d954dd80_0 .var "data_o", 31 0;
v0x7f80d954de20_0 .net "select_i", 0 0, v0x7f80d954c600_0; 1 drivers
E_0x7f80d954d950 .event edge, v0x7f80d954c600_0, v0x7f80d954d320_0, v0x7f80d954dd00_0;
S_0x7f80d954d450 .scope module, "IF_ID" "IF_ID" 3 51, 9 9, S_0x7f80d9521ca0;
 .timescale 0 0;
v0x7f80d954d530_0 .net "Hazard_stall_i", 0 0, v0x7f80d954cfe0_0; 1 drivers
v0x7f80d954d5e0_0 .var "addedPC", 31 0;
v0x7f80d954d660_0 .alias "addedPC_i", 31 0, v0x7f80d954f060_0;
v0x7f80d954d700_0 .var "addedPC_o", 31 0;
v0x7f80d954d7a0_0 .alias "brench_i", 0 0, v0x7f80d954e4d0_0;
v0x7f80d954d850_0 .alias "clk_i", 0 0, v0x7f80d954f120_0;
v0x7f80d954d8d0_0 .var "inst", 31 0;
v0x7f80d954d990_0 .alias "inst_i", 31 0, v0x7f80d954f1a0_0;
v0x7f80d954da10_0 .var "inst_o", 31 0;
v0x7f80d954dae0_0 .alias "jump_i", 0 0, v0x7f80d954de20_0;
L_0x7f80d954fdb0 .part v0x7f80d954da10_0, 0, 26;
L_0x7f80d954ff10 .part v0x7f80d954da10_0, 26, 6;
L_0x7f80d954ffe0 .part v0x7f80d954da10_0, 21, 5;
L_0x7f80d9550070 .part v0x7f80d954da10_0, 16, 5;
L_0x7f80d9550210 .part v0x7f80d954da10_0, 26, 6;
L_0x7f80d9550550 .part v0x7f80d954da10_0, 0, 16;
L_0x7f80d9550900 .part v0x7f80d954da10_0, 21, 5;
L_0x7f80d9550a10 .part v0x7f80d954da10_0, 16, 5;
L_0x7f80d9550be0 .part v0x7f80d954da10_0, 21, 5;
L_0x7f80d9550c70 .part v0x7f80d954da10_0, 16, 5;
L_0x7f80d9550d00 .part v0x7f80d954da10_0, 16, 5;
L_0x7f80d9550d90 .part v0x7f80d954da10_0, 11, 5;
S_0x7f80d954d1a0 .scope module, "JumpAddr" "Shift_Left2_Concat" 3 62, 10 1, S_0x7f80d9521ca0;
 .timescale 0 0;
v0x7f80d954d280_0 .net "inst_i", 25 0, L_0x7f80d954fdb0; 1 drivers
v0x7f80d954d320_0 .var "jumpAddr_o", 31 0;
v0x7f80d954d3b0_0 .net "jumpPC_i", 3 0, L_0x7f80d954fe40; 1 drivers
E_0x7f80d954cfb0 .event edge, v0x7f80d954d3b0_0, v0x7f80d954d280_0;
S_0x7f80d954cbc0 .scope module, "HD" "Hazard_Detection_Unit" 3 68, 11 1, S_0x7f80d9521ca0;
 .timescale 0 0;
v0x7f80d954ccd0_0 .net "IDEX_MemWrite_i", 0 0, L_0x7f80d9550180; 1 drivers
v0x7f80d954cd50_0 .net "IDEX_RtAddr_i", 4 0, v0x7f80d954a6c0_0; 1 drivers
v0x7f80d954ce10_0 .var "IDEX_stall_o", 0 0;
v0x7f80d954ceb0_0 .net "IFID_RsAddr_i", 4 0, L_0x7f80d954ffe0; 1 drivers
v0x7f80d954cf30_0 .net "IFID_RtAddr_i", 4 0, L_0x7f80d9550070; 1 drivers
v0x7f80d954cfe0_0 .var "IFID_stall_o", 0 0;
v0x7f80d954d060_0 .net "Op_i", 5 0, L_0x7f80d954ff10; 1 drivers
v0x7f80d954d120_0 .var "PC_stall_o", 0 0;
E_0x7f80d954ca30/0 .event edge, v0x7f80d954ccd0_0, v0x7f80d954d060_0, v0x7f80d954ceb0_0, v0x7f80d95486a0_0;
E_0x7f80d954ca30/1 .event edge, v0x7f80d954cf30_0;
E_0x7f80d954ca30 .event/or E_0x7f80d954ca30/0, E_0x7f80d954ca30/1;
S_0x7f80d954c680 .scope module, "Flush_MUX" "Flush_MUX" 3 79, 12 3, S_0x7f80d9521ca0;
 .timescale 0 0;
v0x7f80d954c760_0 .net "EX_i", 3 0, v0x7f80d954bea0_0; 1 drivers
v0x7f80d954c810_0 .var "EX_o", 2 0;
v0x7f80d954c890_0 .net "MEM_i", 1 0, v0x7f80d954bfd0_0; 1 drivers
v0x7f80d954c910_0 .var "MEM_o", 1 0;
v0x7f80d954c9b0_0 .net "WB_i", 1 0, v0x7f80d954c490_0; 1 drivers
v0x7f80d954ca60_0 .var "WB_o", 1 0;
v0x7f80d954cb00_0 .net "flush_i", 0 0, v0x7f80d954ce10_0; 1 drivers
E_0x7f80d954c2e0 .event edge, v0x7f80d954cb00_0, v0x7f80d954c490_0, v0x7f80d954bea0_0, v0x7f80d954bfd0_0;
S_0x7f80d954bc50 .scope module, "Control" "Control" 3 89, 13 2, S_0x7f80d9521ca0;
 .timescale 0 0;
v0x7f80d954bd70_0 .var "ALUOp", 2 0;
v0x7f80d954be10_0 .var "ALUSrc", 0 0;
v0x7f80d954bea0_0 .var "EX_o", 3 0;
v0x7f80d954bf40_0 .var "FlushMUX_o", 0 0;
v0x7f80d954bfd0_0 .var "MEM_o", 1 0;
v0x7f80d954c090_0 .var "MemRead", 0 0;
v0x7f80d954c120_0 .var "MemWrite", 0 0;
v0x7f80d954c1e0_0 .var "MemtoReg", 0 0;
v0x7f80d954c260_0 .net "Op_i", 5 0, L_0x7f80d9550210; 1 drivers
v0x7f80d954c330_0 .var "RegDst", 0 0;
v0x7f80d954c3b0_0 .var "RegWrite", 0 0;
v0x7f80d954c490_0 .var "WB_o", 1 0;
v0x7f80d954c510_0 .var "brenchCtrl_o", 0 0;
v0x7f80d954c600_0 .var "jumpCtrl_o", 0 0;
E_0x7f80d954bd30 .event edge, v0x7f80d954c260_0;
L_0x7f80d9550eb0 .part v0x7f80d954bea0_0, 0, 2;
S_0x7f80d954b9f0 .scope module, "Add_Jump" "Adder" 3 99, 4 2, S_0x7f80d9521ca0;
 .timescale 0 0;
v0x7f80d954bad0_0 .net "data1_i", 31 0, v0x7f80d954b970_0; 1 drivers
v0x7f80d954bb50_0 .net "data2_i", 31 0, v0x7f80d954d700_0; 1 drivers
v0x7f80d954bbd0_0 .alias "data_o", 31 0, v0x7f80d954e000_0;
L_0x7f80d95502d0 .arith/sum 32, v0x7f80d954b970_0, v0x7f80d954d700_0;
S_0x7f80d954b810 .scope module, "brenchx4" "Shift_Left2" 3 105, 14 1, S_0x7f80d9521ca0;
 .timescale 0 0;
v0x7f80d954b8f0_0 .net "data_i", 31 0, L_0x7f80d9550440; 1 drivers
v0x7f80d954b970_0 .var "data_o", 31 0;
E_0x7f80d954b200 .event edge, v0x7f80d954a630_0;
S_0x7f80d954b5b0 .scope module, "Signed_Extend" "Signed_Extend" 3 110, 15 2, S_0x7f80d9521ca0;
 .timescale 0 0;
v0x7f80d954b690_0 .net *"_s3", 15 0, C4<0000000000000000>; 1 drivers
v0x7f80d954b710_0 .net "data_i", 15 0, L_0x7f80d9550550; 1 drivers
v0x7f80d954b790_0 .alias "data_o", 31 0, v0x7f80d954b8f0_0;
L_0x7f80d9550440 .concat [ 16 16 0 0], L_0x7f80d9550550, C4<0000000000000000>;
S_0x7f80d954ad60 .scope module, "Registers" "Registers" 3 115, 16 2, S_0x7f80d9521ca0;
 .timescale 0 0;
L_0x7f80d95506b0 .functor BUFZ 32, L_0x7f80d9550620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f80d9550820 .functor BUFZ 32, L_0x7f80d9550790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f80d954ae40_0 .net "RDaddr_i", 4 0, v0x7f80d9546550_0; 1 drivers
v0x7f80d954af00_0 .net "RDdata_i", 31 0, v0x7f80d9545ce0_0; 1 drivers
v0x7f80d954af80_0 .net "RSaddr_i", 4 0, L_0x7f80d9550900; 1 drivers
v0x7f80d954b000_0 .net "RSdata_o", 31 0, L_0x7f80d95506b0; 1 drivers
v0x7f80d954b080_0 .net "RTaddr_i", 4 0, L_0x7f80d9550a10; 1 drivers
v0x7f80d954b100_0 .net "RTdata_o", 31 0, L_0x7f80d9550820; 1 drivers
v0x7f80d954b180_0 .net "RegWrite_i", 0 0, v0x7f80d95465d0_0; 1 drivers
v0x7f80d954b280_0 .net *"_s0", 31 0, L_0x7f80d9550620; 1 drivers
v0x7f80d954b300_0 .net *"_s4", 31 0, L_0x7f80d9550790; 1 drivers
v0x7f80d954b3d0_0 .alias "clk_i", 0 0, v0x7f80d954f120_0;
v0x7f80d954b4d0 .array "register", 31 0, 31 0;
L_0x7f80d9550620 .array/port v0x7f80d954b4d0, L_0x7f80d9550900;
L_0x7f80d9550790 .array/port v0x7f80d954b4d0, L_0x7f80d9550a10;
S_0x7f80d954a920 .scope module, "Equal" "Equal" 3 126, 17 1, S_0x7f80d9521ca0;
 .timescale 0 0;
v0x7f80d954aa00_0 .alias "data1_i", 31 0, v0x7f80d954b000_0;
v0x7f80d954aa80_0 .alias "data2_i", 31 0, v0x7f80d954b100_0;
v0x7f80d954ace0_0 .var "data_o", 0 0;
E_0x7f80d954a7e0 .event edge, v0x7f80d9548de0_0, v0x7f80d9549240_0;
S_0x7f80d95495a0 .scope module, "ID_EX" "ID_EX" 3 132, 18 1, S_0x7f80d9521ca0;
 .timescale 0 0;
v0x7f80d9549680_0 .var "ALU_OP_o", 1 0;
v0x7f80d9549700_0 .var "ALU_Src_o", 0 0;
v0x7f80d95497a0_0 .var "EX", 3 0;
v0x7f80d9549840_0 .net "EX_i", 2 0, v0x7f80d954c810_0; 1 drivers
v0x7f80d95498c0_0 .var "MEM", 1 0;
v0x7f80d9549970_0 .net "MEM_i", 1 0, v0x7f80d954c910_0; 1 drivers
v0x7f80d95499f0_0 .var "MEM_o", 1 0;
v0x7f80d9549ab0_0 .var "RdAddr_WB", 4 0;
v0x7f80d9549b30_0 .net "RdAddr_WB_i", 4 0, L_0x7f80d9550d90; 1 drivers
v0x7f80d9549c00_0 .var "RdAddr_WB_o", 4 0;
v0x7f80d9549c80_0 .var "Reg_Dst_o", 0 0;
v0x7f80d9549d60_0 .var "Reg_data1", 31 0;
v0x7f80d9549de0_0 .alias "Reg_data1_i", 31 0, v0x7f80d954b000_0;
v0x7f80d9549ed0_0 .var "Reg_data1_o", 31 0;
v0x7f80d9549f50_0 .var "Reg_data2", 31 0;
v0x7f80d954a050_0 .alias "Reg_data2_i", 31 0, v0x7f80d954b100_0;
v0x7f80d954a0d0_0 .var "Reg_data2_o", 31 0;
v0x7f80d9549fd0_0 .var "RsAddr_FW", 4 0;
v0x7f80d954a1e0_0 .net "RsAddr_FW_i", 4 0, L_0x7f80d9550be0; 1 drivers
v0x7f80d954a300_0 .var "RsAddr_FW_o", 4 0;
v0x7f80d954a150_0 .var "RtAddr_FW", 4 0;
v0x7f80d954a430_0 .net "RtAddr_FW_i", 4 0, L_0x7f80d9550c70; 1 drivers
v0x7f80d954a4b0_0 .var "RtAddr_FW_o", 4 0;
v0x7f80d954a260_0 .var "RtAddr_WB", 4 0;
v0x7f80d954a380_0 .net "RtAddr_WB_i", 4 0, L_0x7f80d9550d00; 1 drivers
v0x7f80d954a6c0_0 .var "RtAddr_WB_o", 4 0;
v0x7f80d954a530_0 .var "WB", 1 0;
v0x7f80d954a820_0 .net "WB_i", 1 0, v0x7f80d954ca60_0; 1 drivers
v0x7f80d954a8a0_0 .var "WB_o", 1 0;
v0x7f80d954a740_0 .alias "clk_i", 0 0, v0x7f80d954f120_0;
v0x7f80d954a5b0_0 .var "immd", 31 0;
v0x7f80d954a630_0 .alias "immd_i", 31 0, v0x7f80d954b8f0_0;
v0x7f80d954ab10_0 .var "immd_o", 31 0;
L_0x7f80d9550180 .part v0x7f80d95499f0_0, 0, 1;
L_0x7f80d9550e20 .part v0x7f80d954ab10_0, 0, 6;
S_0x7f80d9549130 .scope module, "MUX6" "ForwardMUX" 3 158, 19 1, S_0x7f80d9521ca0;
 .timescale 0 0;
v0x7f80d9549240_0 .alias "data0_i", 31 0, v0x7f80d954b000_0;
v0x7f80d95492c0_0 .alias "data1_i", 31 0, v0x7f80d954af00_0;
v0x7f80d9549380_0 .net "data2_i", 31 0, v0x7f80d9546f20_0; 1 drivers
v0x7f80d9549480_0 .var "data_o", 31 0;
v0x7f80d9549520_0 .net "select_i", 1 0, v0x7f80d9547d10_0; 1 drivers
E_0x7f80d9549210 .event edge, v0x7f80d9547d10_0, v0x7f80d9549240_0, v0x7f80d9545ce0_0, v0x7f80d9546020_0;
S_0x7f80d9548cb0 .scope module, "MUX7" "ForwardMUX" 3 166, 19 1, S_0x7f80d9521ca0;
 .timescale 0 0;
v0x7f80d9548de0_0 .alias "data0_i", 31 0, v0x7f80d954b100_0;
v0x7f80d9548e80_0 .alias "data1_i", 31 0, v0x7f80d954af00_0;
v0x7f80d9548f20_0 .alias "data2_i", 31 0, v0x7f80d9549380_0;
v0x7f80d9548fc0_0 .var "data_o", 31 0;
v0x7f80d9549080_0 .net "select_i", 1 0, v0x7f80d9547dd0_0; 1 drivers
E_0x7f80d9548d90 .event edge, v0x7f80d9547dd0_0, v0x7f80d9548de0_0, v0x7f80d9545ce0_0, v0x7f80d9546020_0;
S_0x7f80d9548910 .scope module, "MUX_ALUSrc" "MUX32" 3 174, 8 3, S_0x7f80d9521ca0;
 .timescale 0 0;
v0x7f80d9548a40_0 .net "data1_i", 31 0, v0x7f80d9548fc0_0; 1 drivers
v0x7f80d9548af0_0 .net "data2_i", 31 0, v0x7f80d954ab10_0; 1 drivers
v0x7f80d9548b70_0 .var "data_o", 31 0;
v0x7f80d9548c30_0 .net "select_i", 0 0, v0x7f80d9549700_0; 1 drivers
E_0x7f80d95489f0 .event edge, v0x7f80d9548c30_0, v0x7f80d9547250_0, v0x7f80d9548af0_0;
S_0x7f80d9548570 .scope module, "MUX_RegDst" "MUX5" 3 181, 20 3, S_0x7f80d9521ca0;
 .timescale 0 0;
v0x7f80d95486a0_0 .alias "data1_i", 4 0, v0x7f80d954cd50_0;
v0x7f80d9548740_0 .net "data2_i", 4 0, v0x7f80d9549c00_0; 1 drivers
v0x7f80d95487d0_0 .var "data_o", 4 0;
v0x7f80d9548890_0 .net "select_i", 0 0, v0x7f80d9549c80_0; 1 drivers
E_0x7f80d9548650 .event edge, v0x7f80d9548890_0, v0x7f80d95486a0_0, v0x7f80d9548740_0;
S_0x7f80d9548120 .scope module, "ALU" "ALU" 3 188, 21 1, S_0x7f80d9521ca0;
 .timescale 0 0;
v0x7f80d9548260_0 .net "ALUCtrl_i", 2 0, v0x7f80d9547f50_0; 1 drivers
v0x7f80d9548310_0 .net "Zero_o", 0 0, C4<z>; 0 drivers
v0x7f80d9548390_0 .net "data1_i", 31 0, v0x7f80d9549480_0; 1 drivers
v0x7f80d9548430_0 .net "data2_i", 31 0, v0x7f80d9548b70_0; 1 drivers
v0x7f80d95484c0_0 .var "data_o", 31 0;
E_0x7f80d9548200 .event edge, v0x7f80d9547f50_0, v0x7f80d9548390_0, v0x7f80d9548430_0;
S_0x7f80d9547e50 .scope module, "ALU_Control" "ALU_Control" 3 196, 22 2, S_0x7f80d9521ca0;
 .timescale 0 0;
v0x7f80d9547f50_0 .var "ALUCtrl_o", 2 0;
v0x7f80d9547ff0_0 .net "ALUOp_i", 1 0, L_0x7f80d9550eb0; 1 drivers
v0x7f80d9548080_0 .net "funct_i", 5 0, L_0x7f80d9550e20; 1 drivers
E_0x7f80d9547c60 .event edge, v0x7f80d9547ff0_0, v0x7f80d9548080_0;
S_0x7f80d9547980 .scope module, "Forward_Unit" "Forward_Unit" 3 202, 23 1, S_0x7f80d9521ca0;
 .timescale 0 0;
v0x7f80d9547770_0 .net "EXMEM_WB_i", 0 0, L_0x7f80d9550f80; 1 drivers
v0x7f80d9547a60_0 .net "EXMEM_WriteAddr_i", 4 0, v0x7f80d9547580_0; 1 drivers
v0x7f80d9547ae0_0 .net "IDEX_RsAddr_i", 4 0, v0x7f80d954a300_0; 1 drivers
v0x7f80d9547b60_0 .net "IDEX_RtAddr_i", 4 0, v0x7f80d954a4b0_0; 1 drivers
v0x7f80d9547be0_0 .alias "MEMWB_WB_i", 0 0, v0x7f80d954b180_0;
v0x7f80d9547c90_0 .alias "MEMWB_WriteAddr_i", 4 0, v0x7f80d954ae40_0;
v0x7f80d9547d10_0 .var "mux6_o", 1 0;
v0x7f80d9547dd0_0 .var "mux7_o", 1 0;
E_0x7f80d9547370/0 .event edge, v0x7f80d9547770_0, v0x7f80d9546480_0, v0x7f80d9547ae0_0, v0x7f80d9547b60_0;
E_0x7f80d9547370/1 .event edge, v0x7f80d95465d0_0, v0x7f80d9546550_0;
E_0x7f80d9547370 .event/or E_0x7f80d9547370/0, E_0x7f80d9547370/1;
S_0x7f80d9546d40 .scope module, "EX_MEM" "EX_MEM" 3 213, 24 1, S_0x7f80d9521ca0;
 .timescale 0 0;
v0x7f80d9546e20_0 .var "ALUout", 31 0;
v0x7f80d9546ea0_0 .net "ALUout_i", 31 0, v0x7f80d95484c0_0; 1 drivers
v0x7f80d9546f20_0 .var "ALUout_o", 31 0;
v0x7f80d9546fe0_0 .var "MEM", 1 0;
v0x7f80d9547060_0 .net "MEM_i", 1 0, v0x7f80d95499f0_0; 1 drivers
v0x7f80d9547110_0 .var "MemRead_o", 0 0;
v0x7f80d9547190_0 .var "MemWriteData", 31 0;
v0x7f80d9547250_0 .alias "MemWriteData_i", 31 0, v0x7f80d9548a40_0;
v0x7f80d95472d0_0 .var "MemWriteData_o", 31 0;
v0x7f80d95473a0_0 .var "MemWrite_o", 0 0;
v0x7f80d9547420_0 .var "RegWriteAddr", 4 0;
v0x7f80d9547500_0 .net "RegWriteAddr_i", 4 0, v0x7f80d95487d0_0; 1 drivers
v0x7f80d9547580_0 .var "RegWriteAddr_o", 4 0;
v0x7f80d9547670_0 .var "WB", 1 0;
v0x7f80d95476f0_0 .net "WB_i", 1 0, v0x7f80d954a8a0_0; 1 drivers
v0x7f80d95477f0_0 .var "WB_o", 1 0;
v0x7f80d9547870_0 .alias "clk_i", 0 0, v0x7f80d954f120_0;
L_0x7f80d9550f80 .part v0x7f80d95477f0_0, 1, 1;
S_0x7f80d95468a0 .scope module, "Data_Memory" "Data_Memory" 3 228, 25 1, S_0x7f80d9521ca0;
 .timescale 0 0;
v0x7f80d9546980_0 .net "MemRead_i", 0 0, v0x7f80d9547110_0; 1 drivers
v0x7f80d9546a00_0 .net "MemWrite_i", 0 0, v0x7f80d95473a0_0; 1 drivers
v0x7f80d9546a80_0 .alias "addr_i", 31 0, v0x7f80d9549380_0;
v0x7f80d9546b00_0 .alias "clk_i", 0 0, v0x7f80d954f120_0;
v0x7f80d9546b80_0 .var "data_o", 31 0;
v0x7f80d9546c40 .array "memory", 31 0, 7 0;
v0x7f80d9546cc0_0 .net "write_data_i", 31 0, v0x7f80d95472d0_0; 1 drivers
S_0x7f80d9545e10 .scope module, "MEM_WB" "MEM_WB" 3 236, 26 1, S_0x7f80d9521ca0;
 .timescale 0 0;
v0x7f80d9545f80_0 .var "ALU_data", 31 0;
v0x7f80d9546020_0 .alias "ALU_data_i", 31 0, v0x7f80d9549380_0;
v0x7f80d95460b0_0 .var "ALU_data_o", 31 0;
v0x7f80d9546170_0 .var "MEM_data", 31 0;
v0x7f80d95461f0_0 .net "MEM_data_i", 31 0, v0x7f80d9546b80_0; 1 drivers
v0x7f80d95462a0_0 .var "MemToReg_o", 0 0;
v0x7f80d9546340_0 .var "Mem_data_o", 31 0;
v0x7f80d9546400_0 .var "RegWriteAddr", 5 0;
v0x7f80d9546480_0 .alias "RegWriteAddr_i", 4 0, v0x7f80d9547a60_0;
v0x7f80d9546550_0 .var "RegWriteAddr_o", 4 0;
v0x7f80d95465d0_0 .var "RegWrite_o", 0 0;
v0x7f80d95466b0_0 .var "WB", 1 0;
v0x7f80d9546730_0 .net "WB_i", 1 0, v0x7f80d95477f0_0; 1 drivers
v0x7f80d9546820_0 .alias "clk_i", 0 0, v0x7f80d954f120_0;
E_0x7f80d9545ef0 .event negedge, v0x7f80d9546820_0;
E_0x7f80d9545f40 .event posedge, v0x7f80d9546820_0;
S_0x7f80d952df30 .scope module, "DataToReg" "MUX32" 3 249, 8 3, S_0x7f80d9521ca0;
 .timescale 0 0;
v0x7f80d9517b90_0 .alias "data1_i", 31 0, v0x7f80d95461f0_0;
v0x7f80d9545c50_0 .net "data2_i", 31 0, v0x7f80d95460b0_0; 1 drivers
v0x7f80d9545ce0_0 .var "data_o", 31 0;
v0x7f80d9545d80_0 .net "select_i", 0 0, v0x7f80d95462a0_0; 1 drivers
E_0x7f80d952e010 .event edge, v0x7f80d9545d80_0, v0x7f80d9517b90_0, v0x7f80d9545c50_0;
    .scope S_0x7f80d954ea80;
T_0 ;
    %wait E_0x7f80d9545f40;
    %load/v 8, v0x7f80d954edc0_0, 1;
    %load/v 9, v0x7f80d954ed20_0, 1;
    %cmpi/u 9, 0, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.0, 8;
    %load/v 8, v0x7f80d954ebe0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d954ec80_0, 0, 8;
T_0.0 ;
    %load/v 8, v0x7f80d954edc0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.2, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d954ec80_0, 0, 0;
T_0.2 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f80d954dee0;
T_1 ;
    %wait E_0x7f80d954dfc0;
    %load/v 8, v0x7f80d954e210_0, 1;
    %jmp/0xz  T_1.0, 8;
    %load/v 8, v0x7f80d954e000_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d954e150_0, 0, 8;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x7f80d954e0b0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d954e150_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f80d954db60;
T_2 ;
    %wait E_0x7f80d954d950;
    %load/v 8, v0x7f80d954de20_0, 1;
    %jmp/0xz  T_2.0, 8;
    %load/v 8, v0x7f80d954dc60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d954dd80_0, 0, 8;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0x7f80d954dd00_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d954dd80_0, 0, 8;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f80d954d450;
T_3 ;
    %wait E_0x7f80d9545f40;
    %load/v 8, v0x7f80d954d660_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d954d5e0_0, 0, 8;
    %load/v 8, v0x7f80d954d990_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d954d8d0_0, 0, 8;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f80d954d450;
T_4 ;
    %wait E_0x7f80d9545ef0;
    %load/v 8, v0x7f80d954d530_0, 1;
    %load/v 9, v0x7f80d954d7a0_0, 1;
    %load/v 10, v0x7f80d954dae0_0, 1;
    %or 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d954d700_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d954da10_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x7f80d954d5e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d954d700_0, 0, 8;
    %load/v 8, v0x7f80d954d8d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d954da10_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f80d954d1a0;
T_5 ;
    %wait E_0x7f80d954cfb0;
    %load/v 8, v0x7f80d954d280_0, 26;
    %mov 34, 0, 6;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %load/v 40, v0x7f80d954d3b0_0, 4;
    %mov 44, 0, 28;
    %ix/load 0, 28, 0;
    %mov 4, 0, 1;
    %shiftl/i0  40, 32;
    %add 8, 40, 32;
    %set/v v0x7f80d954d320_0, 8, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f80d954cbc0;
T_6 ;
    %wait E_0x7f80d954ca30;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954d120_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954cfe0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954ce10_0, 0, 1;
    %load/v 8, v0x7f80d954ccd0_0, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v0x7f80d954d060_0, 6;
    %cmpi/u 8, 8, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x7f80d954ceb0_0, 5;
    %load/v 14, v0x7f80d954cd50_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954d120_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954cfe0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954ce10_0, 0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v0x7f80d954d060_0, 6;
    %cmpi/u 8, 4, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x7f80d954d060_0, 6;
    %cmpi/u 9, 0, 6;
    %or 8, 4, 1;
    %load/v 9, v0x7f80d954ceb0_0, 5;
    %load/v 14, v0x7f80d954cd50_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0x7f80d954cf30_0, 5;
    %load/v 15, v0x7f80d954cd50_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954d120_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954cfe0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954ce10_0, 0, 0;
T_6.4 ;
T_6.3 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f80d954c680;
T_7 ;
    %wait E_0x7f80d954c2e0;
    %load/v 8, v0x7f80d954cb00_0, 1;
    %jmp/0xz  T_7.0, 8;
    %load/v 8, v0x7f80d954c9b0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7f80d954ca60_0, 0, 8;
    %load/v 8, v0x7f80d954c760_0, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7f80d954c810_0, 0, 8;
    %load/v 8, v0x7f80d954c890_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7f80d954c910_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7f80d954ca60_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7f80d954c810_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7f80d954c910_0, 0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f80d954bc50;
T_8 ;
    %wait E_0x7f80d954bd30;
    %load/v 8, v0x7f80d954c260_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/0xz  T_8.0, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954be10_0, 0, 0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7f80d954bd70_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c330_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c120_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c090_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c3b0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c1e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c600_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c510_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0x7f80d954c260_0, 6;
    %cmpi/u 8, 8, 6;
    %jmp/0xz  T_8.2, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954be10_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7f80d954bd70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c330_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c120_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c090_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c3b0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c1e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c600_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c510_0, 0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v0x7f80d954c260_0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/0xz  T_8.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954be10_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7f80d954bd70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c330_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c120_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c090_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c3b0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c1e0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c600_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c510_0, 0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/v 8, v0x7f80d954c260_0, 6;
    %cmpi/u 8, 43, 6;
    %jmp/0xz  T_8.6, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954be10_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7f80d954bd70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c330_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c120_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c090_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c3b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c1e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c600_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c510_0, 0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/v 8, v0x7f80d954c260_0, 6;
    %cmpi/u 8, 4, 6;
    %jmp/0xz  T_8.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954be10_0, 0, 0;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7f80d954bd70_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c330_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c120_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c090_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c3b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c1e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c600_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c510_0, 0, 1;
    %jmp T_8.9;
T_8.8 ;
    %load/v 8, v0x7f80d954c260_0, 6;
    %cmpi/u 8, 2, 6;
    %jmp/0xz  T_8.10, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954be10_0, 0, 0;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7f80d954bd70_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c330_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c120_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c090_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c3b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c1e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c600_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954c510_0, 0, 0;
T_8.10 ;
T_8.9 ;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %load/v 8, v0x7f80d954be10_0, 1;
    %mov 9, 0, 3;
    %ix/load 0, 3, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 4;
    %load/v 12, v0x7f80d954bd70_0, 3;
    %mov 15, 0, 1;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  12, 4;
    %add 8, 12, 4;
    %load/v 12, v0x7f80d954c330_0, 1;
    %mov 13, 0, 3;
    %add 8, 12, 4;
    %set/v v0x7f80d954bea0_0, 8, 4;
    %load/v 8, v0x7f80d954c090_0, 1;
    %mov 9, 0, 1;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 2;
    %load/v 10, v0x7f80d954c120_0, 1;
    %mov 11, 0, 1;
    %add 8, 10, 2;
    %set/v v0x7f80d954bfd0_0, 8, 2;
    %load/v 8, v0x7f80d954c3b0_0, 1;
    %mov 9, 0, 1;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 2;
    %load/v 10, v0x7f80d954c1e0_0, 1;
    %mov 11, 0, 1;
    %add 8, 10, 2;
    %set/v v0x7f80d954c490_0, 8, 2;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7f80d954b810;
T_9 ;
    %wait E_0x7f80d954b200;
    %load/v 8, v0x7f80d954b8f0_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v0x7f80d954b970_0, 8, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7f80d954ad60;
T_10 ;
    %wait E_0x7f80d9545f40;
    %load/v 8, v0x7f80d954b180_0, 1;
    %jmp/0xz  T_10.0, 8;
    %load/v 8, v0x7f80d954af00_0, 32;
    %ix/getv 3, v0x7f80d954ae40_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7f80d954b4d0, 0, 8;
t_0 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f80d954a920;
T_11 ;
    %wait E_0x7f80d954a7e0;
    %load/v 8, v0x7f80d954aa00_0, 32;
    %load/v 40, v0x7f80d954aa80_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d954ace0_0, 0, 8;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7f80d95495a0;
T_12 ;
    %wait E_0x7f80d9545f40;
    %load/v 8, v0x7f80d9549de0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d9549d60_0, 0, 8;
    %load/v 8, v0x7f80d954a050_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d9549f50_0, 0, 8;
    %load/v 8, v0x7f80d954a630_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d954a5b0_0, 0, 8;
    %load/v 8, v0x7f80d954a1e0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7f80d9549fd0_0, 0, 8;
    %load/v 8, v0x7f80d954a430_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7f80d954a150_0, 0, 8;
    %load/v 8, v0x7f80d954a380_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7f80d954a260_0, 0, 8;
    %load/v 8, v0x7f80d9549b30_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7f80d9549ab0_0, 0, 8;
    %load/v 8, v0x7f80d9549840_0, 3;
    %mov 11, 0, 1;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7f80d95497a0_0, 0, 8;
    %load/v 8, v0x7f80d954a820_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7f80d954a530_0, 0, 8;
    %load/v 8, v0x7f80d9549970_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7f80d95498c0_0, 0, 8;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7f80d95495a0;
T_13 ;
    %wait E_0x7f80d9545ef0;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_13.0, 4;
    %load/x1p 8, v0x7f80d95497a0_0, 1;
    %jmp T_13.1;
T_13.0 ;
    %mov 8, 2, 1;
T_13.1 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d9549700_0, 0, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_13.2, 4;
    %load/x1p 8, v0x7f80d95497a0_0, 2;
    %jmp T_13.3;
T_13.2 ;
    %mov 8, 2, 2;
T_13.3 ;
; Save base=8 wid=2 in lookaside.
    %ix/load 0, 2, 0;
    %assign/v0 v0x7f80d9549680_0, 0, 8;
    %load/v 8, v0x7f80d95497a0_0, 1; Only need 1 of 4 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d9549c80_0, 0, 8;
    %load/v 8, v0x7f80d9549d60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d9549ed0_0, 0, 8;
    %load/v 8, v0x7f80d9549f50_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d954a0d0_0, 0, 8;
    %load/v 8, v0x7f80d954a5b0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d954ab10_0, 0, 8;
    %load/v 8, v0x7f80d9549fd0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7f80d954a300_0, 0, 8;
    %load/v 8, v0x7f80d954a150_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7f80d954a4b0_0, 0, 8;
    %load/v 8, v0x7f80d954a260_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7f80d954a6c0_0, 0, 8;
    %load/v 8, v0x7f80d9549ab0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7f80d9549c00_0, 0, 8;
    %load/v 8, v0x7f80d954a530_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7f80d954a8a0_0, 0, 8;
    %load/v 8, v0x7f80d95498c0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7f80d95499f0_0, 0, 8;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f80d9549130;
T_14 ;
    %wait E_0x7f80d9549210;
    %load/v 8, v0x7f80d9549520_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_14.0, 4;
    %load/v 8, v0x7f80d9549240_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d9549480_0, 0, 8;
T_14.0 ;
    %load/v 8, v0x7f80d9549520_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_14.2, 4;
    %load/v 8, v0x7f80d95492c0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d9549480_0, 0, 8;
T_14.2 ;
    %load/v 8, v0x7f80d9549520_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_14.4, 4;
    %load/v 8, v0x7f80d9549380_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d9549480_0, 0, 8;
T_14.4 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7f80d9548cb0;
T_15 ;
    %wait E_0x7f80d9548d90;
    %load/v 8, v0x7f80d9549080_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_15.0, 4;
    %load/v 8, v0x7f80d9548de0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d9548fc0_0, 0, 8;
T_15.0 ;
    %load/v 8, v0x7f80d9549080_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_15.2, 4;
    %load/v 8, v0x7f80d9548e80_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d9548fc0_0, 0, 8;
T_15.2 ;
    %load/v 8, v0x7f80d9549080_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_15.4, 4;
    %load/v 8, v0x7f80d9548f20_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d9548fc0_0, 0, 8;
T_15.4 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7f80d9548910;
T_16 ;
    %wait E_0x7f80d95489f0;
    %load/v 8, v0x7f80d9548c30_0, 1;
    %jmp/0xz  T_16.0, 8;
    %load/v 8, v0x7f80d9548a40_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d9548b70_0, 0, 8;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v0x7f80d9548af0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d9548b70_0, 0, 8;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7f80d9548570;
T_17 ;
    %wait E_0x7f80d9548650;
    %load/v 8, v0x7f80d9548890_0, 1;
    %jmp/0xz  T_17.0, 8;
    %load/v 8, v0x7f80d95486a0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7f80d95487d0_0, 0, 8;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v0x7f80d9548740_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7f80d95487d0_0, 0, 8;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7f80d9548120;
T_18 ;
    %wait E_0x7f80d9548200;
    %load/v 8, v0x7f80d9548260_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_18.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_18.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_18.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_18.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_18.4, 6;
    %jmp T_18.5;
T_18.0 ;
    %load/v 8, v0x7f80d9548390_0, 32;
    %load/v 40, v0x7f80d9548430_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d95484c0_0, 0, 8;
    %jmp T_18.5;
T_18.1 ;
    %load/v 8, v0x7f80d9548390_0, 32;
    %load/v 40, v0x7f80d9548430_0, 32;
    %or 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d95484c0_0, 0, 8;
    %jmp T_18.5;
T_18.2 ;
    %load/v 8, v0x7f80d9548390_0, 32;
    %load/v 40, v0x7f80d9548430_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d95484c0_0, 0, 8;
    %jmp T_18.5;
T_18.3 ;
    %load/v 8, v0x7f80d9548390_0, 32;
    %load/v 40, v0x7f80d9548430_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d95484c0_0, 0, 8;
    %jmp T_18.5;
T_18.4 ;
    %load/v 8, v0x7f80d9548390_0, 32;
    %load/v 40, v0x7f80d9548430_0, 32;
    %mul 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d95484c0_0, 0, 8;
    %jmp T_18.5;
T_18.5 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7f80d9547e50;
T_19 ;
    %wait E_0x7f80d9547c60;
    %load/v 8, v0x7f80d9547ff0_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_19.0, 4;
    %load/v 8, v0x7f80d9548080_0, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_19.2, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_19.3, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_19.4, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_19.5, 6;
    %cmpi/u 8, 24, 6;
    %jmp/1 T_19.6, 6;
    %jmp T_19.7;
T_19.2 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7f80d9547f50_0, 0, 0;
    %jmp T_19.7;
T_19.3 ;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7f80d9547f50_0, 0, 8;
    %jmp T_19.7;
T_19.4 ;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7f80d9547f50_0, 0, 8;
    %jmp T_19.7;
T_19.5 ;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7f80d9547f50_0, 0, 8;
    %jmp T_19.7;
T_19.6 ;
    %movi 8, 4, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7f80d9547f50_0, 0, 8;
    %jmp T_19.7;
T_19.7 ;
    %jmp T_19.1;
T_19.0 ;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7f80d9547f50_0, 0, 8;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7f80d9547980;
T_20 ;
    %wait E_0x7f80d9547370;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7f80d9547d10_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7f80d9547dd0_0, 0, 0;
    %load/v 8, v0x7f80d9547770_0, 1;
    %load/v 9, v0x7f80d9547a60_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_20.0, 8;
    %load/v 8, v0x7f80d9547a60_0, 5;
    %load/v 13, v0x7f80d9547ae0_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_20.2, 4;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7f80d9547d10_0, 0, 8;
T_20.2 ;
    %load/v 8, v0x7f80d9547a60_0, 5;
    %load/v 13, v0x7f80d9547b60_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_20.4, 4;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7f80d9547dd0_0, 0, 8;
T_20.4 ;
T_20.0 ;
    %load/v 8, v0x7f80d9547be0_0, 1;
    %load/v 9, v0x7f80d9547c90_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x7f80d9547770_0, 1;
    %load/v 10, v0x7f80d9547a60_0, 5;
    %cmpi/u 10, 0, 5;
    %inv 4, 1;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %load/v 10, v0x7f80d9547a60_0, 5;
    %load/v 15, v0x7f80d9547ae0_0, 5;
    %cmp/u 10, 15, 5;
    %mov 10, 4, 1;
    %load/v 11, v0x7f80d9547a60_0, 5;
    %load/v 16, v0x7f80d9547b60_0, 5;
    %cmp/u 11, 16, 5;
    %or 10, 4, 1;
    %and 9, 10, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_20.6, 8;
    %load/v 8, v0x7f80d9547c90_0, 5;
    %load/v 13, v0x7f80d9547ae0_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_20.8, 4;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7f80d9547d10_0, 0, 8;
T_20.8 ;
    %load/v 8, v0x7f80d9547c90_0, 5;
    %load/v 13, v0x7f80d9547b60_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_20.10, 4;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7f80d9547dd0_0, 0, 8;
T_20.10 ;
T_20.6 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7f80d9546d40;
T_21 ;
    %wait E_0x7f80d9545f40;
    %load/v 8, v0x7f80d9546ea0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d9546e20_0, 0, 8;
    %load/v 8, v0x7f80d9547250_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d9547190_0, 0, 8;
    %load/v 8, v0x7f80d9547500_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7f80d9547420_0, 0, 8;
    %load/v 8, v0x7f80d95476f0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7f80d9547670_0, 0, 8;
    %load/v 8, v0x7f80d9547060_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7f80d9546fe0_0, 0, 8;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7f80d9546d40;
T_22 ;
    %wait E_0x7f80d9545ef0;
    %load/v 8, v0x7f80d9546e20_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d9546f20_0, 0, 8;
    %load/v 8, v0x7f80d9547190_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d95472d0_0, 0, 8;
    %load/v 8, v0x7f80d9547420_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7f80d9547580_0, 0, 8;
    %load/v 8, v0x7f80d9547670_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7f80d95477f0_0, 0, 8;
    %load/v 8, v0x7f80d9546fe0_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d95473a0_0, 0, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_22.0, 4;
    %load/x1p 8, v0x7f80d9546fe0_0, 1;
    %jmp T_22.1;
T_22.0 ;
    %mov 8, 2, 1;
T_22.1 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f80d9547110_0, 0, 8;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7f80d95468a0;
T_23 ;
    %wait E_0x7f80d9545f40;
    %load/v 8, v0x7f80d9546980_0, 1;
    %jmp/0xz  T_23.0, 8;
    %ix/getv 3, v0x7f80d9546a80_0;
    %load/av 8, v0x7f80d9546c40, 8;
    %mov 16, 0, 24;
    %ix/load 0, 1, 0;
    %load/vp0 72, v0x7f80d9546a80_0, 32;
    %ix/get 3, 72, 32;
    %load/av 40, v0x7f80d9546c40, 8;
    %mov 48, 0, 24;
    %ix/load 0, 8, 0;
    %mov 4, 0, 1;
    %shiftl/i0  40, 32;
    %add 8, 40, 32;
    %ix/load 0, 2, 0;
    %load/vp0 72, v0x7f80d9546a80_0, 32;
    %ix/get 3, 72, 32;
    %load/av 40, v0x7f80d9546c40, 8;
    %mov 48, 0, 24;
    %ix/load 0, 16, 0;
    %mov 4, 0, 1;
    %shiftl/i0  40, 32;
    %add 8, 40, 32;
    %ix/load 0, 3, 0;
    %load/vp0 72, v0x7f80d9546a80_0, 32;
    %ix/get 3, 72, 32;
    %load/av 40, v0x7f80d9546c40, 8;
    %mov 48, 0, 24;
    %ix/load 0, 24, 0;
    %mov 4, 0, 1;
    %shiftl/i0  40, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d9546b80_0, 0, 8;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7f80d95468a0;
T_24 ;
    %wait E_0x7f80d9545ef0;
    %load/v 8, v0x7f80d9546a00_0, 1;
    %jmp/0xz  T_24.0, 8;
    %load/v 8, v0x7f80d9546cc0_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 0, 0;
    %load/vp0 16, v0x7f80d9546a80_0, 32;
    %ix/get 3, 16, 32;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7f80d9546c40, 8, 8;
t_1 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_24.2, 4;
    %load/x1p 8, v0x7f80d9546cc0_0, 8;
    %jmp T_24.3;
T_24.2 ;
    %mov 8, 2, 8;
T_24.3 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 1, 0;
    %load/vp0 16, v0x7f80d9546a80_0, 32;
    %ix/get 3, 16, 32;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7f80d9546c40, 8, 8;
t_2 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_24.4, 4;
    %load/x1p 8, v0x7f80d9546cc0_0, 8;
    %jmp T_24.5;
T_24.4 ;
    %mov 8, 2, 8;
T_24.5 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 2, 0;
    %load/vp0 16, v0x7f80d9546a80_0, 32;
    %ix/get 3, 16, 32;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7f80d9546c40, 8, 8;
t_3 ;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_24.6, 4;
    %load/x1p 8, v0x7f80d9546cc0_0, 8;
    %jmp T_24.7;
T_24.6 ;
    %mov 8, 2, 8;
T_24.7 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 3, 0;
    %load/vp0 16, v0x7f80d9546a80_0, 32;
    %ix/get 3, 16, 32;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7f80d9546c40, 8, 8;
t_4 ;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7f80d9545e10;
T_25 ;
    %wait E_0x7f80d9545f40;
    %load/v 8, v0x7f80d9546730_0, 2;
    %set/v v0x7f80d95466b0_0, 8, 2;
    %load/v 8, v0x7f80d95461f0_0, 32;
    %set/v v0x7f80d9546170_0, 8, 32;
    %load/v 8, v0x7f80d9546020_0, 32;
    %set/v v0x7f80d9545f80_0, 8, 32;
    %load/v 8, v0x7f80d9546480_0, 5;
    %mov 13, 0, 1;
    %set/v v0x7f80d9546400_0, 8, 6;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7f80d9545e10;
T_26 ;
    %wait E_0x7f80d9545ef0;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_26.0, 4;
    %load/x1p 8, v0x7f80d95466b0_0, 1;
    %jmp T_26.1;
T_26.0 ;
    %mov 8, 2, 1;
T_26.1 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x7f80d95465d0_0, 8, 1;
    %load/v 8, v0x7f80d95466b0_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %set/v v0x7f80d95462a0_0, 8, 1;
    %load/v 8, v0x7f80d9546170_0, 32;
    %set/v v0x7f80d9546340_0, 8, 32;
    %load/v 8, v0x7f80d9545f80_0, 32;
    %set/v v0x7f80d95460b0_0, 8, 32;
    %load/v 8, v0x7f80d9546400_0, 6;
    %set/v v0x7f80d9546550_0, 8, 5;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7f80d952df30;
T_27 ;
    %wait E_0x7f80d952e010;
    %load/v 8, v0x7f80d9545d80_0, 1;
    %jmp/0xz  T_27.0, 8;
    %load/v 8, v0x7f80d9517b90_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d9545ce0_0, 0, 8;
    %jmp T_27.1;
T_27.0 ;
    %load/v 8, v0x7f80d9545c50_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7f80d9545ce0_0, 0, 8;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7f80d9526a10;
T_28 ;
    %delay 25, 0;
    %load/v 8, v0x7f80d954f2e0_0, 1;
    %inv 8, 1;
    %set/v v0x7f80d954f2e0_0, 8, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7f80d9526a10;
T_29 ;
    %vpi_call 2 19 "$dumpfile", "TestBench.vcd";
    %vpi_call 2 20 "$dumpvars", 1'sb0, S_0x7f80d9526a10;
    %set/v v0x7f80d954f4a0_0, 0, 32;
    %set/v v0x7f80d954f6d0_0, 0, 32;
    %set/v v0x7f80d954f520_0, 0, 32;
    %set/v v0x7f80d954f5a0_0, 0, 32;
T_29.0 ;
    %load/v 8, v0x7f80d954f5a0_0, 32;
   %cmpi/s 8, 256, 32;
    %jmp/0xz T_29.1, 5;
    %ix/getv/s 3, v0x7f80d954f5a0_0;
   %jmp/1 t_5, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7f80d954e9c0, 0, 32;
t_5 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x7f80d954f5a0_0, 32;
    %set/v v0x7f80d954f5a0_0, 8, 32;
    %jmp T_29.0;
T_29.1 ;
    %set/v v0x7f80d954f5a0_0, 0, 32;
T_29.2 ;
    %load/v 8, v0x7f80d954f5a0_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_29.3, 5;
    %ix/getv/s 3, v0x7f80d954f5a0_0;
   %jmp/1 t_6, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7f80d9546c40, 0, 8;
t_6 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x7f80d954f5a0_0, 32;
    %set/v v0x7f80d954f5a0_0, 8, 32;
    %jmp T_29.2;
T_29.3 ;
    %set/v v0x7f80d954f5a0_0, 0, 32;
T_29.4 ;
    %load/v 8, v0x7f80d954f5a0_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_29.5, 5;
    %ix/getv/s 3, v0x7f80d954f5a0_0;
   %jmp/1 t_7, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7f80d954b4d0, 0, 32;
t_7 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x7f80d954f5a0_0, 32;
    %set/v v0x7f80d954f5a0_0, 8, 32;
    %jmp T_29.4;
T_29.5 ;
    %vpi_call 2 42 "$readmemb", "instruction.txt", v0x7f80d954e9c0;
    %vpi_func 2 45 "$fopen", 8, 32, "output.txt";
    %movi 40, 1, 32;
    %or 8, 40, 32;
    %set/v v0x7f80d954f650_0, 8, 32;
    %movi 8, 5, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x7f80d9546c40, 8, 8;
    %set/v v0x7f80d954f2e0_0, 1, 1;
    %set/v v0x7f80d954b450_0, 0, 1;
    %delay 12, 0;
    %set/v v0x7f80d954b450_0, 1, 1;
    %end;
    .thread T_29;
    .scope S_0x7f80d9526a10;
T_30 ;
    %wait E_0x7f80d9545f40;
    %load/v 8, v0x7f80d954f4a0_0, 32;
    %cmpi/u 8, 30, 32;
    %jmp/0xz  T_30.0, 4;
    %vpi_call 2 63 "$finish";
T_30.0 ;
    %load/v 8, v0x7f80d954ce10_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v0x7f80d954c600_0, 1;
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x7f80d954c510_0, 1;
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_30.2, 8;
    %load/v 8, v0x7f80d954f6d0_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x7f80d954f6d0_0, 8, 32;
T_30.2 ;
    %load/v 8, v0x7f80d954e4d0_0, 1;
    %load/v 9, v0x7f80d954c600_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_30.4, 8;
    %load/v 8, v0x7f80d954f520_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x7f80d954f520_0, 8, 32;
T_30.4 ;
    %vpi_call 2 68 "$fdisplay", v0x7f80d954f650_0, "cycle = %d, Start = %d, Stall = %d, Flush = %d\012PC = %d", v0x7f80d954f4a0_0, v0x7f80d954b450_0, v0x7f80d954f6d0_0, v0x7f80d954f520_0, v0x7f80d954ec80_0;
    %vpi_call 2 71 "$fdisplay", v0x7f80d954f650_0, "Registers";
    %vpi_call 2 72 "$fdisplay", v0x7f80d954f650_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x7f80d954b4d0, 0>, &A<v0x7f80d954b4d0, 8>, &A<v0x7f80d954b4d0, 16>, &A<v0x7f80d954b4d0, 24>;
    %vpi_call 2 73 "$fdisplay", v0x7f80d954f650_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x7f80d954b4d0, 1>, &A<v0x7f80d954b4d0, 9>, &A<v0x7f80d954b4d0, 17>, &A<v0x7f80d954b4d0, 25>;
    %vpi_call 2 74 "$fdisplay", v0x7f80d954f650_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x7f80d954b4d0, 2>, &A<v0x7f80d954b4d0, 10>, &A<v0x7f80d954b4d0, 18>, &A<v0x7f80d954b4d0, 26>;
    %vpi_call 2 75 "$fdisplay", v0x7f80d954f650_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x7f80d954b4d0, 3>, &A<v0x7f80d954b4d0, 11>, &A<v0x7f80d954b4d0, 19>, &A<v0x7f80d954b4d0, 27>;
    %vpi_call 2 76 "$fdisplay", v0x7f80d954f650_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x7f80d954b4d0, 4>, &A<v0x7f80d954b4d0, 12>, &A<v0x7f80d954b4d0, 20>, &A<v0x7f80d954b4d0, 28>;
    %vpi_call 2 77 "$fdisplay", v0x7f80d954f650_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x7f80d954b4d0, 5>, &A<v0x7f80d954b4d0, 13>, &A<v0x7f80d954b4d0, 21>, &A<v0x7f80d954b4d0, 29>;
    %vpi_call 2 78 "$fdisplay", v0x7f80d954f650_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x7f80d954b4d0, 6>, &A<v0x7f80d954b4d0, 14>, &A<v0x7f80d954b4d0, 22>, &A<v0x7f80d954b4d0, 30>;
    %vpi_call 2 79 "$fdisplay", v0x7f80d954f650_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x7f80d954b4d0, 7>, &A<v0x7f80d954b4d0, 15>, &A<v0x7f80d954b4d0, 23>, &A<v0x7f80d954b4d0, 31>;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7f80d9546c40, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x7f80d9546c40, 8;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x7f80d9546c40, 8;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x7f80d9546c40, 8;
    %vpi_call 2 82 "$fdisplay", v0x7f80d954f650_0, "Data Memory: 0x00 = %d", T<8,32,u>;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7f80d9546c40, 8;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x7f80d9546c40, 8;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x7f80d9546c40, 8;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x7f80d9546c40, 8;
    %vpi_call 2 83 "$fdisplay", v0x7f80d954f650_0, "Data Memory: 0x04 = %d", T<8,32,u>;
    %ix/load 3, 8, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7f80d9546c40, 8;
    %ix/load 3, 9, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x7f80d9546c40, 8;
    %ix/load 3, 10, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x7f80d9546c40, 8;
    %ix/load 3, 11, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x7f80d9546c40, 8;
    %vpi_call 2 84 "$fdisplay", v0x7f80d954f650_0, "Data Memory: 0x08 = %d", T<8,32,u>;
    %ix/load 3, 12, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7f80d9546c40, 8;
    %ix/load 3, 13, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x7f80d9546c40, 8;
    %ix/load 3, 14, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x7f80d9546c40, 8;
    %ix/load 3, 15, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x7f80d9546c40, 8;
    %vpi_call 2 85 "$fdisplay", v0x7f80d954f650_0, "Data Memory: 0x0c = %d", T<8,32,u>;
    %ix/load 3, 16, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7f80d9546c40, 8;
    %ix/load 3, 17, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x7f80d9546c40, 8;
    %ix/load 3, 18, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x7f80d9546c40, 8;
    %ix/load 3, 19, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x7f80d9546c40, 8;
    %vpi_call 2 86 "$fdisplay", v0x7f80d954f650_0, "Data Memory: 0x10 = %d", T<8,32,u>;
    %ix/load 3, 20, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7f80d9546c40, 8;
    %ix/load 3, 21, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x7f80d9546c40, 8;
    %ix/load 3, 22, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x7f80d9546c40, 8;
    %ix/load 3, 23, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x7f80d9546c40, 8;
    %vpi_call 2 87 "$fdisplay", v0x7f80d954f650_0, "Data Memory: 0x14 = %d", T<8,32,u>;
    %ix/load 3, 24, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7f80d9546c40, 8;
    %ix/load 3, 25, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x7f80d9546c40, 8;
    %ix/load 3, 26, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x7f80d9546c40, 8;
    %ix/load 3, 27, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x7f80d9546c40, 8;
    %vpi_call 2 88 "$fdisplay", v0x7f80d954f650_0, "Data Memory: 0x18 = %d", T<8,32,u>;
    %ix/load 3, 28, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7f80d9546c40, 8;
    %ix/load 3, 29, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x7f80d9546c40, 8;
    %ix/load 3, 30, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x7f80d9546c40, 8;
    %ix/load 3, 31, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x7f80d9546c40, 8;
    %vpi_call 2 89 "$fdisplay", v0x7f80d954f650_0, "Data Memory: 0x1c = %d", T<8,32,u>;
    %vpi_call 2 91 "$fdisplay", v0x7f80d954f650_0, "\012";
    %load/v 8, v0x7f80d954f4a0_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x7f80d954f4a0_0, 8, 32;
    %jmp T_30;
    .thread T_30;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "Adder.v";
    "PC.v";
    "Instruction_Memory.v";
    "AND.v";
    "MUX32.v";
    "IF_ID.v";
    "Shift_Left2_Concat.v";
    "Hazard_Detection_Unit.v";
    "Flush_MUX.v";
    "Control.v";
    "Shift_Left2.v";
    "Signed_Extend.v";
    "Registers.v";
    "Equal.v";
    "ID_EX.v";
    "ForwardMUX.v";
    "MUX5.v";
    "ALU.v";
    "ALU_Control.v";
    "Forward_Unit.v";
    "EX_MEM.v";
    "Data_Memory.v";
    "MEM_WB.v";
