Fitter report for top
Fri Mar 11 21:29:18 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. PLL Summary
 17. PLL Usage
 18. I/O Assignment Warnings
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Fitter RAM Summary
 25. Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri Mar 11 21:29:18 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 627 / 10,320 ( 6 % )                        ;
;     Total combinational functions  ; 547 / 10,320 ( 5 % )                        ;
;     Dedicated logic registers      ; 430 / 10,320 ( 4 % )                        ;
; Total registers                    ; 430                                         ;
; Total pins                         ; 35 / 180 ( 19 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 139,264 / 423,936 ( 33 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                              ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE10F17C8                          ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.7%      ;
;     Processor 3            ;   1.7%      ;
;     Processor 4            ;   1.7%      ;
;     Processor 5            ;   1.7%      ;
;     Processor 6            ;   1.7%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1075 ) ; 0.00 % ( 0 / 1075 )        ; 0.00 % ( 0 / 1075 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1075 ) ; 0.00 % ( 0 / 1075 )        ; 0.00 % ( 0 / 1075 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1073 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 2 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/HUIP/Desktop/project/output_files/top.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 627 / 10,320 ( 6 % )       ;
;     -- Combinational with no register       ; 197                        ;
;     -- Register only                        ; 80                         ;
;     -- Combinational with a register        ; 350                        ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 246                        ;
;     -- 3 input functions                    ; 91                         ;
;     -- <=2 input functions                  ; 210                        ;
;     -- Register only                        ; 80                         ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 392                        ;
;     -- arithmetic mode                      ; 155                        ;
;                                             ;                            ;
; Total registers*                            ; 430 / 11,172 ( 4 % )       ;
;     -- Dedicated logic registers            ; 430 / 10,320 ( 4 % )       ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 50 / 645 ( 8 % )           ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 35 / 180 ( 19 % )          ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )             ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )              ;
;                                             ;                            ;
; M9Ks                                        ; 17 / 46 ( 37 % )           ;
; Total block memory bits                     ; 139,264 / 423,936 ( 33 % ) ;
; Total block memory implementation bits      ; 156,672 / 423,936 ( 37 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )             ;
; PLLs                                        ; 1 / 2 ( 50 % )             ;
; Global signals                              ; 2                          ;
;     -- Global clocks                        ; 2 / 10 ( 20 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 2.4% / 2.4% / 2.4%         ;
; Peak interconnect usage (total/H/V)         ; 5.8% / 5.8% / 5.9%         ;
; Maximum fan-out                             ; 391                        ;
; Highest non-global fan-out                  ; 377                        ;
; Total fan-out                               ; 3799                       ;
; Average fan-out                             ; 3.40                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 627 / 10320 ( 6 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 197                 ; 0                              ;
;     -- Register only                        ; 80                  ; 0                              ;
;     -- Combinational with a register        ; 350                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 246                 ; 0                              ;
;     -- 3 input functions                    ; 91                  ; 0                              ;
;     -- <=2 input functions                  ; 210                 ; 0                              ;
;     -- Register only                        ; 80                  ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 392                 ; 0                              ;
;     -- arithmetic mode                      ; 155                 ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 430                 ; 0                              ;
;     -- Dedicated logic registers            ; 430 / 10320 ( 4 % ) ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 50 / 645 ( 8 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 35                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )      ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 139264              ; 0                              ;
; Total RAM block bits                        ; 156672              ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )       ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 17 / 46 ( 36 % )    ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 1 / 12 ( 8 % )      ; 1 / 12 ( 8 % )                 ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 74                  ; 1                              ;
;     -- Registered Input Connections         ; 57                  ; 0                              ;
;     -- Output Connections                   ; 1                   ; 74                             ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 3816                ; 77                             ;
;     -- Registered Connections               ; 1641                ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 0                   ; 75                             ;
;     -- hard_block:auto_generated_inst       ; 75                  ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 4                   ; 1                              ;
;     -- Output Ports                         ; 31                  ; 1                              ;
;     -- Bidir Ports                          ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                               ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk     ; E1    ; 1        ; 0            ; 11           ; 7            ; 392                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; miso    ; H2    ; 1        ; 0            ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; On           ; 2.5 V        ; --                        ; User                 ; no        ;
; rst_n   ; N13   ; 5        ; 34           ; 2            ; 21           ; 377                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; uart_rx ; M2    ; 2        ; 0            ; 11           ; 14           ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; dclk     ; H1    ; 1        ; 0            ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V        ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_b[0] ; B10   ; 7        ; 21           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_b[1] ; A9    ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_b[2] ; B11   ; 7        ; 25           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_b[3] ; A10   ; 7        ; 21           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_b[4] ; B12   ; 7        ; 25           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_b[5] ; A11   ; 7        ; 25           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_b[6] ; B13   ; 7        ; 30           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_b[7] ; A12   ; 7        ; 25           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_dclk ; D5    ; 8        ; 3            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_de   ; D6    ; 8        ; 3            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_g[0] ; B6    ; 8        ; 9            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_g[1] ; A5    ; 8        ; 7            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_g[2] ; B7    ; 8        ; 11           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_g[3] ; A6    ; 8        ; 9            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_g[4] ; B8    ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_g[5] ; A7    ; 8        ; 11           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_g[6] ; B9    ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_g[7] ; A8    ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_hs   ; A13   ; 7        ; 30           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_r[0] ; B1    ; 1        ; 0            ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_r[1] ; C2    ; 1        ; 0            ; 22           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_r[2] ; B3    ; 8        ; 3            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_r[3] ; A2    ; 8        ; 5            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_r[4] ; B4    ; 8        ; 5            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_r[5] ; A3    ; 8        ; 3            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_r[6] ; B5    ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_r[7] ; A4    ; 8        ; 5            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_vs   ; C6    ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mosi     ; C1    ; 1        ; 0            ; 22           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V        ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ncs      ; D2    ; 1        ; 0            ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V        ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                           ;
+----------+-----------------------------+-------------------+------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As       ; User Signal Name ; Pin Type                  ;
+----------+-----------------------------+-------------------+------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; Use as regular IO ; mosi             ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; Use as regular IO ; ncs              ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                 ; -                ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; Use as regular IO ; dclk             ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; Use as regular IO ; miso             ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                 ; -                ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                 ; -                ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                 ; -                ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                 ; -                ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                 ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                 ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                 ; -                ; Dedicated Programming Pin ;
; B7       ; DIFFIO_T9p, DATA4           ; Use as regular IO ; lcd_g[2]         ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T6n, DATA7           ; Use as regular IO ; lcd_g[1]         ; Dual Purpose Pin          ;
+----------+-----------------------------+-------------------+------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 7 / 17 ( 41 % )  ; 2.5V          ; --           ;
; 2        ; 1 / 19 ( 5 % )   ; 2.5V          ; --           ;
; 3        ; 0 / 26 ( 0 % )   ; 2.5V          ; --           ;
; 4        ; 0 / 27 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 1 / 25 ( 4 % )   ; 2.5V          ; --           ;
; 6        ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ;
; 7        ; 10 / 26 ( 38 % ) ; 2.5V          ; --           ;
; 8        ; 16 / 26 ( 62 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; lcd_r[3]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 200        ; 8        ; lcd_r[5]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 196        ; 8        ; lcd_r[7]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 192        ; 8        ; lcd_g[1]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 188        ; 8        ; lcd_g[3]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 183        ; 8        ; lcd_g[5]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 177        ; 8        ; lcd_g[7]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 175        ; 7        ; lcd_b[1]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 168        ; 7        ; lcd_b[3]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 161        ; 7        ; lcd_b[5]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 159        ; 7        ; lcd_b[7]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 153        ; 7        ; lcd_hs                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; lcd_r[0]                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; lcd_r[2]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 197        ; 8        ; lcd_r[4]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 195        ; 8        ; lcd_r[6]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 189        ; 8        ; lcd_g[0]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 184        ; 8        ; lcd_g[2]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 178        ; 8        ; lcd_g[4]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 176        ; 7        ; lcd_g[6]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 169        ; 7        ; lcd_b[0]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 162        ; 7        ; lcd_b[2]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 160        ; 7        ; lcd_b[4]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 154        ; 7        ; lcd_b[6]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; mosi                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; On           ;
; C2       ; 4          ; 1        ; lcd_r[1]                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; lcd_vs                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ncs                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; lcd_dclk                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 199        ; 8        ; lcd_de                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; clk                             ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; dclk                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; On           ;
; H2       ; 16         ; 1        ; miso                            ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                            ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; uart_rx                         ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; rst_n                           ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                         ;
+-------------------------------+-------------------------------------------------------------------------------------+
; Name                          ; video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1 ;
+-------------------------------+-------------------------------------------------------------------------------------+
; SDC pin name                  ; video_pll_m0|altpll_component|auto_generated|pll1                                   ;
; PLL mode                      ; Normal                                                                              ;
; Compensate clock              ; clock0                                                                              ;
; Compensated input/output pins ; --                                                                                  ;
; Switchover type               ; --                                                                                  ;
; Input frequency 0             ; 50.0 MHz                                                                            ;
; Input frequency 1             ; --                                                                                  ;
; Nominal PFD frequency         ; 50.0 MHz                                                                            ;
; Nominal VCO frequency         ; 450.0 MHz                                                                           ;
; VCO post scale K counter      ; 2                                                                                   ;
; VCO frequency control         ; Auto                                                                                ;
; VCO phase shift step          ; 277 ps                                                                              ;
; VCO multiply                  ; --                                                                                  ;
; VCO divide                    ; --                                                                                  ;
; Freq min lock                 ; 33.34 MHz                                                                           ;
; Freq max lock                 ; 72.24 MHz                                                                           ;
; M VCO Tap                     ; 0                                                                                   ;
; M Initial                     ; 1                                                                                   ;
; M value                       ; 9                                                                                   ;
; N value                       ; 1                                                                                   ;
; Charge pump current           ; setting 1                                                                           ;
; Loop filter resistance        ; setting 27                                                                          ;
; Loop filter capacitance       ; setting 0                                                                           ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                                ;
; Bandwidth type                ; Medium                                                                              ;
; Real time reconfigurable      ; Off                                                                                 ;
; Scan chain MIF file           ; --                                                                                  ;
; Preserve PLL counter order    ; Off                                                                                 ;
; PLL location                  ; PLL_1                                                                               ;
; Inclk0 signal                 ; clk                                                                                 ;
; Inclk1 signal                 ; --                                                                                  ;
; Inclk0 signal type            ; Dedicated Pin                                                                       ;
; Inclk1 signal type            ; --                                                                                  ;
+-------------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; Name                                                                                            ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                             ;
+-------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 9    ; 50  ; 9.0 MHz          ; 0 (0 ps)    ; 0.90 (277 ps)    ; 50/50      ; C0      ; 50            ; 25/25 Even ; --            ; 1       ; 0       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
+-------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+


+------------------------------------------+
; I/O Assignment Warnings                  ;
+----------+-------------------------------+
; Pin Name ; Reason                        ;
+----------+-------------------------------+
; ncs      ; Incomplete set of assignments ;
; dclk     ; Incomplete set of assignments ;
; mosi     ; Incomplete set of assignments ;
; lcd_dclk ; Incomplete set of assignments ;
; lcd_hs   ; Incomplete set of assignments ;
; lcd_vs   ; Incomplete set of assignments ;
; lcd_de   ; Incomplete set of assignments ;
; lcd_r[0] ; Incomplete set of assignments ;
; lcd_r[1] ; Incomplete set of assignments ;
; lcd_r[2] ; Incomplete set of assignments ;
; lcd_r[3] ; Incomplete set of assignments ;
; lcd_r[4] ; Incomplete set of assignments ;
; lcd_r[5] ; Incomplete set of assignments ;
; lcd_r[6] ; Incomplete set of assignments ;
; lcd_r[7] ; Incomplete set of assignments ;
; lcd_g[0] ; Incomplete set of assignments ;
; lcd_g[1] ; Incomplete set of assignments ;
; lcd_g[2] ; Incomplete set of assignments ;
; lcd_g[3] ; Incomplete set of assignments ;
; lcd_g[4] ; Incomplete set of assignments ;
; lcd_g[5] ; Incomplete set of assignments ;
; lcd_g[6] ; Incomplete set of assignments ;
; lcd_g[7] ; Incomplete set of assignments ;
; lcd_b[0] ; Incomplete set of assignments ;
; lcd_b[1] ; Incomplete set of assignments ;
; lcd_b[2] ; Incomplete set of assignments ;
; lcd_b[3] ; Incomplete set of assignments ;
; lcd_b[4] ; Incomplete set of assignments ;
; lcd_b[5] ; Incomplete set of assignments ;
; lcd_b[6] ; Incomplete set of assignments ;
; lcd_b[7] ; Incomplete set of assignments ;
; clk      ; Incomplete set of assignments ;
; rst_n    ; Incomplete set of assignments ;
; miso     ; Incomplete set of assignments ;
; uart_rx  ; Incomplete set of assignments ;
+----------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                       ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                    ; Entity Name        ; Library Name ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |top                                             ; 627 (22)    ; 430 (3)                   ; 0 (0)         ; 139264      ; 17   ; 0            ; 0       ; 0         ; 35   ; 0            ; 197 (19)     ; 80 (3)            ; 350 (0)          ; |top                                                                                                                                                   ; top                ; work         ;
;    |flash_ctrl:flash_ctrl_m0|                    ; 450 (134)   ; 330 (96)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 120 (38)     ; 65 (27)           ; 265 (60)         ; |top|flash_ctrl:flash_ctrl_m0                                                                                                                          ; flash_ctrl         ; work         ;
;       |fifo1024:fifo1024_m0|                     ; 127 (0)     ; 98 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 17 (0)            ; 81 (0)           ; |top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0                                                                                                     ; fifo1024           ; work         ;
;          |dcfifo:dcfifo_component|               ; 127 (0)     ; 98 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 17 (0)            ; 81 (0)           ; |top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;             |dcfifo_7jj1:auto_generated|         ; 127 (48)    ; 98 (37)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (8)       ; 17 (9)            ; 81 (6)           ; |top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated                                                  ; dcfifo_7jj1        ; work         ;
;                |a_gray2bin_7ib:wrptr_g_gray2bin| ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                  ; a_gray2bin_7ib     ; work         ;
;                |a_gray2bin_7ib:ws_dgrp_gray2bin| ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                  ; a_gray2bin_7ib     ; work         ;
;                |a_graycounter_2lc:wrptr_g1p|     ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 15 (15)          ; |top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p                      ; a_graycounter_2lc  ; work         ;
;                |a_graycounter_677:rdptr_g1p|     ; 23 (23)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p                      ; a_graycounter_677  ; work         ;
;                |alt_synch_pipe_vd8:ws_dgrp|      ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (0)             ; 4 (0)            ; |top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                       ; alt_synch_pipe_vd8 ; work         ;
;                   |dffpipe_qe9:dffpipe12|        ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 4 (4)            ; |top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12 ; dffpipe_qe9        ; work         ;
;                |altsyncram_av61:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_av61:fifo_ram                         ; altsyncram_av61    ; work         ;
;                |dffpipe_pe9:ws_brp|              ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp                               ; dffpipe_pe9        ; work         ;
;                |dffpipe_pe9:ws_bwp|              ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 9 (9)            ; |top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp                               ; dffpipe_pe9        ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|   ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; mux_j28            ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|   ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; mux_j28            ; work         ;
;                |mux_j28:wrfull_eq_comp_lsb_mux|  ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; mux_j28            ; work         ;
;                |mux_j28:wrfull_eq_comp_msb_mux|  ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; mux_j28            ; work         ;
;       |spi_flash_top:spi_flash_top_m0|           ; 198 (0)     ; 136 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (0)       ; 21 (0)            ; 124 (0)          ; |top|flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0                                                                                           ; spi_flash_top      ; work         ;
;          |spi_flash_cmd:spi_flash_cmd_m0|        ; 90 (90)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 13 (13)           ; 42 (42)          ; |top|flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0                                                            ; spi_flash_cmd      ; work         ;
;          |spi_flash_ctrl:spi_flash_ctrl_m0|      ; 53 (53)     ; 47 (47)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 8 (8)             ; 41 (41)          ; |top|flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0                                                          ; spi_flash_ctrl     ; work         ;
;          |spi_master:spi_master_m0|              ; 57 (57)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 43 (43)          ; |top|flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0                                                                  ; spi_master         ; work         ;
;    |uart_rx:uart_rx_inst|                        ; 68 (68)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 9 (9)             ; 34 (34)          ; |top|uart_rx:uart_rx_inst                                                                                                                              ; uart_rx            ; work         ;
;    |vga_ram:vga_ram_m0|                          ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 1 (0)             ; 1 (0)            ; |top|vga_ram:vga_ram_m0                                                                                                                                ; vga_ram            ; work         ;
;       |altsyncram:altsyncram_component|          ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 1 (0)             ; 1 (0)            ; |top|vga_ram:vga_ram_m0|altsyncram:altsyncram_component                                                                                                ; altsyncram         ; work         ;
;          |altsyncram_efk1:auto_generated|        ; 3 (1)       ; 1 (1)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 1 (1)             ; 1 (0)            ; |top|vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated                                                                 ; altsyncram_efk1    ; work         ;
;             |decode_jsa:decode2|                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top|vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|decode_jsa:decode2                                              ; decode_jsa         ; work         ;
;    |vga_timing:vga_timing_m0|                    ; 85 (85)     ; 53 (53)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 2 (2)             ; 51 (51)          ; |top|vga_timing:vga_timing_m0                                                                                                                          ; vga_timing         ; work         ;
;    |video_pll:video_pll_m0|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|video_pll:video_pll_m0                                                                                                                            ; video_pll          ; work         ;
;       |altpll:altpll_component|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|video_pll:video_pll_m0|altpll:altpll_component                                                                                                    ; altpll             ; work         ;
;          |video_pll_altpll:auto_generated|       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated                                                                    ; video_pll_altpll   ; work         ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                      ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; Name     ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; ncs      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dclk     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mosi     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_dclk ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_hs   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_vs   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_de   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_r[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_r[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_r[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_r[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_r[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_r[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_r[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_r[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_g[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_g[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_g[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_g[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_g[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_g[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_g[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_g[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_b[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_b[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_b[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_b[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_b[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_b[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_b[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_b[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rst_n    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; miso     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; uart_rx  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+----------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                  ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; clk                                                                                                                                                                  ;                   ;         ;
; rst_n                                                                                                                                                                ;                   ;         ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_av61:fifo_ram|ram_block9a0                        ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|CS_reg                                                                 ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MOSI_shift[7]                                                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|DCLK_reg                                                                     ; 1                 ; 6       ;
;      - vga_timing:vga_timing_m0|video_active_d0                                                                                                                      ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|state.S_IDLE                                                           ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|state.S_CS_LOW                                                         ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|state.S_CS_HIGH                                                        ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|clk_edge_cnt[1]                                                              ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|clk_edge_cnt[2]                                                              ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|clk_edge_cnt[3]                                                              ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|clk_edge_cnt[4]                                                              ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|clk_edge_cnt[0]                                                              ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|clk_cnt[0]                                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|clk_cnt[1]                                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|clk_cnt[2]                                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|clk_cnt[3]                                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|clk_cnt[4]                                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|clk_cnt[5]                                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|clk_cnt[6]                                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|clk_cnt[7]                                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|clk_cnt[8]                                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|clk_cnt[9]                                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|clk_cnt[10]                                                                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|clk_cnt[11]                                                                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|clk_cnt[12]                                                                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|clk_cnt[13]                                                                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|clk_cnt[14]                                                                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|clk_cnt[15]                                                                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|byte_cnt[0]                                                            ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|byte_cnt[1]                                                            ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|byte_cnt[2]                                                            ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|byte_cnt[3]                                                            ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|byte_cnt[4]                                                            ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|byte_cnt[5]                                                            ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|byte_cnt[6]                                                            ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|byte_cnt[7]                                                            ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|byte_cnt[8]                                                            ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|data_out_addr_r[13]                                                                                                                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_read_addr[1]                                                                                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|data_out_addr_r[2]                                                                                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|data_out_addr_r[3]                                                                                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|data_out_addr_r[4]                                                                                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|data_out_addr_r[5]                                                                                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|data_out_addr_r[6]                                                                                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|data_out_addr_r[7]                                                                                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|data_out_addr_r[8]                                                                                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|data_out_addr_r[9]                                                                                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|data_out_addr_r[10]                                                                                                                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|data_out_addr_r[11]                                                                                                                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|data_out_addr_r[12]                                                                                                                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_write_addr[7]                                                                                                                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_write_addr[15]                                                                                                                 ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_read_addr[15]                                                                                                                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_write_addr[23]                                                                                                                 ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_read_addr[23]                                                                                                                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_write_addr[6]                                                                                                                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_write_addr[14]                                                                                                                 ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_read_addr[14]                                                                                                                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_write_addr[22]                                                                                                                 ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_read_addr[22]                                                                                                                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_write_addr[1]                                                                                                                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_write_addr[2]                                                                                                                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_write_addr[3]                                                                                                                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_write_addr[4]                                                                                                                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_write_addr[5]                                                                                                                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_write_addr[8]                                                                                                                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_write_addr[9]                                                                                                                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_write_addr[10]                                                                                                                 ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_write_addr[11]                                                                                                                 ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_write_addr[12]                                                                                                                 ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_write_addr[13]                                                                                                                 ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_write_addr[16]                                                                                                                 ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_write_addr[17]                                                                                                                 ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_write_addr[18]                                                                                                                 ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_write_addr[19]                                                                                                                 ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_write_addr[20]                                                                                                                 ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_write_addr[21]                                                                                                                 ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_read_addr[21]                                                                                                                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_read_addr[20]                                                                                                                  ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|cycle_cnt[0]                                                                                                                             ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|cycle_cnt[1]                                                                                                                             ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                                                             ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|cycle_cnt[3]                                                                                                                             ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|cycle_cnt[4]                                                                                                                             ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                                                             ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|cycle_cnt[6]                                                                                                                             ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|cycle_cnt[7]                                                                                                                             ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|cycle_cnt[8]                                                                                                                             ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|cycle_cnt[9]                                                                                                                             ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|cycle_cnt[10]                                                                                                                            ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                                                            ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|cycle_cnt[12]                                                                                                                            ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                                                            ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                                                            ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                                                            ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_read_addr[19]                                                                                                                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_read_addr[18]                                                                                                                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_read_addr[17]                                                                                                                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_read_addr[16]                                                                                                                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|state.DCLK_EDGE                                                              ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|state.IDLE                                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MOSI_shift[6]                                                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|send_data[7]                                                           ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|wr_req                                                                 ; 1                 ; 6       ;
;      - vga_timing:vga_timing_m0|hs_reg_d0                                                                                                                            ; 1                 ; 6       ;
;      - vga_timing:vga_timing_m0|vs_reg_d0                                                                                                                            ; 1                 ; 6       ;
;      - vga_timing:vga_timing_m0|h_active                                                                                                                             ; 1                 ; 6       ;
;      - vga_timing:vga_timing_m0|v_active                                                                                                                             ; 1                 ; 6       ;
;      - vga_timing:vga_timing_m0|v_cnt[11]                                                                                                                            ; 1                 ; 6       ;
;      - vga_timing:vga_timing_m0|v_cnt[10]                                                                                                                            ; 1                 ; 6       ;
;      - vga_timing:vga_timing_m0|v_cnt[9]                                                                                                                             ; 1                 ; 6       ;
;      - vga_timing:vga_timing_m0|v_cnt[8]                                                                                                                             ; 1                 ; 6       ;
;      - vga_timing:vga_timing_m0|v_cnt[7]                                                                                                                             ; 1                 ; 6       ;
;      - vga_timing:vga_timing_m0|v_cnt[6]                                                                                                                             ; 1                 ; 6       ;
;      - vga_timing:vga_timing_m0|v_cnt[5]                                                                                                                             ; 1                 ; 6       ;
;      - vga_timing:vga_timing_m0|v_cnt[4]                                                                                                                             ; 1                 ; 6       ;
;      - vga_timing:vga_timing_m0|v_cnt[3]                                                                                                                             ; 1                 ; 6       ;
;      - vga_timing:vga_timing_m0|v_cnt[1]                                                                                                                             ; 1                 ; 6       ;
;      - vga_timing:vga_timing_m0|v_cnt[2]                                                                                                                             ; 1                 ; 6       ;
;      - vga_timing:vga_timing_m0|h_cnt[8]                                                                                                                             ; 1                 ; 6       ;
;      - vga_timing:vga_timing_m0|h_cnt[7]                                                                                                                             ; 1                 ; 6       ;
;      - vga_timing:vga_timing_m0|h_cnt[6]                                                                                                                             ; 1                 ; 6       ;
;      - vga_timing:vga_timing_m0|h_cnt[5]                                                                                                                             ; 1                 ; 6       ;
;      - vga_timing:vga_timing_m0|h_cnt[4]                                                                                                                             ; 1                 ; 6       ;
;      - vga_timing:vga_timing_m0|h_cnt[3]                                                                                                                             ; 1                 ; 6       ;
;      - vga_timing:vga_timing_m0|h_cnt[2]                                                                                                                             ; 1                 ; 6       ;
;      - vga_timing:vga_timing_m0|h_cnt[1]                                                                                                                             ; 1                 ; 6       ;
;      - vga_timing:vga_timing_m0|h_cnt[0]                                                                                                                             ; 1                 ; 6       ;
;      - vga_timing:vga_timing_m0|h_cnt[11]                                                                                                                            ; 1                 ; 6       ;
;      - vga_timing:vga_timing_m0|h_cnt[10]                                                                                                                            ; 1                 ; 6       ;
;      - vga_timing:vga_timing_m0|h_cnt[9]                                                                                                                             ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|state.S_KEEP_CS_LOW                                                    ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|state.S_CMD_ACK                                                        ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|cmd_valid                                                            ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|state.S_CMD_LATCH                                                      ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|state.DCLK_IDLE                                                              ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|wr_ack_d0                                                              ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MOSI_shift[5]                                                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|send_data[6]                                                           ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|state.S_WR_CMD_CODE                                                    ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|cmd_code[4]                                                            ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_write_data_in[7]                                                                                                               ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|state.S_WRITE_BYTES                                                    ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|state.S_READ_BYTES                                                     ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|addr[7]                                                              ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|addr[15]                                                             ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|addr[23]                                                             ; 1                 ; 6       ;
;      - vga_timing:vga_timing_m0|hs_reg                                                                                                                               ; 1                 ; 6       ;
;      - vga_timing:vga_timing_m0|vs_reg                                                                                                                               ; 1                 ; 6       ;
;      - vga_timing:vga_timing_m0|v_cnt[0]                                                                                                                             ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[0]                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[0]                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[1]                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[1]                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[2]                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[2]                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[3]                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[3]                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[4]                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[4]                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[5]                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[5]                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[6]                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[6]                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[7]                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[7]                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[8]                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[8]                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[9]                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[9]                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|flash_read_data_valid                                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|state.S_IDLE                                                                                                                         ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|state.S_READ                                                                                                                         ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|data_out_en~0                                                                                                                        ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|flash_read_data_out[5]                                               ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|data_out[5]~0                                                                                                                        ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_read_addr[0]                                                                                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|flash_read_data_out[6]                                               ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|flash_read_data_out[7]                                               ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|flash_read_data_out[2]                                               ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|flash_read_data_out[3]                                               ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|flash_read_data_out[4]                                               ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|flash_read_data_out[0]                                               ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|flash_read_data_out[1]                                               ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|cmd[2]                                                               ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|cmd[0]                                                               ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|state.ACK                                                                    ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|cmd[4]                                                               ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|byte_size[2]                                                           ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|byte_size[1]                                                           ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|byte_size[0]                                                           ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state.S_ACK                                                          ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state.S_IDLE                                                         ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|state.LAST_HALF_CYCLE                                                        ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MOSI_shift[4]                                                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|send_data[5]                                                           ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|addr[6]                                                              ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_write_data_in[6]                                                                                                               ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|addr[14]                                                             ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|addr[22]                                                             ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|cmd[1]                                                               ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|data_req                                                               ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|state.S_PP                                                                                                                           ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_read                                                                                                                           ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_sector_erase                                                                                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_write                                                                                                                          ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|wrptr_g[0]                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|wrptr_g[1]                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|wrptr_g[2]                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|wrptr_g[3]                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|wrptr_g[4]                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|wrptr_g[5]                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|wrptr_g[6]                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|wrptr_g[7]                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|wrptr_g[8]                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|wrptr_g[10]                                                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|wrptr_g[9]                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a[10] ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a[8]  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a[0]  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|data_valid                                                             ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state.S_READ                                                         ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|state.S_SE                                                                                                                           ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|state.S_WAIT                                                                                                                         ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|data_out[5]                                                            ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|data_out[6]                                                            ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|data_out[7]                                                            ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|data_out[2]                                                            ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|data_out[3]                                                            ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|data_out[4]                                                            ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|data_out[0]                                                            ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|data_out[1]                                                            ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state.S_CK_STATE                                                     ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state.S_WREN                                                         ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state.S_SE                                                           ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state.S_WRITE                                                        ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|size[0]                                                              ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state_reg[0]                                                         ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MOSI_shift[3]                                                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|send_data[4]                                                           ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_write_data_in[5]                                                                                                               ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|addr[5]                                                              ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|addr[13]                                                             ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|addr[21]                                                             ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|read_data[7]~0                                                                                                                       ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_write_addr[0]                                                                                                                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|rx_data_valid                                                                                                                            ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|rdptr_g[10]                                                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|rdptr_g[9]                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|rdptr_g[8]                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|rdptr_g[7]                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|rdptr_g[6]                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|rdptr_g[5]                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|rdptr_g[4]                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|rdptr_g[3]                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|rdptr_g[2]                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|rdptr_g[1]                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|rdptr_g[0]                                                   ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MISO_shift[5]                                                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MISO_shift[6]                                                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MISO_shift[7]                                                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MISO_shift[2]                                                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MISO_shift[3]                                                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MISO_shift[4]                                                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MISO_shift[0]                                                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MISO_shift[1]                                                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MOSI_shift[2]                                                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|send_data[3]                                                           ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_write_data_in[4]                                                                                                               ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|addr[4]                                                              ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|addr[12]                                                             ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|addr[20]                                                             ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo_req                                                                                                                             ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|rx_data_r[7]                                                                                                                             ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|state.S_STOP                                                                                                                             ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|state.S_DATA                                                                                                                             ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MOSI_shift[1]                                                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|send_data[2]                                                           ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|addr[3]                                                              ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_write_data_in[3]                                                                                                               ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|addr[11]                                                             ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|addr[19]                                                             ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|rx_data_r[6]                                                                                                                             ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|delayed_wrptr_g[4]                                           ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|delayed_wrptr_g[5]                                           ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|delayed_wrptr_g[2]                                           ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|delayed_wrptr_g[3]                                           ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|delayed_wrptr_g[0]                                           ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|delayed_wrptr_g[1]                                           ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|delayed_wrptr_g[7]                                           ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|delayed_wrptr_g[8]                                           ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|delayed_wrptr_g[10]                                          ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|delayed_wrptr_g[9]                                           ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|delayed_wrptr_g[6]                                           ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|rx_bits[7]                                                                                                                               ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                  ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|state.S_REC_BYTE                                                                                                                         ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|bit_cnt[2]                                                                                                                               ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|bit_cnt[1]                                                                                                                               ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|bit_cnt[0]                                                                                                                               ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|state.S_START                                                                                                                            ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|rx_d1                                                                                                                                    ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|state.S_IDLE                                                                                                                             ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|rx_d0                                                                                                                                    ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MOSI_shift[0]                                                                ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|send_data[1]                                                           ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|cmd_code[2]                                                            ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_write_data_in[2]                                                                                                               ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|addr[2]                                                              ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|addr[10]                                                             ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|addr[18]                                                             ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|rx_data_r[5]                                                                                                                             ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|rx_bits[6]                                                                                                                               ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|send_data[0]                                                           ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|cmd_code[1]                                                            ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|addr[1]                                                              ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_write_data_in[1]                                                                                                               ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|addr[9]                                                              ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|addr[17]                                                             ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|rx_data_r[4]                                                                                                                             ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|rx_bits[5]                                                                                                                               ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|cmd_code[0]                                                            ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|flash_write_data_in[0]                                                                                                               ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|addr[0]                                                              ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|addr[8]                                                              ; 1                 ; 6       ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|addr[16]                                                             ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|rx_data_r[3]                                                                                                                             ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|rx_bits[4]                                                                                                                               ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|rx_data_r[2]                                                                                                                             ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|rx_bits[3]                                                                                                                               ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|rx_data_r[1]                                                                                                                             ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|rx_bits[2]                                                                                                                               ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|rx_data_r[0]                                                                                                                             ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|rx_bits[1]                                                                                                                               ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|rx_bits[0]                                                                                                                               ; 1                 ; 6       ;
; miso                                                                                                                                                                 ;                   ;         ;
;      - flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MISO_shift~7                                                                 ; 0                 ; 6       ;
; uart_rx                                                                                                                                                              ;                   ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                            ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Add0~12                                                                                                         ; LCCOMB_X22_Y17_N12 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                             ; PIN_E1             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                             ; PIN_E1             ; 390     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; flash_ctrl:flash_ctrl_m0|Selector2~0                                                                            ; LCCOMB_X25_Y11_N4  ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flash_ctrl:flash_ctrl_m0|Selector2~2                                                                            ; LCCOMB_X26_Y12_N4  ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flash_ctrl:flash_ctrl_m0|data_out[5]~0                                                                          ; LCCOMB_X24_Y15_N12 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|valid_rdreq~0  ; LCCOMB_X18_Y15_N16 ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|valid_wrreq~0  ; LCCOMB_X17_Y16_N4  ; 24      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; flash_ctrl:flash_ctrl_m0|flash_write_data_in[7]~0                                                               ; LCCOMB_X24_Y11_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flash_ctrl:flash_ctrl_m0|read_data[7]~0                                                                         ; LCCOMB_X21_Y9_N4   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|always8~0                ; LCCOMB_X25_Y9_N24  ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|byte_cnt[8]~11           ; LCCOMB_X25_Y9_N28  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|data_out~2               ; LCCOMB_X28_Y9_N16  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|state.S_CMD_ACK          ; FF_X28_Y12_N31     ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|state.S_CMD_LATCH        ; FF_X28_Y12_N1      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|addr[6]~1              ; LCCOMB_X26_Y12_N0  ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MISO_shift[5]~1                ; LCCOMB_X24_Y14_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MOSI_shift[5]~2                ; LCCOMB_X24_Y14_N24 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|always3~0                      ; LCCOMB_X24_Y14_N26 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|clk_edge_cnt[4]~9              ; LCCOMB_X23_Y14_N16 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|state.DCLK_EDGE                ; FF_X24_Y14_N3      ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; rst_n                                                                                                           ; PIN_N13            ; 377     ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; uart_rx:uart_rx_inst|always4~0                                                                                  ; LCCOMB_X21_Y13_N8  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; uart_rx:uart_rx_inst|always6~3                                                                                  ; LCCOMB_X21_Y13_N4  ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; uart_rx:uart_rx_inst|bit_cnt[2]~1                                                                               ; LCCOMB_X21_Y13_N6  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|decode_jsa:decode2|eq_node[0] ; LCCOMB_X28_Y13_N24 ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|decode_jsa:decode2|eq_node[1] ; LCCOMB_X28_Y13_N2  ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; vga_timing:vga_timing_m0|Equal1~1                                                                               ; LCCOMB_X22_Y18_N12 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vga_timing:vga_timing_m0|LessThan0~2                                                                            ; LCCOMB_X22_Y18_N26 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vga_timing:vga_timing_m0|LessThan1~0                                                                            ; LCCOMB_X22_Y19_N30 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0]                 ; PLL_1              ; 74      ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                            ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk                                                                                             ; PIN_E1   ; 390     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1    ; 74      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
+-------------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                 ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_av61:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 8192   ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1    ; None ; M9K_X15_Y13_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16384        ; 8            ; 16384        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 131072 ; 16384                       ; 8                           ; 16384                       ; 8                           ; 131072              ; 16   ; None ; M9K_X27_Y19_N0, M9K_X27_Y20_N0, M9K_X27_Y18_N0, M9K_X27_Y17_N0, M9K_X15_Y15_N0, M9K_X15_Y17_N0, M9K_X15_Y19_N0, M9K_X15_Y20_N0, M9K_X15_Y18_N0, M9K_X15_Y16_N0, M9K_X27_Y16_N0, M9K_X27_Y15_N0, M9K_X27_Y12_N0, M9K_X15_Y14_N0, M9K_X27_Y13_N0, M9K_X27_Y14_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 1,150 / 32,401 ( 4 % ) ;
; C16 interconnects     ; 7 / 1,326 ( < 1 % )    ;
; C4 interconnects      ; 538 / 21,816 ( 2 % )   ;
; Direct links          ; 166 / 32,401 ( < 1 % ) ;
; Global clocks         ; 2 / 10 ( 20 % )        ;
; Local interconnects   ; 373 / 10,320 ( 4 % )   ;
; R24 interconnects     ; 24 / 1,289 ( 2 % )     ;
; R4 interconnects      ; 637 / 28,186 ( 2 % )   ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.54) ; Number of LABs  (Total = 50) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 4                            ;
; 2                                           ; 1                            ;
; 3                                           ; 1                            ;
; 4                                           ; 2                            ;
; 5                                           ; 1                            ;
; 6                                           ; 0                            ;
; 7                                           ; 2                            ;
; 8                                           ; 0                            ;
; 9                                           ; 1                            ;
; 10                                          ; 0                            ;
; 11                                          ; 0                            ;
; 12                                          ; 0                            ;
; 13                                          ; 4                            ;
; 14                                          ; 6                            ;
; 15                                          ; 2                            ;
; 16                                          ; 26                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.28) ; Number of LABs  (Total = 50) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 38                           ;
; 1 Clock                            ; 44                           ;
; 1 Clock enable                     ; 25                           ;
; 1 Sync. clear                      ; 3                            ;
; 2 Clock enables                    ; 4                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 20.24) ; Number of LABs  (Total = 50) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 3                            ;
; 2                                            ; 1                            ;
; 3                                            ; 1                            ;
; 4                                            ; 0                            ;
; 5                                            ; 1                            ;
; 6                                            ; 1                            ;
; 7                                            ; 4                            ;
; 8                                            ; 0                            ;
; 9                                            ; 1                            ;
; 10                                           ; 0                            ;
; 11                                           ; 1                            ;
; 12                                           ; 0                            ;
; 13                                           ; 1                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 0                            ;
; 17                                           ; 0                            ;
; 18                                           ; 1                            ;
; 19                                           ; 1                            ;
; 20                                           ; 1                            ;
; 21                                           ; 2                            ;
; 22                                           ; 2                            ;
; 23                                           ; 1                            ;
; 24                                           ; 4                            ;
; 25                                           ; 3                            ;
; 26                                           ; 3                            ;
; 27                                           ; 7                            ;
; 28                                           ; 3                            ;
; 29                                           ; 2                            ;
; 30                                           ; 2                            ;
; 31                                           ; 2                            ;
; 32                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 8.48) ; Number of LABs  (Total = 50) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 5                            ;
; 2                                               ; 4                            ;
; 3                                               ; 0                            ;
; 4                                               ; 3                            ;
; 5                                               ; 3                            ;
; 6                                               ; 2                            ;
; 7                                               ; 5                            ;
; 8                                               ; 2                            ;
; 9                                               ; 3                            ;
; 10                                              ; 3                            ;
; 11                                              ; 3                            ;
; 12                                              ; 8                            ;
; 13                                              ; 2                            ;
; 14                                              ; 0                            ;
; 15                                              ; 3                            ;
; 16                                              ; 4                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 11.62) ; Number of LABs  (Total = 50) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 2                            ;
; 3                                            ; 3                            ;
; 4                                            ; 1                            ;
; 5                                            ; 4                            ;
; 6                                            ; 4                            ;
; 7                                            ; 4                            ;
; 8                                            ; 2                            ;
; 9                                            ; 2                            ;
; 10                                           ; 0                            ;
; 11                                           ; 4                            ;
; 12                                           ; 4                            ;
; 13                                           ; 2                            ;
; 14                                           ; 1                            ;
; 15                                           ; 1                            ;
; 16                                           ; 5                            ;
; 17                                           ; 1                            ;
; 18                                           ; 1                            ;
; 19                                           ; 1                            ;
; 20                                           ; 1                            ;
; 21                                           ; 1                            ;
; 22                                           ; 1                            ;
; 23                                           ; 0                            ;
; 24                                           ; 0                            ;
; 25                                           ; 1                            ;
; 26                                           ; 1                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 1                            ;
; 31                                           ; 0                            ;
; 32                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 14    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 16    ;
+----------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                          ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                     ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.             ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.         ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.             ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.         ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                            ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 35        ; 0            ; 35        ; 0            ; 0            ; 35        ; 35        ; 0            ; 35        ; 35        ; 0            ; 28           ; 0            ; 4            ; 3            ; 0            ; 28           ; 3            ; 4            ; 0            ; 0            ; 28           ; 0            ; 0            ; 0            ; 0            ; 0            ; 35        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 35           ; 0         ; 35           ; 35           ; 0         ; 0         ; 35           ; 0         ; 0         ; 35           ; 7            ; 35           ; 31           ; 32           ; 35           ; 7            ; 32           ; 31           ; 35           ; 35           ; 7            ; 35           ; 35           ; 35           ; 35           ; 35           ; 0         ; 35           ; 35           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; ncs                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dclk               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mosi               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_dclk           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_hs             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_vs             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_de             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_r[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_r[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_r[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_r[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_r[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_r[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_r[6]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_r[7]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_g[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_g[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_g[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_g[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_g[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_g[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_g[6]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_g[7]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_b[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_b[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_b[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_b[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_b[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_b[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_b[6]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_b[7]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; miso               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_rx            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk             ; clk                  ; 1.3               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                      ;
+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                            ; Destination Register                                                                                              ; Delay Added in ns ;
+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------+
; flash_ctrl:flash_ctrl_m0|data_out_addr[1]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a9~porta_address_reg0 ; 0.322             ;
; flash_ctrl:flash_ctrl_m0|data_out_addr[2]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a9~porta_address_reg0 ; 0.322             ;
; flash_ctrl:flash_ctrl_m0|data_out_addr[4]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a9~porta_address_reg0 ; 0.322             ;
; flash_ctrl:flash_ctrl_m0|data_out_addr[12] ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a9~porta_address_reg0 ; 0.304             ;
; vga_timing:vga_timing_m0|v_active          ; vga_timing:vga_timing_m0|video_active_d0                                                                          ; 0.013             ;
; vga_timing:vga_timing_m0|h_cnt[11]         ; vga_timing:vga_timing_m0|h_cnt[11]                                                                                ; 0.011             ;
+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 6 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 6 processors
Info (119006): Selected device EP4CE10F17C8 for design "top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: C:/Users/HUIP/Desktop/project/db/video_pll_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 9, clock division of 50, and phase shift of 0 degrees (0 ps) for video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0] port File: C:/Users/HUIP/Desktop/project/db/video_pll_altpll.v Line: 44
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_7jj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) File: C:/Users/HUIP/Desktop/project/src/top.v Line: 2
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: C:/Users/HUIP/Desktop/project/db/video_pll_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1" output port clk[0] feeds output pin "lcd_dclk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/Users/HUIP/Desktop/project/db/video_pll_altpll.v Line: 44
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during the Fitter is 0.23 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:00
Warning (169180): Following 1 pins must use external clamping diodes.
    Info (169178): Pin miso uses I/O standard 2.5 V at H2 File: C:/Users/HUIP/Desktop/project/src/top.v Line: 9
Warning (292000): FLEXlm software error: Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  E:\TOOL\restart\quartus18.1 stan\license.dat; FlexNet Licensing error:-8,523.
Warning (292000): FLEXlm software error: Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  E:\TOOL\restart\quartus18.1 stan\license.dat; FlexNet Licensing error:-8,523.
Info (144001): Generated suppressed messages file C:/Users/HUIP/Desktop/project/output_files/top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 5639 megabytes
    Info: Processing ended: Fri Mar 11 21:29:18 2022
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/HUIP/Desktop/project/output_files/top.fit.smsg.


