TimeQuest Timing Analyzer report for small8
Mon Apr 21 20:41:26 2014
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk'
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk'
 30. Slow 1200mV 0C Model Setup: 'clk'
 31. Slow 1200mV 0C Model Hold: 'clk'
 32. Slow 1200mV 0C Model Hold: 'CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk'
 46. Fast 1200mV 0C Model Setup: 'clk'
 47. Fast 1200mV 0C Model Hold: 'clk'
 48. Fast 1200mV 0C Model Hold: 'CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Slow Corner Signal Integrity Metrics
 64. Fast Corner Signal Integrity Metrics
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; small8                                             ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  25.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------+
; Clock Name                                         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                ;
+----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------+
; clk                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                ;
; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk } ;
+----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                       ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 105.83 MHz ; 105.83 MHz      ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;      ;
; 144.84 MHz ; 144.84 MHz      ; clk                                                ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -8.449 ; -715.090      ;
; clk                                                ; -8.212 ; -953.800      ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; clk                                                ; 0.105 ; 0.000         ;
; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.357 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; clk                                                ; -3.000 ; -300.272      ;
; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.941 ; -133.528      ;
+----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk'                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -8.449 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.046      ; 9.298      ;
; -8.434 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.038      ; 9.275      ;
; -8.390 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.038      ; 9.231      ;
; -8.333 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.038      ; 9.174      ;
; -8.246 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|status_register:STATUS_REG|Z                ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.264      ; 9.505      ;
; -8.231 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|status_register:STATUS_REG|Z                ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.256      ; 9.482      ;
; -8.187 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|status_register:STATUS_REG|Z                ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.256      ; 9.438      ;
; -8.183 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[4]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.046      ; 9.032      ;
; -8.168 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[4]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.038      ; 9.009      ;
; -8.157 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[6]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.046      ; 9.006      ;
; -8.142 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[6]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.038      ; 8.983      ;
; -8.130 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|status_register:STATUS_REG|Z                ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.256      ; 9.381      ;
; -8.124 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[4]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.038      ; 8.965      ;
; -8.120 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.282      ; 9.397      ;
; -8.108 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[5]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.046      ; 8.957      ;
; -8.098 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[6]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.038      ; 8.939      ;
; -8.093 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[5]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.038      ; 8.934      ;
; -8.067 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[4]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.038      ; 8.908      ;
; -8.060 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.288      ; 9.343      ;
; -8.054 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[0]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.288      ; 9.337      ;
; -8.049 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[5]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.038      ; 8.890      ;
; -8.041 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[6]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.038      ; 8.882      ;
; -8.037 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[6]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.282      ; 9.314      ;
; -8.024 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[11]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.064     ; 8.955      ;
; -8.023 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[11]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.086     ; 8.932      ;
; -8.020 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[3]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.282      ; 9.297      ;
; -8.016 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.288      ; 9.299      ;
; -8.011 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[5]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.282      ; 9.288      ;
; -7.992 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[5]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.038      ; 8.833      ;
; -7.986 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.RET0                                          ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.039      ; 8.828      ;
; -7.982 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[7]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.038      ; 8.823      ;
; -7.979 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[11]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.086     ; 8.888      ;
; -7.970 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|temp_register:TEMP_REGISTER_T|temp_register[0] ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.313     ; 8.460      ;
; -7.967 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[14]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.064     ; 8.898      ;
; -7.966 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[14]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.086     ; 8.875      ;
; -7.960 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|temp_register:TEMP_REGISTER_T|temp_register[1] ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.313     ; 8.450      ;
; -7.959 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.288      ; 9.242      ;
; -7.943 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.LDAA_X0                                       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.039      ; 8.785      ;
; -7.922 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[14]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.086     ; 8.831      ;
; -7.922 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[11]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.086     ; 8.831      ;
; -7.893 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[3]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.063     ; 8.825      ;
; -7.892 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[3]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.085     ; 8.802      ;
; -7.886 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[12]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.064     ; 8.817      ;
; -7.886 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[7]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.288      ; 9.169      ;
; -7.885 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[12]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.086     ; 8.794      ;
; -7.884 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[6]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.282      ; 9.161      ;
; -7.878 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[2]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.046      ; 8.727      ;
; -7.873 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.046      ; 8.722      ;
; -7.872 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[2]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.048      ; 8.723      ;
; -7.871 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[15]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.064     ; 8.802      ;
; -7.865 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[14]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.086     ; 8.774      ;
; -7.863 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[2]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.038      ; 8.704      ;
; -7.850 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[1]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.282      ; 9.127      ;
; -7.850 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[7]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.282      ; 9.127      ;
; -7.848 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[2]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.069     ; 8.774      ;
; -7.848 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[3]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.085     ; 8.758      ;
; -7.842 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|temp_register:TEMP_REGISTER_T|temp_register[3] ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.313     ; 8.332      ;
; -7.841 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[12]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.086     ; 8.750      ;
; -7.833 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[0]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[15]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.086     ; 8.742      ;
; -7.830 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[15]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.086     ; 8.739      ;
; -7.827 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.038      ; 8.668      ;
; -7.825 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[4]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.282      ; 9.102      ;
; -7.821 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[0]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.038      ; 8.662      ;
; -7.820 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.069     ; 8.746      ;
; -7.820 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[3]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.046      ; 8.669      ;
; -7.819 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[2]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.063     ; 8.751      ;
; -7.819 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[2]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.038      ; 8.660      ;
; -7.818 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[2]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.282      ; 9.095      ;
; -7.810 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[3]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.282      ; 9.087      ;
; -7.808 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA_X0                                       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.039      ; 8.650      ;
; -7.798 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[6]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.046      ; 8.647      ;
; -7.791 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.063     ; 8.723      ;
; -7.791 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[3]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.085     ; 8.701      ;
; -7.790 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[6]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.046      ; 8.639      ;
; -7.788 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[6]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[15]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.064     ; 8.719      ;
; -7.786 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[15]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.086     ; 8.695      ;
; -7.784 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[12]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.086     ; 8.693      ;
; -7.783 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.RET0                                          ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|status_register:STATUS_REG|Z                ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.257      ; 9.035      ;
; -7.783 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.038      ; 8.624      ;
; -7.779 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[7]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|status_register:STATUS_REG|Z                ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.256      ; 9.030      ;
; -7.776 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.048      ; 8.627      ;
; -7.775 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[2]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.063     ; 8.707      ;
; -7.773 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[3]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.046      ; 8.622      ;
; -7.771 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[3]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[15]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.064     ; 8.702      ;
; -7.767 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|temp_register:TEMP_REGISTER_T|temp_register[0] ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|status_register:STATUS_REG|Z                ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.095     ; 8.667      ;
; -7.764 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[5]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.046      ; 8.613      ;
; -7.762 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[9]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.064     ; 8.693      ;
; -7.762 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[5]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[15]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.064     ; 8.693      ;
; -7.762 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[2]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.038      ; 8.603      ;
; -7.761 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[9]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.086     ; 8.670      ;
; -7.757 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|temp_register:TEMP_REGISTER_T|temp_register[1] ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|status_register:STATUS_REG|Z                ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.095     ; 8.657      ;
; -7.752 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|status_register:STATUS_REG|C                   ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.288      ; 9.035      ;
; -7.747 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.063     ; 8.679      ;
; -7.741 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.048      ; 8.592      ;
; -7.740 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|temp_register:TEMP_REGISTER_T|temp_register[4] ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.313     ; 8.230      ;
; -7.740 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.LDAA_X0                                       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|status_register:STATUS_REG|Z                ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.257      ; 8.992      ;
; -7.739 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.064     ; 8.670      ;
; -7.738 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.086     ; 8.647      ;
; -7.736 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[1]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.046      ; 8.585      ;
; -7.729 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.069     ; 8.655      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                                                               ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; -8.212 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a3~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.449     ; 8.781      ;
; -8.197 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a3~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.457     ; 8.758      ;
; -8.187 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a28~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.430     ; 8.775      ;
; -8.172 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a28~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.438     ; 8.752      ;
; -8.153 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a3~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.457     ; 8.714      ;
; -8.141 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a13~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.437     ; 8.722      ;
; -8.137 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a19~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.429     ; 8.726      ;
; -8.133 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a25~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.448     ; 8.703      ;
; -8.128 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a28~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.438     ; 8.708      ;
; -8.126 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a13~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.445     ; 8.699      ;
; -8.122 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a19~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.437     ; 8.703      ;
; -8.118 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a25~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.456     ; 8.680      ;
; -8.098 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a11~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.444     ; 8.672      ;
; -8.096 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a3~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.457     ; 8.657      ;
; -8.083 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a11~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.452     ; 8.649      ;
; -8.082 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a13~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.445     ; 8.655      ;
; -8.078 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a9~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.434     ; 8.662      ;
; -8.078 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a19~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.437     ; 8.659      ;
; -8.076 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a5~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.457     ; 8.637      ;
; -8.074 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a25~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.456     ; 8.636      ;
; -8.071 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a28~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.438     ; 8.651      ;
; -8.063 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a9~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.442     ; 8.639      ;
; -8.061 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a5~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.465     ; 8.614      ;
; -8.055 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[6]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.421     ; 8.619      ;
; -8.053 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a29~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.446     ; 8.625      ;
; -8.050 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.439     ; 8.629      ;
; -8.040 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[6]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.429     ; 8.596      ;
; -8.039 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a11~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.452     ; 8.605      ;
; -8.038 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a29~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.454     ; 8.602      ;
; -8.036 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[4]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.421     ; 8.600      ;
; -8.035 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.447     ; 8.606      ;
; -8.025 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a13~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.445     ; 8.598      ;
; -8.021 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a19~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.437     ; 8.602      ;
; -8.021 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[4]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.429     ; 8.577      ;
; -8.019 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a9~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.442     ; 8.595      ;
; -8.017 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a5~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.465     ; 8.570      ;
; -8.017 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a25~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.456     ; 8.579      ;
; -7.996 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[6]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.429     ; 8.552      ;
; -7.994 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a29~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.454     ; 8.558      ;
; -7.991 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.447     ; 8.562      ;
; -7.989 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[3]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.421     ; 8.553      ;
; -7.982 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a11~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.452     ; 8.548      ;
; -7.977 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[4]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.429     ; 8.533      ;
; -7.974 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[3]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.429     ; 8.530      ;
; -7.962 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a9~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.442     ; 8.538      ;
; -7.960 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a5~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.465     ; 8.513      ;
; -7.954 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[1]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.421     ; 8.518      ;
; -7.952 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[5]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.421     ; 8.516      ;
; -7.949 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a18~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.432     ; 8.535      ;
; -7.939 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[6]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.429     ; 8.495      ;
; -7.939 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[1]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.429     ; 8.495      ;
; -7.937 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a29~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.454     ; 8.501      ;
; -7.937 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[5]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.429     ; 8.493      ;
; -7.934 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.447     ; 8.505      ;
; -7.934 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a18~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.440     ; 8.512      ;
; -7.930 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[3]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.429     ; 8.486      ;
; -7.920 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[4]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.429     ; 8.476      ;
; -7.895 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[1]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.429     ; 8.451      ;
; -7.893 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[5]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.429     ; 8.449      ;
; -7.890 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a18~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.440     ; 8.468      ;
; -7.873 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[3]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.429     ; 8.429      ;
; -7.858 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a14~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.445     ; 8.431      ;
; -7.856 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a22~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.440     ; 8.434      ;
; -7.855 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a6~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.443     ; 8.430      ;
; -7.845 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a20~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.429     ; 8.434      ;
; -7.843 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a14~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.453     ; 8.408      ;
; -7.841 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a22~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.448     ; 8.411      ;
; -7.840 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a6~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.451     ; 8.407      ;
; -7.838 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[1]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.429     ; 8.394      ;
; -7.836 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a4~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.439     ; 8.415      ;
; -7.836 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[5]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.429     ; 8.392      ;
; -7.833 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a18~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.440     ; 8.411      ;
; -7.830 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a20~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.437     ; 8.411      ;
; -7.827 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a8~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.453     ; 8.392      ;
; -7.821 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a4~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.447     ; 8.392      ;
; -7.819 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a30~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.441     ; 8.396      ;
; -7.804 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a30~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.449     ; 8.373      ;
; -7.799 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a14~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.453     ; 8.364      ;
; -7.797 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a22~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.448     ; 8.367      ;
; -7.796 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a6~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.451     ; 8.363      ;
; -7.786 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a20~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.437     ; 8.367      ;
; -7.777 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a4~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.447     ; 8.348      ;
; -7.772 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a10~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.452     ; 8.338      ;
; -7.761 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a26~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.454     ; 8.325      ;
; -7.760 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a21~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.439     ; 8.339      ;
; -7.760 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a30~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.449     ; 8.329      ;
; -7.757 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a10~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.460     ; 8.315      ;
; -7.754 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[6]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a8~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.445     ; 8.327      ;
; -7.750 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.RET0                                          ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a3~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.456     ; 8.312      ;
; -7.746 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a26~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.462     ; 8.302      ;
; -7.745 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[7]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a3~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.457     ; 8.306      ;
; -7.745 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a21~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.447     ; 8.316      ;
; -7.742 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a14~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.453     ; 8.307      ;
; -7.740 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a22~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.448     ; 8.310      ;
; -7.739 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a6~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.451     ; 8.306      ;
; -7.733 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|temp_register:TEMP_REGISTER_T|temp_register[0] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a3~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.808     ; 7.943      ;
; -7.729 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a20~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.437     ; 8.310      ;
; -7.724 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.RET0                                          ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a28~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.437     ; 8.305      ;
; -7.723 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|temp_register:TEMP_REGISTER_T|temp_register[1] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a3~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.808     ; 7.933      ;
; -7.720 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[7]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a28~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.438     ; 8.300      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                                                                ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; 0.105 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk                                                                  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk                                                                                                                     ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; 2.402      ; 2.893      ;
; 0.663 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk                                                                  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk                                                                                                                     ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; -0.500       ; 2.402      ; 2.951      ;
; 1.218 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a0~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.229     ; 1.206      ;
; 1.241 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[1]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a7~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.229     ; 1.229      ;
; 1.461 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a4~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.219     ; 1.459      ;
; 1.464 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a7~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.229     ; 1.452      ;
; 1.470 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.219     ; 1.468      ;
; 1.473 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a31~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.230     ; 1.460      ;
; 1.485 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a7~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.229     ; 1.473      ;
; 1.489 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[2]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a7~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.229     ; 1.477      ;
; 1.494 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a17~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.218     ; 1.493      ;
; 1.497 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[5]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a7~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.576     ; 1.138      ;
; 1.497 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.229     ; 1.485      ;
; 1.501 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[6]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a7~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.229     ; 1.489      ;
; 1.503 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a7~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.229     ; 1.491      ;
; 1.508 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.229     ; 1.496      ;
; 1.511 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a2~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.233     ; 1.495      ;
; 1.519 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a24~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.236     ; 1.500      ;
; 1.524 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a21~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.220     ; 1.521      ;
; 1.528 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.229     ; 1.516      ;
; 1.531 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a16~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.232     ; 1.516      ;
; 1.534 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[11]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a7~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.577     ; 1.174      ;
; 1.536 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[13]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|address_reg_a[0]                 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.544     ; 1.179      ;
; 1.552 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a17~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.218     ; 1.551      ;
; 1.558 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.219     ; 1.556      ;
; 1.558 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA_X0                                ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a4~porta_re_reg        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.227     ; 1.548      ;
; 1.591 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[14]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|address_reg_a[1]                 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.544     ; 1.234      ;
; 1.593 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[1]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a31~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.230     ; 1.580      ;
; 1.602 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a16~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.232     ; 1.587      ;
; 1.606 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a12~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.220     ; 1.603      ;
; 1.626 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[1]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a0~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.229     ; 1.614      ;
; 1.629 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[1]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a16~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.232     ; 1.614      ;
; 1.631 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[1]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a2~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.233     ; 1.615      ;
; 1.636 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a12~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.220     ; 1.633      ;
; 1.659 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[4]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a4~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.219     ; 1.657      ;
; 1.669 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[1]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a4~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.219     ; 1.667      ;
; 1.718 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA1                                  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a4~porta_re_reg        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.227     ; 1.708      ;
; 1.720 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a0~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.229     ; 1.708      ;
; 1.727 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a26~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.236     ; 1.708      ;
; 1.728 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a31~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.230     ; 1.715      ;
; 1.734 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[8]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a4~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.220     ; 1.731      ;
; 1.738 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a2~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.233     ; 1.722      ;
; 1.738 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.CALL_STATE0                            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a4~porta_re_reg        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.227     ; 1.728      ;
; 1.741 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a24~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.236     ; 1.722      ;
; 1.741 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a16~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.232     ; 1.726      ;
; 1.744 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[8]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a7~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.230     ; 1.731      ;
; 1.748 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[1]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a26~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.236     ; 1.729      ;
; 1.749 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a2~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.233     ; 1.733      ;
; 1.749 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a19~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.209     ; 1.757      ;
; 1.752 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a29~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.227     ; 1.742      ;
; 1.754 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a5~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.239     ; 1.732      ;
; 1.759 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[1]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a24~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.236     ; 1.740      ;
; 1.760 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a29~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.227     ; 1.750      ;
; 1.763 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[1]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a5~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.239     ; 1.741      ;
; 1.764 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a21~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.220     ; 1.761      ;
; 1.764 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[6]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a31~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.230     ; 1.751      ;
; 1.768 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[6]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a16~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.232     ; 1.753      ;
; 1.770 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a5~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.239     ; 1.748      ;
; 1.771 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[5]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a4~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.566     ; 1.422      ;
; 1.771 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a20~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.210     ; 1.778      ;
; 1.772 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[2]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.229     ; 1.760      ;
; 1.774 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a11~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.225     ; 1.766      ;
; 1.774 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a11~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.225     ; 1.766      ;
; 1.778 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a1~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.223     ; 1.772      ;
; 1.779 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a1~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.223     ; 1.773      ;
; 1.793 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a28~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.210     ; 1.800      ;
; 1.796 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a10~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.233     ; 1.780      ;
; 1.798 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a15~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.219     ; 1.796      ;
; 1.800 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[6]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a0~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.229     ; 1.788      ;
; 1.800 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[11]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a0~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.577     ; 1.440      ;
; 1.802 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a3~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.231     ; 1.788      ;
; 1.805 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[6]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a17~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.218     ; 1.804      ;
; 1.806 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[2]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a21~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.220     ; 1.803      ;
; 1.810 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[6]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.229     ; 1.798      ;
; 1.810 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[11]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a31~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.578     ; 1.449      ;
; 1.811 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[0] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.229     ; 1.799      ;
; 1.812 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[6]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.219     ; 1.810      ;
; 1.813 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[11]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.567     ; 1.463      ;
; 1.814 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[6]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a21~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.220     ; 1.811      ;
; 1.815 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[2]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.219     ; 1.813      ;
; 1.817 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[11]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a2~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.581     ; 1.453      ;
; 1.820 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a10~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.233     ; 1.804      ;
; 1.822 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a26~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.236     ; 1.803      ;
; 1.829 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[11]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.577     ; 1.469      ;
; 1.832 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[11]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a17~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.566     ; 1.483      ;
; 1.833 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a0~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.229     ; 1.821      ;
; 1.841 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[11]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a21~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.568     ; 1.490      ;
; 1.842 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[11]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a16~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.580     ; 1.479      ;
; 1.842 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA_X0                                ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a12~porta_re_reg       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.228     ; 1.831      ;
; 1.845 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a29~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.227     ; 1.835      ;
; 1.850 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[5]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a17~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.565     ; 1.502      ;
; 1.851 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[5]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.576     ; 1.492      ;
; 1.855 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a31~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.230     ; 1.842      ;
; 1.857 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA_X0                                ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a15~porta_re_reg       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.227     ; 1.847      ;
; 1.860 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[5]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a2~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.580     ; 1.497      ;
; 1.862 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[5]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a0~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.576     ; 1.503      ;
; 1.865 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[10]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a16~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.232     ; 1.850      ;
; 1.868 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a1~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.223     ; 1.862      ;
; 1.870 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a11~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.225     ; 1.862      ;
; 1.876 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[10]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a31~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.230     ; 1.863      ;
+-------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk'                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                                               ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.357 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.DECODE                                        ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.DECODE                                   ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|status_register:STATUS_REG|V                   ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|status_register:STATUS_REG|V              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.063      ; 0.577      ;
; 0.525 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.CALL_STATE1                                   ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.CALL_STATE2                              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.062      ; 0.744      ;
; 0.555 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STACK0                                        ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STACK1                                   ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.062      ; 0.774      ;
; 0.556 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[3]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[3]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 0.788      ;
; 0.557 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[15]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[15] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 0.789      ;
; 0.557 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[11]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[11] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 0.789      ;
; 0.557 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[5]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[5]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 0.789      ;
; 0.557 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[1]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[1]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 0.789      ;
; 0.558 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[6]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[6]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 0.790      ;
; 0.559 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[9]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[9]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 0.791      ;
; 0.559 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[7]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[7]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 0.791      ;
; 0.559 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[2]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[2]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 0.791      ;
; 0.560 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[14]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[14] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 0.792      ;
; 0.561 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[8]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[8]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 0.793      ;
; 0.561 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[12]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[12] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 0.793      ;
; 0.561 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[10]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[10] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 0.793      ;
; 0.561 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[4]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[4]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 0.793      ;
; 0.569 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[0]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[13]           ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[13]      ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[2]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[2]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[11]           ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[11]      ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[15]           ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[15]      ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[4]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[1]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.062      ; 0.791      ;
; 0.574 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[7]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[7]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.062      ; 0.793      ;
; 0.575 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[13]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[13] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 0.807      ;
; 0.578 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[0]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[0]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 0.810      ;
; 0.690 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[9]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[9]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.062      ; 0.909      ;
; 0.821 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[6]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.BRANCH_OPERATION0                        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.084      ; 1.062      ;
; 0.831 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[1]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[2]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.063      ;
; 0.831 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[3]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[4]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.063      ;
; 0.832 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[5]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[6]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.064      ;
; 0.832 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[11]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[12] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.064      ;
; 0.833 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[7]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[8]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.065      ;
; 0.833 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[9]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[10] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.065      ;
; 0.844 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[13]           ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[14]      ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[2]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.062      ; 1.063      ;
; 0.845 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[11]           ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[12]      ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[0]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[1]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.077      ;
; 0.846 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[7]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[8]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[2]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[3]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.078      ;
; 0.846 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[6]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[7]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.078      ;
; 0.847 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[14]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[15] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.079      ;
; 0.847 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[0]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[2]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.079      ;
; 0.848 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[10]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[11] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.080      ;
; 0.848 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[4]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[5]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.080      ;
; 0.848 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[8]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[9]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.080      ;
; 0.848 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[12]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[13] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.080      ;
; 0.848 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[2]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[4]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.080      ;
; 0.848 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[6]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[8]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.080      ;
; 0.850 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[13]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[14] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.082      ;
; 0.850 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[4]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[6]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.082      ;
; 0.850 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[10]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[12] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.082      ;
; 0.850 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[8]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[10] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.082      ;
; 0.850 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[12]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[14] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.082      ;
; 0.853 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.RET2                                          ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.IR_LD_STATE                              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.062      ; 1.072      ;
; 0.858 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[1]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.062      ; 1.077      ;
; 0.859 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[2]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[3]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.062      ; 1.078      ;
; 0.860 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[2]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.062      ; 1.079      ;
; 0.861 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[5]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[2]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[4]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.062      ; 1.080      ;
; 0.863 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[6]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.062      ; 1.082      ;
; 0.867 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.CALL_STATE0                                   ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.CALL_STATE1                              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.063      ; 1.087      ;
; 0.887 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA0                                         ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA1                                    ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; -0.288     ; 0.756      ;
; 0.901 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|temp_register:TEMP_REGISTER_T|temp_register[2] ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[2]     ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.062      ; 1.120      ;
; 0.903 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.RET0                                          ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.RET1                                     ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.064      ; 1.124      ;
; 0.904 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[8]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[8]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.062      ; 1.123      ;
; 0.909 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[6]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA0                                    ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.449      ; 1.515      ;
; 0.916 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.LOAD_X0                                       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.IR_LD_STATE                              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.062      ; 1.135      ;
; 0.919 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA1                                         ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.IR_LD_STATE                              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.063      ; 1.139      ;
; 0.921 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA0                                    ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.427      ; 1.505      ;
; 0.941 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[1]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[3]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.173      ;
; 0.941 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[3]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[5]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.173      ;
; 0.942 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[5]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[7]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.174      ;
; 0.942 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[11]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[13] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.174      ;
; 0.943 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[9]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[11] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.175      ;
; 0.943 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[7]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[9]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.175      ;
; 0.943 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[1]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[4]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.175      ;
; 0.943 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[3]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[6]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.175      ;
; 0.944 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[5]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[8]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.176      ;
; 0.944 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[11]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[14] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.176      ;
; 0.945 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[9]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[12] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.177      ;
; 0.945 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[7]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[10] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.177      ;
; 0.952 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[3]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.LDAA0                                    ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.084      ; 1.193      ;
; 0.954 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[3]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.LOAD_X0                                  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.084      ; 1.195      ;
; 0.954 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[13]           ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[15]      ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.062      ; 1.173      ;
; 0.954 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[3]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.062      ; 1.173      ;
; 0.955 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[11]           ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[13]      ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.062      ; 1.174      ;
; 0.956 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[7]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[9]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.062      ; 1.175      ;
; 0.956 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[4]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.062      ; 1.175      ;
; 0.957 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[11]           ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[14]      ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.062      ; 1.176      ;
; 0.957 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[6]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[6]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.062      ; 1.176      ;
; 0.957 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.LDAA0                                         ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.LDAA1                                    ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.062      ; 1.176      ;
; 0.957 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[0]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[3]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.189      ;
; 0.958 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[7]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[10]      ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.062      ; 1.177      ;
; 0.958 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[3]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STACK0                                   ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.084      ; 1.199      ;
; 0.958 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[2]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[5]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.190      ;
; 0.958 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[6]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[9]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.190      ;
; 0.959 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[0]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[4]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 1.191      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                                                                 ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                                                                                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a0~porta_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a10~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a11~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a12~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a13~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a14~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a15~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a16~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a17~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a18~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a19~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a1~porta_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a20~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a21~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a22~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a24~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a25~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a25~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a26~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a26~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a28~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a28~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a29~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a29~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a2~porta_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a30~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a30~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a31~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a31~porta_re_reg       ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk'                                                                                                                                                 ;
+--------+--------------+----------------+------------+----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                              ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------+----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -1.941 ; 1.000        ; 2.941          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[0]              ;
; -1.941 ; 1.000        ; 2.941          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[1]              ;
; -1.941 ; 1.000        ; 2.941          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[2]              ;
; -1.941 ; 1.000        ; 2.941          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ;
; -1.941 ; 1.000        ; 2.941          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[4]              ;
; -1.941 ; 1.000        ; 2.941          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[5]              ;
; -1.941 ; 1.000        ; 2.941          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[6]              ;
; -1.941 ; 1.000        ; 2.941          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.BRANCH_OPERATION0                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.CALL_STATE0                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.CALL_STATE1                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.CALL_STATE2                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.DECODE                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.IR_LD_STATE                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.LDAA0                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.LDAA1                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.LDAA_X0                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.LOAD_X0                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.RET0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.RET1                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.RET2                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA0                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA1                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA_X0                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STACK0                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STACK1                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[0]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[1]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[2]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[4]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[5]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[6]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[10]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[11]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[12]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[13]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[14]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[15]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[10]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[11]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[12]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[13]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[14]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[15]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[8]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[9]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[10]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[11]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[12]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[13]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[14]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[15]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[9]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[10]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[11]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[12]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[13]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[14]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[15]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[8]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[9]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[1]          ;
+--------+--------------+----------------+------------+----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                   ;
+------------------------+----------------------------------------------------+-------+-------+------------+----------------------------------------------------+
; Data Port              ; Clock Port                                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+------------------------+----------------------------------------------------+-------+-------+------------+----------------------------------------------------+
; dip_switches[*]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 4.491 ; 5.072 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[0]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.157 ; 3.654 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[1]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.778 ; 4.255 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[2]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.509 ; 4.035 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[3]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.841 ; 4.391 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[4]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.932 ; 4.533 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[5]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.615 ; 4.199 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[6]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.919 ; 4.490 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[7]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 4.491 ; 5.072 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
; expansion_switches[*]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 4.331 ; 4.875 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[0] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.867 ; 4.396 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[1] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.748 ; 4.313 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[2] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.492 ; 4.021 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[3] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 4.068 ; 4.645 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[4] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.872 ; 4.456 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[5] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.770 ; 4.381 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[6] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.920 ; 4.533 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[7] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 4.331 ; 4.875 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
; dip_switches[*]        ; clk                                                ; 3.932 ; 4.467 ; Rise       ; clk                                                ;
;  dip_switches[0]       ; clk                                                ; 3.508 ; 3.990 ; Rise       ; clk                                                ;
;  dip_switches[1]       ; clk                                                ; 3.932 ; 4.467 ; Rise       ; clk                                                ;
;  dip_switches[2]       ; clk                                                ; 3.512 ; 4.004 ; Rise       ; clk                                                ;
;  dip_switches[3]       ; clk                                                ; 3.530 ; 4.112 ; Rise       ; clk                                                ;
;  dip_switches[4]       ; clk                                                ; 3.841 ; 4.463 ; Rise       ; clk                                                ;
;  dip_switches[5]       ; clk                                                ; 3.602 ; 4.158 ; Rise       ; clk                                                ;
;  dip_switches[6]       ; clk                                                ; 3.743 ; 4.303 ; Rise       ; clk                                                ;
;  dip_switches[7]       ; clk                                                ; 3.863 ; 4.452 ; Rise       ; clk                                                ;
; expansion_switches[*]  ; clk                                                ; 4.218 ; 4.732 ; Rise       ; clk                                                ;
;  expansion_switches[0] ; clk                                                ; 4.218 ; 4.732 ; Rise       ; clk                                                ;
;  expansion_switches[1] ; clk                                                ; 3.902 ; 4.525 ; Rise       ; clk                                                ;
;  expansion_switches[2] ; clk                                                ; 3.495 ; 3.990 ; Rise       ; clk                                                ;
;  expansion_switches[3] ; clk                                                ; 3.757 ; 4.366 ; Rise       ; clk                                                ;
;  expansion_switches[4] ; clk                                                ; 3.781 ; 4.386 ; Rise       ; clk                                                ;
;  expansion_switches[5] ; clk                                                ; 3.757 ; 4.340 ; Rise       ; clk                                                ;
;  expansion_switches[6] ; clk                                                ; 3.744 ; 4.346 ; Rise       ; clk                                                ;
;  expansion_switches[7] ; clk                                                ; 3.703 ; 4.255 ; Rise       ; clk                                                ;
+------------------------+----------------------------------------------------+-------+-------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                      ;
+------------------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port              ; Clock Port                                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+------------------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+
; dip_switches[*]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.820 ; -2.311 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[0]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -2.073 ; -2.512 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[1]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -2.143 ; -2.617 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[2]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.820 ; -2.311 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[3]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -2.117 ; -2.649 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[4]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -2.443 ; -3.021 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[5]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -2.134 ; -2.680 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[6]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -2.404 ; -2.964 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[7]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -2.356 ; -2.891 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
; expansion_switches[*]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.838 ; -2.308 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[0] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -2.708 ; -3.201 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[1] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -2.109 ; -2.665 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[2] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.838 ; -2.308 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[3] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -2.333 ; -2.890 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[4] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -2.416 ; -2.977 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[5] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -2.312 ; -2.885 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[6] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -2.435 ; -3.016 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[7] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -2.220 ; -2.749 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
; dip_switches[*]        ; clk                                                ; -1.671 ; -2.105 ; Rise       ; clk                                                ;
;  dip_switches[0]       ; clk                                                ; -1.671 ; -2.105 ; Rise       ; clk                                                ;
;  dip_switches[1]       ; clk                                                ; -2.419 ; -2.876 ; Rise       ; clk                                                ;
;  dip_switches[2]       ; clk                                                ; -2.047 ; -2.517 ; Rise       ; clk                                                ;
;  dip_switches[3]       ; clk                                                ; -2.248 ; -2.755 ; Rise       ; clk                                                ;
;  dip_switches[4]       ; clk                                                ; -2.456 ; -3.033 ; Rise       ; clk                                                ;
;  dip_switches[5]       ; clk                                                ; -2.172 ; -2.680 ; Rise       ; clk                                                ;
;  dip_switches[6]       ; clk                                                ; -2.483 ; -3.013 ; Rise       ; clk                                                ;
;  dip_switches[7]       ; clk                                                ; -2.585 ; -3.098 ; Rise       ; clk                                                ;
; expansion_switches[*]  ; clk                                                ; -2.065 ; -2.514 ; Rise       ; clk                                                ;
;  expansion_switches[0] ; clk                                                ; -2.306 ; -2.794 ; Rise       ; clk                                                ;
;  expansion_switches[1] ; clk                                                ; -2.385 ; -2.924 ; Rise       ; clk                                                ;
;  expansion_switches[2] ; clk                                                ; -2.065 ; -2.514 ; Rise       ; clk                                                ;
;  expansion_switches[3] ; clk                                                ; -2.464 ; -2.996 ; Rise       ; clk                                                ;
;  expansion_switches[4] ; clk                                                ; -2.429 ; -2.989 ; Rise       ; clk                                                ;
;  expansion_switches[5] ; clk                                                ; -2.350 ; -2.885 ; Rise       ; clk                                                ;
;  expansion_switches[6] ; clk                                                ; -2.514 ; -3.065 ; Rise       ; clk                                                ;
;  expansion_switches[7] ; clk                                                ; -2.449 ; -2.956 ; Rise       ; clk                                                ;
+------------------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; seg_led0[*]  ; clk        ; 8.993 ; 8.879 ; Rise       ; clk             ;
;  seg_led0[0] ; clk        ; 8.667 ; 8.613 ; Rise       ; clk             ;
;  seg_led0[1] ; clk        ; 8.993 ; 8.879 ; Rise       ; clk             ;
;  seg_led0[2] ; clk        ; 8.294 ; 8.344 ; Rise       ; clk             ;
;  seg_led0[3] ; clk        ; 8.289 ; 8.286 ; Rise       ; clk             ;
;  seg_led0[4] ; clk        ; 8.652 ; 8.724 ; Rise       ; clk             ;
;  seg_led0[5] ; clk        ; 7.092 ; 7.095 ; Rise       ; clk             ;
;  seg_led0[6] ; clk        ; 8.474 ; 8.437 ; Rise       ; clk             ;
; seg_led1[*]  ; clk        ; 8.594 ; 8.642 ; Rise       ; clk             ;
;  seg_led1[0] ; clk        ; 7.974 ; 7.862 ; Rise       ; clk             ;
;  seg_led1[1] ; clk        ; 8.594 ; 8.642 ; Rise       ; clk             ;
;  seg_led1[2] ; clk        ; 7.784 ; 7.696 ; Rise       ; clk             ;
;  seg_led1[3] ; clk        ; 7.777 ; 7.786 ; Rise       ; clk             ;
;  seg_led1[4] ; clk        ; 7.994 ; 7.977 ; Rise       ; clk             ;
;  seg_led1[5] ; clk        ; 8.129 ; 8.213 ; Rise       ; clk             ;
;  seg_led1[6] ; clk        ; 7.988 ; 7.846 ; Rise       ; clk             ;
; seg_led2[*]  ; clk        ; 8.151 ; 8.221 ; Rise       ; clk             ;
;  seg_led2[0] ; clk        ; 8.134 ; 8.221 ; Rise       ; clk             ;
;  seg_led2[1] ; clk        ; 8.144 ; 8.142 ; Rise       ; clk             ;
;  seg_led2[2] ; clk        ; 7.621 ; 7.519 ; Rise       ; clk             ;
;  seg_led2[3] ; clk        ; 7.808 ; 7.746 ; Rise       ; clk             ;
;  seg_led2[4] ; clk        ; 7.800 ; 7.748 ; Rise       ; clk             ;
;  seg_led2[5] ; clk        ; 8.151 ; 8.120 ; Rise       ; clk             ;
;  seg_led2[6] ; clk        ; 7.847 ; 7.790 ; Rise       ; clk             ;
; seg_led3[*]  ; clk        ; 8.445 ; 8.561 ; Rise       ; clk             ;
;  seg_led3[0] ; clk        ; 8.445 ; 8.561 ; Rise       ; clk             ;
;  seg_led3[1] ; clk        ; 8.323 ; 8.227 ; Rise       ; clk             ;
;  seg_led3[2] ; clk        ; 8.363 ; 8.324 ; Rise       ; clk             ;
;  seg_led3[3] ; clk        ; 8.373 ; 8.277 ; Rise       ; clk             ;
;  seg_led3[4] ; clk        ; 8.309 ; 8.268 ; Rise       ; clk             ;
;  seg_led3[5] ; clk        ; 8.301 ; 8.445 ; Rise       ; clk             ;
;  seg_led3[6] ; clk        ; 8.341 ; 8.291 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; seg_led0[*]  ; clk        ; 6.571 ; 6.550 ; Rise       ; clk             ;
;  seg_led0[0] ; clk        ; 7.191 ; 7.163 ; Rise       ; clk             ;
;  seg_led0[1] ; clk        ; 7.490 ; 7.516 ; Rise       ; clk             ;
;  seg_led0[2] ; clk        ; 6.895 ; 6.951 ; Rise       ; clk             ;
;  seg_led0[3] ; clk        ; 6.808 ; 6.786 ; Rise       ; clk             ;
;  seg_led0[4] ; clk        ; 7.160 ; 7.190 ; Rise       ; clk             ;
;  seg_led0[5] ; clk        ; 6.571 ; 6.550 ; Rise       ; clk             ;
;  seg_led0[6] ; clk        ; 6.987 ; 6.929 ; Rise       ; clk             ;
; seg_led1[*]  ; clk        ; 6.790 ; 6.780 ; Rise       ; clk             ;
;  seg_led1[0] ; clk        ; 7.019 ; 6.970 ; Rise       ; clk             ;
;  seg_led1[1] ; clk        ; 7.648 ; 7.726 ; Rise       ; clk             ;
;  seg_led1[2] ; clk        ; 6.859 ; 6.912 ; Rise       ; clk             ;
;  seg_led1[3] ; clk        ; 6.790 ; 6.780 ; Rise       ; clk             ;
;  seg_led1[4] ; clk        ; 7.285 ; 7.232 ; Rise       ; clk             ;
;  seg_led1[5] ; clk        ; 7.174 ; 7.230 ; Rise       ; clk             ;
;  seg_led1[6] ; clk        ; 6.972 ; 6.907 ; Rise       ; clk             ;
; seg_led2[*]  ; clk        ; 7.175 ; 7.162 ; Rise       ; clk             ;
;  seg_led2[0] ; clk        ; 7.690 ; 7.741 ; Rise       ; clk             ;
;  seg_led2[1] ; clk        ; 7.670 ; 7.733 ; Rise       ; clk             ;
;  seg_led2[2] ; clk        ; 7.175 ; 7.162 ; Rise       ; clk             ;
;  seg_led2[3] ; clk        ; 7.347 ; 7.316 ; Rise       ; clk             ;
;  seg_led2[4] ; clk        ; 7.340 ; 7.340 ; Rise       ; clk             ;
;  seg_led2[5] ; clk        ; 7.683 ; 7.688 ; Rise       ; clk             ;
;  seg_led2[6] ; clk        ; 7.377 ; 7.382 ; Rise       ; clk             ;
; seg_led3[*]  ; clk        ; 7.526 ; 7.424 ; Rise       ; clk             ;
;  seg_led3[0] ; clk        ; 7.619 ; 7.721 ; Rise       ; clk             ;
;  seg_led3[1] ; clk        ; 7.526 ; 7.548 ; Rise       ; clk             ;
;  seg_led3[2] ; clk        ; 7.570 ; 7.595 ; Rise       ; clk             ;
;  seg_led3[3] ; clk        ; 7.548 ; 7.450 ; Rise       ; clk             ;
;  seg_led3[4] ; clk        ; 7.607 ; 7.424 ; Rise       ; clk             ;
;  seg_led3[5] ; clk        ; 7.674 ; 7.589 ; Rise       ; clk             ;
;  seg_led3[6] ; clk        ; 7.552 ; 7.468 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                        ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 116.16 MHz ; 116.16 MHz      ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;      ;
; 158.65 MHz ; 158.65 MHz      ; clk                                                ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -7.609 ; -637.573      ;
; clk                                                ; -7.363 ; -847.525      ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; clk                                                ; 0.059 ; 0.000         ;
; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.311 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; clk                                                ; -3.000 ; -300.272      ;
; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.941 ; -133.528      ;
+----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk'                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -7.609 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.031      ; 8.459      ;
; -7.595 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.023      ; 8.437      ;
; -7.565 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.023      ; 8.407      ;
; -7.439 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.023      ; 8.281      ;
; -7.387 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|status_register:STATUS_REG|Z                ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.241      ; 8.623      ;
; -7.380 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[4]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.031      ; 8.230      ;
; -7.373 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|status_register:STATUS_REG|Z                ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.233      ; 8.601      ;
; -7.366 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[4]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.023      ; 8.208      ;
; -7.349 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[6]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.031      ; 8.199      ;
; -7.343 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|status_register:STATUS_REG|Z                ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.233      ; 8.571      ;
; -7.336 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[4]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.023      ; 8.178      ;
; -7.335 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[6]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.023      ; 8.177      ;
; -7.312 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.253      ; 8.560      ;
; -7.305 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[6]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.023      ; 8.147      ;
; -7.301 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[5]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.031      ; 8.151      ;
; -7.287 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[5]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.023      ; 8.129      ;
; -7.285 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.258      ; 8.538      ;
; -7.257 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[5]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.023      ; 8.099      ;
; -7.255 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.258      ; 8.508      ;
; -7.217 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|status_register:STATUS_REG|Z                ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.233      ; 8.445      ;
; -7.211 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[0]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.258      ; 8.464      ;
; -7.210 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[4]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.023      ; 8.052      ;
; -7.206 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[11]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.056     ; 8.145      ;
; -7.205 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[11]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.077     ; 8.123      ;
; -7.195 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[6]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.253      ; 8.443      ;
; -7.180 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[3]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.253      ; 8.428      ;
; -7.179 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[6]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.023      ; 8.021      ;
; -7.175 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[11]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.077     ; 8.093      ;
; -7.174 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[5]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.253      ; 8.422      ;
; -7.154 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[14]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.056     ; 8.093      ;
; -7.153 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[14]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.077     ; 8.071      ;
; -7.142 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[7]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.023      ; 7.984      ;
; -7.131 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[5]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.023      ; 7.973      ;
; -7.129 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.258      ; 8.382      ;
; -7.123 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[14]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.077     ; 8.041      ;
; -7.112 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|temp_register:TEMP_REGISTER_T|temp_register[0] ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.297     ; 7.634      ;
; -7.103 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.RET0                                          ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.024      ; 7.946      ;
; -7.091 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[2]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.031      ; 7.941      ;
; -7.087 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.031      ; 7.937      ;
; -7.084 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[12]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.056     ; 8.023      ;
; -7.083 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[12]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.077     ; 8.001      ;
; -7.082 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[3]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.055     ; 8.022      ;
; -7.081 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[3]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.076     ; 8.000      ;
; -7.077 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[2]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.023      ; 7.919      ;
; -7.073 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.023      ; 7.915      ;
; -7.071 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|temp_register:TEMP_REGISTER_T|temp_register[1] ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.297     ; 7.593      ;
; -7.064 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.LDAA_X0                                       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.024      ; 7.907      ;
; -7.057 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[2]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.061     ; 7.991      ;
; -7.053 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[12]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.077     ; 7.971      ;
; -7.051 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[3]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.076     ; 7.970      ;
; -7.049 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[11]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.077     ; 7.967      ;
; -7.047 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[2]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.023      ; 7.889      ;
; -7.043 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.023      ; 7.885      ;
; -7.043 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[2]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.033      ; 7.895      ;
; -7.030 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[2]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.056     ; 7.969      ;
; -7.027 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[15]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.056     ; 7.966      ;
; -7.027 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[7]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.253      ; 8.275      ;
; -7.026 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[15]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.077     ; 7.944      ;
; -7.025 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[1]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.253      ; 8.273      ;
; -7.012 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.061     ; 7.946      ;
; -7.003 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[4]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.253      ; 8.251      ;
; -7.000 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[2]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.056     ; 7.939      ;
; -6.999 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[0]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.023      ; 7.841      ;
; -6.999 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[2]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.253      ; 8.247      ;
; -6.997 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[14]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.077     ; 7.915      ;
; -6.996 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[15]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.077     ; 7.914      ;
; -6.985 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.056     ; 7.924      ;
; -6.984 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[9]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.056     ; 7.923      ;
; -6.983 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[9]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.077     ; 7.901      ;
; -6.979 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[6]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.253      ; 8.227      ;
; -6.978 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[7]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.258      ; 8.231      ;
; -6.976 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[1]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.031      ; 7.826      ;
; -6.976 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[3]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.031      ; 7.826      ;
; -6.970 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[6]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.031      ; 7.820      ;
; -6.968 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|temp_register:TEMP_REGISTER_T|temp_register[3] ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.297     ; 7.490      ;
; -6.966 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.057     ; 7.904      ;
; -6.965 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.078     ; 7.882      ;
; -6.964 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.061     ; 7.898      ;
; -6.962 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[1]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.023      ; 7.804      ;
; -6.959 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[6]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.031      ; 7.809      ;
; -6.955 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.056     ; 7.894      ;
; -6.955 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[3]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.031      ; 7.805      ;
; -6.953 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[9]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.077     ; 7.871      ;
; -6.952 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[0]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[15]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.077     ; 7.870      ;
; -6.949 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[5]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.031      ; 7.799      ;
; -6.947 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA_X0                                       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.024      ; 7.790      ;
; -6.944 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.033      ; 7.796      ;
; -6.937 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.056     ; 7.876      ;
; -6.935 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.078     ; 7.852      ;
; -6.932 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[1]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.023      ; 7.774      ;
; -6.927 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[12]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.077     ; 7.845      ;
; -6.925 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[3]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.076     ; 7.844      ;
; -6.921 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[2]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.023      ; 7.763      ;
; -6.920 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[7]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|status_register:STATUS_REG|Z                ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.233      ; 8.148      ;
; -6.920 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.055     ; 7.860      ;
; -6.919 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.076     ; 7.838      ;
; -6.917 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.023      ; 7.759      ;
; -6.916 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[14]      ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.055     ; 7.856      ;
; -6.915 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[14]      ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.076     ; 7.834      ;
; -6.915 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|temp_register:TEMP_REGISTER_T|temp_register[4] ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.297     ; 7.437      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                                                               ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; -7.363 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a3~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.378     ; 7.995      ;
; -7.349 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a3~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.386     ; 7.973      ;
; -7.348 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a28~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.362     ; 7.996      ;
; -7.334 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a28~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.370     ; 7.974      ;
; -7.319 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a3~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.386     ; 7.943      ;
; -7.309 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a13~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.367     ; 7.952      ;
; -7.308 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a25~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.376     ; 7.942      ;
; -7.304 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a28~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.370     ; 7.944      ;
; -7.295 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a13~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.375     ; 7.930      ;
; -7.294 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a25~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.384     ; 7.920      ;
; -7.288 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a19~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.358     ; 7.940      ;
; -7.274 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a19~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.366     ; 7.918      ;
; -7.265 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a13~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.375     ; 7.900      ;
; -7.264 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a25~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.384     ; 7.890      ;
; -7.262 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a11~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.374     ; 7.898      ;
; -7.258 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a9~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.365     ; 7.903      ;
; -7.248 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a11~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.382     ; 7.876      ;
; -7.244 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a19~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.366     ; 7.888      ;
; -7.244 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a9~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.373     ; 7.881      ;
; -7.220 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a29~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.375     ; 7.855      ;
; -7.218 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a11~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.382     ; 7.846      ;
; -7.217 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a5~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.385     ; 7.842      ;
; -7.214 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a9~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.373     ; 7.851      ;
; -7.213 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.367     ; 7.856      ;
; -7.206 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a29~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.383     ; 7.833      ;
; -7.203 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a5~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.393     ; 7.820      ;
; -7.199 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.375     ; 7.834      ;
; -7.193 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a3~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.386     ; 7.817      ;
; -7.191 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[6]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.340     ; 7.836      ;
; -7.185 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[4]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.340     ; 7.830      ;
; -7.178 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a28~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.370     ; 7.818      ;
; -7.177 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[6]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.348     ; 7.814      ;
; -7.176 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a29~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.383     ; 7.803      ;
; -7.173 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a5~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.393     ; 7.790      ;
; -7.171 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[4]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.348     ; 7.808      ;
; -7.169 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.375     ; 7.804      ;
; -7.147 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[6]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.348     ; 7.784      ;
; -7.141 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[4]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.348     ; 7.778      ;
; -7.139 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a13~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.375     ; 7.774      ;
; -7.138 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a25~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.384     ; 7.764      ;
; -7.129 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a18~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.363     ; 7.776      ;
; -7.128 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[3]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.340     ; 7.773      ;
; -7.122 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[1]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.340     ; 7.767      ;
; -7.118 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a19~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.366     ; 7.762      ;
; -7.115 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a18~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.371     ; 7.754      ;
; -7.114 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[3]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.348     ; 7.751      ;
; -7.109 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[5]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.340     ; 7.754      ;
; -7.108 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[1]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.348     ; 7.745      ;
; -7.095 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[5]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.348     ; 7.732      ;
; -7.092 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a11~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.382     ; 7.720      ;
; -7.088 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a9~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.373     ; 7.725      ;
; -7.085 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a18~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.371     ; 7.724      ;
; -7.084 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[3]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.348     ; 7.721      ;
; -7.078 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[1]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.348     ; 7.715      ;
; -7.065 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[5]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.348     ; 7.702      ;
; -7.050 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a29~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.383     ; 7.677      ;
; -7.047 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a5~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.393     ; 7.664      ;
; -7.043 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.375     ; 7.678      ;
; -7.027 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a14~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.374     ; 7.663      ;
; -7.025 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a6~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.373     ; 7.662      ;
; -7.024 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a4~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.369     ; 7.665      ;
; -7.024 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a22~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.370     ; 7.664      ;
; -7.022 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a20~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.359     ; 7.673      ;
; -7.021 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[6]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.348     ; 7.658      ;
; -7.015 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[4]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.348     ; 7.652      ;
; -7.013 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a14~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.382     ; 7.641      ;
; -7.011 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a6~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.381     ; 7.640      ;
; -7.010 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a4~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.377     ; 7.643      ;
; -7.010 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a22~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.378     ; 7.642      ;
; -7.008 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a20~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.367     ; 7.651      ;
; -6.991 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a30~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.371     ; 7.630      ;
; -6.983 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a14~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.382     ; 7.611      ;
; -6.981 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a6~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.381     ; 7.610      ;
; -6.980 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a4~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.377     ; 7.613      ;
; -6.980 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a22~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.378     ; 7.612      ;
; -6.978 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a20~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.367     ; 7.621      ;
; -6.977 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a30~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.379     ; 7.608      ;
; -6.965 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a10~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.382     ; 7.593      ;
; -6.960 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a26~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.382     ; 7.588      ;
; -6.959 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a18~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.371     ; 7.598      ;
; -6.958 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[3]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.348     ; 7.595      ;
; -6.952 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[1]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.348     ; 7.589      ;
; -6.951 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a10~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.390     ; 7.571      ;
; -6.947 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a30~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.379     ; 7.578      ;
; -6.946 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a21~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.370     ; 7.586      ;
; -6.946 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a26~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.390     ; 7.566      ;
; -6.939 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[5]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.348     ; 7.576      ;
; -6.938 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a8~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.382     ; 7.566      ;
; -6.932 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a21~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.378     ; 7.564      ;
; -6.921 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a10~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.390     ; 7.541      ;
; -6.916 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a26~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.390     ; 7.536      ;
; -6.902 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a21~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.378     ; 7.534      ;
; -6.896 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[7]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a3~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.386     ; 7.520      ;
; -6.881 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[7]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a28~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.370     ; 7.521      ;
; -6.866 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|temp_register:TEMP_REGISTER_T|temp_register[0] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a3~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.706     ; 7.170      ;
; -6.863 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a17~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.367     ; 7.506      ;
; -6.857 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.RET0                                          ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a3~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.385     ; 7.482      ;
; -6.857 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a14~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.382     ; 7.485      ;
; -6.855 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a6~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.381     ; 7.484      ;
; -6.854 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a4~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.377     ; 7.487      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                                                                ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; 0.059 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk                                                                  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk                                                                                                                     ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; 2.213      ; 2.626      ;
; 0.619 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk                                                                  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk                                                                                                                     ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; -0.500       ; 2.213      ; 2.686      ;
; 1.083 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a0~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.174     ; 1.108      ;
; 1.099 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[1]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a7~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.174     ; 1.124      ;
; 1.279 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a4~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.165     ; 1.313      ;
; 1.285 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a7~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.174     ; 1.310      ;
; 1.303 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a31~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.174     ; 1.328      ;
; 1.312 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.163     ; 1.348      ;
; 1.322 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[5]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a7~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.490     ; 1.031      ;
; 1.324 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a7~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.173     ; 1.350      ;
; 1.334 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a17~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.162     ; 1.371      ;
; 1.334 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[2]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a7~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.174     ; 1.359      ;
; 1.336 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.173     ; 1.362      ;
; 1.339 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a7~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.173     ; 1.365      ;
; 1.339 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[13]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|address_reg_a[0]                 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.456     ; 1.057      ;
; 1.340 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[6]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a7~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.174     ; 1.365      ;
; 1.340 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.174     ; 1.365      ;
; 1.350 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a2~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.178     ; 1.371      ;
; 1.355 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a24~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.178     ; 1.376      ;
; 1.360 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.173     ; 1.386      ;
; 1.364 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a21~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.167     ; 1.396      ;
; 1.365 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[11]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a7~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.491     ; 1.073      ;
; 1.367 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a16~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.176     ; 1.390      ;
; 1.373 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA_X0                                ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a4~porta_re_reg        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.173     ; 1.399      ;
; 1.386 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a17~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.162     ; 1.423      ;
; 1.391 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.163     ; 1.427      ;
; 1.401 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[14]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|address_reg_a[1]                 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.456     ; 1.119      ;
; 1.412 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a16~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.176     ; 1.435      ;
; 1.414 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a12~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.165     ; 1.448      ;
; 1.429 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a12~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.165     ; 1.463      ;
; 1.431 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[1]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a31~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.175     ; 1.455      ;
; 1.456 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[1]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a4~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.165     ; 1.490      ;
; 1.461 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[4]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a4~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.165     ; 1.495      ;
; 1.461 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[1]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a0~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.175     ; 1.485      ;
; 1.467 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[1]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a16~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.177     ; 1.489      ;
; 1.470 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[1]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a2~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.179     ; 1.490      ;
; 1.515 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a0~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.175     ; 1.539      ;
; 1.519 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA1                                  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a4~porta_re_reg        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.173     ; 1.545      ;
; 1.532 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a31~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.175     ; 1.556      ;
; 1.536 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[8]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a4~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.166     ; 1.569      ;
; 1.538 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.CALL_STATE0                            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a4~porta_re_reg        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.173     ; 1.564      ;
; 1.546 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a26~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.178     ; 1.567      ;
; 1.550 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a24~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.178     ; 1.571      ;
; 1.554 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a2~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.178     ; 1.575      ;
; 1.557 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a2~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.179     ; 1.577      ;
; 1.559 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[5]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a4~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.481     ; 1.277      ;
; 1.559 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a19~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.154     ; 1.604      ;
; 1.560 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a16~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.177     ; 1.582      ;
; 1.560 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[8]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a7~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.175     ; 1.584      ;
; 1.567 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[1]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a24~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.179     ; 1.587      ;
; 1.570 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[1]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a26~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.179     ; 1.590      ;
; 1.570 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[6]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a31~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.175     ; 1.594      ;
; 1.571 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a5~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.181     ; 1.589      ;
; 1.572 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[1]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a5~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.182     ; 1.589      ;
; 1.575 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a20~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.155     ; 1.619      ;
; 1.575 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a29~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.172     ; 1.602      ;
; 1.577 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[6]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a16~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.177     ; 1.599      ;
; 1.579 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a29~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.171     ; 1.607      ;
; 1.583 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a21~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.166     ; 1.616      ;
; 1.583 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[2]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.174     ; 1.608      ;
; 1.584 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a5~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.181     ; 1.602      ;
; 1.585 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a15~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.165     ; 1.619      ;
; 1.587 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a11~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.170     ; 1.616      ;
; 1.591 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a11~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.169     ; 1.621      ;
; 1.594 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[6]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a0~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.175     ; 1.618      ;
; 1.596 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a1~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.168     ; 1.627      ;
; 1.596 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a1~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.167     ; 1.628      ;
; 1.599 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a28~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.158     ; 1.640      ;
; 1.601 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[11]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a0~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.492     ; 1.308      ;
; 1.611 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[6]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.174     ; 1.636      ;
; 1.612 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a10~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.178     ; 1.633      ;
; 1.617 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[6]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a17~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.163     ; 1.653      ;
; 1.619 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a3~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.175     ; 1.643      ;
; 1.621 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[11]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a31~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.492     ; 1.328      ;
; 1.624 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[0] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.175     ; 1.648      ;
; 1.625 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[2]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a21~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.167     ; 1.657      ;
; 1.625 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[6]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.164     ; 1.660      ;
; 1.628 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[11]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.491     ; 1.336      ;
; 1.628 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA_X0                                ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a12~porta_re_reg       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.174     ; 1.653      ;
; 1.629 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[6]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a21~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.167     ; 1.661      ;
; 1.629 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a0~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.174     ; 1.654      ;
; 1.630 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[11]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.481     ; 1.348      ;
; 1.633 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a10~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.178     ; 1.654      ;
; 1.633 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a26~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.178     ; 1.654      ;
; 1.634 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[11]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a2~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.496     ; 1.337      ;
; 1.634 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[2]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.164     ; 1.669      ;
; 1.634 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a31~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.174     ; 1.659      ;
; 1.636 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[5]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.490     ; 1.345      ;
; 1.640 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA_X0                                ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a15~porta_re_reg       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.173     ; 1.666      ;
; 1.646 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[11]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a17~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.480     ; 1.365      ;
; 1.651 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[5]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a17~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.479     ; 1.371      ;
; 1.652 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[5]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a0~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.491     ; 1.360      ;
; 1.656 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a29~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.171     ; 1.684      ;
; 1.657 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[11]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a16~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.494     ; 1.362      ;
; 1.658 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[11]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a21~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.484     ; 1.373      ;
; 1.658 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA_X0                                ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a6~porta_re_reg        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.178     ; 1.679      ;
; 1.660 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[5]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a2~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.495     ; 1.364      ;
; 1.662 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[10]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a16~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.176     ; 1.685      ;
; 1.663 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[10]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a31~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.174     ; 1.688      ;
; 1.666 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA_X0                                ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a20~porta_re_reg       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.163     ; 1.702      ;
+-------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk'                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                                               ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.311 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|status_register:STATUS_REG|V                   ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|status_register:STATUS_REG|V              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.DECODE                                        ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.DECODE                                   ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.474 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.CALL_STATE1                                   ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.CALL_STATE2                              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.055      ; 0.673      ;
; 0.499 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[3]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[3]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.710      ;
; 0.500 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STACK0                                        ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STACK1                                   ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[15]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[15] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.711      ;
; 0.500 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[11]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[11] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.711      ;
; 0.500 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[5]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[5]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.711      ;
; 0.500 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[1]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[1]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.711      ;
; 0.501 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[6]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[6]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.712      ;
; 0.503 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[9]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[9]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.714      ;
; 0.503 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[7]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[7]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.714      ;
; 0.503 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[2]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[2]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.714      ;
; 0.504 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[12]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[12] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.715      ;
; 0.504 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[14]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[14] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.715      ;
; 0.504 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[4]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[4]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.715      ;
; 0.505 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[8]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[8]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.716      ;
; 0.505 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[10]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[10] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.716      ;
; 0.513 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[13]           ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[13]      ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[0]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.054      ; 0.711      ;
; 0.514 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[11]           ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[11]      ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.054      ; 0.712      ;
; 0.514 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[15]           ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[15]      ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.054      ; 0.712      ;
; 0.514 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[2]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[2]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.054      ; 0.712      ;
; 0.515 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[4]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[1]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.054      ; 0.713      ;
; 0.516 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[13]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[13] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.727      ;
; 0.518 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[7]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[7]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.054      ; 0.716      ;
; 0.518 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[0]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[0]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.729      ;
; 0.634 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[9]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[9]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.054      ; 0.832      ;
; 0.743 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[3]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[4]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.954      ;
; 0.744 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[5]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[6]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.955      ;
; 0.744 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[11]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[12] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.955      ;
; 0.745 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[6]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.BRANCH_OPERATION0                        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.075      ; 0.964      ;
; 0.745 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[1]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[2]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.956      ;
; 0.748 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[7]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[8]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.959      ;
; 0.748 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[9]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[10] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.959      ;
; 0.750 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[6]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[7]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.961      ;
; 0.751 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[0]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[1]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.962      ;
; 0.752 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[2]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[3]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.963      ;
; 0.753 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[14]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[15] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.964      ;
; 0.753 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[4]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[5]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.964      ;
; 0.753 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[12]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[13] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.964      ;
; 0.754 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[10]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[11] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.965      ;
; 0.754 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[8]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[9]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.965      ;
; 0.756 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[13]           ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[14]      ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.054      ; 0.954      ;
; 0.757 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[11]           ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[12]      ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.054      ; 0.955      ;
; 0.757 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[6]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[8]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.968      ;
; 0.758 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[2]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.054      ; 0.956      ;
; 0.758 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[0]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[2]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.969      ;
; 0.759 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[2]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[4]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.970      ;
; 0.760 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[13]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[14] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.971      ;
; 0.760 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[4]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[6]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.971      ;
; 0.760 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[12]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[14] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.971      ;
; 0.761 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[7]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[8]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.054      ; 0.959      ;
; 0.761 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[10]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[12] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.972      ;
; 0.761 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[8]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[10] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 0.972      ;
; 0.763 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.RET2                                          ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.IR_LD_STATE                              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.055      ; 0.962      ;
; 0.764 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[1]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.054      ; 0.962      ;
; 0.765 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[2]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[3]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.054      ; 0.963      ;
; 0.766 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[5]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.054      ; 0.964      ;
; 0.771 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[2]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.054      ; 0.969      ;
; 0.772 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[2]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[4]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.054      ; 0.970      ;
; 0.773 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[6]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.054      ; 0.971      ;
; 0.797 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA0                                         ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA1                                    ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; -0.258     ; 0.683      ;
; 0.803 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.CALL_STATE0                                   ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.CALL_STATE1                              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.055      ; 1.002      ;
; 0.824 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.LOAD_X0                                       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.IR_LD_STATE                              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.055      ; 1.023      ;
; 0.828 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[8]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[8]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.054      ; 1.026      ;
; 0.831 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|temp_register:TEMP_REGISTER_T|temp_register[2] ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[2]     ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.055      ; 1.030      ;
; 0.832 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[3]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[5]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 1.043      ;
; 0.833 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[5]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[7]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 1.044      ;
; 0.833 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[11]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[13] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 1.044      ;
; 0.834 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA1                                         ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.IR_LD_STATE                              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.055      ; 1.033      ;
; 0.834 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[1]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[3]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 1.045      ;
; 0.837 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[9]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[11] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 1.048      ;
; 0.837 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[7]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[9]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 1.048      ;
; 0.839 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[3]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[6]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 1.050      ;
; 0.840 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[5]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[8]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 1.051      ;
; 0.840 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[11]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[14] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 1.051      ;
; 0.841 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[1]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[4]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 1.052      ;
; 0.842 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.RET0                                          ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.RET1                                     ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.056      ; 1.042      ;
; 0.844 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA0                                    ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.381      ; 1.369      ;
; 0.844 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[9]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[12] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 1.055      ;
; 0.844 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[7]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[10] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 1.055      ;
; 0.845 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[13]           ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[15]      ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.054      ; 1.043      ;
; 0.846 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[11]           ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[13]      ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.054      ; 1.044      ;
; 0.846 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[6]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[9]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 1.057      ;
; 0.847 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[3]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.054      ; 1.045      ;
; 0.847 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[0]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[3]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 1.058      ;
; 0.848 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[2]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[5]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 1.059      ;
; 0.849 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[13]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[15] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 1.060      ;
; 0.849 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[4]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[7]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 1.060      ;
; 0.849 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[12]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[15] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 1.060      ;
; 0.850 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[7]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[9]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.054      ; 1.048      ;
; 0.850 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[10]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[13] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 1.061      ;
; 0.850 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[8]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[11] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 1.061      ;
; 0.851 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[6]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA0                                    ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.401      ; 1.396      ;
; 0.853 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[11]           ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[14]      ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.054      ; 1.051      ;
; 0.853 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[6]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[10] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 1.064      ;
; 0.854 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[4]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.054      ; 1.052      ;
; 0.854 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[0]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[4]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.067      ; 1.065      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                                                                 ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                                                                                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a0~porta_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a10~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a11~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a12~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a13~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a14~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a15~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a16~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a17~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a18~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a19~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a1~porta_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a20~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a21~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a22~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a24~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a25~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a25~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a26~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a26~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a28~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a28~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a29~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a29~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a2~porta_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a30~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a30~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a31~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a31~porta_re_reg       ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk'                                                                                                                                                  ;
+--------+--------------+----------------+------------+----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                              ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------+----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -1.941 ; 1.000        ; 2.941          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[0]              ;
; -1.941 ; 1.000        ; 2.941          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[1]              ;
; -1.941 ; 1.000        ; 2.941          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[2]              ;
; -1.941 ; 1.000        ; 2.941          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ;
; -1.941 ; 1.000        ; 2.941          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[4]              ;
; -1.941 ; 1.000        ; 2.941          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[5]              ;
; -1.941 ; 1.000        ; 2.941          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[6]              ;
; -1.941 ; 1.000        ; 2.941          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.BRANCH_OPERATION0                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.CALL_STATE0                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.CALL_STATE1                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.CALL_STATE2                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.DECODE                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.IR_LD_STATE                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.LDAA0                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.LDAA1                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.LDAA_X0                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.LOAD_X0                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.RET0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.RET1                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.RET2                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA0                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA1                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA_X0                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STACK0                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STACK1                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[0]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[1]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[2]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[4]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[5]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[6]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[10]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[11]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[12]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[13]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[14]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[15]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[10]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[11]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[12]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[13]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[14]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[15]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[8]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[9]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[10]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[11]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[12]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[13]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[14]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[15]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[9]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[10]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[11]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[12]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[13]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[14]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[15]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[8]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[9]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[1]          ;
+--------+--------------+----------------+------------+----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                   ;
+------------------------+----------------------------------------------------+-------+-------+------------+----------------------------------------------------+
; Data Port              ; Clock Port                                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+------------------------+----------------------------------------------------+-------+-------+------------+----------------------------------------------------+
; dip_switches[*]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 4.068 ; 4.500 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[0]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 2.838 ; 3.206 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[1]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.380 ; 3.712 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[2]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.173 ; 3.553 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[3]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.468 ; 3.888 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[4]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.565 ; 4.008 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[5]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.253 ; 3.708 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[6]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.558 ; 3.970 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[7]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 4.068 ; 4.500 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
; expansion_switches[*]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.928 ; 4.316 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[0] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.472 ; 3.866 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[1] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.345 ; 3.764 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[2] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.153 ; 3.553 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[3] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.667 ; 4.103 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[4] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.499 ; 3.949 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[5] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.406 ; 3.864 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[6] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.552 ; 4.006 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[7] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.928 ; 4.316 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
; dip_switches[*]        ; clk                                                ; 3.524 ; 3.920 ; Rise       ; clk                                                ;
;  dip_switches[0]       ; clk                                                ; 3.139 ; 3.467 ; Rise       ; clk                                                ;
;  dip_switches[1]       ; clk                                                ; 3.524 ; 3.858 ; Rise       ; clk                                                ;
;  dip_switches[2]       ; clk                                                ; 3.146 ; 3.514 ; Rise       ; clk                                                ;
;  dip_switches[3]       ; clk                                                ; 3.153 ; 3.597 ; Rise       ; clk                                                ;
;  dip_switches[4]       ; clk                                                ; 3.441 ; 3.907 ; Rise       ; clk                                                ;
;  dip_switches[5]       ; clk                                                ; 3.213 ; 3.647 ; Rise       ; clk                                                ;
;  dip_switches[6]       ; clk                                                ; 3.331 ; 3.755 ; Rise       ; clk                                                ;
;  dip_switches[7]       ; clk                                                ; 3.460 ; 3.920 ; Rise       ; clk                                                ;
; expansion_switches[*]  ; clk                                                ; 3.773 ; 4.127 ; Rise       ; clk                                                ;
;  expansion_switches[0] ; clk                                                ; 3.773 ; 4.127 ; Rise       ; clk                                                ;
;  expansion_switches[1] ; clk                                                ; 3.489 ; 3.910 ; Rise       ; clk                                                ;
;  expansion_switches[2] ; clk                                                ; 3.126 ; 3.514 ; Rise       ; clk                                                ;
;  expansion_switches[3] ; clk                                                ; 3.352 ; 3.812 ; Rise       ; clk                                                ;
;  expansion_switches[4] ; clk                                                ; 3.375 ; 3.848 ; Rise       ; clk                                                ;
;  expansion_switches[5] ; clk                                                ; 3.366 ; 3.803 ; Rise       ; clk                                                ;
;  expansion_switches[6] ; clk                                                ; 3.325 ; 3.791 ; Rise       ; clk                                                ;
;  expansion_switches[7] ; clk                                                ; 3.320 ; 3.736 ; Rise       ; clk                                                ;
+------------------------+----------------------------------------------------+-------+-------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                      ;
+------------------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port              ; Clock Port                                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+------------------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+
; dip_switches[*]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.610 ; -1.995 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[0]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.855 ; -2.171 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[1]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.914 ; -2.247 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[2]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.610 ; -1.995 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[3]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.879 ; -2.303 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[4]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -2.203 ; -2.633 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[5]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.891 ; -2.318 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[6]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -2.167 ; -2.581 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[7]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -2.093 ; -2.533 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
; expansion_switches[*]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.623 ; -2.006 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[0] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -2.422 ; -2.783 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[1] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.878 ; -2.289 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[2] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.623 ; -2.006 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[3] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -2.070 ; -2.510 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[4] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -2.163 ; -2.601 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[5] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -2.061 ; -2.493 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[6] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -2.191 ; -2.627 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[7] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.977 ; -2.394 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
; dip_switches[*]        ; clk                                                ; -1.436 ; -1.774 ; Rise       ; clk                                                ;
;  dip_switches[0]       ; clk                                                ; -1.436 ; -1.774 ; Rise       ; clk                                                ;
;  dip_switches[1]       ; clk                                                ; -2.114 ; -2.452 ; Rise       ; clk                                                ;
;  dip_switches[2]       ; clk                                                ; -1.779 ; -2.143 ; Rise       ; clk                                                ;
;  dip_switches[3]       ; clk                                                ; -1.953 ; -2.361 ; Rise       ; clk                                                ;
;  dip_switches[4]       ; clk                                                ; -2.156 ; -2.601 ; Rise       ; clk                                                ;
;  dip_switches[5]       ; clk                                                ; -1.884 ; -2.290 ; Rise       ; clk                                                ;
;  dip_switches[6]       ; clk                                                ; -2.173 ; -2.600 ; Rise       ; clk                                                ;
;  dip_switches[7]       ; clk                                                ; -2.264 ; -2.683 ; Rise       ; clk                                                ;
; expansion_switches[*]  ; clk                                                ; -1.792 ; -2.154 ; Rise       ; clk                                                ;
;  expansion_switches[0] ; clk                                                ; -2.003 ; -2.386 ; Rise       ; clk                                                ;
;  expansion_switches[1] ; clk                                                ; -2.078 ; -2.494 ; Rise       ; clk                                                ;
;  expansion_switches[2] ; clk                                                ; -1.792 ; -2.154 ; Rise       ; clk                                                ;
;  expansion_switches[3] ; clk                                                ; -2.144 ; -2.568 ; Rise       ; clk                                                ;
;  expansion_switches[4] ; clk                                                ; -2.116 ; -2.569 ; Rise       ; clk                                                ;
;  expansion_switches[5] ; clk                                                ; -2.054 ; -2.465 ; Rise       ; clk                                                ;
;  expansion_switches[6] ; clk                                                ; -2.197 ; -2.646 ; Rise       ; clk                                                ;
;  expansion_switches[7] ; clk                                                ; -2.148 ; -2.544 ; Rise       ; clk                                                ;
+------------------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; seg_led0[*]  ; clk        ; 8.398 ; 8.247 ; Rise       ; clk             ;
;  seg_led0[0] ; clk        ; 8.044 ; 8.062 ; Rise       ; clk             ;
;  seg_led0[1] ; clk        ; 8.398 ; 8.247 ; Rise       ; clk             ;
;  seg_led0[2] ; clk        ; 7.772 ; 7.749 ; Rise       ; clk             ;
;  seg_led0[3] ; clk        ; 7.758 ; 7.686 ; Rise       ; clk             ;
;  seg_led0[4] ; clk        ; 8.095 ; 8.077 ; Rise       ; clk             ;
;  seg_led0[5] ; clk        ; 6.681 ; 6.632 ; Rise       ; clk             ;
;  seg_led0[6] ; clk        ; 7.931 ; 7.851 ; Rise       ; clk             ;
; seg_led1[*]  ; clk        ; 8.036 ; 7.996 ; Rise       ; clk             ;
;  seg_led1[0] ; clk        ; 7.400 ; 7.376 ; Rise       ; clk             ;
;  seg_led1[1] ; clk        ; 8.036 ; 7.996 ; Rise       ; clk             ;
;  seg_led1[2] ; clk        ; 7.299 ; 7.168 ; Rise       ; clk             ;
;  seg_led1[3] ; clk        ; 7.285 ; 7.241 ; Rise       ; clk             ;
;  seg_led1[4] ; clk        ; 7.501 ; 7.422 ; Rise       ; clk             ;
;  seg_led1[5] ; clk        ; 7.617 ; 7.615 ; Rise       ; clk             ;
;  seg_led1[6] ; clk        ; 7.479 ; 7.327 ; Rise       ; clk             ;
; seg_led2[*]  ; clk        ; 7.634 ; 7.707 ; Rise       ; clk             ;
;  seg_led2[0] ; clk        ; 7.566 ; 7.707 ; Rise       ; clk             ;
;  seg_led2[1] ; clk        ; 7.634 ; 7.563 ; Rise       ; clk             ;
;  seg_led2[2] ; clk        ; 7.134 ; 7.049 ; Rise       ; clk             ;
;  seg_led2[3] ; clk        ; 7.312 ; 7.215 ; Rise       ; clk             ;
;  seg_led2[4] ; clk        ; 7.310 ; 7.229 ; Rise       ; clk             ;
;  seg_led2[5] ; clk        ; 7.632 ; 7.549 ; Rise       ; clk             ;
;  seg_led2[6] ; clk        ; 7.344 ; 7.242 ; Rise       ; clk             ;
; seg_led3[*]  ; clk        ; 7.819 ; 7.968 ; Rise       ; clk             ;
;  seg_led3[0] ; clk        ; 7.819 ; 7.968 ; Rise       ; clk             ;
;  seg_led3[1] ; clk        ; 7.747 ; 7.628 ; Rise       ; clk             ;
;  seg_led3[2] ; clk        ; 7.785 ; 7.725 ; Rise       ; clk             ;
;  seg_led3[3] ; clk        ; 7.798 ; 7.681 ; Rise       ; clk             ;
;  seg_led3[4] ; clk        ; 7.737 ; 7.679 ; Rise       ; clk             ;
;  seg_led3[5] ; clk        ; 7.813 ; 7.826 ; Rise       ; clk             ;
;  seg_led3[6] ; clk        ; 7.768 ; 7.689 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; seg_led0[*]  ; clk        ; 6.212 ; 6.140 ; Rise       ; clk             ;
;  seg_led0[0] ; clk        ; 6.736 ; 6.775 ; Rise       ; clk             ;
;  seg_led0[1] ; clk        ; 7.068 ; 6.990 ; Rise       ; clk             ;
;  seg_led0[2] ; clk        ; 6.516 ; 6.508 ; Rise       ; clk             ;
;  seg_led0[3] ; clk        ; 6.435 ; 6.346 ; Rise       ; clk             ;
;  seg_led0[4] ; clk        ; 6.762 ; 6.709 ; Rise       ; clk             ;
;  seg_led0[5] ; clk        ; 6.212 ; 6.140 ; Rise       ; clk             ;
;  seg_led0[6] ; clk        ; 6.602 ; 6.500 ; Rise       ; clk             ;
; seg_led1[*]  ; clk        ; 6.414 ; 6.353 ; Rise       ; clk             ;
;  seg_led1[0] ; clk        ; 6.565 ; 6.596 ; Rise       ; clk             ;
;  seg_led1[1] ; clk        ; 7.210 ; 7.192 ; Rise       ; clk             ;
;  seg_led1[2] ; clk        ; 6.492 ; 6.458 ; Rise       ; clk             ;
;  seg_led1[3] ; clk        ; 6.414 ; 6.353 ; Rise       ; clk             ;
;  seg_led1[4] ; clk        ; 6.877 ; 6.765 ; Rise       ; clk             ;
;  seg_led1[5] ; clk        ; 6.775 ; 6.748 ; Rise       ; clk             ;
;  seg_led1[6] ; clk        ; 6.583 ; 6.481 ; Rise       ; clk             ;
; seg_led2[*]  ; clk        ; 6.760 ; 6.707 ; Rise       ; clk             ;
;  seg_led2[0] ; clk        ; 7.188 ; 7.289 ; Rise       ; clk             ;
;  seg_led2[1] ; clk        ; 7.222 ; 7.218 ; Rise       ; clk             ;
;  seg_led2[2] ; clk        ; 6.760 ; 6.707 ; Rise       ; clk             ;
;  seg_led2[3] ; clk        ; 6.914 ; 6.843 ; Rise       ; clk             ;
;  seg_led2[4] ; clk        ; 6.916 ; 6.866 ; Rise       ; clk             ;
;  seg_led2[5] ; clk        ; 7.233 ; 7.173 ; Rise       ; clk             ;
;  seg_led2[6] ; clk        ; 6.941 ; 6.897 ; Rise       ; clk             ;
; seg_led3[*]  ; clk        ; 7.099 ; 6.989 ; Rise       ; clk             ;
;  seg_led3[0] ; clk        ; 7.145 ; 7.282 ; Rise       ; clk             ;
;  seg_led3[1] ; clk        ; 7.099 ; 7.045 ; Rise       ; clk             ;
;  seg_led3[2] ; clk        ; 7.142 ; 7.095 ; Rise       ; clk             ;
;  seg_led3[3] ; clk        ; 7.119 ; 7.003 ; Rise       ; clk             ;
;  seg_led3[4] ; clk        ; 7.137 ; 6.989 ; Rise       ; clk             ;
;  seg_led3[5] ; clk        ; 7.234 ; 7.123 ; Rise       ; clk             ;
;  seg_led3[6] ; clk        ; 7.128 ; 7.018 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -4.324 ; -357.094      ;
; clk                                                ; -4.240 ; -483.165      ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; clk                                                ; 0.028 ; 0.000         ;
; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.186 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; clk                                                ; -3.000 ; -166.664      ;
; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.000 ; -126.000      ;
+----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk'                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -4.324 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.030      ; 5.226      ;
; -4.318 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.025      ; 5.215      ;
; -4.294 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.025      ; 5.191      ;
; -4.281 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.025      ; 5.178      ;
; -4.274 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[0]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.152      ; 5.413      ;
; -4.251 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[3]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.148      ; 5.386      ;
; -4.248 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[6]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.148      ; 5.383      ;
; -4.238 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[5]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.148      ; 5.373      ;
; -4.220 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.148      ; 5.355      ;
; -4.205 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.152      ; 5.344      ;
; -4.201 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[4]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.030      ; 5.103      ;
; -4.198 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|status_register:STATUS_REG|Z                ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.137      ; 5.322      ;
; -4.195 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[4]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.025      ; 5.092      ;
; -4.192 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|status_register:STATUS_REG|Z                ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.132      ; 5.311      ;
; -4.181 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.152      ; 5.320      ;
; -4.171 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[4]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.025      ; 5.068      ;
; -4.168 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|status_register:STATUS_REG|Z                ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.132      ; 5.287      ;
; -4.168 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.152      ; 5.307      ;
; -4.165 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[6]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.030      ; 5.067      ;
; -4.159 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[6]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.025      ; 5.056      ;
; -4.158 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[4]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.025      ; 5.055      ;
; -4.155 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|status_register:STATUS_REG|Z                ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.132      ; 5.274      ;
; -4.152 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[0]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[15]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.052     ; 5.087      ;
; -4.144 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[1]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.148      ; 5.279      ;
; -4.142 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[5]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.030      ; 5.044      ;
; -4.142 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[7]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.148      ; 5.277      ;
; -4.136 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[5]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.025      ; 5.033      ;
; -4.135 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[6]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.025      ; 5.032      ;
; -4.125 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[2]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.148      ; 5.260      ;
; -4.125 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[4]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.148      ; 5.260      ;
; -4.122 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[6]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.025      ; 5.019      ;
; -4.112 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[5]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.025      ; 5.009      ;
; -4.111 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[3]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[15]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.038     ; 5.060      ;
; -4.108 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[6]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[15]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.038     ; 5.057      ;
; -4.102 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[0]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.025      ; 4.999      ;
; -4.099 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[5]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.025      ; 4.996      ;
; -4.098 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[5]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[15]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.038     ; 5.047      ;
; -4.095 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[11]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.052     ; 5.030      ;
; -4.092 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[11]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.038     ; 5.041      ;
; -4.091 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[7]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.025      ; 4.988      ;
; -4.083 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[15]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.052     ; 5.018      ;
; -4.080 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[6]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.148      ; 5.215      ;
; -4.080 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[15]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.038     ; 5.029      ;
; -4.071 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[11]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.052     ; 5.006      ;
; -4.070 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[3]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.030      ; 4.972      ;
; -4.070 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[7]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.152      ; 5.209      ;
; -4.070 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.RET0                                          ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.026      ; 4.968      ;
; -4.067 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[6]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.030      ; 4.969      ;
; -4.059 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[15]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.052     ; 4.994      ;
; -4.058 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[11]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.052     ; 4.993      ;
; -4.057 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[5]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.030      ; 4.959      ;
; -4.049 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[0]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|status_register:STATUS_REG|Z                ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.132      ; 5.168      ;
; -4.046 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[15]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.052     ; 4.981      ;
; -4.043 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[14]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.052     ; 4.978      ;
; -4.042 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.LDAA_X0                                       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.026      ; 4.940      ;
; -4.041 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[3]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.148      ; 5.176      ;
; -4.040 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[14]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.038     ; 4.989      ;
; -4.040 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|temp_register:TEMP_REGISTER_T|temp_register[1] ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.164     ; 4.748      ;
; -4.039 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.030      ; 4.941      ;
; -4.033 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[0]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[7]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.037     ; 4.983      ;
; -4.033 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.025      ; 4.930      ;
; -4.032 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[0]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[4]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.025      ; 4.929      ;
; -4.027 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|temp_register:TEMP_REGISTER_T|temp_register[0] ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.164     ; 4.735      ;
; -4.022 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[3]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.051     ; 4.958      ;
; -4.021 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[12]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.052     ; 4.956      ;
; -4.019 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[3]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.037     ; 4.969      ;
; -4.019 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[14]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.052     ; 4.954      ;
; -4.018 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[12]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.038     ; 4.967      ;
; -4.017 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[3]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|status_register:STATUS_REG|Z                ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.137      ; 5.141      ;
; -4.014 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[6]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|status_register:STATUS_REG|Z                ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.137      ; 5.138      ;
; -4.010 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[3]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[7]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.041     ; 4.956      ;
; -4.009 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.025      ; 4.906      ;
; -4.007 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[6]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[7]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.041     ; 4.953      ;
; -4.006 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[14]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.052     ; 4.941      ;
; -4.004 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[2]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.030      ; 4.906      ;
; -4.004 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[1]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[15]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.038     ; 4.953      ;
; -4.004 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[5]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|status_register:STATUS_REG|Z                ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.137      ; 5.128      ;
; -4.002 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.041     ; 4.948      ;
; -4.002 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[7]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[15]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.038     ; 4.951      ;
; -4.000 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[3]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[4]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.030      ; 4.902      ;
; -3.998 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[2]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.025      ; 4.895      ;
; -3.998 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[3]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.051     ; 4.934      ;
; -3.997 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[5]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[7]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.041     ; 4.943      ;
; -3.997 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[6]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[4]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.030      ; 4.899      ;
; -3.997 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[12]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.052     ; 4.932      ;
; -3.996 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.025      ; 4.893      ;
; -3.993 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|status_register:STATUS_REG|C                   ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.152      ; 5.132      ;
; -3.990 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[2]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.041     ; 4.936      ;
; -3.987 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[5]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[4]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.030      ; 4.889      ;
; -3.987 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.037     ; 4.937      ;
; -3.985 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[2]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[15]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.038     ; 4.934      ;
; -3.985 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[4]             ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[15]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.038     ; 4.934      ;
; -3.985 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[3]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.051     ; 4.921      ;
; -3.984 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[12]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.052     ; 4.919      ;
; -3.983 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[3]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.030      ; 4.885      ;
; -3.979 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[7]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.041     ; 4.925      ;
; -3.977 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.DECODE                                        ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.152      ; 5.116      ;
; -3.976 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[6]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.030      ; 4.878      ;
; -3.975 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[2]         ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; -0.037     ; 4.925      ;
; -3.974 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[2]              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.000        ; 0.025      ; 4.871      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                                                                               ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; -4.240 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a13~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.245     ; 4.994      ;
; -4.234 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a13~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.250     ; 4.983      ;
; -4.229 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a3~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.254     ; 4.974      ;
; -4.223 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a28~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.239     ; 4.983      ;
; -4.223 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a3~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.259     ; 4.963      ;
; -4.217 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a28~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.244     ; 4.972      ;
; -4.210 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a13~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.250     ; 4.959      ;
; -4.199 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a3~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.259     ; 4.939      ;
; -4.197 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a13~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.250     ; 4.946      ;
; -4.193 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a28~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.244     ; 4.948      ;
; -4.186 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a3~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.259     ; 4.926      ;
; -4.184 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a5~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.258     ; 4.925      ;
; -4.180 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a28~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.244     ; 4.935      ;
; -4.178 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a5~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.263     ; 4.914      ;
; -4.172 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a29~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.251     ; 4.920      ;
; -4.166 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a29~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.256     ; 4.909      ;
; -4.162 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a25~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.252     ; 4.909      ;
; -4.162 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a19~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.237     ; 4.924      ;
; -4.159 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a11~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.249     ; 4.909      ;
; -4.156 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a25~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.257     ; 4.898      ;
; -4.156 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a19~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.242     ; 4.913      ;
; -4.154 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a5~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.263     ; 4.890      ;
; -4.153 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a11~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.254     ; 4.898      ;
; -4.142 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a29~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.256     ; 4.885      ;
; -4.141 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a5~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.263     ; 4.877      ;
; -4.132 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a25~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.257     ; 4.874      ;
; -4.132 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a19~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.242     ; 4.889      ;
; -4.129 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a11~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.254     ; 4.874      ;
; -4.129 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a29~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.256     ; 4.872      ;
; -4.127 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a8~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.255     ; 4.871      ;
; -4.125 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.244     ; 4.880      ;
; -4.121 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a9~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.243     ; 4.877      ;
; -4.119 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a25~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.257     ; 4.861      ;
; -4.119 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a19~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.242     ; 4.876      ;
; -4.119 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.249     ; 4.869      ;
; -4.116 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a11~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.254     ; 4.861      ;
; -4.115 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a9~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.248     ; 4.866      ;
; -4.109 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[6] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a8~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.250     ; 4.858      ;
; -4.097 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a18~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.240     ; 4.856      ;
; -4.095 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.249     ; 4.845      ;
; -4.091 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a9~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.248     ; 4.842      ;
; -4.091 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a18~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.245     ; 4.845      ;
; -4.084 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[3]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.239     ; 4.822      ;
; -4.084 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[6]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.239     ; 4.822      ;
; -4.082 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.249     ; 4.832      ;
; -4.078 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a9~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.248     ; 4.829      ;
; -4.078 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[3]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.244     ; 4.811      ;
; -4.078 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[6]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.244     ; 4.811      ;
; -4.076 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[4]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.239     ; 4.814      ;
; -4.070 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[4]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.244     ; 4.803      ;
; -4.069 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[5]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.239     ; 4.807      ;
; -4.067 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a18~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.245     ; 4.821      ;
; -4.066 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[7] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a8~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.255     ; 4.810      ;
; -4.063 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[5]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.244     ; 4.796      ;
; -4.054 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[0]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a28~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.244     ; 4.809      ;
; -4.054 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[3]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.244     ; 4.787      ;
; -4.054 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[6]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.244     ; 4.787      ;
; -4.054 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a18~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.245     ; 4.808      ;
; -4.046 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[4]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.244     ; 4.779      ;
; -4.041 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[3]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.244     ; 4.774      ;
; -4.041 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[6]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.244     ; 4.774      ;
; -4.039 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[5]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.244     ; 4.772      ;
; -4.035 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[1]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.239     ; 4.773      ;
; -4.033 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[4]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.244     ; 4.766      ;
; -4.029 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[1]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.244     ; 4.762      ;
; -4.027 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[0]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a18~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.245     ; 4.781      ;
; -4.026 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[5]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.244     ; 4.759      ;
; -4.022 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[3]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a28~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.239     ; 4.782      ;
; -4.019 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[6]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a28~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.239     ; 4.779      ;
; -4.009 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[5]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a28~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.239     ; 4.769      ;
; -4.008 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a8~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.255     ; 4.752      ;
; -4.007 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[7] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a13~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.250     ; 4.756      ;
; -4.006 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a20~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.238     ; 4.767      ;
; -4.005 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a4~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.244     ; 4.760      ;
; -4.005 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[1]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.244     ; 4.738      ;
; -4.000 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a20~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.243     ; 4.756      ;
; -3.999 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a4~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.249     ; 4.749      ;
; -3.996 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[7] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a3~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.259     ; 4.736      ;
; -3.995 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[3]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a18~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.240     ; 4.754      ;
; -3.994 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a14~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.250     ; 4.743      ;
; -3.993 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a10~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.254     ; 4.738      ;
; -3.992 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[6]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a18~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.240     ; 4.751      ;
; -3.992 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[1]                                                                               ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.244     ; 4.725      ;
; -3.991 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a6~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.248     ; 4.742      ;
; -3.990 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[7] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a28~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.244     ; 4.745      ;
; -3.988 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a26~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.256     ; 4.731      ;
; -3.988 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a14~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.255     ; 4.732      ;
; -3.987 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a10~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.259     ; 4.727      ;
; -3.986 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.RET0                               ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a13~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.249     ; 4.736      ;
; -3.985 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a6~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.253     ; 4.731      ;
; -3.984 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a21~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.245     ; 4.738      ;
; -3.982 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[5]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a18~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.240     ; 4.741      ;
; -3.982 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a26~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.261     ; 4.720      ;
; -3.978 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[5] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a21~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.250     ; 4.727      ;
; -3.976 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a24~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.261     ; 4.714      ;
; -3.976 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[4] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a22~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.245     ; 4.730      ;
; -3.976 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a20~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.243     ; 4.732      ;
; -3.975 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.RET0                               ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a3~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.258     ; 4.716      ;
; -3.975 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[1] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a4~porta_datain_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.249     ; 4.725      ;
; -3.971 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[0]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a31~porta_datain_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 1.000        ; -0.256     ; 4.714      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                                                                ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; 0.028 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk                                                                  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk                                                                                                                     ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; 1.399      ; 1.646      ;
; 0.579 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk                                                                  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk                                                                                                                     ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; -0.500       ; 1.399      ; 1.697      ;
; 0.639 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a0~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.113     ; 0.660      ;
; 0.647 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[1]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a7~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.112     ; 0.669      ;
; 0.764 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a7~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.112     ; 0.786      ;
; 0.770 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a31~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.114     ; 0.790      ;
; 0.771 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a4~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.106     ; 0.799      ;
; 0.773 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a7~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.112     ; 0.795      ;
; 0.776 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[2]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a7~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.112     ; 0.798      ;
; 0.777 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[5]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a7~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.300     ; 0.611      ;
; 0.780 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a7~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.112     ; 0.802      ;
; 0.783 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.112     ; 0.805      ;
; 0.785 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[6]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a7~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.112     ; 0.807      ;
; 0.790 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.106     ; 0.818      ;
; 0.792 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.112     ; 0.814      ;
; 0.798 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.112     ; 0.820      ;
; 0.801 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a17~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.106     ; 0.829      ;
; 0.808 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a2~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.117     ; 0.825      ;
; 0.808 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[11]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a7~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.301     ; 0.641      ;
; 0.809 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a16~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.115     ; 0.828      ;
; 0.812 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[13]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|address_reg_a[0]                 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.295     ; 0.631      ;
; 0.813 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a24~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.119     ; 0.828      ;
; 0.816 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a21~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.108     ; 0.842      ;
; 0.817 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a17~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.106     ; 0.845      ;
; 0.820 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.106     ; 0.848      ;
; 0.833 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[14]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|address_reg_a[1]                 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.295     ; 0.652      ;
; 0.841 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA_X0                                ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a4~porta_re_reg        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.112     ; 0.863      ;
; 0.851 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a12~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.107     ; 0.878      ;
; 0.851 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a16~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.115     ; 0.870      ;
; 0.860 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[4]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a4~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.106     ; 0.888      ;
; 0.871 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a12~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.107     ; 0.898      ;
; 0.878 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[1]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a0~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.113     ; 0.899      ;
; 0.878 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[1]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a31~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.114     ; 0.898      ;
; 0.880 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[1]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a4~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.106     ; 0.908      ;
; 0.899 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[1]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a16~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.115     ; 0.918      ;
; 0.902 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[1]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a2~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.117     ; 0.919      ;
; 0.912 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a0~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.113     ; 0.933      ;
; 0.916 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[8]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a7~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.113     ; 0.937      ;
; 0.920 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[8]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a4~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.107     ; 0.947      ;
; 0.921 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA1                                  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a4~porta_re_reg        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.112     ; 0.943      ;
; 0.922 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a31~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.114     ; 0.942      ;
; 0.929 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a2~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.117     ; 0.946      ;
; 0.931 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a2~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.117     ; 0.948      ;
; 0.931 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a16~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.115     ; 0.950      ;
; 0.934 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[6]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a31~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.114     ; 0.954      ;
; 0.935 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.CALL_STATE0                            ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a4~porta_re_reg        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.112     ; 0.957      ;
; 0.936 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[2]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.112     ; 0.958      ;
; 0.937 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[5]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a4~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.294     ; 0.777      ;
; 0.937 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a19~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.099     ; 0.972      ;
; 0.940 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a24~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.119     ; 0.955      ;
; 0.940 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[6]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a16~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.115     ; 0.959      ;
; 0.943 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a26~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.119     ; 0.958      ;
; 0.945 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[6]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a0~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.113     ; 0.966      ;
; 0.947 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a20~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.100     ; 0.981      ;
; 0.947 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[6]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.112     ; 0.969      ;
; 0.948 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a15~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.106     ; 0.976      ;
; 0.951 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[11]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a0~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.302     ; 0.783      ;
; 0.954 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a5~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.121     ; 0.967      ;
; 0.959 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a28~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.101     ; 0.992      ;
; 0.959 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a21~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.108     ; 0.985      ;
; 0.959 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[1]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a24~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.119     ; 0.974      ;
; 0.960 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a5~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.121     ; 0.973      ;
; 0.961 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a1~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.109     ; 0.986      ;
; 0.961 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[11]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.301     ; 0.794      ;
; 0.962 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[6]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a17~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.106     ; 0.990      ;
; 0.963 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[1]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a5~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.121     ; 0.976      ;
; 0.964 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[1]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a26~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.119     ; 0.979      ;
; 0.964 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[11]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a31~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.303     ; 0.795      ;
; 0.967 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a11~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.112     ; 0.989      ;
; 0.968 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[2]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a21~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.108     ; 0.994      ;
; 0.970 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a11~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.112     ; 0.992      ;
; 0.970 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[5]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.300     ; 0.804      ;
; 0.973 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[6]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.106     ; 1.001      ;
; 0.974 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a1~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.109     ; 0.999      ;
; 0.975 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a29~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.114     ; 0.995      ;
; 0.976 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[6]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a21~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.108     ; 1.002      ;
; 0.978 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a29~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.114     ; 0.998      ;
; 0.978 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[11]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.295     ; 0.817      ;
; 0.979 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[11]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a2~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.306     ; 0.807      ;
; 0.979 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[5]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a0~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.301     ; 0.812      ;
; 0.980 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[11]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a17~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.295     ; 0.819      ;
; 0.980 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[2]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.106     ; 1.008      ;
; 0.982 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[5]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a17~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.294     ; 0.822      ;
; 0.987 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a10~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.117     ; 1.004      ;
; 0.987 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[10]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a31~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.114     ; 1.007      ;
; 0.988 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a10~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.117     ; 1.005      ;
; 0.989 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[5]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a2~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.305     ; 0.818      ;
; 0.989 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[10]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a16~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.115     ; 1.008      ;
; 0.989 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[11]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a16~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.304     ; 0.819      ;
; 0.989 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[10]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a7~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.112     ; 1.011      ;
; 0.989 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[0] ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.113     ; 1.010      ;
; 0.993 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a26~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.119     ; 1.008      ;
; 0.993 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a3~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.117     ; 1.010      ;
; 0.994 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[11]  ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a21~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.297     ; 0.831      ;
; 0.995 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a0~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.113     ; 1.016      ;
; 0.998 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a31~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.114     ; 1.018      ;
; 1.000 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.DECODE                                 ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a4~porta_re_reg        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.112     ; 1.022      ;
; 1.002 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a1~porta_address_reg0  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.109     ; 1.027      ;
; 1.002 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[5]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.294     ; 0.842      ;
; 1.005 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[5]   ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a21~porta_address_reg0 ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk         ; 0.000        ; -0.296     ; 0.843      ;
+-------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk'                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                                               ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.186 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.DECODE                                        ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.DECODE                                   ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|status_register:STATUS_REG|V                   ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|status_register:STATUS_REG|V              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.272 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.CALL_STATE1                                   ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.CALL_STATE2                              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.037      ; 0.393      ;
; 0.289 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STACK0                                        ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STACK1                                   ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.037      ; 0.410      ;
; 0.296 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[15]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[15] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.424      ;
; 0.297 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[11]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[11] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[5]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[5]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[3]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[3]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[1]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[1]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.425      ;
; 0.298 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[9]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[9]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[7]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[7]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[6]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[6]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[2]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[2]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[8]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[8]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[12]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[12] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[14]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[14] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[4]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[4]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.427      ;
; 0.300 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[10]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[10] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.428      ;
; 0.305 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[13]           ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[13]      ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[15]           ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[15]      ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[2]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[2]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[0]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[11]           ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[11]      ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[4]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[1]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[7]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[7]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[13]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[13] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.436      ;
; 0.309 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[0]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[0]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.437      ;
; 0.364 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[9]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[9]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.036      ; 0.484      ;
; 0.444 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[6]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.BRANCH_OPERATION0                        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.050      ; 0.578      ;
; 0.446 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[5]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[6]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.574      ;
; 0.446 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[1]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[2]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.574      ;
; 0.446 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[11]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[12] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.574      ;
; 0.446 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[3]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[4]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.574      ;
; 0.447 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[7]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[8]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.575      ;
; 0.447 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[9]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[10] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.575      ;
; 0.451 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.RET2                                          ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.IR_LD_STATE                              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.CALL_STATE0                                   ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.CALL_STATE1                              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[13]           ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[14]      ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[11]           ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[12]      ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[2]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[7]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[8]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[2]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[3]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.584      ;
; 0.456 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[0]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[1]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.584      ;
; 0.456 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[6]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[7]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.584      ;
; 0.457 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[14]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[15] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.585      ;
; 0.457 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[4]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[5]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.585      ;
; 0.457 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[8]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[9]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.585      ;
; 0.457 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[13]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[14] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.585      ;
; 0.457 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[12]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[13] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.585      ;
; 0.458 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[10]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[11] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.586      ;
; 0.459 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[0]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[2]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.587      ;
; 0.459 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[2]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[4]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.587      ;
; 0.459 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[6]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[8]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.587      ;
; 0.460 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[4]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[6]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.588      ;
; 0.460 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[8]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[10] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.588      ;
; 0.460 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[12]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[14] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.588      ;
; 0.461 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[10]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[12] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.589      ;
; 0.464 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[2]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[3]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|temp_register:TEMP_REGISTER_T|temp_register[2] ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[2]     ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[1]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[5]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA0                                         ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA1                                    ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; -0.152     ; 0.398      ;
; 0.467 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[2]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[4]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[2]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[4]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[6]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.RET0                                          ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.RET1                                     ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.037      ; 0.590      ;
; 0.479 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[6]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA0                                    ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.247      ; 0.810      ;
; 0.481 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[8]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[8]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.036      ; 0.601      ;
; 0.481 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA1                                         ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.IR_LD_STATE                              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.037      ; 0.602      ;
; 0.485 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.LOAD_X0                                       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.IR_LD_STATE                              ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.037      ; 0.606      ;
; 0.488 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.LDAA0                                         ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.LDAA1                                    ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.036      ; 0.608      ;
; 0.496 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[0]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA0                                    ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.233      ; 0.813      ;
; 0.502 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[6]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[6]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.036      ; 0.622      ;
; 0.507 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[3]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.LDAA0                                    ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.051      ; 0.642      ;
; 0.509 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[3]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.LOAD_X0                                  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.051      ; 0.644      ;
; 0.509 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[1]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[3]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.637      ;
; 0.509 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[5]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[7]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.637      ;
; 0.509 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[3]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[5]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.637      ;
; 0.509 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[11]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[13] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.637      ;
; 0.510 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[7]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[9]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.638      ;
; 0.510 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[9]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[11] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.638      ;
; 0.512 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[9]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[10]      ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.036      ; 0.632      ;
; 0.512 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[1]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[4]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.640      ;
; 0.512 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[5]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[8]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.640      ;
; 0.512 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[3]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[6]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.640      ;
; 0.512 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[11]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[14] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.640      ;
; 0.513 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[3]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STACK0                                   ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.051      ; 0.648      ;
; 0.513 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[7]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[10] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.641      ;
; 0.513 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[9]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[12] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.641      ;
; 0.516 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[13]           ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[15]      ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.036      ; 0.636      ;
; 0.517 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[11]           ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[13]      ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[3]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR|IR_out[7]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA0                                    ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.233      ; 0.834      ;
; 0.518 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[7]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[9]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.036      ; 0.638      ;
; 0.520 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[11]           ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[14]      ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[1]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[4]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[13]      ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[15] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.648      ;
; 0.521 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[7]            ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[10]      ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[0]       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[3]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 0.000        ; 0.044      ; 0.650      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                                                                 ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[0]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[1]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[2]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[3]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[4]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[5]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[6]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0|output[7]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_1|output[0]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_1|output[1]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_1|output[2]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_1|output[3]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_1|output[4]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_1|output[5]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_1|output[6]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_1|output[7]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|address_reg_a[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|address_reg_a[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a0~porta_re_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a10~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a11~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a12~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a13~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a14~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a15~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a16~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a16~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a17~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a17~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a18~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a18~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a19~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a19~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a1~porta_re_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a20~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a20~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a21~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a21~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a22~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a22~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a23~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a24~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a24~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a25~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a25~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a26~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a26~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_02u3:auto_generated|ram_block1a27~porta_we_reg       ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk'                                                                                                                                                  ;
+--------+--------------+----------------+------------+----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                              ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------+----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.BRANCH_OPERATION0                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.CALL_STATE0                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.CALL_STATE1                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.CALL_STATE2                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.DECODE                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.IR_LD_STATE                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.LDAA0                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.LDAA1                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.LDAA_X0                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.LOAD_X0                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.RET0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.RET1                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.RET2                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA0                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA1                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STAA_X0                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STACK0                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER|state.STACK1                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[0]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[1]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[2]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[3]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[4]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[5]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[5]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[6]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[6]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A|A[7]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[10]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[11]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[12]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[13]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[14]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[15]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER|count[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[10]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[11]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[12]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[13]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[14]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[15]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[8]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER|count[9]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[10]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[11]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[12]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[13]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[14]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[15]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER|count[9]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[10]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[11]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[12]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[13]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[14]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[15]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[8]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER|count[9]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; Rise       ; CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D|D[1]          ;
+--------+--------------+----------------+------------+----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                   ;
+------------------------+----------------------------------------------------+-------+-------+------------+----------------------------------------------------+
; Data Port              ; Clock Port                                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+------------------------+----------------------------------------------------+-------+-------+------------+----------------------------------------------------+
; dip_switches[*]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 2.521 ; 3.292 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[0]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.752 ; 2.500 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[1]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 2.083 ; 2.777 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[2]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.951 ; 2.653 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[3]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 2.100 ; 2.837 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[4]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 2.195 ; 2.993 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[5]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.997 ; 2.761 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[6]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 2.197 ; 2.987 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[7]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 2.521 ; 3.292 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
; expansion_switches[*]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 2.427 ; 3.186 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[0] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 2.154 ; 2.934 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[1] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 2.045 ; 2.797 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[2] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 1.931 ; 2.683 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[3] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 2.225 ; 3.015 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[4] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 2.132 ; 2.955 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[5] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 2.103 ; 2.879 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[6] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 2.189 ; 2.998 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[7] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 2.427 ; 3.186 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
; dip_switches[*]        ; clk                                                ; 2.178 ; 2.969 ; Rise       ; clk                                                ;
;  dip_switches[0]       ; clk                                                ; 1.938 ; 2.688 ; Rise       ; clk                                                ;
;  dip_switches[1]       ; clk                                                ; 2.178 ; 2.940 ; Rise       ; clk                                                ;
;  dip_switches[2]       ; clk                                                ; 1.958 ; 2.700 ; Rise       ; clk                                                ;
;  dip_switches[3]       ; clk                                                ; 1.959 ; 2.743 ; Rise       ; clk                                                ;
;  dip_switches[4]       ; clk                                                ; 2.163 ; 2.969 ; Rise       ; clk                                                ;
;  dip_switches[5]       ; clk                                                ; 2.015 ; 2.813 ; Rise       ; clk                                                ;
;  dip_switches[6]       ; clk                                                ; 2.076 ; 2.845 ; Rise       ; clk                                                ;
;  dip_switches[7]       ; clk                                                ; 2.142 ; 2.934 ; Rise       ; clk                                                ;
; expansion_switches[*]  ; clk                                                ; 2.340 ; 3.122 ; Rise       ; clk                                                ;
;  expansion_switches[0] ; clk                                                ; 2.340 ; 3.122 ; Rise       ; clk                                                ;
;  expansion_switches[1] ; clk                                                ; 2.140 ; 2.960 ; Rise       ; clk                                                ;
;  expansion_switches[2] ; clk                                                ; 1.938 ; 2.730 ; Rise       ; clk                                                ;
;  expansion_switches[3] ; clk                                                ; 2.084 ; 2.921 ; Rise       ; clk                                                ;
;  expansion_switches[4] ; clk                                                ; 2.100 ; 2.931 ; Rise       ; clk                                                ;
;  expansion_switches[5] ; clk                                                ; 2.121 ; 2.931 ; Rise       ; clk                                                ;
;  expansion_switches[6] ; clk                                                ; 2.068 ; 2.856 ; Rise       ; clk                                                ;
;  expansion_switches[7] ; clk                                                ; 2.048 ; 2.828 ; Rise       ; clk                                                ;
+------------------------+----------------------------------------------------+-------+-------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                      ;
+------------------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port              ; Clock Port                                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+------------------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+
; dip_switches[*]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -0.987 ; -1.639 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[0]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.124 ; -1.827 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[1]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.184 ; -1.864 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[2]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -0.987 ; -1.639 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[3]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.155 ; -1.878 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[4]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.378 ; -2.114 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[5]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.170 ; -1.923 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[6]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.367 ; -2.133 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[7]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.295 ; -1.981 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
; expansion_switches[*]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -0.992 ; -1.671 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[0] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.486 ; -2.237 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[1] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.149 ; -1.880 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[2] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -0.992 ; -1.671 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[3] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.277 ; -2.046 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[4] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.342 ; -2.092 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[5] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.297 ; -2.052 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[6] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.381 ; -2.146 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[7] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.219 ; -1.907 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
; dip_switches[*]        ; clk                                                ; -0.927 ; -1.562 ; Rise       ; clk                                                ;
;  dip_switches[0]       ; clk                                                ; -0.927 ; -1.562 ; Rise       ; clk                                                ;
;  dip_switches[1]       ; clk                                                ; -1.344 ; -1.985 ; Rise       ; clk                                                ;
;  dip_switches[2]       ; clk                                                ; -1.124 ; -1.764 ; Rise       ; clk                                                ;
;  dip_switches[3]       ; clk                                                ; -1.226 ; -1.899 ; Rise       ; clk                                                ;
;  dip_switches[4]       ; clk                                                ; -1.388 ; -2.085 ; Rise       ; clk                                                ;
;  dip_switches[5]       ; clk                                                ; -1.193 ; -1.877 ; Rise       ; clk                                                ;
;  dip_switches[6]       ; clk                                                ; -1.386 ; -2.097 ; Rise       ; clk                                                ;
;  dip_switches[7]       ; clk                                                ; -1.434 ; -2.106 ; Rise       ; clk                                                ;
; expansion_switches[*]  ; clk                                                ; -1.129 ; -1.796 ; Rise       ; clk                                                ;
;  expansion_switches[0] ; clk                                                ; -1.289 ; -1.972 ; Rise       ; clk                                                ;
;  expansion_switches[1] ; clk                                                ; -1.309 ; -2.001 ; Rise       ; clk                                                ;
;  expansion_switches[2] ; clk                                                ; -1.129 ; -1.796 ; Rise       ; clk                                                ;
;  expansion_switches[3] ; clk                                                ; -1.348 ; -2.067 ; Rise       ; clk                                                ;
;  expansion_switches[4] ; clk                                                ; -1.352 ; -2.063 ; Rise       ; clk                                                ;
;  expansion_switches[5] ; clk                                                ; -1.320 ; -2.006 ; Rise       ; clk                                                ;
;  expansion_switches[6] ; clk                                                ; -1.400 ; -2.110 ; Rise       ; clk                                                ;
;  expansion_switches[7] ; clk                                                ; -1.358 ; -2.032 ; Rise       ; clk                                                ;
+------------------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; seg_led0[*]  ; clk        ; 5.286 ; 5.356 ; Rise       ; clk             ;
;  seg_led0[0] ; clk        ; 5.233 ; 5.080 ; Rise       ; clk             ;
;  seg_led0[1] ; clk        ; 5.286 ; 5.356 ; Rise       ; clk             ;
;  seg_led0[2] ; clk        ; 4.889 ; 5.031 ; Rise       ; clk             ;
;  seg_led0[3] ; clk        ; 4.873 ; 4.978 ; Rise       ; clk             ;
;  seg_led0[4] ; clk        ; 5.103 ; 5.280 ; Rise       ; clk             ;
;  seg_led0[5] ; clk        ; 4.163 ; 4.259 ; Rise       ; clk             ;
;  seg_led0[6] ; clk        ; 4.981 ; 5.109 ; Rise       ; clk             ;
; seg_led1[*]  ; clk        ; 5.013 ; 5.198 ; Rise       ; clk             ;
;  seg_led1[0] ; clk        ; 4.789 ; 4.631 ; Rise       ; clk             ;
;  seg_led1[1] ; clk        ; 5.013 ; 5.198 ; Rise       ; clk             ;
;  seg_led1[2] ; clk        ; 4.532 ; 4.556 ; Rise       ; clk             ;
;  seg_led1[3] ; clk        ; 4.581 ; 4.674 ; Rise       ; clk             ;
;  seg_led1[4] ; clk        ; 4.678 ; 4.819 ; Rise       ; clk             ;
;  seg_led1[5] ; clk        ; 4.766 ; 4.929 ; Rise       ; clk             ;
;  seg_led1[6] ; clk        ; 4.687 ; 4.724 ; Rise       ; clk             ;
; seg_led2[*]  ; clk        ; 4.979 ; 4.984 ; Rise       ; clk             ;
;  seg_led2[0] ; clk        ; 4.979 ; 4.885 ; Rise       ; clk             ;
;  seg_led2[1] ; clk        ; 4.910 ; 4.984 ; Rise       ; clk             ;
;  seg_led2[2] ; clk        ; 4.552 ; 4.534 ; Rise       ; clk             ;
;  seg_led2[3] ; clk        ; 4.646 ; 4.727 ; Rise       ; clk             ;
;  seg_led2[4] ; clk        ; 4.672 ; 4.742 ; Rise       ; clk             ;
;  seg_led2[5] ; clk        ; 4.903 ; 4.974 ; Rise       ; clk             ;
;  seg_led2[6] ; clk        ; 4.670 ; 4.759 ; Rise       ; clk             ;
; seg_led3[*]  ; clk        ; 5.149 ; 5.135 ; Rise       ; clk             ;
;  seg_led3[0] ; clk        ; 5.149 ; 5.095 ; Rise       ; clk             ;
;  seg_led3[1] ; clk        ; 4.983 ; 5.016 ; Rise       ; clk             ;
;  seg_led3[2] ; clk        ; 5.006 ; 5.069 ; Rise       ; clk             ;
;  seg_led3[3] ; clk        ; 5.014 ; 5.051 ; Rise       ; clk             ;
;  seg_led3[4] ; clk        ; 4.987 ; 5.047 ; Rise       ; clk             ;
;  seg_led3[5] ; clk        ; 4.908 ; 5.135 ; Rise       ; clk             ;
;  seg_led3[6] ; clk        ; 4.999 ; 5.049 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; seg_led0[*]  ; clk        ; 3.859 ; 3.947 ; Rise       ; clk             ;
;  seg_led0[0] ; clk        ; 4.345 ; 4.199 ; Rise       ; clk             ;
;  seg_led0[1] ; clk        ; 4.375 ; 4.539 ; Rise       ; clk             ;
;  seg_led0[2] ; clk        ; 4.039 ; 4.191 ; Rise       ; clk             ;
;  seg_led0[3] ; clk        ; 3.978 ; 4.080 ; Rise       ; clk             ;
;  seg_led0[4] ; clk        ; 4.203 ; 4.361 ; Rise       ; clk             ;
;  seg_led0[5] ; clk        ; 3.859 ; 3.947 ; Rise       ; clk             ;
;  seg_led0[6] ; clk        ; 4.082 ; 4.207 ; Rise       ; clk             ;
; seg_led1[*]  ; clk        ; 3.993 ; 4.097 ; Rise       ; clk             ;
;  seg_led1[0] ; clk        ; 4.238 ; 4.108 ; Rise       ; clk             ;
;  seg_led1[1] ; clk        ; 4.459 ; 4.668 ; Rise       ; clk             ;
;  seg_led1[2] ; clk        ; 3.993 ; 4.145 ; Rise       ; clk             ;
;  seg_led1[3] ; clk        ; 4.004 ; 4.097 ; Rise       ; clk             ;
;  seg_led1[4] ; clk        ; 4.265 ; 4.391 ; Rise       ; clk             ;
;  seg_led1[5] ; clk        ; 4.207 ; 4.360 ; Rise       ; clk             ;
;  seg_led1[6] ; clk        ; 4.092 ; 4.184 ; Rise       ; clk             ;
; seg_led2[*]  ; clk        ; 4.207 ; 4.276 ; Rise       ; clk             ;
;  seg_led2[0] ; clk        ; 4.619 ; 4.520 ; Rise       ; clk             ;
;  seg_led2[1] ; clk        ; 4.546 ; 4.637 ; Rise       ; clk             ;
;  seg_led2[2] ; clk        ; 4.207 ; 4.276 ; Rise       ; clk             ;
;  seg_led2[3] ; clk        ; 4.292 ; 4.384 ; Rise       ; clk             ;
;  seg_led2[4] ; clk        ; 4.313 ; 4.408 ; Rise       ; clk             ;
;  seg_led2[5] ; clk        ; 4.540 ; 4.620 ; Rise       ; clk             ;
;  seg_led2[6] ; clk        ; 4.308 ; 4.413 ; Rise       ; clk             ;
; seg_led3[*]  ; clk        ; 4.398 ; 4.436 ; Rise       ; clk             ;
;  seg_led3[0] ; clk        ; 4.554 ; 4.484 ; Rise       ; clk             ;
;  seg_led3[1] ; clk        ; 4.398 ; 4.521 ; Rise       ; clk             ;
;  seg_led3[2] ; clk        ; 4.419 ; 4.545 ; Rise       ; clk             ;
;  seg_led3[3] ; clk        ; 4.406 ; 4.451 ; Rise       ; clk             ;
;  seg_led3[4] ; clk        ; 4.470 ; 4.436 ; Rise       ; clk             ;
;  seg_led3[5] ; clk        ; 4.462 ; 4.518 ; Rise       ; clk             ;
;  seg_led3[6] ; clk        ; 4.419 ; 4.459 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                               ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                    ; -8.449   ; 0.028 ; N/A      ; N/A     ; -3.000              ;
;  CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -8.449   ; 0.186 ; N/A      ; N/A     ; -1.941              ;
;  clk                                                ; -8.212   ; 0.028 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                                     ; -1668.89 ; 0.0   ; 0.0      ; 0.0     ; -433.8              ;
;  CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -715.090 ; 0.000 ; N/A      ; N/A     ; -133.528            ;
;  clk                                                ; -953.800 ; 0.000 ; N/A      ; N/A     ; -300.272            ;
+-----------------------------------------------------+----------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                   ;
+------------------------+----------------------------------------------------+-------+-------+------------+----------------------------------------------------+
; Data Port              ; Clock Port                                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+------------------------+----------------------------------------------------+-------+-------+------------+----------------------------------------------------+
; dip_switches[*]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 4.491 ; 5.072 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[0]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.157 ; 3.654 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[1]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.778 ; 4.255 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[2]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.509 ; 4.035 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[3]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.841 ; 4.391 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[4]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.932 ; 4.533 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[5]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.615 ; 4.199 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[6]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.919 ; 4.490 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[7]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 4.491 ; 5.072 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
; expansion_switches[*]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 4.331 ; 4.875 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[0] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.867 ; 4.396 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[1] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.748 ; 4.313 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[2] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.492 ; 4.021 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[3] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 4.068 ; 4.645 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[4] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.872 ; 4.456 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[5] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.770 ; 4.381 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[6] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 3.920 ; 4.533 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[7] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 4.331 ; 4.875 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
; dip_switches[*]        ; clk                                                ; 3.932 ; 4.467 ; Rise       ; clk                                                ;
;  dip_switches[0]       ; clk                                                ; 3.508 ; 3.990 ; Rise       ; clk                                                ;
;  dip_switches[1]       ; clk                                                ; 3.932 ; 4.467 ; Rise       ; clk                                                ;
;  dip_switches[2]       ; clk                                                ; 3.512 ; 4.004 ; Rise       ; clk                                                ;
;  dip_switches[3]       ; clk                                                ; 3.530 ; 4.112 ; Rise       ; clk                                                ;
;  dip_switches[4]       ; clk                                                ; 3.841 ; 4.463 ; Rise       ; clk                                                ;
;  dip_switches[5]       ; clk                                                ; 3.602 ; 4.158 ; Rise       ; clk                                                ;
;  dip_switches[6]       ; clk                                                ; 3.743 ; 4.303 ; Rise       ; clk                                                ;
;  dip_switches[7]       ; clk                                                ; 3.863 ; 4.452 ; Rise       ; clk                                                ;
; expansion_switches[*]  ; clk                                                ; 4.218 ; 4.732 ; Rise       ; clk                                                ;
;  expansion_switches[0] ; clk                                                ; 4.218 ; 4.732 ; Rise       ; clk                                                ;
;  expansion_switches[1] ; clk                                                ; 3.902 ; 4.525 ; Rise       ; clk                                                ;
;  expansion_switches[2] ; clk                                                ; 3.495 ; 3.990 ; Rise       ; clk                                                ;
;  expansion_switches[3] ; clk                                                ; 3.757 ; 4.366 ; Rise       ; clk                                                ;
;  expansion_switches[4] ; clk                                                ; 3.781 ; 4.386 ; Rise       ; clk                                                ;
;  expansion_switches[5] ; clk                                                ; 3.757 ; 4.340 ; Rise       ; clk                                                ;
;  expansion_switches[6] ; clk                                                ; 3.744 ; 4.346 ; Rise       ; clk                                                ;
;  expansion_switches[7] ; clk                                                ; 3.703 ; 4.255 ; Rise       ; clk                                                ;
+------------------------+----------------------------------------------------+-------+-------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                      ;
+------------------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port              ; Clock Port                                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+------------------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+
; dip_switches[*]        ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -0.987 ; -1.639 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[0]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.124 ; -1.827 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[1]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.184 ; -1.864 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[2]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -0.987 ; -1.639 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[3]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.155 ; -1.878 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[4]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.378 ; -2.114 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[5]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.170 ; -1.923 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[6]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.367 ; -2.133 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  dip_switches[7]       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.295 ; -1.981 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
; expansion_switches[*]  ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -0.992 ; -1.671 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[0] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.486 ; -2.237 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[1] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.149 ; -1.880 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[2] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -0.992 ; -1.671 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[3] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.277 ; -2.046 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[4] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.342 ; -2.092 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[5] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.297 ; -2.052 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[6] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.381 ; -2.146 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
;  expansion_switches[7] ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; -1.219 ; -1.907 ; Rise       ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ;
; dip_switches[*]        ; clk                                                ; -0.927 ; -1.562 ; Rise       ; clk                                                ;
;  dip_switches[0]       ; clk                                                ; -0.927 ; -1.562 ; Rise       ; clk                                                ;
;  dip_switches[1]       ; clk                                                ; -1.344 ; -1.985 ; Rise       ; clk                                                ;
;  dip_switches[2]       ; clk                                                ; -1.124 ; -1.764 ; Rise       ; clk                                                ;
;  dip_switches[3]       ; clk                                                ; -1.226 ; -1.899 ; Rise       ; clk                                                ;
;  dip_switches[4]       ; clk                                                ; -1.388 ; -2.085 ; Rise       ; clk                                                ;
;  dip_switches[5]       ; clk                                                ; -1.193 ; -1.877 ; Rise       ; clk                                                ;
;  dip_switches[6]       ; clk                                                ; -1.386 ; -2.097 ; Rise       ; clk                                                ;
;  dip_switches[7]       ; clk                                                ; -1.434 ; -2.106 ; Rise       ; clk                                                ;
; expansion_switches[*]  ; clk                                                ; -1.129 ; -1.796 ; Rise       ; clk                                                ;
;  expansion_switches[0] ; clk                                                ; -1.289 ; -1.972 ; Rise       ; clk                                                ;
;  expansion_switches[1] ; clk                                                ; -1.309 ; -2.001 ; Rise       ; clk                                                ;
;  expansion_switches[2] ; clk                                                ; -1.129 ; -1.796 ; Rise       ; clk                                                ;
;  expansion_switches[3] ; clk                                                ; -1.348 ; -2.067 ; Rise       ; clk                                                ;
;  expansion_switches[4] ; clk                                                ; -1.352 ; -2.063 ; Rise       ; clk                                                ;
;  expansion_switches[5] ; clk                                                ; -1.320 ; -2.006 ; Rise       ; clk                                                ;
;  expansion_switches[6] ; clk                                                ; -1.400 ; -2.110 ; Rise       ; clk                                                ;
;  expansion_switches[7] ; clk                                                ; -1.358 ; -2.032 ; Rise       ; clk                                                ;
+------------------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; seg_led0[*]  ; clk        ; 8.993 ; 8.879 ; Rise       ; clk             ;
;  seg_led0[0] ; clk        ; 8.667 ; 8.613 ; Rise       ; clk             ;
;  seg_led0[1] ; clk        ; 8.993 ; 8.879 ; Rise       ; clk             ;
;  seg_led0[2] ; clk        ; 8.294 ; 8.344 ; Rise       ; clk             ;
;  seg_led0[3] ; clk        ; 8.289 ; 8.286 ; Rise       ; clk             ;
;  seg_led0[4] ; clk        ; 8.652 ; 8.724 ; Rise       ; clk             ;
;  seg_led0[5] ; clk        ; 7.092 ; 7.095 ; Rise       ; clk             ;
;  seg_led0[6] ; clk        ; 8.474 ; 8.437 ; Rise       ; clk             ;
; seg_led1[*]  ; clk        ; 8.594 ; 8.642 ; Rise       ; clk             ;
;  seg_led1[0] ; clk        ; 7.974 ; 7.862 ; Rise       ; clk             ;
;  seg_led1[1] ; clk        ; 8.594 ; 8.642 ; Rise       ; clk             ;
;  seg_led1[2] ; clk        ; 7.784 ; 7.696 ; Rise       ; clk             ;
;  seg_led1[3] ; clk        ; 7.777 ; 7.786 ; Rise       ; clk             ;
;  seg_led1[4] ; clk        ; 7.994 ; 7.977 ; Rise       ; clk             ;
;  seg_led1[5] ; clk        ; 8.129 ; 8.213 ; Rise       ; clk             ;
;  seg_led1[6] ; clk        ; 7.988 ; 7.846 ; Rise       ; clk             ;
; seg_led2[*]  ; clk        ; 8.151 ; 8.221 ; Rise       ; clk             ;
;  seg_led2[0] ; clk        ; 8.134 ; 8.221 ; Rise       ; clk             ;
;  seg_led2[1] ; clk        ; 8.144 ; 8.142 ; Rise       ; clk             ;
;  seg_led2[2] ; clk        ; 7.621 ; 7.519 ; Rise       ; clk             ;
;  seg_led2[3] ; clk        ; 7.808 ; 7.746 ; Rise       ; clk             ;
;  seg_led2[4] ; clk        ; 7.800 ; 7.748 ; Rise       ; clk             ;
;  seg_led2[5] ; clk        ; 8.151 ; 8.120 ; Rise       ; clk             ;
;  seg_led2[6] ; clk        ; 7.847 ; 7.790 ; Rise       ; clk             ;
; seg_led3[*]  ; clk        ; 8.445 ; 8.561 ; Rise       ; clk             ;
;  seg_led3[0] ; clk        ; 8.445 ; 8.561 ; Rise       ; clk             ;
;  seg_led3[1] ; clk        ; 8.323 ; 8.227 ; Rise       ; clk             ;
;  seg_led3[2] ; clk        ; 8.363 ; 8.324 ; Rise       ; clk             ;
;  seg_led3[3] ; clk        ; 8.373 ; 8.277 ; Rise       ; clk             ;
;  seg_led3[4] ; clk        ; 8.309 ; 8.268 ; Rise       ; clk             ;
;  seg_led3[5] ; clk        ; 8.301 ; 8.445 ; Rise       ; clk             ;
;  seg_led3[6] ; clk        ; 8.341 ; 8.291 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; seg_led0[*]  ; clk        ; 3.859 ; 3.947 ; Rise       ; clk             ;
;  seg_led0[0] ; clk        ; 4.345 ; 4.199 ; Rise       ; clk             ;
;  seg_led0[1] ; clk        ; 4.375 ; 4.539 ; Rise       ; clk             ;
;  seg_led0[2] ; clk        ; 4.039 ; 4.191 ; Rise       ; clk             ;
;  seg_led0[3] ; clk        ; 3.978 ; 4.080 ; Rise       ; clk             ;
;  seg_led0[4] ; clk        ; 4.203 ; 4.361 ; Rise       ; clk             ;
;  seg_led0[5] ; clk        ; 3.859 ; 3.947 ; Rise       ; clk             ;
;  seg_led0[6] ; clk        ; 4.082 ; 4.207 ; Rise       ; clk             ;
; seg_led1[*]  ; clk        ; 3.993 ; 4.097 ; Rise       ; clk             ;
;  seg_led1[0] ; clk        ; 4.238 ; 4.108 ; Rise       ; clk             ;
;  seg_led1[1] ; clk        ; 4.459 ; 4.668 ; Rise       ; clk             ;
;  seg_led1[2] ; clk        ; 3.993 ; 4.145 ; Rise       ; clk             ;
;  seg_led1[3] ; clk        ; 4.004 ; 4.097 ; Rise       ; clk             ;
;  seg_led1[4] ; clk        ; 4.265 ; 4.391 ; Rise       ; clk             ;
;  seg_led1[5] ; clk        ; 4.207 ; 4.360 ; Rise       ; clk             ;
;  seg_led1[6] ; clk        ; 4.092 ; 4.184 ; Rise       ; clk             ;
; seg_led2[*]  ; clk        ; 4.207 ; 4.276 ; Rise       ; clk             ;
;  seg_led2[0] ; clk        ; 4.619 ; 4.520 ; Rise       ; clk             ;
;  seg_led2[1] ; clk        ; 4.546 ; 4.637 ; Rise       ; clk             ;
;  seg_led2[2] ; clk        ; 4.207 ; 4.276 ; Rise       ; clk             ;
;  seg_led2[3] ; clk        ; 4.292 ; 4.384 ; Rise       ; clk             ;
;  seg_led2[4] ; clk        ; 4.313 ; 4.408 ; Rise       ; clk             ;
;  seg_led2[5] ; clk        ; 4.540 ; 4.620 ; Rise       ; clk             ;
;  seg_led2[6] ; clk        ; 4.308 ; 4.413 ; Rise       ; clk             ;
; seg_led3[*]  ; clk        ; 4.398 ; 4.436 ; Rise       ; clk             ;
;  seg_led3[0] ; clk        ; 4.554 ; 4.484 ; Rise       ; clk             ;
;  seg_led3[1] ; clk        ; 4.398 ; 4.521 ; Rise       ; clk             ;
;  seg_led3[2] ; clk        ; 4.419 ; 4.545 ; Rise       ; clk             ;
;  seg_led3[3] ; clk        ; 4.406 ; 4.451 ; Rise       ; clk             ;
;  seg_led3[4] ; clk        ; 4.470 ; 4.436 ; Rise       ; clk             ;
;  seg_led3[5] ; clk        ; 4.462 ; 4.518 ; Rise       ; clk             ;
;  seg_led3[6] ; clk        ; 4.419 ; 4.459 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; seg_led1[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led1[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led1[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led1[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led1[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led1[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led1[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led0[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led0[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led0[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led0[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led0[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led0[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led0[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led3[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led3[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led3[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led3[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led3[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led3[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led3[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led2[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led2[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led2[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led2[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led2[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led2[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led2[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; dip_switches[8]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dip_switches[9]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dip_switches[0]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; expansion_switches[0]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; push_button             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; expansion_switches[1]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dip_switches[1]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; expansion_switches[2]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dip_switches[2]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; expansion_switches[3]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dip_switches[3]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; expansion_switches[4]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dip_switches[4]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; expansion_switches[5]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dip_switches[5]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; expansion_switches[6]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dip_switches[6]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; expansion_switches[7]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dip_switches[7]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; seg_led1[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg_led1[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg_led1[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg_led1[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg_led1[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg_led1[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg_led1[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg_led0[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg_led0[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg_led0[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg_led0[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg_led0[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg_led0[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg_led0[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg_led3[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg_led3[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg_led3[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg_led3[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg_led3[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg_led3[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg_led3[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg_led2[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg_led2[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg_led2[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg_led2[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg_led2[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg_led2[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg_led2[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; seg_led1[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg_led1[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg_led1[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg_led1[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg_led1[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg_led1[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg_led1[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg_led0[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg_led0[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg_led0[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg_led0[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg_led0[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg_led0[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg_led0[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg_led3[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg_led3[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg_led3[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg_led3[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg_led3[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg_led3[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg_led3[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg_led2[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg_led2[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg_led2[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg_led2[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg_led2[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg_led2[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg_led2[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clk                                                ; clk                                                ; 336      ; 0        ; 0        ; 0        ;
; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk                                                ; 204998   ; 1        ; 0        ; 0        ;
; clk                                                ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 511      ; 0        ; 0        ; 0        ;
; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 235182   ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clk                                                ; clk                                                ; 336      ; 0        ; 0        ; 0        ;
; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; clk                                                ; 204998   ; 1        ; 0        ; 0        ;
; clk                                                ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 511      ; 0        ; 0        ; 0        ;
; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk ; 235182   ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 385   ; 385  ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 112   ; 112  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Apr 21 20:41:21 2014
Info: Command: quartus_sta small8 -c small8
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'small8.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.449
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.449            -715.090 CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk 
    Info (332119):    -8.212            -953.800 clk 
Info (332146): Worst-case hold slack is 0.105
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.105               0.000 clk 
    Info (332119):     0.357               0.000 CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -300.272 clk 
    Info (332119):    -1.941            -133.528 CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.609
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.609            -637.573 CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk 
    Info (332119):    -7.363            -847.525 clk 
Info (332146): Worst-case hold slack is 0.059
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.059               0.000 clk 
    Info (332119):     0.311               0.000 CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -300.272 clk 
    Info (332119):    -1.941            -133.528 CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.324
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.324            -357.094 CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk 
    Info (332119):    -4.240            -483.165 clk 
Info (332146): Worst-case hold slack is 0.028
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.028               0.000 clk 
    Info (332119):     0.186               0.000 CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -166.664 clk 
    Info (332119):    -1.000            -126.000 CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 520 megabytes
    Info: Processing ended: Mon Apr 21 20:41:26 2014
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


