
---------- Begin Simulation Statistics ----------
final_tick                               99348896152001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                7098239                       # Simulator instruction rate (inst/s)
host_mem_usage                                1497616                       # Number of bytes of host memory used
host_op_rate                                  7261748                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   712.22                       # Real time elapsed on the host
host_tick_rate                               92975395                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5055515835                       # Number of instructions simulated
sim_ops                                    5171971126                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.066219                       # Number of seconds simulated
sim_ticks                                 66219056501                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes       180224                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages           44                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs           44                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |           7    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total            7                      
system.ruby.DMA_Controller.I.allocI_store |        2816    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total         2816                      
system.ruby.DMA_Controller.I.deallocnet0from_in |        1784    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocnet0from_in::total         1784                      
system.ruby.DMA_Controller.I.deallocnet2from_in |          15    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocnet2from_in::total           15                      
system.ruby.DMA_Controller.M.allocTBE    |        1796    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total         1796                      
system.ruby.DMA_Controller.M.externalstoreMnet1from_in |        2816    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMnet1from_in::total         2816                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |       26388    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total        26388                      
system.ruby.DMA_Controller.S.SloadSEvent |          37    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total           37                      
system.ruby.DMA_Controller.S.allocTBE    |          18    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total           18                      
system.ruby.DMA_Controller.S.deallocTBE  |          12    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.deallocTBE::total           12                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |           7    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total            7                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |          34    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total           34                      
system.ruby.DMA_Controller.SloadSEvent   |          37    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total           37                      
system.ruby.DMA_Controller.Stallmandatory_in |       26422    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total        26422                      
system.ruby.DMA_Controller.allocI_load   |           7    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total            7                      
system.ruby.DMA_Controller.allocI_store  |        2816    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total         2816                      
system.ruby.DMA_Controller.allocTBE      |        1814    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total         1814                      
system.ruby.DMA_Controller.deallocTBE    |          12    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocTBE::total           12                      
system.ruby.DMA_Controller.deallocnet0from_in |        1784    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocnet0from_in::total         1784                      
system.ruby.DMA_Controller.deallocnet2from_in |          15    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocnet2from_in::total           15                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |           7    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total            7                      
system.ruby.DMA_Controller.externalstoreMnet1from_in |        2816    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMnet1from_in::total         2816                      
system.ruby.Directory_Controller.I.allocTBE |       20077     25.87%     25.87% |       19231     24.78%     50.64% |       18912     24.37%     75.01% |       19395     24.99%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total        77615                      
system.ruby.Directory_Controller.I.deallocTBE |       19182     25.90%     25.90% |       18348     24.77%     50.67% |       18026     24.34%     75.01% |       18512     24.99%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total        74068                      
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in |          24     37.50%     37.50% |          26     40.62%     78.12% |           2      3.12%     81.25% |          12     18.75%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in::total           64                      
system.ruby.Directory_Controller.M.allocTBE |        5244     27.61%     27.61% |        4269     22.48%     50.09% |        4851     25.55%     75.64% |        4626     24.36%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total        18990                      
system.ruby.Directory_Controller.M.deallocTBE |        5635     27.40%     27.40% |        4669     22.70%     50.10% |        5246     25.51%     75.61% |        5017     24.39%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total        20567                      
system.ruby.Directory_Controller.M_GetS.Progress |         343     33.20%     33.20% |         276     26.72%     59.92% |         219     21.20%     81.12% |         195     18.88%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total         1033                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |           0      0.00%      0.00% |          18    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total           18                      
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in |          18     25.71%     25.71% |          29     41.43%     67.14% |          15     21.43%     88.57% |           8     11.43%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in::total           70                      
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in::total            2                      
system.ruby.Directory_Controller.Progress |         343     33.20%     33.20% |         276     26.72%     59.92% |         219     21.20%     81.12% |         195     18.88%    100.00%
system.ruby.Directory_Controller.Progress::total         1033                      
system.ruby.Directory_Controller.S.allocTBE |       36876     25.20%     25.20% |       35229     24.07%     49.27% |       37876     25.88%     75.16% |       36356     24.84%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total       146337                      
system.ruby.Directory_Controller.S.deallocTBE |       37380     25.20%     25.20% |       35712     24.08%     49.28% |       38367     25.87%     75.15% |       36848     24.85%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total       148307                      
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in::total            2                      
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in |           7     87.50%     87.50% |           0      0.00%     87.50% |           1     12.50%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in::total            8                      
system.ruby.Directory_Controller.Stallreqto_in |          49     29.88%     29.88% |          77     46.95%     76.83% |          18     10.98%     87.80% |          20     12.20%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total          164                      
system.ruby.Directory_Controller.allocTBE |       62197     25.60%     25.60% |       58729     24.17%     49.78% |       61639     25.37%     75.15% |       60377     24.85%    100.00%
system.ruby.Directory_Controller.allocTBE::total       242942                      
system.ruby.Directory_Controller.deallocTBE |       62197     25.60%     25.60% |       58729     24.17%     49.78% |       61639     25.37%     75.15% |       60377     24.85%    100.00%
system.ruby.Directory_Controller.deallocTBE::total       242942                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples    207595670                      
system.ruby.IFETCH.hit_latency_hist_seqr |   207595670    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total    207595670                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples    207642551                      
system.ruby.IFETCH.latency_hist_seqr     |   207642551    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total    207642551                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        46881                      
system.ruby.IFETCH.miss_latency_hist_seqr |       46881    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        46881                      
system.ruby.L1Cache_Controller.I.allocI_load |       27868     26.12%     26.12% |       22119     20.73%     46.86% |       28419     26.64%     73.50% |       28276     26.50%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total       106682                      
system.ruby.L1Cache_Controller.I.allocI_store |        3103     22.66%     22.66% |        1660     12.12%     34.78% |        3806     27.79%     62.57% |        5127     37.43%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total        13696                      
system.ruby.L1Cache_Controller.I.deallocnet0from_in |        3961     24.49%     24.49% |        2108     13.03%     37.53% |        4471     27.64%     65.17% |        5633     34.83%    100.00%
system.ruby.L1Cache_Controller.I.deallocnet0from_in::total        16173                      
system.ruby.L1Cache_Controller.I.deallocnet2from_in |       26009     25.96%     25.96% |       20666     20.63%     46.59% |       26739     26.69%     73.29% |       26760     26.71%    100.00%
system.ruby.L1Cache_Controller.I.deallocnet2from_in::total       100174                      
system.ruby.L1Cache_Controller.I_store.Progress |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total            1                      
system.ruby.L1Cache_Controller.I_store.Stallnet0from_in |           6     35.29%     35.29% |           8     47.06%     82.35% |           0      0.00%     82.35% |           3     17.65%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallnet0from_in::total           17                      
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Progress |          32     41.03%     41.03% |          17     21.79%     62.82% |          14     17.95%     80.77% |          15     19.23%    100.00%
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Progress::total           78                      
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Stallnet0from_in |           2     50.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           1     25.00%    100.00%
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Stallnet0from_in::total            4                      
system.ruby.L1Cache_Controller.M.MloadMEvent |     2385411     25.09%     25.09% |     2374823     24.98%     50.07% |     2372831     24.96%     75.03% |     2374147     24.97%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total      9507212                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |     2104112     24.98%     24.98% |     2097817     24.90%     49.88% |     2129632     25.28%     75.16% |     2093007     24.84%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total      8424568                      
system.ruby.L1Cache_Controller.M.allocTBE |        4425     25.74%     25.74% |        2271     13.21%     38.94% |        4628     26.92%     65.86% |        5870     34.14%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total        17194                      
system.ruby.L1Cache_Controller.M.externalstoreMnet1from_in |        3777     23.72%     23.72% |        1946     12.22%     35.94% |        4519     28.38%     64.32% |        5681     35.68%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMnet1from_in::total        15923                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |         776     42.45%     42.45% |         453     24.78%     67.23% |         259     14.17%     81.40% |         340     18.60%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total         1828                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |           0      0.00%      0.00% |           2      2.33%      2.33% |          63     73.26%     75.58% |          21     24.42%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total           86                      
system.ruby.L1Cache_Controller.MloadMEvent |     2385411     25.09%     25.09% |     2374823     24.98%     50.07% |     2372831     24.96%     75.03% |     2374147     24.97%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total      9507212                      
system.ruby.L1Cache_Controller.MstoreMEvent |     2104112     24.98%     24.98% |     2097817     24.90%     49.88% |     2129632     25.28%     75.16% |     2093007     24.84%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total      8424568                      
system.ruby.L1Cache_Controller.Progress  |        2534     44.80%     44.80% |         953     16.85%     61.65% |        1098     19.41%     81.06% |        1071     18.94%    100.00%
system.ruby.L1Cache_Controller.Progress::total         5656                      
system.ruby.L1Cache_Controller.S.SloadSEvent |    59156534     24.98%     24.98% |    59251830     25.02%     50.00% |    59208171     25.00%     75.01% |    59178779     24.99%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total    236795314                      
system.ruby.L1Cache_Controller.S.allocTBE |       27459     26.34%     26.34% |       21405     20.54%     46.88% |       27711     26.59%     73.47% |       27654     26.53%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total       104229                      
system.ruby.L1Cache_Controller.S.deallocTBE |         464     45.45%     45.45% |         163     15.96%     61.41% |         157     15.38%     76.79% |         237     23.21%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total         1021                      
system.ruby.L1Cache_Controller.S.externalloadSnet0from_in |       27634     26.15%     26.15% |       21963     20.79%     46.94% |       27981     26.48%     73.43% |       28078     26.57%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSnet0from_in::total       105656                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |         234     22.81%     22.81% |         156     15.20%     38.01% |         438     42.69%     80.70% |         198     19.30%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total         1026                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |          33     25.98%     25.98% |          30     23.62%     49.61% |          37     29.13%     78.74% |          27     21.26%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total          127                      
system.ruby.L1Cache_Controller.S_store.Progress |        1450     35.76%     35.76% |         739     18.22%     53.98% |         972     23.97%     77.95% |         894     22.05%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total         4055                      
system.ruby.L1Cache_Controller.S_store.Stallnet0from_in |           1     20.00%     20.00% |           2     40.00%     60.00% |           0      0.00%     60.00% |           2     40.00%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallnet0from_in::total            5                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress |        1052     69.12%     69.12% |         197     12.94%     82.06% |         112      7.36%     89.42% |         161     10.58%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress::total         1522                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Stallnet0from_in |           1     10.00%     10.00% |           5     50.00%     60.00% |           1     10.00%     70.00% |           3     30.00%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Stallnet0from_in::total           10                      
system.ruby.L1Cache_Controller.SloadSEvent |    59156534     24.98%     24.98% |    59251830     25.02%     50.00% |    59208171     25.00%     75.01% |    59178779     24.99%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total    236795314                      
system.ruby.L1Cache_Controller.Stallmandatory_in |          33     15.49%     15.49% |          32     15.02%     30.52% |         100     46.95%     77.46% |          48     22.54%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total          213                      
system.ruby.L1Cache_Controller.Stallnet0from_in |          10     27.78%     27.78% |          15     41.67%     69.44% |           2      5.56%     75.00% |           9     25.00%    100.00%
system.ruby.L1Cache_Controller.Stallnet0from_in::total           36                      
system.ruby.L1Cache_Controller.allocI_load |       27868     26.12%     26.12% |       22119     20.73%     46.86% |       28419     26.64%     73.50% |       28276     26.50%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total       106682                      
system.ruby.L1Cache_Controller.allocI_store |        3103     22.66%     22.66% |        1660     12.12%     34.78% |        3806     27.79%     62.57% |        5127     37.43%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total        13696                      
system.ruby.L1Cache_Controller.allocTBE  |       31884     26.26%     26.26% |       23676     19.50%     45.76% |       32339     26.63%     72.39% |       33524     27.61%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total       121423                      
system.ruby.L1Cache_Controller.deallocTBE |         464     45.45%     45.45% |         163     15.96%     61.41% |         157     15.38%     76.79% |         237     23.21%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total         1021                      
system.ruby.L1Cache_Controller.deallocnet0from_in |        3961     24.49%     24.49% |        2108     13.03%     37.53% |        4471     27.64%     65.17% |        5633     34.83%    100.00%
system.ruby.L1Cache_Controller.deallocnet0from_in::total        16173                      
system.ruby.L1Cache_Controller.deallocnet2from_in |       26009     25.96%     25.96% |       20666     20.63%     46.59% |       26739     26.69%     73.29% |       26760     26.71%    100.00%
system.ruby.L1Cache_Controller.deallocnet2from_in::total       100174                      
system.ruby.L1Cache_Controller.externalloadSnet0from_in |       27634     26.15%     26.15% |       21963     20.79%     46.94% |       27981     26.48%     73.43% |       28078     26.57%    100.00%
system.ruby.L1Cache_Controller.externalloadSnet0from_in::total       105656                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |         234     22.81%     22.81% |         156     15.20%     38.01% |         438     42.69%     80.70% |         198     19.30%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total         1026                      
system.ruby.L1Cache_Controller.externalstoreMnet1from_in |        3777     23.72%     23.72% |        1946     12.22%     35.94% |        4519     28.38%     64.32% |        5681     35.68%    100.00%
system.ruby.L1Cache_Controller.externalstoreMnet1from_in::total        15923                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |         776     42.45%     42.45% |         453     24.78%     67.23% |         259     14.17%     81.40% |         340     18.60%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total         1828                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     38706856                      
system.ruby.LD.hit_latency_hist_seqr     |    38706856    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     38706856                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples     38766657                      
system.ruby.LD.latency_hist_seqr         |    38766657    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      38766657                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples        59801                      
system.ruby.LD.miss_latency_hist_seqr    |       59801    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total        59801                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples         3504                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |        3504    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total         3504                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples         4850                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |        4850    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total         4850                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples         1346                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |        1346    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total         1346                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples         4850                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |        4850    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total         4850                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples         4850                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |        4850    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total         4850                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples        12929                      
system.ruby.RMW_Read.hit_latency_hist_seqr |       12929    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total        12929                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples        14768                      
system.ruby.RMW_Read.latency_hist_seqr   |       14768    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total        14768                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1839                      
system.ruby.RMW_Read.miss_latency_hist_seqr |        1839    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1839                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples      8403285                      
system.ruby.ST.hit_latency_hist_seqr     |     8403285    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      8403285                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples      8417851                      
system.ruby.ST.latency_hist_seqr         |     8417851    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       8417851                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples        14566                      
system.ruby.ST.miss_latency_hist_seqr    |       14566    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total        14566                      
system.ruby.dir_cntrl0.net0From.avg_buf_msgs     0.001448                       # Average number of messages in buffer
system.ruby.dir_cntrl0.net0From.avg_stall_time  2999.972466                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.net1From.avg_buf_msgs     0.000335                       # Average number of messages in buffer
system.ruby.dir_cntrl0.net1From.avg_stall_time  3010.977342                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.net2From.avg_buf_msgs     0.001143                       # Average number of messages in buffer
system.ruby.dir_cntrl0.net2From.avg_stall_time  2999.499049                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.000473                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  5186.869104                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.000279                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.995975                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time 13558.190281                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000279                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.995341                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.net0From.avg_buf_msgs     0.001366                       # Average number of messages in buffer
system.ruby.dir_cntrl1.net0From.avg_stall_time  2999.991630                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.net1From.avg_buf_msgs     0.000304                       # Average number of messages in buffer
system.ruby.dir_cntrl1.net1From.avg_stall_time  3012.833998                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.net2From.avg_buf_msgs     0.001098                       # Average number of messages in buffer
system.ruby.dir_cntrl1.net2From.avg_stall_time  2999.589567                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.000449                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  4864.161523                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.000262                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999169                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time 14444.792943                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000262                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.998535                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.net0From.avg_buf_msgs     0.001433                       # Average number of messages in buffer
system.ruby.dir_cntrl2.net0From.avg_stall_time  2999.981350                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.net1From.avg_buf_msgs     0.000501                       # Average number of messages in buffer
system.ruby.dir_cntrl2.net1From.avg_stall_time  3028.045835                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.net2From.avg_buf_msgs     0.001142                       # Average number of messages in buffer
system.ruby.dir_cntrl2.net2From.avg_stall_time  2999.569044                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.000467                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  4761.215818                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.000275                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.997410                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time 14447.172828                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000275                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.996776                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.net0From.avg_buf_msgs     0.001400                       # Average number of messages in buffer
system.ruby.dir_cntrl3.net0From.avg_stall_time  2999.996244                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.net1From.avg_buf_msgs     0.000512                       # Average number of messages in buffer
system.ruby.dir_cntrl3.net1From.avg_stall_time  3026.704265                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.net2From.avg_buf_msgs     0.001127                       # Average number of messages in buffer
system.ruby.dir_cntrl3.net2From.avg_stall_time  2999.197233                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.000457                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  4682.906026                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.000268                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999966                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time 15407.399824                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000268                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999328                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles         4831                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.002459                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 162708.945177                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.net0From.avg_buf_msgs     0.000014                       # Average number of messages in buffer
system.ruby.dma_cntrl0.net0From.avg_stall_time  7395.518366                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.net1From.avg_buf_msgs     0.000021                       # Average number of messages in buffer
system.ruby.dma_cntrl0.net1From.avg_stall_time 96333.573618                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.net2From.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.net2From.avg_stall_time  7406.544172                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.003918                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time 13864.613350                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 13873.026151                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   987.447492                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples    254727094                      
system.ruby.hit_latency_hist_seqr        |   254727094    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total    254727094                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.486156                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   745.327710                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.net0From.avg_buf_msgs     1.956611                       # Average number of messages in buffer
system.ruby.l1_cntrl0.net0From.avg_stall_time 15172.063434                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.net1From.avg_buf_msgs     0.000032                       # Average number of messages in buffer
system.ruby.l1_cntrl0.net1From.avg_stall_time 16466.700190                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.net2From.avg_buf_msgs     0.000196                       # Average number of messages in buffer
system.ruby.l1_cntrl0.net2From.avg_stall_time  6503.373723                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.000468                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   499.999989                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.000012                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 14781.291489                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000014                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   609.331235                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.485246                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   679.769339                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.net0From.avg_buf_msgs     0.000184                       # Average number of messages in buffer
system.ruby.l1_cntrl1.net0From.avg_stall_time 14696.402292                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.net1From.avg_buf_msgs     0.000016                       # Average number of messages in buffer
system.ruby.l1_cntrl1.net1From.avg_stall_time 16565.099587                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.net2From.avg_buf_msgs     0.000156                       # Average number of messages in buffer
system.ruby.l1_cntrl1.net2From.avg_stall_time  6618.362420                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.000352                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   499.208849                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 14029.517406                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000009                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   502.799923                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.486933                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   784.914064                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.net0From.avg_buf_msgs     0.000246                       # Average number of messages in buffer
system.ruby.l1_cntrl2.net0From.avg_stall_time 15762.022855                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.net1From.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.l1_cntrl2.net1From.avg_stall_time 16095.376091                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.net2From.avg_buf_msgs     0.000202                       # Average number of messages in buffer
system.ruby.l1_cntrl2.net2From.avg_stall_time  6405.804608                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.000482                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   499.999989                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 14599.462373                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000008                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   501.299313                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.486782                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   771.015104                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.net0From.avg_buf_msgs     0.000257                       # Average number of messages in buffer
system.ruby.l1_cntrl3.net0From.avg_stall_time 16070.360811                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.net1From.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.l1_cntrl3.net1From.avg_stall_time 16579.482513                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.net2From.avg_buf_msgs     0.000202                       # Average number of messages in buffer
system.ruby.l1_cntrl3.net2From.avg_stall_time  6571.937034                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.000498                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   499.999989                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 14917.036409                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   507.630024                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples      254851527                      
system.ruby.latency_hist_seqr            |   254851527    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total        254851527                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples       124433                      
system.ruby.miss_latency_hist_seqr       |      124433    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       124433                      
system.ruby.network.average_flit_latency    18.641211                      
system.ruby.network.average_flit_network_latency    12.384518                      
system.ruby.network.average_flit_queueing_latency     6.256692                      
system.ruby.network.average_flit_vnet_latency |   14.663861                       |   21.061037                       |    5.025911                       |   15.650939                       |    7.762387                      
system.ruby.network.average_flit_vqueue_latency |    6.000009                       |   11.099361                       |           6                       |    1.228186                       |    5.623481                      
system.ruby.network.average_hops             1.010959                      
system.ruby.network.average_packet_latency    15.976665                      
system.ruby.network.average_packet_network_latency    11.239899                      
system.ruby.network.average_packet_queueing_latency     4.736766                      
system.ruby.network.average_packet_vnet_latency |   21.970886                       |   31.089922                       |    5.025911                       |   25.668655                       |    6.417849                      
system.ruby.network.average_packet_vqueue_latency |    6.000040                       |   11.099361                       |           6                       |    1.228186                       |    3.116941                      
system.ruby.network.avg_link_utilization     0.024553                      
system.ruby.network.avg_vc_load          |    0.009298     37.87%     37.87% |    0.001045      4.26%     42.12% |    0.001034      4.21%     46.33% |    0.001035      4.21%     50.55% |    0.001538      6.27%     56.81% |    0.000241      0.98%     57.79% |    0.000233      0.95%     58.74% |    0.000229      0.93%     59.68% |    0.001702      6.93%     66.61% |    0.000191      0.78%     67.38% |    0.000189      0.77%     68.16% |    0.000189      0.77%     68.93% |    0.000382      1.55%     70.48% |    0.000084      0.34%     70.82% |    0.000053      0.21%     71.04% |    0.000043      0.17%     71.21% |    0.005262     21.43%     92.64% |    0.000626      2.55%     95.19% |    0.000593      2.42%     97.61% |    0.000588      2.39%    100.00%
system.ruby.network.avg_vc_load::total       0.024553                      
system.ruby.network.ext_in_link_utilization      1079951                      
system.ruby.network.ext_out_link_utilization      1079951                      
system.ruby.network.flit_network_latency |     8025091                       |     2075144                       |      503546                       |      354259                       |     2416633                      
system.ruby.network.flit_queueing_latency |     3283625                       |     1093620                       |      601140                       |       27800                       |     1750736                      
system.ruby.network.flits_injected       |      547270     50.68%     50.68% |       98530      9.12%     59.80% |      100190      9.28%     69.08% |       22635      2.10%     71.17% |      311326     28.83%    100.00%
system.ruby.network.flits_injected::total      1079951                      
system.ruby.network.flits_received       |      547270     50.68%     50.68% |       98530      9.12%     59.80% |      100190      9.28%     69.08% |       22635      2.10%     71.17% |      311326     28.83%    100.00%
system.ruby.network.flits_received::total      1079951                      
system.ruby.network.int_link_utilization      1091786                      
system.ruby.network.packet_network_latency |     2738583                       |      612658                       |      503546                       |      116202                       |     1559165                      
system.ruby.network.packet_queueing_latency |      747881                       |      218724                       |      601140                       |        5560                       |      757236                      
system.ruby.network.packets_injected     |      124646     25.33%     25.33% |       19706      4.01%     29.34% |      100190     20.36%     49.70% |        4527      0.92%     50.62% |      242942     49.38%    100.00%
system.ruby.network.packets_injected::total       492011                      
system.ruby.network.packets_received     |      124646     25.33%     25.33% |       19706      4.01%     29.34% |      100190     20.36%     49.70% |        4527      0.92%     50.62% |      242942     49.38%    100.00%
system.ruby.network.packets_received::total       492011                      
system.ruby.network.routers0.buffer_reads       570307                      
system.ruby.network.routers0.buffer_writes       570307                      
system.ruby.network.routers0.crossbar_activity       570307                      
system.ruby.network.routers0.sw_input_arbiter_activity       577108                      
system.ruby.network.routers0.sw_output_arbiter_activity       570307                      
system.ruby.network.routers1.buffer_reads       492251                      
system.ruby.network.routers1.buffer_writes       492251                      
system.ruby.network.routers1.crossbar_activity       492251                      
system.ruby.network.routers1.sw_input_arbiter_activity       492553                      
system.ruby.network.routers1.sw_output_arbiter_activity       492251                      
system.ruby.network.routers2.buffer_reads       561364                      
system.ruby.network.routers2.buffer_writes       561364                      
system.ruby.network.routers2.crossbar_activity       561364                      
system.ruby.network.routers2.sw_input_arbiter_activity       563190                      
system.ruby.network.routers2.sw_output_arbiter_activity       561364                      
system.ruby.network.routers3.buffer_reads       547815                      
system.ruby.network.routers3.buffer_writes       547815                      
system.ruby.network.routers3.crossbar_activity       547815                      
system.ruby.network.routers3.sw_input_arbiter_activity       548046                      
system.ruby.network.routers3.sw_output_arbiter_activity       547815                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples    254851527                      
system.ruby.outstanding_req_hist_seqr::mean     1.000000                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000000                      
system.ruby.outstanding_req_hist_seqr::stdev     0.000226                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |   254851514    100.00%    100.00% |          13      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total    254851527                      
system.switch_cpus0.Branches                  2572338                       # Number of branches fetched
system.switch_cpus0.committedInsts           34211396                       # Number of instructions committed
system.switch_cpus0.committedOps             63301380                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses            9689021                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                 2741                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses            2103625                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                  481                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.010204                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses           51875583                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                  399                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.989796                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles               132349720                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      130999258.934518                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads      9096233                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes      7212879                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts      1252138                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses      41269733                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts             41269733                       # number of float instructions
system.switch_cpus0.num_fp_register_reads     63740489                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     38574841                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls             844609                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      1350461.065482                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses     32107436                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts            32107436                       # number of integer instructions
system.switch_cpus0.num_int_register_reads     63015359                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     19741126                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts            9686280                       # Number of load instructions
system.switch_cpus0.num_mem_refs             11789432                       # number of memory refs
system.switch_cpus0.num_store_insts           2103152                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass        13506      0.02%      0.02% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         22809781     36.03%     36.05% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            1696      0.00%     36.06% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv             3964      0.01%     36.06% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd        5728809      9.05%     45.11% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     45.11% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt             96      0.00%     45.11% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     45.11% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     45.11% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     45.11% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     45.11% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     45.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     45.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     45.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu         7264000     11.48%     56.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     56.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     56.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc        1192300      1.88%     58.47% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     58.47% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     58.47% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     58.47% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     58.47% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     58.47% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     58.47% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd      4062300      6.42%     64.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt      3996100      6.31%     71.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv       409600      0.65%     71.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     71.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult      5927400      9.36%     81.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     81.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt       102400      0.16%     81.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     81.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     81.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     81.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     81.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     81.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     81.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     81.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     81.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     81.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     81.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     81.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     81.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     81.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     81.38% # Class of executed instruction
system.switch_cpus0.op_class::MemRead         2041545      3.23%     84.60% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         844359      1.33%     85.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead      7644735     12.08%     98.01% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite      1258793      1.99%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total          63301384                       # Class of executed instruction
system.switch_cpus1.Branches                  2607482                       # Number of branches fetched
system.switch_cpus1.committedInsts           34302425                       # Number of instructions committed
system.switch_cpus1.committedOps             63426101                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses            9681896                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                 2450                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses            2095813                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                  453                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.015737                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses           51961989                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                  377                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.984263                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles               131553910                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      129483674.505875                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads      9279118                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes      7282196                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts      1283745                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses      41277165                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts             41277165                       # number of float instructions
system.switch_cpus1.num_fp_register_reads     63754215                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes     38582091                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls             846538                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      2070235.494125                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses     32234540                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts            32234540                       # number of integer instructions
system.switch_cpus1.num_int_register_reads     63135659                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes     19829303                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts            9679719                       # Number of load instructions
system.switch_cpus1.num_mem_refs             11775200                       # number of memory refs
system.switch_cpus1.num_store_insts           2095481                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         3663      0.01%      0.01% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu         22955379     36.19%     36.20% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            1589      0.00%     36.20% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv             3811      0.01%     36.21% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd        5728640      9.03%     45.24% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     45.24% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt             96      0.00%     45.24% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     45.24% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     45.24% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     45.24% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     45.24% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     45.24% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd              72      0.00%     45.24% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     45.24% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu         7264899     11.45%     56.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     56.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt             144      0.00%     56.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc        1192572      1.88%     58.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     58.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     58.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift            38      0.00%     58.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     58.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     58.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     58.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd      4062700      6.41%     64.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt      3996700      6.30%     71.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv       409600      0.65%     71.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     71.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult      5928600      9.35%     81.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     81.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt       102400      0.16%     81.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     81.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     81.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     81.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     81.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     81.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     81.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     81.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     81.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     81.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     81.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     81.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     81.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     81.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     81.43% # Class of executed instruction
system.switch_cpus1.op_class::MemRead         2033530      3.21%     84.64% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         836576      1.32%     85.96% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead      7646189     12.06%     98.02% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite      1258905      1.98%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total          63426103                       # Class of executed instruction
system.switch_cpus2.Branches                  2594926                       # Number of branches fetched
system.switch_cpus2.committedInsts           34233147                       # Number of instructions committed
system.switch_cpus2.committedOps             63419311                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses            9696966                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses                 3092                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses            2131088                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                  567                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.006434                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses           51903913                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                  514                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.993566                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles               132437874                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      131585830.537640                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads      9201343                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes      7236501                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts      1276445                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses      41278687                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts             41278687                       # number of float instructions
system.switch_cpus2.num_fp_register_reads     63753435                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes     38582537                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls             842766                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      852043.462360                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses     32203333                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts            32203333                       # number of integer instructions
system.switch_cpus2.num_int_register_reads     63256792                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     19803839                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts            9693868                       # Number of load instructions
system.switch_cpus2.num_mem_refs             11824401                       # number of memory refs
system.switch_cpus2.num_store_insts           2130533                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass        31108      0.05%      0.05% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         22870907     36.06%     36.11% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            1647      0.00%     36.11% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv             4539      0.01%     36.12% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd        5729098      9.03%     45.16% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     45.16% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            224      0.00%     45.16% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     45.16% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     45.16% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     45.16% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     45.16% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     45.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd             144      0.00%     45.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     45.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu         7265597     11.46%     56.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     56.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt             288      0.00%     56.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc        1192600      1.88%     58.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     58.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     58.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift            68      0.00%     58.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     58.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     58.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     58.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd      4062300      6.41%     64.90% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt      3996400      6.30%     71.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv       409600      0.65%     71.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     71.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult      5928000      9.35%     81.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     81.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt       102400      0.16%     81.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     81.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     81.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     81.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     81.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     81.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     81.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     81.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     81.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     81.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     81.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     81.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     81.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     81.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     81.36% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         2047109      3.23%     84.58% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         870752      1.37%     85.96% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead      7646759     12.06%     98.01% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite      1259781      1.99%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          63419321                       # Class of executed instruction
system.switch_cpus3.Branches                  2581971                       # Number of branches fetched
system.switch_cpus3.committedInsts           34243946                       # Number of instructions committed
system.switch_cpus3.committedOps             63299413                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses            9673399                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses                 2546                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses            2094440                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                  454                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.008593                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses           51902740                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                  384                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.991407                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles               132438112                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      131300058.008627                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads      9146115                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes      7241778                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts      1261401                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses      41265772                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts             41265772                       # number of float instructions
system.switch_cpus3.num_fp_register_reads     63741582                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes     38570825                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls             846913                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      1138053.991373                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses     32120325                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts            32120325                       # number of integer instructions
system.switch_cpus3.num_int_register_reads     62964435                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes     19745231                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts            9670858                       # Number of load instructions
system.switch_cpus3.num_mem_refs             11764860                       # number of memory refs
system.switch_cpus3.num_store_insts           2094002                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass         3401      0.01%      0.01% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu         22847387     36.09%     36.10% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            1730      0.00%     36.10% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv             3401      0.01%     36.11% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd        5725830      9.05%     45.15% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     45.15% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt             64      0.00%     45.15% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     45.15% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     45.15% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     45.15% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     45.15% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     45.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd              44      0.00%     45.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     45.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu         7263855     11.48%     56.63% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     56.63% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt              88      0.00%     56.63% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc        1192444      1.88%     58.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift            12      0.00%     58.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     58.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd      4059900      6.41%     64.93% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt      3996400      6.31%     71.24% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv       409600      0.65%     71.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     71.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult      5928000      9.37%     81.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     81.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt       102400      0.16%     81.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     81.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     81.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     81.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     81.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     81.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     81.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     81.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     81.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     81.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     81.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     81.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     81.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     81.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     81.41% # Class of executed instruction
system.switch_cpus3.op_class::MemRead         2028563      3.20%     84.62% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite         835166      1.32%     85.94% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead      7642295     12.07%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite      1258836      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total          63299416                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions            7                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples            3                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean    142007500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 141079950.886900                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value     54755000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    304771500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total            3                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON  64093862001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED    426022500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 99284376267500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions            7                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples            3                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 189675666.666667                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 117646715.552681                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value     57211000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    281996000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total            3                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON  65621294501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED    569027000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 99282705830500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions            8                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 168920375.250000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 100090849.137571                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value     44196501                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    283132000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON  65271539000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED    675681501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 99282948931500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions           11                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples            5                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 187459500.400000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 238959150.419034                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value      8540501                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    456126500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total            5                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON  65176981499                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED    937297502                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 99282781873000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  66219056501                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  66219056501                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  66219056501                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  66219056501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2       206208                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total            206208                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2         3222                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total               3222                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2      3114028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total              3114028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2      3114028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total             3114028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples      3222.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000577500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState              23327                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                       3222                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                     3222                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0              275                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1              292                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2              292                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3              278                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4              229                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5              143                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6              220                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7              118                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8              180                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9              127                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10             145                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11             189                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12             145                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13             212                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14             173                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15             204                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                    46578998                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                  16110000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat              106991498                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                    14456.55                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               33206.55                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                    1902                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                59.03                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                 3222                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                   2554                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                    138                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                     50                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                     46                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                     45                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                     54                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                     56                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                     72                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                    106                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     63                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                    18                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                    12                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     8                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples         1318                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   156.358118                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   103.874096                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   206.442255                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127          834     63.28%     63.28% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255          269     20.41%     83.69% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383           90      6.83%     90.52% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511           41      3.11%     93.63% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639           19      1.44%     95.07% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767            7      0.53%     95.60% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895            7      0.53%     96.13% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023            8      0.61%     96.74% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151           43      3.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total         1318                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                206208                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                 206208                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        3.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     3.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.02                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                  66218489000                       # Total gap between requests
system.mem_ctrls2.avgGap                  20551982.93                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2       206208                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 3114028.059232253581                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2         3222                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2    106991498                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     33206.55                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                   59.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2        33152                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total        33152                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2        33152                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total        33152                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2         3222                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total         3222                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2         3222                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total         3222                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2    272088278                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total    272088278                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2    272088278                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total    272088278                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2        36374                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total        36374                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2        36374                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total        36374                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.088580                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.088580                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.088580                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.088580                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 84447.013656                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 84447.013656                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 84447.013656                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 84447.013656                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2         3222                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total         3222                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2         3222                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total         3222                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2    206371778                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total    206371778                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2    206371778                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total    206371778                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.088580                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.088580                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.088580                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.088580                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 64050.831161                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 64050.831161                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 64050.831161                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 64050.831161                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2        28555                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total        28555                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2         3222                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total         3222                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2    272088278                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total    272088278                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2        31777                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total        31777                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.101394                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.101394                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 84447.013656                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 84447.013656                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2         3222                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total         3222                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2    206371778                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total    206371778                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.101394                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.101394                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 64050.831161                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 64050.831161                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2         4597                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total         4597                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2         4597                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total         4597                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse      3041.044244                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  99282677501500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2  3041.044244                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.011601                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.011601                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024         3222                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2          134                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4         3071                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.012291                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses        585206                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses        36374                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy             3991260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy             2121405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy            9817500                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    5226898560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy      1392612030                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy     24255255840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy       30890696595                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       466.492551                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE  63045396001                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF   2211040000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT    962620500                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy             5433540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy             2880405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy           13187580                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    5226898560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy      1479170520                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy     24182332800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy       30909903405                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       466.782601                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE  62855003000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF   2211040000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT   1153013501                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3       208512                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total            208512                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3         3258                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total               3258                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3      3148822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total              3148822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3      3148822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total             3148822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples      3258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000587500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState              23464                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                       3258                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                     3258                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0              269                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1              312                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2              292                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3              291                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4              222                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5              138                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6              224                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7              124                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8              186                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9              123                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10             145                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11             183                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12             143                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13             213                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14             181                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15             212                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                    46679747                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                  16290000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat              107767247                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                    14327.73                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               33077.73                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                    1917                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                58.84                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                 3258                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                   2596                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                    130                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                     51                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                     47                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                     47                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                     61                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                     60                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                     72                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                    124                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     56                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     6                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     5                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     3                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples         1339                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   155.626587                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   102.962500                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   207.217550                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127          860     64.23%     64.23% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255          262     19.57%     83.79% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383           86      6.42%     90.22% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511           44      3.29%     93.50% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639           19      1.42%     94.92% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767            9      0.67%     95.59% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895            6      0.45%     96.04% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023            9      0.67%     96.71% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151           44      3.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total         1339                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                208512                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                 208512                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                        3.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     3.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.02                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                  66217524000                       # Total gap between requests
system.mem_ctrls3.avgGap                  20324593.00                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3       208512                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 3148821.668832614087                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3         3258                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3    107767247                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     33077.73                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                   58.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3        32178                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total        32178                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3        32178                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total        32178                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3         3258                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total         3258                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3         3258                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total         3258                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3    274713742                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total    274713742                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3    274713742                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total    274713742                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3        35436                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total        35436                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3        35436                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total        35436                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.091940                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.091940                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.091940                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.091940                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 84319.748926                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 84319.748926                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 84319.748926                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 84319.748926                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3         3258                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total         3258                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3         3258                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total         3258                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3    208260992                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total    208260992                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3    208260992                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total    208260992                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.091940                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.091940                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.091940                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.091940                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 63922.956415                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 63922.956415                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 63922.956415                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 63922.956415                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3        27791                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total        27791                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3         3258                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total         3258                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3    274713742                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total    274713742                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3        31049                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total        31049                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.104931                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.104931                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 84319.748926                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 84319.748926                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3         3258                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total         3258                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3    208260992                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total    208260992                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.104931                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.104931                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 63922.956415                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 63922.956415                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3         4387                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total         4387                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3         4387                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total         4387                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse      3075.625838                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  99282677163500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3  3075.625838                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.011733                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.011733                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024         3258                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4         3106                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.012428                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses        570234                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses        35436                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy             4041240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy             2144175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy            9896040                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    5226898560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy      1407048420                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy     24243228480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy       30893256915                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       466.531215                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE  63013677250                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF   2211040000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT    994339251                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy             5533500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy             2937330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy           13366080                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    5226898560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy      1510081050                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy     24156464640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy       30915281160                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       466.863812                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE  62787150250                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF   2211040000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT   1220866251                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0       211392                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            211392                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0         3303                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               3303                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0      3192314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              3192314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0      3192314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             3192314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples      3303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState              23518                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                       3303                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                     3303                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0              274                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1              315                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2              313                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3              304                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4              218                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5              131                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6              221                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7              118                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8              197                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9              123                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10             147                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11             197                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12             146                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13             214                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14             173                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15             212                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                    46563249                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                  16515000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat              108494499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    14097.26                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               32847.26                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                    1937                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                58.64                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                 3303                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                   2633                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                    150                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     48                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     50                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     47                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     47                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     62                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     74                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                    118                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     47                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     9                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                    10                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     7                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples         1362                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   155.019090                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   103.462719                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   205.676964                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127          853     62.63%     62.63% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255          293     21.51%     84.14% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383           92      6.75%     90.90% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511           35      2.57%     93.47% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           20      1.47%     94.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            8      0.59%     95.52% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            9      0.66%     96.18% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            6      0.44%     96.62% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           46      3.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total         1362                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                211392                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                 211392                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        3.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     3.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.02                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                  66218423000                       # Total gap between requests
system.mem_ctrls0.avgGap                  20047963.37                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0       211392                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 3192313.680833064485                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0         3303                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0    108494499                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     32847.26                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                   58.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0        33682                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total        33682                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0        33682                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total        33682                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0         3303                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total         3303                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0         3303                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total         3303                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0    277763197                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total    277763197                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0    277763197                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total    277763197                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0        36985                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total        36985                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0        36985                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total        36985                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.089306                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.089306                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.089306                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.089306                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 84094.216470                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 84094.216470                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 84094.216470                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 84094.216470                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0         3303                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total         3303                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0         3303                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total         3303                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0    210383697                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total    210383697                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0    210383697                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total    210383697                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.089306                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.089306                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.089306                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.089306                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 63694.731153                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 63694.731153                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 63694.731153                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 63694.731153                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0        28739                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total        28739                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0         3303                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total         3303                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0    277763197                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total    277763197                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0        32042                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total        32042                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.103083                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.103083                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 84094.216470                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 84094.216470                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0         3303                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total         3303                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0    210383697                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total    210383697                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.103083                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.103083                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 63694.731153                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 63694.731153                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0         4943                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total         4943                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0         4943                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total         4943                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse      3107.429078                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  99282677691500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0  3107.429078                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.011854                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.011854                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024         3303                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4         3138                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.012600                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses        595063                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses        36985                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy             4084080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy             2163150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy           10060260                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    5226898560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy      1415268960                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     24236008320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy       30894483330                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       466.549736                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  62995686500                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   2211040000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT   1012330001                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy             5669160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy             3005640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy           13523160                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    5226898560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy      1504850730                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     24160666080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy       30914613330                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       466.853727                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  62798653750                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   2211040000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT   1209362751                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1       206848                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            206848                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1         3232                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               3232                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1      3123693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total              3123693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1      3123693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total             3123693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples      3232.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000573250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState              23382                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                       3232                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                     3232                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0              275                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1              296                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2              314                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3              280                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4              229                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5              130                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6              207                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7              129                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8              174                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9              123                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10             147                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11             191                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12             136                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13             218                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14             168                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15             215                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                    46089748                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                  16160000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat              106689748                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    14260.44                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               33010.44                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                    1953                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                60.43                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                 3232                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                   2583                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    130                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     46                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     48                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     45                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     53                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     61                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     75                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                    114                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     51                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     7                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                    10                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     8                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples         1279                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   161.726349                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   106.443296                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   212.300368                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127          787     61.53%     61.53% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255          264     20.64%     82.17% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383          100      7.82%     89.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           39      3.05%     93.04% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           20      1.56%     94.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            7      0.55%     95.15% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            9      0.70%     95.86% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            7      0.55%     96.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           46      3.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total         1279                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                206848                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                 206848                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        3.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     3.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.02                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                  66212784000                       # Total gap between requests
system.mem_ctrls1.avgGap                  20486628.71                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1       206848                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 3123692.950787909329                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1         3232                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1    106689748                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     33010.44                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                   60.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1        31464                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total        31464                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1        31464                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total        31464                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1         3232                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total         3232                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1         3232                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total         3232                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1    272290268                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total    272290268                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1    272290268                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total    272290268                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1        34696                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total        34696                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1        34696                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total        34696                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.093152                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.093152                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.093152                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.093152                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 84248.226485                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 84248.226485                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 84248.226485                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 84248.226485                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1         3232                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total         3232                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1         3232                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total         3232                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1    206377018                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total    206377018                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1    206377018                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total    206377018                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.093152                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.093152                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.093152                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.093152                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 63854.275371                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 63854.275371                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 63854.275371                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 63854.275371                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1        27262                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total        27262                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1         3232                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total         3232                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1    272290268                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total    272290268                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1        30494                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total        30494                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.105988                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.105988                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 84248.226485                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 84248.226485                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1         3232                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total         3232                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1    206377018                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total    206377018                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.105988                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.105988                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 63854.275371                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 63854.275371                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1         4202                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total         4202                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1         4202                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total         4202                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse      3063.914903                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  99282677268500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1  3063.914903                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.011688                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.011688                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024         3232                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4         3094                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.012329                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses        558368                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses        34696                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy             3898440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy             2072070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy            9796080                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    5226898560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy      1410667350                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     24240011040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy       30893343540                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       466.532524                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  63005602751                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   2211040000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT   1002413750                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy             5233620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy             2781735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy           13280400                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    5226898560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy      1476681900                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     24184549920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy       30909426135                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       466.775393                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  62860648001                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   2211040000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT   1147368500                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                  291                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 291                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 542                       # Transaction distribution
system.iobus.trans_dist::WriteResp                542                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          176                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          176                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.com_1.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total          156                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          104                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          678                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          158                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total          944                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          162                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total          170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          174                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total          220                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1666                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          352                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          352                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.com_1.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total          309                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           58                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          339                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          316                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total          721                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          324                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total          340                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          348                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total          392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2114                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy               114000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 99348896152001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy              198429                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy              202428                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              426500                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy              372431                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy              163500                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy              787500                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy              129500                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              132497                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy              117000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy              210930                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
