\doxysection{SYSCFG\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_s_y_s_c_f_g___type_def}{}\label{struct_s_y_s_c_f_g___type_def}\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}


System configuration controller.  




{\ttfamily \#include $<$stm32g030xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a92bdd34d0bb3e2d14a3ce60040036510}{RESERVED0}} \mbox{[}5\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a4a24d43a2341a46dad0527df5f6eac94}{RESERVED1}} \mbox{[}25\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a31a2eaa95011919096818a2282612830}{IT\+\_\+\+LINE\+\_\+\+SR}} \mbox{[}32\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
System configuration controller. 

\doxysubsection{Field Documentation}
\Hypertarget{struct_s_y_s_c_f_g___type_def_a7a12ab903dcfa91c96beb2e36562eed6}\label{struct_s_y_s_c_f_g___type_def_a7a12ab903dcfa91c96beb2e36562eed6} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!CFGR1@{CFGR1}}
\index{CFGR1@{CFGR1}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR1}{CFGR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFGR1}

SYSCFG configuration register 1, Address offset\+: 0x00 \Hypertarget{struct_s_y_s_c_f_g___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}\label{struct_s_y_s_c_f_g___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!CFGR2@{CFGR2}}
\index{CFGR2@{CFGR2}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR2}{CFGR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFGR2}

SYSCFG configuration register 2, Address offset\+: 0x18 \Hypertarget{struct_s_y_s_c_f_g___type_def_a31a2eaa95011919096818a2282612830}\label{struct_s_y_s_c_f_g___type_def_a31a2eaa95011919096818a2282612830} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!IT\_LINE\_SR@{IT\_LINE\_SR}}
\index{IT\_LINE\_SR@{IT\_LINE\_SR}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IT\_LINE\_SR}{IT\_LINE\_SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IT\+\_\+\+LINE\+\_\+\+SR\mbox{[}32\mbox{]}}

SYSCFG configuration IT\+\_\+\+LINE register, Address offset\+: 0x80 \Hypertarget{struct_s_y_s_c_f_g___type_def_a92bdd34d0bb3e2d14a3ce60040036510}\label{struct_s_y_s_c_f_g___type_def_a92bdd34d0bb3e2d14a3ce60040036510} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0\mbox{[}5\mbox{]}}

Reserved, 0x04 --0x14 \Hypertarget{struct_s_y_s_c_f_g___type_def_a4a24d43a2341a46dad0527df5f6eac94}\label{struct_s_y_s_c_f_g___type_def_a4a24d43a2341a46dad0527df5f6eac94} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1\mbox{[}25\mbox{]}}

Reserved 0x1C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G0xx/\+Include/\mbox{\hyperlink{stm32g030xx_8h}{stm32g030xx.\+h}}\end{DoxyCompactItemize}
