<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: arch/arm/interrupts.hh ソースファイル</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li><a href="annotated.html"><span>クラス</span></a></li>
      <li class="current"><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>ファイル一覧</span></a></li>
      <li><a href="globals.html"><span>ファイルメンバ</span></a></li>
    </ul>
  </div>
<h1>arch/arm/interrupts.hh</h1><a href="arm_2interrupts_8hh.html">説明を見る。</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2010, 2012-2013 ARM Limited</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * The license below extends only to copyright in the software and shall</span>
<a name="l00006"></a>00006 <span class="comment"> * not be construed as granting a license to any other intellectual</span>
<a name="l00007"></a>00007 <span class="comment"> * property including but not limited to intellectual property relating</span>
<a name="l00008"></a>00008 <span class="comment"> * to a hardware implementation of the functionality of the software</span>
<a name="l00009"></a>00009 <span class="comment"> * licensed hereunder.  You may use the software subject to the license</span>
<a name="l00010"></a>00010 <span class="comment"> * terms below provided that you ensure that this notice is replicated</span>
<a name="l00011"></a>00011 <span class="comment"> * unmodified and in its entirety in all distributions of the software,</span>
<a name="l00012"></a>00012 <span class="comment"> * modified or unmodified, in source code or in binary form.</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> * Copyright (c) 2006 The Regents of The University of Michigan</span>
<a name="l00015"></a>00015 <span class="comment"> * All rights reserved.</span>
<a name="l00016"></a>00016 <span class="comment"> *</span>
<a name="l00017"></a>00017 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00018"></a>00018 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00019"></a>00019 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00020"></a>00020 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00021"></a>00021 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00022"></a>00022 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00023"></a>00023 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00024"></a>00024 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00025"></a>00025 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00026"></a>00026 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00027"></a>00027 <span class="comment"> *</span>
<a name="l00028"></a>00028 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00029"></a>00029 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00030"></a>00030 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00031"></a>00031 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00032"></a>00032 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00034"></a>00034 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00035"></a>00035 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00036"></a>00036 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00037"></a>00037 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00038"></a>00038 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00039"></a>00039 <span class="comment"> *</span>
<a name="l00040"></a>00040 <span class="comment"> * Authors: Ali Saidi</span>
<a name="l00041"></a>00041 <span class="comment"> */</span>
<a name="l00042"></a>00042 
<a name="l00043"></a>00043 <span class="preprocessor">#ifndef __ARCH_ARM_INTERRUPT_HH__</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_INTERRUPT_HH__</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span>
<a name="l00046"></a>00046 <span class="preprocessor">#include &quot;<a class="code" href="arch_2arm_2faults_8hh.html">arch/arm/faults.hh</a>&quot;</span>
<a name="l00047"></a>00047 <span class="preprocessor">#include &quot;<a class="code" href="arm_2isa__traits_8hh.html">arch/arm/isa_traits.hh</a>&quot;</span>
<a name="l00048"></a>00048 <span class="preprocessor">#include &quot;<a class="code" href="arm_2miscregs_8hh.html">arch/arm/miscregs.hh</a>&quot;</span>
<a name="l00049"></a>00049 <span class="preprocessor">#include &quot;<a class="code" href="arm_2registers_8hh.html">arch/arm/registers.hh</a>&quot;</span>
<a name="l00050"></a>00050 <span class="preprocessor">#include &quot;<a class="code" href="arm_2utility_8hh.html">arch/arm/utility.hh</a>&quot;</span>
<a name="l00051"></a>00051 <span class="preprocessor">#include &quot;<a class="code" href="thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span>
<a name="l00052"></a>00052 <span class="preprocessor">#include &quot;debug/Interrupt.hh&quot;</span>
<a name="l00053"></a>00053 <span class="preprocessor">#include &quot;params/ArmInterrupts.hh&quot;</span>
<a name="l00054"></a>00054 <span class="preprocessor">#include &quot;<a class="code" href="sim__object_8hh.html">sim/sim_object.hh</a>&quot;</span>
<a name="l00055"></a>00055 
<a name="l00056"></a>00056 <span class="keyword">namespace </span><a class="code" href="classArmISA_1_1ArmISA.html">ArmISA</a>
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058 
<a name="l00059"></a><a class="code" href="classArmISA_1_1Interrupts.html">00059</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1Interrupts.html">Interrupts</a> : <span class="keyword">public</span> <a class="code" href="classm5_1_1SimObject_1_1SimObject.html">SimObject</a>
<a name="l00060"></a>00060 {
<a name="l00061"></a>00061   <span class="keyword">private</span>:
<a name="l00062"></a><a class="code" href="classArmISA_1_1Interrupts.html#a7a31ca9fefb2fe821f29a270678912db">00062</a>     <a class="code" href="classBaseCPU.html">BaseCPU</a> * <a class="code" href="classArmISA_1_1Interrupts.html#a7a31ca9fefb2fe821f29a270678912db">cpu</a>;
<a name="l00063"></a>00063 
<a name="l00064"></a><a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">00064</a>     <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a2c6432ad9b7436e1bf24e9e795c49d50">NumInterruptTypes</a>];
<a name="l00065"></a><a class="code" href="classArmISA_1_1Interrupts.html#a7bd80958fef7b80f720d1e764c63adb4">00065</a>     uint64_t <a class="code" href="classArmISA_1_1Interrupts.html#a7bd80958fef7b80f720d1e764c63adb4">intStatus</a>;
<a name="l00066"></a>00066 
<a name="l00067"></a>00067   <span class="keyword">public</span>:
<a name="l00068"></a>00068 
<a name="l00069"></a>00069     <span class="keywordtype">void</span>
<a name="l00070"></a><a class="code" href="classArmISA_1_1Interrupts.html#a2ab8c6aed9969bc58d6aa2427d442cc4">00070</a>     <a class="code" href="classArmISA_1_1Interrupts.html#a2ab8c6aed9969bc58d6aa2427d442cc4">setCPU</a>(<a class="code" href="classBaseCPU.html">BaseCPU</a> * _cpu)
<a name="l00071"></a>00071     {
<a name="l00072"></a>00072         <a class="code" href="classArmISA_1_1Interrupts.html#a7a31ca9fefb2fe821f29a270678912db">cpu</a> = _cpu;
<a name="l00073"></a>00073     }
<a name="l00074"></a>00074 
<a name="l00075"></a><a class="code" href="classArmISA_1_1Interrupts.html#a747dfcc35968d9e2b82998fae6408d6a">00075</a>     <span class="keyword">typedef</span> ArmInterruptsParams <a class="code" href="classArmISA_1_1Interrupts.html#a747dfcc35968d9e2b82998fae6408d6a">Params</a>;
<a name="l00076"></a>00076 
<a name="l00077"></a>00077     <span class="keyword">const</span> <a class="code" href="classArmISA_1_1Interrupts.html#a747dfcc35968d9e2b82998fae6408d6a">Params</a> *
<a name="l00078"></a><a class="code" href="classArmISA_1_1Interrupts.html#acd3c3feb78ae7a8f88fe0f110a718dff">00078</a>     <a class="code" href="classArmISA_1_1Interrupts.html#acd3c3feb78ae7a8f88fe0f110a718dff">params</a>()<span class="keyword"> const</span>
<a name="l00079"></a>00079 <span class="keyword">    </span>{
<a name="l00080"></a>00080         <span class="keywordflow">return</span> <span class="keyword">dynamic_cast&lt;</span><span class="keyword">const </span><a class="code" href="classArmISA_1_1Interrupts.html#a747dfcc35968d9e2b82998fae6408d6a">Params</a> *<span class="keyword">&gt;</span>(_params);
<a name="l00081"></a>00081     }
<a name="l00082"></a>00082 
<a name="l00083"></a><a class="code" href="classArmISA_1_1Interrupts.html#a3d148759405b99148e0c34750966edb1">00083</a>     <a class="code" href="classArmISA_1_1Interrupts.html#a3d148759405b99148e0c34750966edb1">Interrupts</a>(<a class="code" href="classArmISA_1_1Interrupts.html#a747dfcc35968d9e2b82998fae6408d6a">Params</a> * <a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>) : <a class="code" href="classm5_1_1SimObject_1_1SimObject.html">SimObject</a>(p), <a class="code" href="classArmISA_1_1Interrupts.html#a7a31ca9fefb2fe821f29a270678912db">cpu</a>(<a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>)
<a name="l00084"></a>00084     {
<a name="l00085"></a>00085         <a class="code" href="classArmISA_1_1Interrupts.html#a798729dca95209ecdc609807a653a2bf">clearAll</a>();
<a name="l00086"></a>00086     }
<a name="l00087"></a>00087 
<a name="l00088"></a>00088 
<a name="l00089"></a>00089     <span class="keywordtype">void</span>
<a name="l00090"></a><a class="code" href="classArmISA_1_1Interrupts.html#a24c6c4fbdc0605bcd015ce06f194e4b4">00090</a>     <a class="code" href="classArmISA_1_1Interrupts.html#a24c6c4fbdc0605bcd015ce06f194e4b4">post</a>(<span class="keywordtype">int</span> int_num, <span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#ae6714ce3c5ef82205cecbd410556edf3">index</a>)
<a name="l00091"></a>00091     {
<a name="l00092"></a>00092         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classArmISA_1_1Interrupt.html">Interrupt</a>, <span class="stringliteral">&quot;Interrupt %d:%d posted\n&quot;</span>, int_num, index);
<a name="l00093"></a>00093 
<a name="l00094"></a>00094         <span class="keywordflow">if</span> (int_num &lt; 0 || int_num &gt;= <a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a2c6432ad9b7436e1bf24e9e795c49d50">NumInterruptTypes</a>)
<a name="l00095"></a>00095             <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;int_num out of bounds\n&quot;</span>);
<a name="l00096"></a>00096 
<a name="l00097"></a>00097         <span class="keywordflow">if</span> (index != 0)
<a name="l00098"></a>00098             <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;No support for other interrupt indexes\n&quot;</span>);
<a name="l00099"></a>00099 
<a name="l00100"></a>00100         <a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[int_num] = <span class="keyword">true</span>;
<a name="l00101"></a>00101         <a class="code" href="classArmISA_1_1Interrupts.html#a7bd80958fef7b80f720d1e764c63adb4">intStatus</a> |= <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; int_num;
<a name="l00102"></a>00102     }
<a name="l00103"></a>00103 
<a name="l00104"></a>00104     <span class="keywordtype">void</span>
<a name="l00105"></a><a class="code" href="classArmISA_1_1Interrupts.html#af60c3484087379d0330467d77f6cbaae">00105</a>     <a class="code" href="classArmISA_1_1Interrupts.html#af60c3484087379d0330467d77f6cbaae">clear</a>(<span class="keywordtype">int</span> int_num, <span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#ae6714ce3c5ef82205cecbd410556edf3">index</a>)
<a name="l00106"></a>00106     {
<a name="l00107"></a>00107         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classArmISA_1_1Interrupt.html">Interrupt</a>, <span class="stringliteral">&quot;Interrupt %d:%d cleared\n&quot;</span>, int_num, index);
<a name="l00108"></a>00108 
<a name="l00109"></a>00109         <span class="keywordflow">if</span> (int_num &lt; 0 || int_num &gt;= <a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a2c6432ad9b7436e1bf24e9e795c49d50">NumInterruptTypes</a>)
<a name="l00110"></a>00110             <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;int_num out of bounds\n&quot;</span>);
<a name="l00111"></a>00111 
<a name="l00112"></a>00112         <span class="keywordflow">if</span> (index != 0)
<a name="l00113"></a>00113             <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;No support for other interrupt indexes\n&quot;</span>);
<a name="l00114"></a>00114 
<a name="l00115"></a>00115         <a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[int_num] = <span class="keyword">false</span>;
<a name="l00116"></a>00116         <a class="code" href="classArmISA_1_1Interrupts.html#a7bd80958fef7b80f720d1e764c63adb4">intStatus</a> &amp;= ~(<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; int_num);
<a name="l00117"></a>00117     }
<a name="l00118"></a>00118 
<a name="l00119"></a>00119     <span class="keywordtype">void</span>
<a name="l00120"></a><a class="code" href="classArmISA_1_1Interrupts.html#a798729dca95209ecdc609807a653a2bf">00120</a>     <a class="code" href="classArmISA_1_1Interrupts.html#a798729dca95209ecdc609807a653a2bf">clearAll</a>()
<a name="l00121"></a>00121     {
<a name="l00122"></a>00122         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classArmISA_1_1Interrupt.html">Interrupt</a>, <span class="stringliteral">&quot;Interrupts all cleared\n&quot;</span>);
<a name="l00123"></a>00123         <a class="code" href="classArmISA_1_1Interrupts.html#a7bd80958fef7b80f720d1e764c63adb4">intStatus</a> = 0;
<a name="l00124"></a>00124         memset(<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>, 0, <span class="keyword">sizeof</span>(<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>));
<a name="l00125"></a>00125     }
<a name="l00126"></a>00126 
<a name="l00127"></a><a class="code" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8">00127</a>     <span class="keyword">enum</span> <a class="code" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8">InterruptMask</a> {
<a name="l00128"></a><a class="code" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8a9684cb72d9e92c47ef9b68789b11e9bc">00128</a>         <a class="code" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8a9684cb72d9e92c47ef9b68789b11e9bc">INT_MASK_M</a>, <span class="comment">// masked (subject to PSTATE.{A,I,F} mask bit</span>
<a name="l00129"></a><a class="code" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8a77a18b2a95141b2ca0f2af97528e8d56">00129</a>         <a class="code" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8a77a18b2a95141b2ca0f2af97528e8d56">INT_MASK_T</a>, <span class="comment">// taken regardless of mask</span>
<a name="l00130"></a><a class="code" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8a82af2120869ac7674b48b9439b924bf8">00130</a>         <a class="code" href="classArmISA_1_1Interrupts.html#a97c4397dfb2beed097fea7fe60ef17d8a82af2120869ac7674b48b9439b924bf8">INT_MASK_P</a>  <span class="comment">// pending</span>
<a name="l00131"></a>00131     };
<a name="l00132"></a>00132 
<a name="l00133"></a>00133     <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1Interrupts.html#a50dda1dd4fbbbf90b50f55cc0a712264">takeInt</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>, <a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40">InterruptTypes</a> int_type) <span class="keyword">const</span>;
<a name="l00134"></a>00134 
<a name="l00135"></a>00135     <span class="keywordtype">bool</span>
<a name="l00136"></a><a class="code" href="classArmISA_1_1Interrupts.html#af3c66fb49fec598cf78aaec29d764952">00136</a>     <a class="code" href="classArmISA_1_1Interrupts.html#af3c66fb49fec598cf78aaec29d764952">checkInterrupts</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>)<span class="keyword"> const</span>
<a name="l00137"></a>00137 <span class="keyword">    </span>{
<a name="l00138"></a>00138         HCR  hcr  = tc-&gt;<a class="code" href="classThreadContext.html#a6888f4bff21e34892e59654ea80073b2">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a0ace8ce99b1d3c9ac0a0046e0d3db777">MISCREG_HCR</a>);
<a name="l00139"></a>00139 
<a name="l00140"></a>00140         <span class="keywordflow">if</span> (!(<a class="code" href="classArmISA_1_1Interrupts.html#a7bd80958fef7b80f720d1e764c63adb4">intStatus</a> || hcr.va || hcr.vi || hcr.vf))
<a name="l00141"></a>00141             <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00142"></a>00142 
<a name="l00143"></a>00143         CPSR <a class="code" href="namespaceArmISA.html#ad377bf9b9c48f8cf3e8e918e0847b1fe">cpsr</a> = tc-&gt;<a class="code" href="classThreadContext.html#a6888f4bff21e34892e59654ea80073b2">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a6221718f6b42d5072eb2beec580c7f69">MISCREG_CPSR</a>);
<a name="l00144"></a>00144         SCR  <a class="code" href="namespaceArmISA.html#ace0bf26677706ecff809bd4c76d33c8c">scr</a>  = tc-&gt;<a class="code" href="classThreadContext.html#a6888f4bff21e34892e59654ea80073b2">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67ab3096cc264b16a71ae70d458b5cd041d">MISCREG_SCR</a>);
<a name="l00145"></a>00145 
<a name="l00146"></a>00146         <span class="keywordtype">bool</span> isHypMode   = cpsr.mode == <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa1978fe9b066f3cfc8ad44f06e8a0e199">MODE_HYP</a>;
<a name="l00147"></a>00147         <span class="keywordtype">bool</span> isSecure    = <a class="code" href="namespaceArmISA.html#abed19d0288e553ad67d221ac6a16a801">inSecureState</a>(scr, cpsr);
<a name="l00148"></a>00148         <span class="keywordtype">bool</span> allowVIrq   = !cpsr.i &amp;&amp; hcr.imo &amp;&amp; !isSecure &amp;&amp; !isHypMode;
<a name="l00149"></a>00149         <span class="keywordtype">bool</span> allowVFiq   = !cpsr.f &amp;&amp; hcr.fmo &amp;&amp; !isSecure &amp;&amp; !isHypMode;
<a name="l00150"></a>00150         <span class="keywordtype">bool</span> allowVAbort = !cpsr.a &amp;&amp; hcr.amo &amp;&amp; !isSecure &amp;&amp; !isHypMode;
<a name="l00151"></a>00151 
<a name="l00152"></a>00152         <span class="keywordtype">bool</span> take_irq = <a class="code" href="classArmISA_1_1Interrupts.html#a50dda1dd4fbbbf90b50f55cc0a712264">takeInt</a>(tc, <a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40add353561660da2611ad8b75f3b07d6fa">INT_IRQ</a>);
<a name="l00153"></a>00153         <span class="keywordtype">bool</span> take_fiq = <a class="code" href="classArmISA_1_1Interrupts.html#a50dda1dd4fbbbf90b50f55cc0a712264">takeInt</a>(tc, <a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a1658cced312e183e2e203cf8763187cb">INT_FIQ</a>);
<a name="l00154"></a>00154         <span class="keywordtype">bool</span> take_ea =  <a class="code" href="classArmISA_1_1Interrupts.html#a50dda1dd4fbbbf90b50f55cc0a712264">takeInt</a>(tc, <a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40abd6f837dfc1ad805c4ccddb9369054a5">INT_ABT</a>);
<a name="l00155"></a>00155 
<a name="l00156"></a>00156         <span class="keywordflow">return</span> ((<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40add353561660da2611ad8b75f3b07d6fa">INT_IRQ</a>] &amp;&amp; take_irq)                   ||
<a name="l00157"></a>00157                 (<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a1658cced312e183e2e203cf8763187cb">INT_FIQ</a>] &amp;&amp; take_fiq)                   ||
<a name="l00158"></a>00158                 (<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40abd6f837dfc1ad805c4ccddb9369054a5">INT_ABT</a>] &amp;&amp; take_ea)                    ||
<a name="l00159"></a>00159                 ((<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40ae451b226c8257315d10d046fa3aefe6a">INT_VIRT_IRQ</a>] || hcr.vi) &amp;&amp; allowVIrq) ||
<a name="l00160"></a>00160                 ((<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a46f0336f00963d40f208d4a54e52bbd4">INT_VIRT_FIQ</a>] || hcr.vf) &amp;&amp; allowVFiq) ||
<a name="l00161"></a>00161                 (hcr.va &amp;&amp; allowVAbort)                             ||
<a name="l00162"></a>00162                 (<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a6502fc93f34a10d983e9f9db961098a9">INT_RST</a>])                               ||
<a name="l00163"></a>00163                 (<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40ac49664b60f7f320bb246cdd31a209200">INT_SEV</a>])
<a name="l00164"></a>00164                );
<a name="l00165"></a>00165     }
<a name="l00166"></a>00166 
<a name="l00172"></a>00172     <span class="keywordtype">bool</span>
<a name="l00173"></a><a class="code" href="classArmISA_1_1Interrupts.html#a0b7f3ea5e340cd06e8dc803865a6083a">00173</a>     <a class="code" href="classArmISA_1_1Interrupts.html#a0b7f3ea5e340cd06e8dc803865a6083a">checkWfiWake</a>(HCR hcr, CPSR <a class="code" href="namespaceArmISA.html#ad377bf9b9c48f8cf3e8e918e0847b1fe">cpsr</a>, SCR <a class="code" href="namespaceArmISA.html#ace0bf26677706ecff809bd4c76d33c8c">scr</a>)<span class="keyword"> const</span>
<a name="l00174"></a>00174 <span class="keyword">    </span>{
<a name="l00175"></a>00175         uint64_t maskedIntStatus;
<a name="l00176"></a>00176         <span class="keywordtype">bool</span>     virtWake;
<a name="l00177"></a>00177 
<a name="l00178"></a>00178         maskedIntStatus = <a class="code" href="classArmISA_1_1Interrupts.html#a7bd80958fef7b80f720d1e764c63adb4">intStatus</a> &amp; ~((1 &lt;&lt; <a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40ae451b226c8257315d10d046fa3aefe6a">INT_VIRT_IRQ</a>) |
<a name="l00179"></a>00179                                         (1 &lt;&lt; <a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a46f0336f00963d40f208d4a54e52bbd4">INT_VIRT_FIQ</a>));
<a name="l00180"></a>00180         virtWake  = (hcr.vi || <a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40ae451b226c8257315d10d046fa3aefe6a">INT_VIRT_IRQ</a>]) &amp;&amp; hcr.imo;
<a name="l00181"></a>00181         virtWake |= (hcr.vf || <a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a46f0336f00963d40f208d4a54e52bbd4">INT_VIRT_FIQ</a>]) &amp;&amp; hcr.fmo;
<a name="l00182"></a>00182         virtWake |=  hcr.va                              &amp;&amp; hcr.amo;
<a name="l00183"></a>00183         virtWake &amp;= (cpsr.mode != <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa1978fe9b066f3cfc8ad44f06e8a0e199">MODE_HYP</a>) &amp;&amp; !<a class="code" href="namespaceArmISA.html#abed19d0288e553ad67d221ac6a16a801">inSecureState</a>(scr, cpsr);
<a name="l00184"></a>00184         <span class="keywordflow">return</span> maskedIntStatus || virtWake;
<a name="l00185"></a>00185     }
<a name="l00186"></a>00186 
<a name="l00187"></a>00187     <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>
<a name="l00188"></a><a class="code" href="classArmISA_1_1Interrupts.html#a4c1c835071d8dcd4b0006a8665d11dde">00188</a>     <a class="code" href="classArmISA_1_1Interrupts.html#a4c1c835071d8dcd4b0006a8665d11dde">getISR</a>(HCR hcr, CPSR <a class="code" href="namespaceArmISA.html#ad377bf9b9c48f8cf3e8e918e0847b1fe">cpsr</a>, SCR <a class="code" href="namespaceArmISA.html#ace0bf26677706ecff809bd4c76d33c8c">scr</a>)
<a name="l00189"></a>00189     {
<a name="l00190"></a>00190         <span class="keywordtype">bool</span> useHcrMux;
<a name="l00191"></a>00191         CPSR isr = 0; <span class="comment">// ARM ARM states ISR reg uses same bit possitions as CPSR</span>
<a name="l00192"></a>00192 
<a name="l00193"></a>00193         useHcrMux = (cpsr.mode != <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa1978fe9b066f3cfc8ad44f06e8a0e199">MODE_HYP</a>) &amp;&amp; !<a class="code" href="namespaceArmISA.html#abed19d0288e553ad67d221ac6a16a801">inSecureState</a>(scr, cpsr);
<a name="l00194"></a>00194         isr.i = (useHcrMux &amp; hcr.imo) ? (<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40ae451b226c8257315d10d046fa3aefe6a">INT_VIRT_IRQ</a>] || hcr.vi)
<a name="l00195"></a>00195                                       :  <a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40add353561660da2611ad8b75f3b07d6fa">INT_IRQ</a>];
<a name="l00196"></a>00196         isr.f = (useHcrMux &amp; hcr.fmo) ? (<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a46f0336f00963d40f208d4a54e52bbd4">INT_VIRT_FIQ</a>] || hcr.vf)
<a name="l00197"></a>00197                                       :  <a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a1658cced312e183e2e203cf8763187cb">INT_FIQ</a>];
<a name="l00198"></a>00198         isr.a = (useHcrMux &amp; hcr.amo) ?  hcr.va : <a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40abd6f837dfc1ad805c4ccddb9369054a5">INT_ABT</a>];
<a name="l00199"></a>00199         <span class="keywordflow">return</span> isr;
<a name="l00200"></a>00200     }
<a name="l00201"></a>00201 
<a name="l00212"></a>00212     <span class="keywordtype">bool</span>
<a name="l00213"></a><a class="code" href="classArmISA_1_1Interrupts.html#a4240797ee6bfe09270680eccc63bbb9d">00213</a>     <a class="code" href="classArmISA_1_1Interrupts.html#a4240797ee6bfe09270680eccc63bbb9d">checkRaw</a>(<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40">InterruptTypes</a> interrupt)<span class="keyword"> const</span>
<a name="l00214"></a>00214 <span class="keyword">    </span>{
<a name="l00215"></a>00215         <span class="keywordflow">if</span> (interrupt &gt;= <a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a2c6432ad9b7436e1bf24e9e795c49d50">NumInterruptTypes</a>)
<a name="l00216"></a>00216             <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Interrupt number out of range.\n&quot;</span>);
<a name="l00217"></a>00217 
<a name="l00218"></a>00218         <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[interrupt];
<a name="l00219"></a>00219     }
<a name="l00220"></a>00220 
<a name="l00221"></a>00221     <a class="code" href="classRefCountingPtr.html">Fault</a>
<a name="l00222"></a><a class="code" href="classArmISA_1_1Interrupts.html#ae603c88d759977611d3bcc6e2deb61ae">00222</a>     <a class="code" href="classArmISA_1_1Interrupts.html#ae603c88d759977611d3bcc6e2deb61ae">getInterrupt</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>)
<a name="l00223"></a>00223     {
<a name="l00224"></a>00224         HCR  hcr  = tc-&gt;<a class="code" href="classThreadContext.html#a6888f4bff21e34892e59654ea80073b2">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a0ace8ce99b1d3c9ac0a0046e0d3db777">MISCREG_HCR</a>);
<a name="l00225"></a>00225         CPSR <a class="code" href="namespaceArmISA.html#ad377bf9b9c48f8cf3e8e918e0847b1fe">cpsr</a> = tc-&gt;<a class="code" href="classThreadContext.html#a6888f4bff21e34892e59654ea80073b2">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a6221718f6b42d5072eb2beec580c7f69">MISCREG_CPSR</a>);
<a name="l00226"></a>00226         SCR  <a class="code" href="namespaceArmISA.html#ace0bf26677706ecff809bd4c76d33c8c">scr</a>  = tc-&gt;<a class="code" href="classThreadContext.html#a6888f4bff21e34892e59654ea80073b2">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67ab3096cc264b16a71ae70d458b5cd041d">MISCREG_SCR</a>);
<a name="l00227"></a>00227 
<a name="l00228"></a>00228         <span class="comment">// Calculate a few temp vars so we can work out if there&apos;s a pending</span>
<a name="l00229"></a>00229         <span class="comment">// virtual interrupt, and if its allowed to happen</span>
<a name="l00230"></a>00230         <span class="comment">// ARM ARM Issue C section B1.9.9, B1.9.11, and B1.9.13</span>
<a name="l00231"></a>00231         <span class="keywordtype">bool</span> isHypMode   = cpsr.mode == <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa1978fe9b066f3cfc8ad44f06e8a0e199">MODE_HYP</a>;
<a name="l00232"></a>00232         <span class="keywordtype">bool</span> isSecure    = <a class="code" href="namespaceArmISA.html#abed19d0288e553ad67d221ac6a16a801">inSecureState</a>(scr, cpsr);
<a name="l00233"></a>00233         <span class="keywordtype">bool</span> allowVIrq   = !cpsr.i &amp;&amp; hcr.imo &amp;&amp; !isSecure &amp;&amp; !isHypMode;
<a name="l00234"></a>00234         <span class="keywordtype">bool</span> allowVFiq   = !cpsr.f &amp;&amp; hcr.fmo &amp;&amp; !isSecure &amp;&amp; !isHypMode;
<a name="l00235"></a>00235         <span class="keywordtype">bool</span> allowVAbort = !cpsr.a &amp;&amp; hcr.amo &amp;&amp; !isSecure &amp;&amp; !isHypMode;
<a name="l00236"></a>00236 
<a name="l00237"></a>00237         <span class="keywordflow">if</span> ( !(<a class="code" href="classArmISA_1_1Interrupts.html#a7bd80958fef7b80f720d1e764c63adb4">intStatus</a> || (hcr.vi &amp;&amp; allowVIrq) || (hcr.vf &amp;&amp; allowVFiq) ||
<a name="l00238"></a>00238                (hcr.va &amp;&amp; allowVAbort)) )
<a name="l00239"></a>00239             <span class="keywordflow">return</span> <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>;
<a name="l00240"></a>00240 
<a name="l00241"></a>00241         <span class="keywordtype">bool</span> take_irq = <a class="code" href="classArmISA_1_1Interrupts.html#a50dda1dd4fbbbf90b50f55cc0a712264">takeInt</a>(tc, <a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40add353561660da2611ad8b75f3b07d6fa">INT_IRQ</a>);
<a name="l00242"></a>00242         <span class="keywordtype">bool</span> take_fiq = <a class="code" href="classArmISA_1_1Interrupts.html#a50dda1dd4fbbbf90b50f55cc0a712264">takeInt</a>(tc, <a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a1658cced312e183e2e203cf8763187cb">INT_FIQ</a>);
<a name="l00243"></a>00243         <span class="keywordtype">bool</span> take_ea =  <a class="code" href="classArmISA_1_1Interrupts.html#a50dda1dd4fbbbf90b50f55cc0a712264">takeInt</a>(tc, <a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40abd6f837dfc1ad805c4ccddb9369054a5">INT_ABT</a>);
<a name="l00244"></a>00244 
<a name="l00245"></a>00245 
<a name="l00246"></a>00246         <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40add353561660da2611ad8b75f3b07d6fa">INT_IRQ</a>] &amp;&amp; take_irq)
<a name="l00247"></a>00247             <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classArmISA_1_1Interrupt.html">Interrupt</a>;
<a name="l00248"></a>00248         <span class="keywordflow">if</span> ((<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40ae451b226c8257315d10d046fa3aefe6a">INT_VIRT_IRQ</a>] || hcr.vi) &amp;&amp; allowVIrq)
<a name="l00249"></a>00249             <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classArmISA_1_1VirtualInterrupt.html">VirtualInterrupt</a>;
<a name="l00250"></a>00250         <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a1658cced312e183e2e203cf8763187cb">INT_FIQ</a>] &amp;&amp; take_fiq)
<a name="l00251"></a>00251             <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classArmISA_1_1FastInterrupt.html">FastInterrupt</a>;
<a name="l00252"></a>00252         <span class="keywordflow">if</span> ((<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a46f0336f00963d40f208d4a54e52bbd4">INT_VIRT_FIQ</a>] || hcr.vf) &amp;&amp; allowVFiq)
<a name="l00253"></a>00253             <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classArmISA_1_1VirtualFastInterrupt.html">VirtualFastInterrupt</a>;
<a name="l00254"></a>00254         <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40abd6f837dfc1ad805c4ccddb9369054a5">INT_ABT</a>] &amp;&amp; take_ea)
<a name="l00255"></a>00255             <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classArmISA_1_1SystemError.html" title="System error (AArch64 only).">SystemError</a>;
<a name="l00256"></a>00256         <span class="keywordflow">if</span> (hcr.va &amp;&amp; allowVAbort)
<a name="l00257"></a>00257             <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classArmISA_1_1VirtualDataAbort.html">VirtualDataAbort</a>(0, TlbEntry::DomainType::NoAccess, <span class="keyword">false</span>,
<a name="l00258"></a>00258                                  <a class="code" href="classArmISA_1_1ArmFault.html#a8771a605c5b916759188c3a191bb6202ae9b68ca2d47d74817b5024c649c0c18c">ArmFault::AsynchronousExternalAbort</a>);
<a name="l00259"></a>00259         <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a6502fc93f34a10d983e9f9db961098a9">INT_RST</a>])
<a name="l00260"></a>00260             <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classArmISA_1_1Reset.html">Reset</a>;
<a name="l00261"></a>00261         <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>[<a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40ac49664b60f7f320bb246cdd31a209200">INT_SEV</a>])
<a name="l00262"></a>00262             <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classArmISA_1_1ArmSev.html">ArmSev</a>;
<a name="l00263"></a>00263 
<a name="l00264"></a>00264         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;intStatus and interrupts not in sync\n&quot;</span>);
<a name="l00265"></a>00265     }
<a name="l00266"></a>00266 
<a name="l00267"></a>00267     <span class="keywordtype">void</span>
<a name="l00268"></a><a class="code" href="classArmISA_1_1Interrupts.html#a00892e9b06edcba6c3c27454d6235100">00268</a>     <a class="code" href="classArmISA_1_1Interrupts.html#a00892e9b06edcba6c3c27454d6235100">updateIntrInfo</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>)
<a name="l00269"></a>00269     {
<a name="l00270"></a>00270         ; <span class="comment">// nothing to do</span>
<a name="l00271"></a>00271     }
<a name="l00272"></a>00272 
<a name="l00273"></a>00273     <span class="keywordtype">void</span>
<a name="l00274"></a><a class="code" href="classArmISA_1_1Interrupts.html#a53e036786d17361be4c7320d39c99b84">00274</a>     <a class="code" href="classArmISA_1_1Interrupts.html#a53e036786d17361be4c7320d39c99b84">serialize</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#a6b6e6ba763e7eaf46ac5b6372ca98d30">os</a>)
<a name="l00275"></a>00275     {
<a name="l00276"></a>00276         <a class="code" href="serialize_8hh.html#a9aa03522128bc19a3bc0294501226f8b">SERIALIZE_ARRAY</a>(<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>, <a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a2c6432ad9b7436e1bf24e9e795c49d50">NumInterruptTypes</a>);
<a name="l00277"></a>00277         <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="classArmISA_1_1Interrupts.html#a7bd80958fef7b80f720d1e764c63adb4">intStatus</a>);
<a name="l00278"></a>00278     }
<a name="l00279"></a>00279 
<a name="l00280"></a>00280     <span class="keywordtype">void</span>
<a name="l00281"></a><a class="code" href="classArmISA_1_1Interrupts.html#af22e5d6d660b97db37003ac61ac4ee49">00281</a>     <a class="code" href="classArmISA_1_1Interrupts.html#af22e5d6d660b97db37003ac61ac4ee49">unserialize</a>(<a class="code" href="classCheckpoint.html">Checkpoint</a> *cp, <span class="keyword">const</span> std::string &amp;section)
<a name="l00282"></a>00282     {
<a name="l00283"></a>00283         <a class="code" href="serialize_8hh.html#a8de12bf68d0f92f7ab8585820607932e">UNSERIALIZE_ARRAY</a>(<a class="code" href="classArmISA_1_1Interrupts.html#a1a97fbd95b3d09130494277ce6dcca67">interrupts</a>, <a class="code" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a2c6432ad9b7436e1bf24e9e795c49d50">NumInterruptTypes</a>);
<a name="l00284"></a>00284         <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="classArmISA_1_1Interrupts.html#a7bd80958fef7b80f720d1e764c63adb4">intStatus</a>);
<a name="l00285"></a>00285     }
<a name="l00286"></a>00286 };
<a name="l00287"></a>00287 } <span class="comment">// namespace ARM_ISA</span>
<a name="l00288"></a>00288 
<a name="l00289"></a>00289 <span class="preprocessor">#endif // __ARCH_ARM_INTERRUPT_HH__</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
