#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Thu May 13 18:34:08 2021
# Process ID: 52693
# Current directory: /home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl
# Command line: vivado -notrace -mode batch -source run_vivado.tcl
# Log file: /home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/vivado.log
# Journal file: /home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
[Thu May 13 18:34:23 2021] Launched synth_1...
Run output will be captured here: /home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/project.runs/synth_1/runme.log
[Thu May 13 18:34:23 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log yuv_filter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source yuv_filter.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source yuv_filter.tcl -notrace
Command: synth_design -top yuv_filter -part xc7z010clg400-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 52772 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1120.609 ; gain = 47.965 ; free physical = 120 ; free virtual = 3831
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'yuv_filter' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:92]
INFO: [Synth 8-3491] module 'rgb2yuv11' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:12' bound to instance 'rgb2yuv11_U0' of component 'rgb2yuv11' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:449]
INFO: [Synth 8-638] synthesizing module 'rgb2yuv11' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:65]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:102]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:105]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:128]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:168]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:243]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mul_mubkb' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_mubkb.vhd:36' bound to instance 'yuv_filter_mul_mubkb_U1' of component 'yuv_filter_mul_mubkb' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:333]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_mul_mubkb' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_mubkb.vhd:49]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mul_mubkb_DSP48_0' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_mubkb.vhd:6' bound to instance 'yuv_filter_mul_mubkb_DSP48_0_U' of component 'yuv_filter_mul_mubkb_DSP48_0' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_mubkb.vhd:60]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_mul_mubkb_DSP48_0' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_mubkb.vhd:14]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_mubkb.vhd:15]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_mubkb.vhd:16]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_mubkb.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_mul_mubkb_DSP48_0' (1#1) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_mubkb.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_mul_mubkb' (2#1) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_mubkb.vhd:49]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mac_mucud' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mucud.vhd:45' bound to instance 'yuv_filter_mac_mucud_U2' of component 'yuv_filter_mac_mucud' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:345]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_mac_mucud' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mucud.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mac_mucud_DSP48_1' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mucud.vhd:12' bound to instance 'yuv_filter_mac_mucud_DSP48_1_U' of component 'yuv_filter_mac_mucud_DSP48_1' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mucud.vhd:72]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_mac_mucud_DSP48_1' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mucud.vhd:24]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_mac_mucud_DSP48_1' (3#1) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mucud.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_mac_mucud' (4#1) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mucud.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mac_mudEe' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mudEe.vhd:45' bound to instance 'yuv_filter_mac_mudEe_U3' of component 'yuv_filter_mac_mudEe' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:359]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_mac_mudEe' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mudEe.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mac_mudEe_DSP48_2' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mudEe.vhd:12' bound to instance 'yuv_filter_mac_mudEe_DSP48_2_U' of component 'yuv_filter_mac_mudEe_DSP48_2' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mudEe.vhd:72]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_mac_mudEe_DSP48_2' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mudEe.vhd:24]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_mac_mudEe_DSP48_2' (5#1) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mudEe.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_mac_mudEe' (6#1) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mudEe.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mac_mueOg' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mueOg.vhd:45' bound to instance 'yuv_filter_mac_mueOg_U4' of component 'yuv_filter_mac_mueOg' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:373]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_mac_mueOg' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mueOg.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mac_mueOg_DSP48_3' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mueOg.vhd:12' bound to instance 'yuv_filter_mac_mueOg_DSP48_3_U' of component 'yuv_filter_mac_mueOg_DSP48_3' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mueOg.vhd:72]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_mac_mueOg_DSP48_3' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mueOg.vhd:24]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_mac_mueOg_DSP48_3' (7#1) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mueOg.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_mac_mueOg' (8#1) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mueOg.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mac_mufYi' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mufYi.vhd:45' bound to instance 'yuv_filter_mac_mufYi_U5' of component 'yuv_filter_mac_mufYi' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:387]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_mac_mufYi' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mufYi.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mac_mufYi_DSP48_4' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mufYi.vhd:12' bound to instance 'yuv_filter_mac_mufYi_DSP48_4_U' of component 'yuv_filter_mac_mufYi_DSP48_4' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mufYi.vhd:72]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_mac_mufYi_DSP48_4' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mufYi.vhd:24]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_mac_mufYi_DSP48_4' (9#1) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mufYi.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_mac_mufYi' (10#1) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mufYi.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mac_mufYi' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mufYi.vhd:45' bound to instance 'yuv_filter_mac_mufYi_U6' of component 'yuv_filter_mac_mufYi' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:401]
WARNING: [Synth 8-6014] Unused sequential element U_scale_out_blk_n_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element V_scale_out_blk_n_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:808]
WARNING: [Synth 8-6014] Unused sequential element Y_scale_out_blk_n_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:829]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00001001_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:853]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:871]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state10_pp0_stage0_iter8_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:877]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:908]
WARNING: [Synth 8-6014] Unused sequential element out_channels_ch1_blk_n_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:1000]
WARNING: [Synth 8-6014] Unused sequential element out_channels_ch2_blk_n_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:1021]
WARNING: [Synth 8-6014] Unused sequential element out_channels_ch3_blk_n_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:1042]
WARNING: [Synth 8-6014] Unused sequential element out_height_blk_n_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:1063]
WARNING: [Synth 8-6014] Unused sequential element out_width_blk_n_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:1084]
WARNING: [Synth 8-6014] Unused sequential element V_scale_out_write_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:819]
WARNING: [Synth 8-6014] Unused sequential element Y_scale_out_write_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:840]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00011011_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:865]
WARNING: [Synth 8-6014] Unused sequential element in_channels_ch2_ce0_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:968]
WARNING: [Synth 8-6014] Unused sequential element in_channels_ch3_ce0_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:979]
WARNING: [Synth 8-6014] Unused sequential element out_channels_ch2_write_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:1032]
WARNING: [Synth 8-6014] Unused sequential element out_channels_ch3_write_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:1053]
WARNING: [Synth 8-6014] Unused sequential element out_height_write_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:1074]
WARNING: [Synth 8-6014] Unused sequential element out_width_write_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:1095]
INFO: [Synth 8-256] done synthesizing module 'rgb2yuv11' (11#1) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:65]
INFO: [Synth 8-3491] module 'yuv_scale' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:12' bound to instance 'yuv_scale_U0' of component 'yuv_scale' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:500]
INFO: [Synth 8-638] synthesizing module 'yuv_scale' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:66]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:88]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:91]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:96]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:124]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:171]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mul_8ng8j' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_8ng8j.vhd:57' bound to instance 'yuv_filter_mul_8ng8j_U23' of component 'yuv_filter_mul_8ng8j' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:215]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_mul_8ng8j' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_8ng8j.vhd:73]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mul_8ng8j_Mul3S_0' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_8ng8j.vhd:12' bound to instance 'yuv_filter_mul_8ng8j_Mul3S_0_U' of component 'yuv_filter_mul_8ng8j_Mul3S_0' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_8ng8j.vhd:86]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_mul_8ng8j_Mul3S_0' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_8ng8j.vhd:21]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_8ng8j.vhd:23]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_8ng8j.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_mul_8ng8j_Mul3S_0' (12#1) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_8ng8j.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_mul_8ng8j' (13#1) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_8ng8j.vhd:73]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mul_8ng8j' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_8ng8j.vhd:57' bound to instance 'yuv_filter_mul_8ng8j_U24' of component 'yuv_filter_mul_8ng8j' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:230]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mul_8ng8j' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_8ng8j.vhd:57' bound to instance 'yuv_filter_mul_8ng8j_U25' of component 'yuv_filter_mul_8ng8j' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:245]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mul_mubkb' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_mubkb.vhd:36' bound to instance 'yuv_filter_mul_mubkb_x_U26' of component 'yuv_filter_mul_mubkb' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:260]
WARNING: [Synth 8-6014] Unused sequential element U_scale_blk_n_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:549]
WARNING: [Synth 8-6014] Unused sequential element V_scale_blk_n_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:569]
WARNING: [Synth 8-6014] Unused sequential element Y_scale_blk_n_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:589]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00001001_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:613]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:631]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state4_pp0_stage0_iter1_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:638]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state8_pp0_stage0_iter5_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:647]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:670]
WARNING: [Synth 8-6014] Unused sequential element in_channels_ch1_blk_n_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:740]
WARNING: [Synth 8-6014] Unused sequential element in_channels_ch2_blk_n_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:760]
WARNING: [Synth 8-6014] Unused sequential element in_channels_ch3_blk_n_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:780]
WARNING: [Synth 8-6014] Unused sequential element in_height_blk_n_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:800]
WARNING: [Synth 8-6014] Unused sequential element in_width_blk_n_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:820]
WARNING: [Synth 8-6014] Unused sequential element out_channels_ch1_blk_n_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:851]
WARNING: [Synth 8-6014] Unused sequential element out_channels_ch2_blk_n_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:872]
WARNING: [Synth 8-6014] Unused sequential element out_channels_ch3_blk_n_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:893]
WARNING: [Synth 8-6014] Unused sequential element out_height_blk_n_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:914]
WARNING: [Synth 8-6014] Unused sequential element out_width_blk_n_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:935]
WARNING: [Synth 8-6014] Unused sequential element V_scale_read_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:579]
WARNING: [Synth 8-6014] Unused sequential element Y_scale_read_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:599]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00011011_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:625]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_211_ce_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:242]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_219_ce_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:257]
WARNING: [Synth 8-6014] Unused sequential element in_channels_ch2_read_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:770]
WARNING: [Synth 8-6014] Unused sequential element in_channels_ch3_read_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:790]
WARNING: [Synth 8-6014] Unused sequential element in_height_read_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:810]
WARNING: [Synth 8-6014] Unused sequential element in_width_read_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:830]
WARNING: [Synth 8-6014] Unused sequential element out_channels_ch2_write_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:883]
WARNING: [Synth 8-6014] Unused sequential element out_channels_ch3_write_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:904]
WARNING: [Synth 8-6014] Unused sequential element out_height_write_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:925]
WARNING: [Synth 8-6014] Unused sequential element out_width_write_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:946]
INFO: [Synth 8-256] done synthesizing module 'yuv_scale' (14#1) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:66]
INFO: [Synth 8-3491] module 'yuv2rgb' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:12' bound to instance 'yuv2rgb_U0' of component 'yuv2rgb' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:552]
INFO: [Synth 8-638] synthesizing module 'yuv2rgb' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:55]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:93]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:96]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:99]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:116]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:173]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:223]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:243]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mul_9shbi' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_9shbi.vhd:57' bound to instance 'yuv_filter_mul_9shbi_U40' of component 'yuv_filter_mul_9shbi' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:335]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_mul_9shbi' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_9shbi.vhd:73]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mul_9shbi_Mul3S_1' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_9shbi.vhd:12' bound to instance 'yuv_filter_mul_9shbi_Mul3S_1_U' of component 'yuv_filter_mul_9shbi_Mul3S_1' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_9shbi.vhd:86]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_mul_9shbi_Mul3S_1' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_9shbi.vhd:21]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_9shbi.vhd:23]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_9shbi.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_mul_9shbi_Mul3S_1' (15#1) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_9shbi.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_mul_9shbi' (16#1) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_9shbi.vhd:73]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mul_mubkb' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_mubkb.vhd:36' bound to instance 'yuv_filter_mul_mubkb_x_U41' of component 'yuv_filter_mul_mubkb' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:350]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter din3_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_ama_adibs' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_ama_adibs.vhd:47' bound to instance 'yuv_filter_ama_adibs_U42' of component 'yuv_filter_ama_adibs' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:362]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_ama_adibs' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_ama_adibs.vhd:64]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter din3_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_ama_adibs_DSP48_5' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_ama_adibs.vhd:12' bound to instance 'yuv_filter_ama_adibs_DSP48_5_U' of component 'yuv_filter_ama_adibs_DSP48_5' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_ama_adibs.vhd:77]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_ama_adibs_DSP48_5' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_ama_adibs.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_ama_adibs_DSP48_5' (17#1) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_ama_adibs.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_ama_adibs' (18#1) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_ama_adibs.vhd:64]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mac_mujbC' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mujbC.vhd:45' bound to instance 'yuv_filter_mac_mujbC_U43' of component 'yuv_filter_mac_mujbC' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:378]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_mac_mujbC' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mujbC.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mac_mujbC_DSP48_6' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mujbC.vhd:12' bound to instance 'yuv_filter_mac_mujbC_DSP48_6_U' of component 'yuv_filter_mac_mujbC_DSP48_6' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mujbC.vhd:72]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_mac_mujbC_DSP48_6' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mujbC.vhd:24]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_mac_mujbC_DSP48_6' (19#1) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mujbC.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_mac_mujbC' (20#1) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mujbC.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mac_mukbM' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mukbM.vhd:45' bound to instance 'yuv_filter_mac_mukbM_U44' of component 'yuv_filter_mac_mukbM' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:392]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_mac_mukbM' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mukbM.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mac_mukbM_DSP48_7' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mukbM.vhd:12' bound to instance 'yuv_filter_mac_mukbM_DSP48_7_U' of component 'yuv_filter_mac_mukbM_DSP48_7' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mukbM.vhd:72]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_mac_mukbM_DSP48_7' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mukbM.vhd:24]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_mac_mukbM_DSP48_7' (21#1) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mukbM.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_mac_mukbM' (22#1) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mukbM.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state4_pp0_stage0_iter1_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:796]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:824]
WARNING: [Synth 8-6014] Unused sequential element in_channels_ch1_blk_n_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:886]
WARNING: [Synth 8-6014] Unused sequential element in_channels_ch2_blk_n_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:906]
WARNING: [Synth 8-6014] Unused sequential element in_channels_ch3_blk_n_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:926]
WARNING: [Synth 8-6014] Unused sequential element in_height_blk_n_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:946]
WARNING: [Synth 8-6014] Unused sequential element in_width_blk_n_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:966]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00011011_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:781]
WARNING: [Synth 8-6014] Unused sequential element in_channels_ch2_read_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:916]
WARNING: [Synth 8-6014] Unused sequential element in_channels_ch3_read_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:936]
WARNING: [Synth 8-6014] Unused sequential element in_width_read_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:976]
WARNING: [Synth 8-6014] Unused sequential element out_channels_ch2_ce0_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:1012]
WARNING: [Synth 8-6014] Unused sequential element out_channels_ch2_we0_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:1023]
WARNING: [Synth 8-6014] Unused sequential element out_channels_ch3_ce0_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:1034]
WARNING: [Synth 8-6014] Unused sequential element out_channels_ch3_we0_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:1045]
WARNING: [Synth 8-6014] Unused sequential element out_width_ap_vld_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:1067]
INFO: [Synth 8-256] done synthesizing module 'yuv2rgb' (23#1) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:55]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:49' bound to instance 'p_yuv_channels_ch1_U' of component 'fifo_w8_d2_A' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:593]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d2_A' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:68]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w8_d2_A_shiftReg' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:13' bound to instance 'U_fifo_w8_d2_A_shiftReg' of component 'fifo_w8_d2_A_shiftReg' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:126]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d2_A_shiftReg' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d2_A_shiftReg' (24#1) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d2_A' (25#1) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:68]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:49' bound to instance 'p_yuv_channels_ch2_U' of component 'fifo_w8_d2_A' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:606]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:49' bound to instance 'p_yuv_channels_ch3_U' of component 'fifo_w8_d2_A' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:619]
INFO: [Synth 8-3491] module 'fifo_w16_d2_A' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w16_d2_A.vhd:49' bound to instance 'p_yuv_width_U' of component 'fifo_w16_d2_A' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:632]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d2_A' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w16_d2_A.vhd:68]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w16_d2_A_shiftReg' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w16_d2_A.vhd:13' bound to instance 'U_fifo_w16_d2_A_shiftReg' of component 'fifo_w16_d2_A_shiftReg' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w16_d2_A.vhd:126]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d2_A_shiftReg' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w16_d2_A.vhd:26]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d2_A_shiftReg' (26#1) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w16_d2_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d2_A' (27#1) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w16_d2_A.vhd:68]
INFO: [Synth 8-3491] module 'fifo_w16_d2_A' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w16_d2_A.vhd:49' bound to instance 'p_yuv_height_U' of component 'fifo_w16_d2_A' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:645]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:49' bound to instance 'Y_scale_channel_U' of component 'fifo_w8_d2_A' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:658]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:49' bound to instance 'U_scale_channel_U' of component 'fifo_w8_d2_A' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:671]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:49' bound to instance 'V_scale_channel_U' of component 'fifo_w8_d2_A' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:684]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:49' bound to instance 'p_scale_channels_ch1_U' of component 'fifo_w8_d2_A' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:697]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:49' bound to instance 'p_scale_channels_ch2_U' of component 'fifo_w8_d2_A' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:710]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:49' bound to instance 'p_scale_channels_ch3_U' of component 'fifo_w8_d2_A' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:723]
INFO: [Synth 8-3491] module 'fifo_w16_d2_A' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w16_d2_A.vhd:49' bound to instance 'p_scale_width_U' of component 'fifo_w16_d2_A' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:736]
INFO: [Synth 8-3491] module 'fifo_w16_d2_A' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w16_d2_A.vhd:49' bound to instance 'p_scale_height_U' of component 'fifo_w16_d2_A' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:749]
INFO: [Synth 8-3491] module 'start_for_yuv_scalbW' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/start_for_yuv_scalbW.vhd:49' bound to instance 'start_for_yuv_scalbW_U' of component 'start_for_yuv_scalbW' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:762]
INFO: [Synth 8-638] synthesizing module 'start_for_yuv_scalbW' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/start_for_yuv_scalbW.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'start_for_yuv_scalbW_shiftReg' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/start_for_yuv_scalbW.vhd:13' bound to instance 'U_start_for_yuv_scalbW_shiftReg' of component 'start_for_yuv_scalbW_shiftReg' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/start_for_yuv_scalbW.vhd:126]
INFO: [Synth 8-638] synthesizing module 'start_for_yuv_scalbW_shiftReg' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/start_for_yuv_scalbW.vhd:26]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_yuv_scalbW_shiftReg' (28#1) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/start_for_yuv_scalbW.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'start_for_yuv_scalbW' (29#1) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/start_for_yuv_scalbW.vhd:68]
INFO: [Synth 8-3491] module 'start_for_yuv2rgbmb6' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/start_for_yuv2rgbmb6.vhd:49' bound to instance 'start_for_yuv2rgbmb6_U' of component 'start_for_yuv2rgbmb6' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:775]
INFO: [Synth 8-638] synthesizing module 'start_for_yuv2rgbmb6' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/start_for_yuv2rgbmb6.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'start_for_yuv2rgbmb6_shiftReg' declared at '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/start_for_yuv2rgbmb6.vhd:13' bound to instance 'U_start_for_yuv2rgbmb6_shiftReg' of component 'start_for_yuv2rgbmb6_shiftReg' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/start_for_yuv2rgbmb6.vhd:126]
INFO: [Synth 8-638] synthesizing module 'start_for_yuv2rgbmb6_shiftReg' [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/start_for_yuv2rgbmb6.vhd:26]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_yuv2rgbmb6_shiftReg' (30#1) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/start_for_yuv2rgbmb6.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'start_for_yuv2rgbmb6' (31#1) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/start_for_yuv2rgbmb6.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter' (32#1) [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:92]
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_d0[7] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_d0[6] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_d0[5] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_d0[4] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_d0[3] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_d0[2] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_d0[1] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_d0[0] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_we0 driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[21] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[20] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[19] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[18] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[17] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[16] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[15] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[14] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[13] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[12] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[11] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[10] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[9] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[8] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[7] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[6] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[5] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[4] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[3] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[2] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[1] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[0] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_ce1 driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_d1[7] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_d1[6] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_d1[5] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_d1[4] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_d1[3] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_d1[2] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_d1[1] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_d1[0] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_we1 driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_d0[7] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_d0[6] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_d0[5] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_d0[4] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_d0[3] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_d0[2] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_d0[1] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_d0[0] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_we0 driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[21] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[20] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[19] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[18] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[17] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[16] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[15] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[14] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[13] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[12] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[11] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[10] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[9] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[8] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[7] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[6] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[5] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[4] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[3] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[2] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[1] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[0] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_ce1 driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_d1[7] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_d1[6] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_d1[5] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_d1[4] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_d1[3] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_d1[2] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_d1[1] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_d1[0] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_we1 driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_d0[7] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_d0[6] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_d0[5] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_d0[4] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_d0[3] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_d0[2] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_d0[1] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_d0[0] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_we0 driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_address1[21] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_address1[20] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_address1[19] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_address1[18] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_address1[17] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_address1[16] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_address1[15] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_address1[14] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_address1[13] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design yuv_filter_mul_9shbi has unconnected port reset
WARNING: [Synth 8-3331] design yuv_filter_mul_8ng8j has unconnected port reset
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch1_q1[7]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch1_q1[6]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch1_q1[5]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch1_q1[4]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch1_q1[3]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch1_q1[2]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch1_q1[1]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch1_q1[0]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch2_q1[7]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch2_q1[6]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch2_q1[5]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch2_q1[4]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch2_q1[3]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch2_q1[2]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch2_q1[1]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch2_q1[0]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch3_q1[7]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch3_q1[6]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch3_q1[5]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch3_q1[4]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch3_q1[3]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch3_q1[2]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch3_q1[1]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch3_q1[0]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q0[7]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q0[6]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q0[5]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q0[4]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q0[3]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q0[2]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q0[1]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q0[0]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q1[7]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q1[6]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q1[5]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q1[4]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q1[3]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q1[2]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q1[1]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q1[0]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch2_q0[7]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch2_q0[6]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch2_q0[5]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch2_q0[4]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch2_q0[3]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch2_q0[2]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch2_q0[1]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch2_q0[0]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch2_q1[7]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch2_q1[6]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch2_q1[5]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch2_q1[4]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch2_q1[3]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch2_q1[2]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch2_q1[1]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch2_q1[0]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch3_q0[7]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch3_q0[6]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch3_q0[5]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch3_q0[4]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch3_q0[3]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch3_q0[2]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch3_q0[1]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch3_q0[0]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch3_q1[7]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch3_q1[6]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch3_q1[5]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch3_q1[4]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch3_q1[3]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch3_q1[2]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch3_q1[1]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch3_q1[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1165.109 ; gain = 92.465 ; free physical = 182 ; free virtual = 3817
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1165.109 ; gain = 92.465 ; free physical = 186 ; free virtual = 3819
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.xdc]
Finished Parsing XDC File [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1529.066 ; gain = 0.000 ; free physical = 126 ; free virtual = 3578
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1529.066 ; gain = 456.422 ; free physical = 206 ; free virtual = 3657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1529.066 ; gain = 456.422 ; free physical = 206 ; free virtual = 3657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1529.066 ; gain = 456.422 ; free physical = 207 ; free virtual = 3658
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_24_reg_683_reg' and it is trimmed from '23' to '22' bits. [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:728]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_23_reg_678_reg' and it is trimmed from '15' to '14' bits. [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:719]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_22_reg_673_reg' and it is trimmed from '13' to '12' bits. [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:718]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_reg_261_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:633]
WARNING: [Synth 8-6014] Unused sequential element y_i_i_mid2_reg_662_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:720]
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_8ng8j.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element a_reg0_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_8ng8j.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element b_reg0_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_8ng8j.vhd:40]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_reg_163_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:448]
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_9shbi.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element a_reg0_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_9shbi.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element b_reg0_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_9shbi.vhd:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter6_tmp_s_reg_650_reg' and it is trimmed from '23' to '22' bits. [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:665]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter5_tmp_s_reg_650_reg' and it is trimmed from '23' to '22' bits. [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:663]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter4_tmp_s_reg_650_reg' and it is trimmed from '23' to '22' bits. [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:660]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter3_tmp_s_reg_650_reg' and it is trimmed from '23' to '22' bits. [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:656]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter2_tmp_s_reg_650_reg' and it is trimmed from '23' to '22' bits. [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:651]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_650_reg' and it is trimmed from '23' to '22' bits. [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:630]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_640_reg' and it is trimmed from '13' to '12' bits. [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:703]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_645_reg' and it is trimmed from '15' to '14' bits. [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:702]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "icmp1_fu_434_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_fu_428_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_reg_202_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:576]
WARNING: [Synth 8-6014] Unused sequential element y_mid2_reg_629_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:704]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w16_d2_A.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w16_d2_A.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w16_d2_A.vhd:36]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1529.066 ; gain = 456.422 ; free physical = 199 ; free virtual = 3650
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     22 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 6     
	   4 Input     16 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 13    
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 3     
	               22 Bit    Registers := 7     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 4     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 36    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 15    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 88    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 11    
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 70    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rgb2yuv11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     22 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   4 Input     16 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module yuv_filter_mul_8ng8j_Mul3S_0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module yuv_scale 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 3     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module yuv_filter_mul_9shbi_Mul3S_1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module yuv2rgb 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     22 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               22 Bit    Registers := 6     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 4     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 15    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_w8_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_yuv_scalbW_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_yuv_scalbW 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_yuv2rgbmb6_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_yuv2rgbmb6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
WARNING: [Synth 8-6014] Unused sequential element yuv2rgb_U0/ap_reg_pp0_iter3_Y_reg_655_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:654]
WARNING: [Synth 8-6014] Unused sequential element yuv2rgb_U0/ap_reg_pp0_iter4_Y_reg_655_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:658]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_ama_adibs.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_ama_adibs.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element rgb2yuv11_U0/indvar_flatten_reg_261_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:633]
WARNING: [Synth 8-6014] Unused sequential element rgb2yuv11_U0/y_i_i_mid2_reg_662_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:720]
WARNING: [Synth 8-6014] Unused sequential element yuv_scale_U0/indvar_flatten_reg_163_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:448]
WARNING: [Synth 8-6014] Unused sequential element yuv2rgb_U0/indvar_flatten_reg_202_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:576]
WARNING: [Synth 8-6014] Unused sequential element yuv2rgb_U0/y_mid2_reg_629_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:704]
DSP Report: Generating DSP rgb2yuv11_U0/yuv_filter_mul_mubkb_U1/yuv_filter_mul_mubkb_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator rgb2yuv11_U0/yuv_filter_mul_mubkb_U1/yuv_filter_mul_mubkb_DSP48_0_U/in00 is absorbed into DSP rgb2yuv11_U0/yuv_filter_mul_mubkb_U1/yuv_filter_mul_mubkb_DSP48_0_U/in00.
DSP Report: Generating DSP yuv_scale_U0/yuv_filter_mul_mubkb_x_U26/yuv_filter_mul_mubkb_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator yuv_scale_U0/yuv_filter_mul_mubkb_x_U26/yuv_filter_mul_mubkb_DSP48_0_U/in00 is absorbed into DSP yuv_scale_U0/yuv_filter_mul_mubkb_x_U26/yuv_filter_mul_mubkb_DSP48_0_U/in00.
DSP Report: Generating DSP yuv2rgb_U0/yuv_filter_mul_mubkb_x_U41/yuv_filter_mul_mubkb_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator yuv2rgb_U0/yuv_filter_mul_mubkb_x_U41/yuv_filter_mul_mubkb_DSP48_0_U/in00 is absorbed into DSP yuv2rgb_U0/yuv_filter_mul_mubkb_x_U41/yuv_filter_mul_mubkb_DSP48_0_U/in00.
DSP Report: Generating DSP yuv2rgb_U0/yuv_filter_ama_adibs_U42/yuv_filter_ama_adibs_DSP48_5_U/p, operation Mode is: (C:0x80)+((D:0x1fffff0)+A'')*(B:0x12a).
DSP Report: register A is absorbed into DSP yuv2rgb_U0/yuv_filter_ama_adibs_U42/yuv_filter_ama_adibs_DSP48_5_U/p.
DSP Report: register A is absorbed into DSP yuv2rgb_U0/yuv_filter_ama_adibs_U42/yuv_filter_ama_adibs_DSP48_5_U/p.
DSP Report: operator yuv2rgb_U0/yuv_filter_ama_adibs_U42/yuv_filter_ama_adibs_DSP48_5_U/p is absorbed into DSP yuv2rgb_U0/yuv_filter_ama_adibs_U42/yuv_filter_ama_adibs_DSP48_5_U/p.
DSP Report: operator yuv2rgb_U0/yuv_filter_ama_adibs_U42/yuv_filter_ama_adibs_DSP48_5_U/m is absorbed into DSP yuv2rgb_U0/yuv_filter_ama_adibs_U42/yuv_filter_ama_adibs_DSP48_5_U/p.
DSP Report: operator yuv2rgb_U0/yuv_filter_ama_adibs_U42/yuv_filter_ama_adibs_DSP48_5_U/ad is absorbed into DSP yuv2rgb_U0/yuv_filter_ama_adibs_U42/yuv_filter_ama_adibs_DSP48_5_U/p.
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch1_q1[7]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch1_q1[6]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch1_q1[5]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch1_q1[4]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch1_q1[3]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch1_q1[2]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch1_q1[1]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch1_q1[0]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch2_q1[7]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch2_q1[6]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch2_q1[5]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch2_q1[4]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch2_q1[3]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch2_q1[2]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch2_q1[1]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch2_q1[0]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch3_q1[7]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch3_q1[6]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch3_q1[5]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch3_q1[4]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch3_q1[3]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch3_q1[2]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch3_q1[1]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch3_q1[0]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q0[7]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q0[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_reg_729_reg[1]' (FDE) to 'rgb2yuv11_U0/R_reg_708_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_reg_729_reg[2]' (FDE) to 'rgb2yuv11_U0/R_reg_708_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_reg_729_reg[3]' (FDE) to 'rgb2yuv11_U0/R_reg_708_reg[2]'
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_reg_729_reg[4]' (FDE) to 'rgb2yuv11_U0/R_reg_708_reg[3]'
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_reg_729_reg[5]' (FDE) to 'rgb2yuv11_U0/R_reg_708_reg[4]'
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_reg_729_reg[6]' (FDE) to 'rgb2yuv11_U0/R_reg_708_reg[5]'
INFO: [Synth 8-3886] merging instance 'yuv2rgb_U0/tmp_1_reg_645_reg[0]' (FDE) to 'yuv2rgb_U0/tmp_reg_640_reg[0]'
INFO: [Synth 8-3886] merging instance 'yuv2rgb_U0/tmp_1_reg_645_reg[1]' (FDE) to 'yuv2rgb_U0/tmp_reg_640_reg[1]'
INFO: [Synth 8-3886] merging instance 'yuv2rgb_U0/tmp_1_reg_645_reg[2]' (FDE) to 'yuv2rgb_U0/tmp_reg_640_reg[2]'
INFO: [Synth 8-3886] merging instance 'yuv2rgb_U0/tmp_1_reg_645_reg[3]' (FDE) to 'yuv2rgb_U0/tmp_reg_640_reg[3]'
INFO: [Synth 8-3886] merging instance 'yuv2rgb_U0/tmp_1_reg_645_reg[4]' (FDE) to 'yuv2rgb_U0/tmp_reg_640_reg[4]'
INFO: [Synth 8-3886] merging instance 'yuv2rgb_U0/tmp_1_reg_645_reg[5]' (FDE) to 'yuv2rgb_U0/tmp_reg_640_reg[5]'
INFO: [Synth 8-3886] merging instance 'yuv2rgb_U0/tmp_1_reg_645_reg[6]' (FDE) to 'yuv2rgb_U0/tmp_reg_640_reg[6]'
INFO: [Synth 8-3886] merging instance 'yuv2rgb_U0/tmp_1_reg_645_reg[7]' (FDE) to 'yuv2rgb_U0/tmp_reg_640_reg[7]'
INFO: [Synth 8-3886] merging instance 'yuv2rgb_U0/tmp_1_reg_645_reg[8]' (FDE) to 'yuv2rgb_U0/tmp_reg_640_reg[8]'
INFO: [Synth 8-3886] merging instance 'yuv2rgb_U0/tmp_1_reg_645_reg[9]' (FDE) to 'yuv2rgb_U0/tmp_reg_640_reg[9]'
INFO: [Synth 8-3886] merging instance 'yuv2rgb_U0/tmp_1_reg_645_reg[10]' (FDE) to 'yuv2rgb_U0/tmp_reg_640_reg[10]'
INFO: [Synth 8-3886] merging instance 'yuv2rgb_U0/tmp_1_reg_645_reg[11]' (FDE) to 'yuv2rgb_U0/tmp_reg_640_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\yuv_scale_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'yuv2rgb_U0/tmp_19_reg_715_reg[16]' (FDE) to 'yuv2rgb_U0/tmp_20_reg_720_reg[0]'
INFO: [Synth 8-3886] merging instance 'yuv2rgb_U0/tmp_19_reg_715_reg[17]' (FDE) to 'yuv2rgb_U0/tmp_20_reg_720_reg[1]'
INFO: [Synth 8-3886] merging instance 'yuv2rgb_U0/tmp_20_reg_720_reg[2]' (FDE) to 'yuv2rgb_U0/tmp_19_reg_715_reg[18]'
INFO: [Synth 8-3886] merging instance 'yuv2rgb_U0/tmp_14_reg_705_reg[1]' (FDE) to 'yuv2rgb_U0/tmp_13_reg_699_reg[17]'
INFO: [Synth 8-3886] merging instance 'yuv2rgb_U0/tmp_13_reg_699_reg[16]' (FDE) to 'yuv2rgb_U0/tmp_14_reg_705_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgb2yuv11_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_23_reg_678_reg[0]' (FDE) to 'rgb2yuv11_U0/tmp_22_reg_673_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_23_reg_678_reg[1]' (FDE) to 'rgb2yuv11_U0/tmp_22_reg_673_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_23_reg_678_reg[2]' (FDE) to 'rgb2yuv11_U0/tmp_22_reg_673_reg[2]'
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_23_reg_678_reg[3]' (FDE) to 'rgb2yuv11_U0/tmp_22_reg_673_reg[3]'
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_23_reg_678_reg[4]' (FDE) to 'rgb2yuv11_U0/tmp_22_reg_673_reg[4]'
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_23_reg_678_reg[5]' (FDE) to 'rgb2yuv11_U0/tmp_22_reg_673_reg[5]'
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_23_reg_678_reg[6]' (FDE) to 'rgb2yuv11_U0/tmp_22_reg_673_reg[6]'
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_23_reg_678_reg[7]' (FDE) to 'rgb2yuv11_U0/tmp_22_reg_673_reg[7]'
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_23_reg_678_reg[8]' (FDE) to 'rgb2yuv11_U0/tmp_22_reg_673_reg[8]'
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_23_reg_678_reg[9]' (FDE) to 'rgb2yuv11_U0/tmp_22_reg_673_reg[9]'
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_23_reg_678_reg[10]' (FDE) to 'rgb2yuv11_U0/tmp_22_reg_673_reg[10]'
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_23_reg_678_reg[11]' (FDE) to 'rgb2yuv11_U0/tmp_22_reg_673_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\yuv2rgb_U0/ap_done_reg_reg )
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_17_reg_710_reg[17]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_17_reg_710_reg[16]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (rgb2yuv11_U0/ap_done_reg_reg) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (rgb2yuv11_U0/tmp_i_i_mid2_v_reg_668_reg[15]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (rgb2yuv11_U0/tmp_i_i_mid2_v_reg_668_reg[14]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (rgb2yuv11_U0/x_i_i_reg_272_reg[15]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (rgb2yuv11_U0/x_i_i_reg_272_reg[14]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv_scale_U0/ap_done_reg_reg) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv_scale_U0/yuv_filter_mul_8ng8j_U23/yuv_filter_mul_8ng8j_Mul3S_0_U/buff0_reg[6]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv_scale_U0/yuv_filter_mul_8ng8j_U23/yuv_filter_mul_8ng8j_Mul3S_0_U/buff0_reg[5]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv_scale_U0/yuv_filter_mul_8ng8j_U23/yuv_filter_mul_8ng8j_Mul3S_0_U/buff0_reg[4]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv_scale_U0/yuv_filter_mul_8ng8j_U23/yuv_filter_mul_8ng8j_Mul3S_0_U/buff0_reg[3]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv_scale_U0/yuv_filter_mul_8ng8j_U23/yuv_filter_mul_8ng8j_Mul3S_0_U/buff0_reg[2]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv_scale_U0/yuv_filter_mul_8ng8j_U23/yuv_filter_mul_8ng8j_Mul3S_0_U/buff0_reg[1]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv_scale_U0/yuv_filter_mul_8ng8j_U23/yuv_filter_mul_8ng8j_Mul3S_0_U/buff0_reg[0]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv_scale_U0/yuv_filter_mul_8ng8j_U24/yuv_filter_mul_8ng8j_Mul3S_0_U/buff0_reg[6]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv_scale_U0/yuv_filter_mul_8ng8j_U24/yuv_filter_mul_8ng8j_Mul3S_0_U/buff0_reg[5]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv_scale_U0/yuv_filter_mul_8ng8j_U24/yuv_filter_mul_8ng8j_Mul3S_0_U/buff0_reg[4]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv_scale_U0/yuv_filter_mul_8ng8j_U24/yuv_filter_mul_8ng8j_Mul3S_0_U/buff0_reg[3]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv_scale_U0/yuv_filter_mul_8ng8j_U24/yuv_filter_mul_8ng8j_Mul3S_0_U/buff0_reg[2]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv_scale_U0/yuv_filter_mul_8ng8j_U24/yuv_filter_mul_8ng8j_Mul3S_0_U/buff0_reg[1]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv_scale_U0/yuv_filter_mul_8ng8j_U24/yuv_filter_mul_8ng8j_Mul3S_0_U/buff0_reg[0]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv_scale_U0/yuv_filter_mul_8ng8j_U25/yuv_filter_mul_8ng8j_Mul3S_0_U/buff0_reg[6]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv_scale_U0/yuv_filter_mul_8ng8j_U25/yuv_filter_mul_8ng8j_Mul3S_0_U/buff0_reg[5]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv_scale_U0/yuv_filter_mul_8ng8j_U25/yuv_filter_mul_8ng8j_Mul3S_0_U/buff0_reg[4]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv_scale_U0/yuv_filter_mul_8ng8j_U25/yuv_filter_mul_8ng8j_Mul3S_0_U/buff0_reg[3]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv_scale_U0/yuv_filter_mul_8ng8j_U25/yuv_filter_mul_8ng8j_Mul3S_0_U/buff0_reg[2]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv_scale_U0/yuv_filter_mul_8ng8j_U25/yuv_filter_mul_8ng8j_Mul3S_0_U/buff0_reg[1]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv_scale_U0/yuv_filter_mul_8ng8j_U25/yuv_filter_mul_8ng8j_Mul3S_0_U/buff0_reg[0]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/ap_done_reg_reg) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_mid2_v_reg_635_reg[15]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_mid2_v_reg_635_reg[14]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/x_reg_213_reg[15]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/x_reg_213_reg[14]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_6_reg_725_reg[16]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_6_reg_725_reg[7]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_6_reg_725_reg[6]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_6_reg_725_reg[5]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_6_reg_725_reg[4]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_6_reg_725_reg[3]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_6_reg_725_reg[2]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_6_reg_725_reg[1]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_6_reg_725_reg[0]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_13_reg_699_reg[7]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_13_reg_699_reg[6]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_13_reg_699_reg[5]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_13_reg_699_reg[4]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_13_reg_699_reg[3]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_13_reg_699_reg[2]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_13_reg_699_reg[1]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_13_reg_699_reg[0]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_19_reg_715_reg[15]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_19_reg_715_reg[14]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_19_reg_715_reg[13]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_19_reg_715_reg[12]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_19_reg_715_reg[11]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_19_reg_715_reg[10]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_19_reg_715_reg[9]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_19_reg_715_reg[8]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_19_reg_715_reg[7]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_19_reg_715_reg[6]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_19_reg_715_reg[5]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_19_reg_715_reg[4]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_19_reg_715_reg[3]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_19_reg_715_reg[2]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_19_reg_715_reg[1]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_19_reg_715_reg[0]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (start_for_yuv_scalbW_U/U_start_for_yuv_scalbW_shiftReg/SRL_SIG_reg[0][0]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (start_for_yuv_scalbW_U/U_start_for_yuv_scalbW_shiftReg/SRL_SIG_reg[1][0]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (start_for_yuv2rgbmb6_U/U_start_for_yuv2rgbmb6_shiftReg/SRL_SIG_reg[0][0]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (start_for_yuv2rgbmb6_U/U_start_for_yuv2rgbmb6_shiftReg/SRL_SIG_reg[1][0]) is unused and will be removed from module yuv_filter.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1529.066 ; gain = 456.422 ; free physical = 171 ; free virtual = 3625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+----------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping                            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+----------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|yuv_filter_mac_mucud_DSP48_1 | C+A*B                                  | 9      | 7      | 9      | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|yuv_filter_mac_mudEe_DSP48_2 | C+A*B                                  | 9      | 7      | 10     | -      | 15     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|yuv_filter_mac_mueOg_DSP48_3 | C+A*B                                  | 9      | 9      | 10     | -      | 15     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|yuv_filter_mac_mufYi_DSP48_4 | C+A*B                                  | 9      | 8      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|yuv_filter_mac_mufYi_DSP48_4 | C+A*B                                  | 9      | 8      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|yuv_filter_mac_mujbC_DSP48_6 | C+A*B                                  | 8      | 8      | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|yuv_filter_mac_mukbM_DSP48_7 | C+A*B                                  | 11     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|yuv_filter_mul_mubkb_DSP48_0 | A*B                                    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yuv_filter_mul_mubkb_DSP48_0 | A*B                                    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yuv_filter_mul_mubkb_DSP48_0 | A*B                                    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yuv_filter                   | (C:0x80)+((D:0x1fffff0)+A'')*(B:0x12a) | 9      | 10     | 9      | 5      | 18     | 2    | 0    | 0    | 0    | 0     | 0    | 0    | 
+-----------------------------+----------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1529.066 ; gain = 456.422 ; free physical = 127 ; free virtual = 3441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1529.066 ; gain = 456.422 ; free physical = 122 ; free virtual = 3437
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1560.645 ; gain = 488.000 ; free physical = 133 ; free virtual = 3408
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1563.105 ; gain = 490.461 ; free physical = 131 ; free virtual = 3406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1563.105 ; gain = 490.461 ; free physical = 131 ; free virtual = 3406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1563.105 ; gain = 490.461 ; free physical = 130 ; free virtual = 3404
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1563.105 ; gain = 490.461 ; free physical = 130 ; free virtual = 3404
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1563.105 ; gain = 490.461 ; free physical = 130 ; free virtual = 3404
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1563.105 ; gain = 490.461 ; free physical = 130 ; free virtual = 3404
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|yuv_filter  | rgb2yuv11_U0/ap_reg_pp0_iter4_exitcond_flatten_reg_653_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yuv_filter  | yuv2rgb_U0/ap_reg_pp0_iter6_tmp_s_reg_650_reg[21]             | 5      | 22    | NO           | NO                 | YES               | 22     | 0       | 
|yuv_filter  | yuv2rgb_U0/ap_reg_pp0_iter4_E_reg_665_reg[7]                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|yuv_filter  | yuv2rgb_U0/ap_enable_reg_pp0_iter5_reg                        | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[2] | 4      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[2] | 4      | 16         | 16     | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   141|
|2     |DSP48E1_1 |     3|
|3     |DSP48E1_2 |     1|
|4     |DSP48E1_3 |     2|
|5     |DSP48E1_4 |     1|
|6     |DSP48E1_5 |     1|
|7     |DSP48E1_6 |     1|
|8     |DSP48E1_7 |     1|
|9     |DSP48E1_8 |     1|
|10    |LUT1      |   170|
|11    |LUT2      |   239|
|12    |LUT3      |    93|
|13    |LUT4      |   153|
|14    |LUT5      |   127|
|15    |LUT6      |   285|
|16    |SRL16E    |   168|
|17    |FDRE      |   943|
|18    |FDSE      |    50|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------------+--------------------------------+------+
|      |Instance                             |Module                          |Cells |
+------+-------------------------------------+--------------------------------+------+
|1     |top                                  |                                |  2380|
|2     |  U_scale_channel_U                  |fifo_w8_d2_A                    |    21|
|3     |    U_fifo_w8_d2_A_shiftReg          |fifo_w8_d2_A_shiftReg_31        |    10|
|4     |  V_scale_channel_U                  |fifo_w8_d2_A_0                  |    21|
|5     |    U_fifo_w8_d2_A_shiftReg          |fifo_w8_d2_A_shiftReg_30        |    10|
|6     |  Y_scale_channel_U                  |fifo_w8_d2_A_1                  |    21|
|7     |    U_fifo_w8_d2_A_shiftReg          |fifo_w8_d2_A_shiftReg_29        |    10|
|8     |  p_scale_channels_ch1_U             |fifo_w8_d2_A_2                  |    21|
|9     |    U_fifo_w8_d2_A_shiftReg          |fifo_w8_d2_A_shiftReg_28        |    10|
|10    |  p_scale_channels_ch2_U             |fifo_w8_d2_A_3                  |    21|
|11    |    U_fifo_w8_d2_A_shiftReg          |fifo_w8_d2_A_shiftReg_27        |    10|
|12    |  p_scale_channels_ch3_U             |fifo_w8_d2_A_4                  |    23|
|13    |    U_fifo_w8_d2_A_shiftReg          |fifo_w8_d2_A_shiftReg_26        |    11|
|14    |  p_scale_height_U                   |fifo_w16_d2_A                   |    30|
|15    |    U_fifo_w16_d2_A_shiftReg         |fifo_w16_d2_A_shiftReg_25       |    18|
|16    |  p_scale_width_U                    |fifo_w16_d2_A_5                 |    29|
|17    |    U_fifo_w16_d2_A_shiftReg         |fifo_w16_d2_A_shiftReg_24       |    18|
|18    |  p_yuv_channels_ch1_U               |fifo_w8_d2_A_6                  |    21|
|19    |    U_fifo_w8_d2_A_shiftReg          |fifo_w8_d2_A_shiftReg_23        |    10|
|20    |  p_yuv_channels_ch2_U               |fifo_w8_d2_A_7                  |    21|
|21    |    U_fifo_w8_d2_A_shiftReg          |fifo_w8_d2_A_shiftReg_22        |    10|
|22    |  p_yuv_channels_ch3_U               |fifo_w8_d2_A_8                  |    21|
|23    |    U_fifo_w8_d2_A_shiftReg          |fifo_w8_d2_A_shiftReg           |    10|
|24    |  p_yuv_height_U                     |fifo_w16_d2_A_9                 |    29|
|25    |    U_fifo_w16_d2_A_shiftReg         |fifo_w16_d2_A_shiftReg_21       |    18|
|26    |  p_yuv_width_U                      |fifo_w16_d2_A_10                |    31|
|27    |    U_fifo_w16_d2_A_shiftReg         |fifo_w16_d2_A_shiftReg          |    18|
|28    |  rgb2yuv11_U0                       |rgb2yuv11                       |   547|
|29    |    yuv_filter_mac_mucud_U2          |yuv_filter_mac_mucud            |    10|
|30    |      yuv_filter_mac_mucud_DSP48_1_U |yuv_filter_mac_mucud_DSP48_1    |    10|
|31    |    yuv_filter_mac_mudEe_U3          |yuv_filter_mac_mudEe            |    23|
|32    |      yuv_filter_mac_mudEe_DSP48_2_U |yuv_filter_mac_mudEe_DSP48_2    |    23|
|33    |    yuv_filter_mac_mueOg_U4          |yuv_filter_mac_mueOg            |     4|
|34    |      yuv_filter_mac_mueOg_DSP48_3_U |yuv_filter_mac_mueOg_DSP48_3    |     4|
|35    |    yuv_filter_mac_mufYi_U5          |yuv_filter_mac_mufYi            |     3|
|36    |      yuv_filter_mac_mufYi_DSP48_4_U |yuv_filter_mac_mufYi_DSP48_4_20 |     3|
|37    |    yuv_filter_mac_mufYi_U6          |yuv_filter_mac_mufYi_17         |     4|
|38    |      yuv_filter_mac_mufYi_DSP48_4_U |yuv_filter_mac_mufYi_DSP48_4    |     4|
|39    |    yuv_filter_mul_mubkb_U1          |yuv_filter_mul_mubkb_18         |     1|
|40    |      yuv_filter_mul_mubkb_DSP48_0_U |yuv_filter_mul_mubkb_DSP48_0_19 |     1|
|41    |  start_for_yuv2rgbmb6_U             |start_for_yuv2rgbmb6            |     9|
|42    |  start_for_yuv_scalbW_U             |start_for_yuv_scalbW            |     9|
|43    |  yuv2rgb_U0                         |yuv2rgb                         |   843|
|44    |    yuv_filter_ama_adibs_U42         |yuv_filter_ama_adibs            |    21|
|45    |      yuv_filter_ama_adibs_DSP48_5_U |yuv_filter_ama_adibs_DSP48_5    |    21|
|46    |    yuv_filter_mac_mujbC_U43         |yuv_filter_mac_mujbC            |    19|
|47    |      yuv_filter_mac_mujbC_DSP48_6_U |yuv_filter_mac_mujbC_DSP48_6    |    19|
|48    |    yuv_filter_mac_mukbM_U44         |yuv_filter_mac_mukbM            |     4|
|49    |      yuv_filter_mac_mukbM_DSP48_7_U |yuv_filter_mac_mukbM_DSP48_7    |     4|
|50    |    yuv_filter_mul_9shbi_U40         |yuv_filter_mul_9shbi            |   153|
|51    |      yuv_filter_mul_9shbi_Mul3S_1_U |yuv_filter_mul_9shbi_Mul3S_1    |   153|
|52    |    yuv_filter_mul_mubkb_x_U41       |yuv_filter_mul_mubkb_15         |     1|
|53    |      yuv_filter_mul_mubkb_DSP48_0_U |yuv_filter_mul_mubkb_DSP48_0_16 |     1|
|54    |  yuv_scale_U0                       |yuv_scale                       |   662|
|55    |    yuv_filter_mul_8ng8j_U23         |yuv_filter_mul_8ng8j            |   122|
|56    |      yuv_filter_mul_8ng8j_Mul3S_0_U |yuv_filter_mul_8ng8j_Mul3S_0_14 |   122|
|57    |    yuv_filter_mul_8ng8j_U24         |yuv_filter_mul_8ng8j_11         |   122|
|58    |      yuv_filter_mul_8ng8j_Mul3S_0_U |yuv_filter_mul_8ng8j_Mul3S_0_13 |   122|
|59    |    yuv_filter_mul_8ng8j_U25         |yuv_filter_mul_8ng8j_12         |   125|
|60    |      yuv_filter_mul_8ng8j_Mul3S_0_U |yuv_filter_mul_8ng8j_Mul3S_0    |   125|
|61    |    yuv_filter_mul_mubkb_x_U26       |yuv_filter_mul_mubkb            |     1|
|62    |      yuv_filter_mul_mubkb_DSP48_0_U |yuv_filter_mul_mubkb_DSP48_0    |     1|
+------+-------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1563.105 ; gain = 490.461 ; free physical = 130 ; free virtual = 3404
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 399 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1563.105 ; gain = 126.504 ; free physical = 197 ; free virtual = 3471
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1563.113 ; gain = 490.461 ; free physical = 197 ; free virtual = 3471
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 152 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

192 Infos, 386 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1599.121 ; gain = 539.094 ; free physical = 226 ; free virtual = 3478
INFO: [Common 17-1381] The checkpoint '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/project.runs/synth_1/yuv_filter.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1623.133 ; gain = 0.000 ; free physical = 220 ; free virtual = 3480
INFO: [Common 17-206] Exiting Vivado at Thu May 13 18:35:31 2021...
[Thu May 13 18:35:35 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.24 ; elapsed = 00:01:12 . Memory (MB): peak = 1081.008 ; gain = 0.000 ; free physical = 730 ; free virtual = 3991
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 152 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.xdc:2]
Finished Parsing XDC File [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1364.508 ; gain = 283.500 ; free physical = 483 ; free virtual = 3746
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1365.508 ; gain = 1.000 ; free physical = 483 ; free virtual = 3746
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1879.059 ; gain = 513.551 ; free physical = 129 ; free virtual = 3385
[Thu May 13 18:35:58 2021] Launched impl_1...
Run output will be captured here: /home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/project.runs/impl_1/runme.log
[Thu May 13 18:35:58 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log yuv_filter.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source yuv_filter.tcl -notrace


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source yuv_filter.tcl -notrace
Command: open_checkpoint /home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/project.runs/impl_1/yuv_filter.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1060.000 ; gain = 0.000 ; free physical = 167 ; free virtual = 3256
INFO: [Netlist 29-17] Analyzing 152 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/project.runs/impl_1/.Xil/Vivado-52948-lfvelez-Latitude-7290/dcp3/yuv_filter.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.xdc:2]
Finished Parsing XDC File [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/project.runs/impl_1/.Xil/Vivado-52948-lfvelez-Latitude-7290/dcp3/yuv_filter.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.1 (64-bit) build 1846317
open_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1307.477 ; gain = 247.477 ; free physical = 119 ; free virtual = 2986
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1398.508 ; gain = 91.031 ; free physical = 128 ; free virtual = 2977
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11554a72a

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1872.027 ; gain = 56.027 ; free physical = 131 ; free virtual = 2581
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 140 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17e77af34

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1872.027 ; gain = 56.027 ; free physical = 129 ; free virtual = 2580
INFO: [Opt 31-389] Phase Constant propagation created 31 cells and removed 90 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14eaa6650

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1872.027 ; gain = 56.027 ; free physical = 129 ; free virtual = 2580
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14eaa6650

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.49 . Memory (MB): peak = 1872.027 ; gain = 56.027 ; free physical = 129 ; free virtual = 2580
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 14eaa6650

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1872.027 ; gain = 56.027 ; free physical = 129 ; free virtual = 2580
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1872.027 ; gain = 0.000 ; free physical = 129 ; free virtual = 2580
Ending Logic Optimization Task | Checksum: 14eaa6650

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1872.027 ; gain = 56.027 ; free physical = 129 ; free virtual = 2580

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 142c60b03

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1872.027 ; gain = 0.000 ; free physical = 129 ; free virtual = 2580
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1872.027 ; gain = 564.551 ; free physical = 129 ; free virtual = 2580
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/project.runs/impl_1/yuv_filter_opt.dcp' has been generated.
Command: report_drc -file yuv_filter_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/project.runs/impl_1/yuv_filter_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1945.059 ; gain = 0.000 ; free physical = 133 ; free virtual = 2548
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fcd8f984

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1945.059 ; gain = 0.000 ; free physical = 133 ; free virtual = 2548
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1945.059 ; gain = 0.000 ; free physical = 135 ; free virtual = 2550

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b0721ad9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.90 . Memory (MB): peak = 1945.059 ; gain = 0.000 ; free physical = 135 ; free virtual = 2550

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14283a3d8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1952.086 ; gain = 7.027 ; free physical = 128 ; free virtual = 2545

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14283a3d8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1952.086 ; gain = 7.027 ; free physical = 128 ; free virtual = 2545
Phase 1 Placer Initialization | Checksum: 14283a3d8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1952.086 ; gain = 7.027 ; free physical = 128 ; free virtual = 2546

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1684e3c38

Time (s): cpu = 00:00:19 ; elapsed = 00:00:04 . Memory (MB): peak = 2008.113 ; gain = 63.055 ; free physical = 119 ; free virtual = 2540

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1684e3c38

Time (s): cpu = 00:00:19 ; elapsed = 00:00:04 . Memory (MB): peak = 2008.113 ; gain = 63.055 ; free physical = 119 ; free virtual = 2540

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a0e91040

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 2008.113 ; gain = 63.055 ; free physical = 118 ; free virtual = 2539

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 123555946

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 2008.113 ; gain = 63.055 ; free physical = 120 ; free virtual = 2539

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a5e90a3e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 2008.113 ; gain = 63.055 ; free physical = 120 ; free virtual = 2539

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1d0a17aa2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 2008.113 ; gain = 63.055 ; free physical = 120 ; free virtual = 2539

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1d0a17aa2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 2008.113 ; gain = 63.055 ; free physical = 120 ; free virtual = 2539

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1af372bc6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 2008.113 ; gain = 63.055 ; free physical = 117 ; free virtual = 2538

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 173f71887

Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 2008.113 ; gain = 63.055 ; free physical = 117 ; free virtual = 2538

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1b42f4415

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2008.113 ; gain = 63.055 ; free physical = 117 ; free virtual = 2538

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1b42f4415

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 2008.113 ; gain = 63.055 ; free physical = 116 ; free virtual = 2538
Phase 3 Detail Placement | Checksum: 1b42f4415

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 2008.113 ; gain = 63.055 ; free physical = 116 ; free virtual = 2538

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c98b2cac

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c98b2cac

Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 2008.113 ; gain = 63.055 ; free physical = 134 ; free virtual = 2531
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.160. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1806489cd

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 2008.113 ; gain = 63.055 ; free physical = 132 ; free virtual = 2531
Phase 4.1 Post Commit Optimization | Checksum: 1806489cd

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 2008.113 ; gain = 63.055 ; free physical = 132 ; free virtual = 2531

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1806489cd

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 2008.113 ; gain = 63.055 ; free physical = 132 ; free virtual = 2532

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1806489cd

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 2008.113 ; gain = 63.055 ; free physical = 132 ; free virtual = 2532

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: f0ad3339

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 2008.113 ; gain = 63.055 ; free physical = 132 ; free virtual = 2532
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f0ad3339

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 2008.113 ; gain = 63.055 ; free physical = 132 ; free virtual = 2532
Ending Placer Task | Checksum: a9e5ac90

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 2008.113 ; gain = 63.055 ; free physical = 136 ; free virtual = 2535
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 2008.113 ; gain = 63.055 ; free physical = 136 ; free virtual = 2535
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2008.113 ; gain = 0.000 ; free physical = 133 ; free virtual = 2536
INFO: [Common 17-1381] The checkpoint '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/project.runs/impl_1/yuv_filter_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2008.113 ; gain = 0.000 ; free physical = 146 ; free virtual = 2521
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2008.113 ; gain = 0.000 ; free physical = 154 ; free virtual = 2529
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2008.113 ; gain = 0.000 ; free physical = 153 ; free virtual = 2528
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2008.113 ; gain = 0.000 ; free physical = 153 ; free virtual = 2529

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 19daaf06c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2008.113 ; gain = 0.000 ; free physical = 127 ; free virtual = 2510
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.160 | TNS=-0.826 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: 19daaf06c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2008.113 ; gain = 0.000 ; free physical = 125 ; free virtual = 2511

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 2 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net rgb2yuv11_U0/yuv_filter_mac_mudEe_U3/yuv_filter_mac_mudEe_DSP48_2_U/p_3[3].  Did not re-place instance rgb2yuv11_U0/yuv_filter_mac_mudEe_U3/yuv_filter_mac_mudEe_DSP48_2_U/tmp3_fu_510_p2__0_carry__0_i_1
INFO: [Physopt 32-662] Processed net rgb2yuv11_U0/yuv_filter_mac_mudEe_U3/yuv_filter_mac_mudEe_DSP48_2_U/p_2[3].  Did not re-place instance rgb2yuv11_U0/yuv_filter_mac_mudEe_U3/yuv_filter_mac_mudEe_DSP48_2_U/tmp3_fu_510_p2__0_carry__0_i_5
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2008.113 ; gain = 0.000 ; free physical = 125 ; free virtual = 2511
Phase 3 Placement Based Optimization | Checksum: 1cd510568

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2008.113 ; gain = 0.000 ; free physical = 125 ; free virtual = 2511

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2008.113 ; gain = 0.000 ; free physical = 125 ; free virtual = 2511
Phase 4 Rewire | Checksum: 1cd510568

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2008.113 ; gain = 0.000 ; free physical = 125 ; free virtual = 2511

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 1 candidate net for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 5 Critical Cell Optimization | Checksum: 1cd510568

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2008.113 ; gain = 0.000 ; free physical = 125 ; free virtual = 2511

Phase 6 DSP Register Optimization
INFO: [Physopt 32-457] Pass 1. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-665] Processed cell rgb2yuv11_U0/yuv_filter_mac_mufYi_U5/yuv_filter_mac_mufYi_DSP48_4_U/p. 48 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 1 net or cell. Created 48 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.137 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2018.117 ; gain = 0.000 ; free physical = 124 ; free virtual = 2509
Phase 6 DSP Register Optimization | Checksum: 219b94d4e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 2018.117 ; gain = 10.004 ; free physical = 124 ; free virtual = 2509

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 7 BRAM Register Optimization | Checksum: 219b94d4e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 2018.117 ; gain = 10.004 ; free physical = 124 ; free virtual = 2509

Phase 8 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 8 URAM Register Optimization | Checksum: 219b94d4e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 2018.117 ; gain = 10.004 ; free physical = 123 ; free virtual = 2509

Phase 9 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 9 Shift Register Optimization | Checksum: 219b94d4e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 2018.117 ; gain = 10.004 ; free physical = 123 ; free virtual = 2509

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 10 Critical Pin Optimization | Checksum: 219b94d4e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2018.117 ; gain = 10.004 ; free physical = 123 ; free virtual = 2509

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 219b94d4e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2018.117 ; gain = 10.004 ; free physical = 123 ; free virtual = 2509

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 219b94d4e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2018.117 ; gain = 10.004 ; free physical = 123 ; free virtual = 2509
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2018.117 ; gain = 0.000 ; free physical = 123 ; free virtual = 2509
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.137 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register       |          0.297  |          0.826  |           48  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.297  |          0.826  |           48  |              0  |                     1  |           0  |           7  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 1c153284e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2018.117 ; gain = 10.004 ; free physical = 123 ; free virtual = 2509
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2018.117 ; gain = 0.000 ; free physical = 118 ; free virtual = 2508
INFO: [Common 17-1381] The checkpoint '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/project.runs/impl_1/yuv_filter_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 93213863 ConstDB: 0 ShapeSum: a8e2eee5 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "in_height[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_height[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_height[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_height[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_height[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_height[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_height[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_height[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_height[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_height[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_height[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_height[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_height[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_height[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_height[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_height[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_height[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_height[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_height[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_height[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_height[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_height[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_height[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_height[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_height[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_height[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_height[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_height[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_height[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_height[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_height[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_height[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_width[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_width[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_width[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_width[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_width[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_width[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_width[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_width[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_width[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_width[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_width[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_width[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_width[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_width[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_width[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_width[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_width[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_width[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_width[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_width[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_width[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_width[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_width[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_width[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_width[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_width[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_width[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_width[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_width[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_width[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_width[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_width[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch1_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch1_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch1_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch1_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch1_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch1_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch1_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch1_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch1_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch1_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch1_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch1_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch1_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch1_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch1_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch1_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch3_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch3_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch3_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch3_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch3_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch3_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch3_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch3_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch3_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch3_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch3_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch3_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch3_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch3_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch3_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch3_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch2_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch2_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch2_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch2_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch2_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch2_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch2_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch2_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch2_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch2_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch2_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch2_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch2_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch2_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch2_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch2_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "V_scale[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "V_scale[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "V_scale[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "V_scale[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "V_scale[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "V_scale[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "V_scale[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "V_scale[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "V_scale[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "V_scale[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "V_scale[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "V_scale[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "V_scale[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "V_scale[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "V_scale[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "V_scale[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "U_scale[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "U_scale[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "U_scale[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "U_scale[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "U_scale[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "U_scale[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "U_scale[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "U_scale[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "U_scale[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "U_scale[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "U_scale[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "U_scale[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "U_scale[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "U_scale[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "U_scale[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "U_scale[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_scale[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_scale[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_scale[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_scale[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_scale[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_scale[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_scale[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_scale[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_scale[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_scale[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_scale[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_scale[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_scale[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_scale[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_scale[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_scale[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 13be1d79c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2018.117 ; gain = 0.000 ; free physical = 134 ; free virtual = 2386

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13be1d79c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2018.117 ; gain = 0.000 ; free physical = 135 ; free virtual = 2387

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13be1d79c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2018.117 ; gain = 0.000 ; free physical = 124 ; free virtual = 2360

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13be1d79c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2018.117 ; gain = 0.000 ; free physical = 128 ; free virtual = 2357
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a97cd50a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2018.117 ; gain = 0.000 ; free physical = 135 ; free virtual = 2348
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.046  | TNS=0.000  | WHS=-0.170 | THS=-17.827|

Phase 2 Router Initialization | Checksum: 1dbfc1b13

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2018.117 ; gain = 0.000 ; free physical = 134 ; free virtual = 2346

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19f7b4c63

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2018.117 ; gain = 0.000 ; free physical = 131 ; free virtual = 2345

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 186
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.166  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 22d702fb6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 2018.117 ; gain = 0.000 ; free physical = 130 ; free virtual = 2344
Phase 4 Rip-up And Reroute | Checksum: 22d702fb6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 2018.117 ; gain = 0.000 ; free physical = 130 ; free virtual = 2344

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2762ba49a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2018.117 ; gain = 0.000 ; free physical = 130 ; free virtual = 2344
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.315  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2762ba49a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2018.117 ; gain = 0.000 ; free physical = 130 ; free virtual = 2344

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2762ba49a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2018.117 ; gain = 0.000 ; free physical = 130 ; free virtual = 2344
Phase 5 Delay and Skew Optimization | Checksum: 2762ba49a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2018.117 ; gain = 0.000 ; free physical = 130 ; free virtual = 2344

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 244ba5a4d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2018.117 ; gain = 0.000 ; free physical = 130 ; free virtual = 2343
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.315  | TNS=0.000  | WHS=0.031  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c8f9269a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2018.117 ; gain = 0.000 ; free physical = 130 ; free virtual = 2343
Phase 6 Post Hold Fix | Checksum: 1c8f9269a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2018.117 ; gain = 0.000 ; free physical = 129 ; free virtual = 2343

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.61768 %
  Global Horizontal Routing Utilization  = 0.795037 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 21678fceb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2018.117 ; gain = 0.000 ; free physical = 129 ; free virtual = 2343

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 21678fceb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 2018.117 ; gain = 0.000 ; free physical = 129 ; free virtual = 2342

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19e7f26e5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 2018.117 ; gain = 0.000 ; free physical = 129 ; free virtual = 2342

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.315  | TNS=0.000  | WHS=0.031  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19e7f26e5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 2018.117 ; gain = 0.000 ; free physical = 129 ; free virtual = 2342
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 2018.117 ; gain = 0.000 ; free physical = 159 ; free virtual = 2373

Routing Is Done.
88 Infos, 82 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 2018.117 ; gain = 0.000 ; free physical = 159 ; free virtual = 2373
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2018.117 ; gain = 0.000 ; free physical = 154 ; free virtual = 2372
INFO: [Common 17-1381] The checkpoint '/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/project.runs/impl_1/yuv_filter_routed.dcp' has been generated.
Command: report_drc -file yuv_filter_drc_routed.rpt -pb yuv_filter_drc_routed.pb -rpx yuv_filter_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/project.runs/impl_1/yuv_filter_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file yuv_filter_methodology_drc_routed.rpt -rpx yuv_filter_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/project.runs/impl_1/yuv_filter_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file yuv_filter_power_routed.rpt -pb yuv_filter_power_summary_routed.pb -rpx yuv_filter_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
95 Infos, 82 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu May 13 18:37:12 2021...
[Thu May 13 18:37:15 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.25 ; elapsed = 00:01:17 . Memory (MB): peak = 1913.070 ; gain = 8.000 ; free physical = 1095 ; free virtual = 3238
INFO: [Netlist 29-17] Analyzing 150 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/.Xil/Vivado-52693-lfvelez-Latitude-7290/dcp4/yuv_filter.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.xdc:2]
Finished Parsing XDC File [/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab2/yuv_filter.prj/solution3/impl/vhdl/.Xil/Vivado-52693-lfvelez-Latitude-7290/dcp4/yuv_filter.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2003.109 ; gain = 1.000 ; free physical = 980 ; free virtual = 3139
Restored from archive | CPU: 0.170000 secs | Memory: 2.353012 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2003.109 ; gain = 1.000 ; free physical = 980 ; free virtual = 3139
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_utilization: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2189.156 ; gain = 58.027 ; free physical = 980 ; free virtual = 3134


Implementation tool: Xilinx Vivado v.2017.1
Project:             yuv_filter.prj
Solution:            solution3
Device target:       xc7z010clg400-1
Report date:         Thu May 13 18:37:18 CEST 2021

#=== Post-Implementation Resource usage ===
SLICE:          360
LUT:            808
FF:            1031
DSP:             11
BRAM:             0
SRL:             87
#=== Final timing ===
CP required:    8.000
CP achieved post-synthesis:    7.833
CP achieved post-implementation:    7.685
Timing met
INFO: [Common 17-206] Exiting Vivado at Thu May 13 18:37:18 2021...
