{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1644330748604 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1644330748604 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TOP_ResonantConverter_control EP4SGX230KF40C2 " "Selected device EP4SGX230KF40C2 for design \"TOP_ResonantConverter_control\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1644330748625 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1644330748664 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1644330748664 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clock3 " "Compensate clock of PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has been set to clock3" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1644330748726 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1644330749071 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX180KF40C2 " "Device EP4SGX180KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1644330749154 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX290KF40C2 " "Device EP4SGX290KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1644330749154 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX360KF40C2 " "Device EP4SGX360KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1644330749154 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX530KH40C2 " "Device EP4SGX530KH40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1644330749154 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1644330749154 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ W30 " "Pin ~ALTERA_DATA0~ is reserved at location W30" {  } { { "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 5551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1644330749159 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1644330749159 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1644330749160 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Left/Right PLL " "Implemented PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1644330750381 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[3\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1644330750381 ""}  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1644330750381 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1644330750660 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TOP_ResonantConverter_control.sdc " "Synopsys Design Constraints File file not found: 'TOP_ResonantConverter_control.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1644330750661 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1644330750661 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1644330750663 ""}
{ "Warning" "WSTA_SCC_LOOP" "94 " "Found combinational loop of 94 nodes" { { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[8\]~6\|combout " "Node \"theta_control_inst\|angle\[8\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~9\|dataa " "Node \"theta_control_inst\|angle_sat\[0\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~9\|combout " "Node \"theta_control_inst\|angle_sat\[0\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[0\]~34\|datad " "Node \"theta_control_inst\|angle\[0\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[0\]~34\|combout " "Node \"theta_control_inst\|angle\[0\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~1\|datad " "Node \"theta_control_inst\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~1\|cout " "Node \"theta_control_inst\|Add0~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~5\|cin " "Node \"theta_control_inst\|Add0~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~5\|sumout " "Node \"theta_control_inst\|Add0~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[2\]~30\|datad " "Node \"theta_control_inst\|angle\[2\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[2\]~30\|combout " "Node \"theta_control_inst\|angle\[2\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~0\|datab " "Node \"theta_control_inst\|LessThan0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~0\|combout " "Node \"theta_control_inst\|LessThan0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~1\|datad " "Node \"theta_control_inst\|LessThan0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~1\|combout " "Node \"theta_control_inst\|LessThan0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~25\|datad " "Node \"theta_control_inst\|Add0~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~25\|cout " "Node \"theta_control_inst\|Add0~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~29\|cin " "Node \"theta_control_inst\|Add0~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~29\|sumout " "Node \"theta_control_inst\|Add0~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[8\]~6\|datad " "Node \"theta_control_inst\|angle\[8\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~25\|sumout " "Node \"theta_control_inst\|Add0~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[7\]~10\|datad " "Node \"theta_control_inst\|angle\[7\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[7\]~10\|combout " "Node \"theta_control_inst\|angle\[7\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~2\|dataa " "Node \"theta_control_inst\|LessThan0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~2\|combout " "Node \"theta_control_inst\|LessThan0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~1\|datad " "Node \"theta_control_inst\|angle_sat\[0\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~1\|combout " "Node \"theta_control_inst\|angle_sat\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~25\|datab " "Node \"theta_control_inst\|Add0~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~21\|datab " "Node \"theta_control_inst\|Add0~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~21\|cout " "Node \"theta_control_inst\|Add0~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~25\|cin " "Node \"theta_control_inst\|Add0~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~21\|sumout " "Node \"theta_control_inst\|Add0~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[6\]~14\|datad " "Node \"theta_control_inst\|angle\[6\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[6\]~14\|combout " "Node \"theta_control_inst\|angle\[6\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~1\|dataa " "Node \"theta_control_inst\|LessThan0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~1\|datab " "Node \"theta_control_inst\|angle_sat\[0\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~21\|datad " "Node \"theta_control_inst\|Add0~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~17\|datab " "Node \"theta_control_inst\|Add0~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~17\|cout " "Node \"theta_control_inst\|Add0~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~21\|cin " "Node \"theta_control_inst\|Add0~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~17\|sumout " "Node \"theta_control_inst\|Add0~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[5\]~18\|datad " "Node \"theta_control_inst\|angle\[5\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[5\]~18\|combout " "Node \"theta_control_inst\|angle\[5\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~1\|datac " "Node \"theta_control_inst\|LessThan0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~1\|datac " "Node \"theta_control_inst\|angle_sat\[0\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~17\|datad " "Node \"theta_control_inst\|Add0~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~13\|datab " "Node \"theta_control_inst\|Add0~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~13\|cout " "Node \"theta_control_inst\|Add0~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~17\|cin " "Node \"theta_control_inst\|Add0~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~13\|sumout " "Node \"theta_control_inst\|Add0~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[4\]~22\|datad " "Node \"theta_control_inst\|angle\[4\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[4\]~22\|combout " "Node \"theta_control_inst\|angle\[4\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~1\|datab " "Node \"theta_control_inst\|LessThan0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~0\|dataa " "Node \"theta_control_inst\|angle_sat\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~0\|combout " "Node \"theta_control_inst\|angle_sat\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~1\|datae " "Node \"theta_control_inst\|angle_sat\[0\]~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~13\|datad " "Node \"theta_control_inst\|Add0~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~9\|datab " "Node \"theta_control_inst\|Add0~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~9\|cout " "Node \"theta_control_inst\|Add0~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~13\|cin " "Node \"theta_control_inst\|Add0~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~9\|sumout " "Node \"theta_control_inst\|Add0~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[3\]~26\|datad " "Node \"theta_control_inst\|angle\[3\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[3\]~26\|combout " "Node \"theta_control_inst\|angle\[3\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~0\|dataa " "Node \"theta_control_inst\|LessThan0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~0\|datab " "Node \"theta_control_inst\|angle_sat\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~9\|datad " "Node \"theta_control_inst\|Add0~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~5\|datab " "Node \"theta_control_inst\|Add0~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~5\|cout " "Node \"theta_control_inst\|Add0~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~9\|cin " "Node \"theta_control_inst\|Add0~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~1\|datab " "Node \"theta_control_inst\|Add0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~1\|sumout " "Node \"theta_control_inst\|Add0~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[1\]~2\|datad " "Node \"theta_control_inst\|angle\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle\[1\]~2\|combout " "Node \"theta_control_inst\|angle\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~0\|datac " "Node \"theta_control_inst\|LessThan0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~1\|dataf " "Node \"theta_control_inst\|Add0~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~0\|datad " "Node \"theta_control_inst\|angle_sat\[0\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~9\|datab " "Node \"theta_control_inst\|angle_sat\[0\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~17\|datac " "Node \"theta_control_inst\|Add0~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~9\|datac " "Node \"theta_control_inst\|Add0~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~1\|datac " "Node \"theta_control_inst\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~1\|dataa " "Node \"theta_control_inst\|angle_sat\[0\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~25\|datac " "Node \"theta_control_inst\|Add0~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~2\|datab " "Node \"theta_control_inst\|LessThan0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~0\|datac " "Node \"theta_control_inst\|angle_sat\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~5\|datad " "Node \"theta_control_inst\|Add0~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|angle_sat\[0\]~9\|datac " "Node \"theta_control_inst\|angle_sat\[0\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|LessThan0~0\|datad " "Node \"theta_control_inst\|LessThan0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~25\|dataa " "Node \"theta_control_inst\|Add0~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~21\|dataa " "Node \"theta_control_inst\|Add0~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~17\|dataa " "Node \"theta_control_inst\|Add0~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~13\|dataa " "Node \"theta_control_inst\|Add0~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~9\|dataa " "Node \"theta_control_inst\|Add0~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~5\|dataa " "Node \"theta_control_inst\|Add0~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""} { "Warning" "WSTA_SCC_NODE" "theta_control_inst\|Add0~1\|dataa " "Node \"theta_control_inst\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644330750665 ""}  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 67 -1 0 } } { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 29 -1 0 } } { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 65 -1 0 } } { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 76 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1644330750665 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "94 " "Design contains combinational loop of 94 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1644330750666 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1644330750668 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1644330750668 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1644330750673 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1644330750674 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1644330750674 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_R3) " "Automatically promoted node PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_R3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644330750752 ""}  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644330750752 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C0 of PLL_R3) " "Automatically promoted node PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C0 of PLL_R3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644330750752 ""}  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644330750752 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADA_DCO~input (placed in PIN W6 (CLK11p, DIFFIO_RX_R23p, DIFFOUT_R45p)) " "Automatically promoted node ADA_DCO~input (placed in PIN W6 (CLK11p, DIFFIO_RX_R23p, DIFFOUT_R45p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644330750752 ""}  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 5509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644330750752 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADB_DCO~input (placed in PIN W5 (CLK11n, DIFFIO_RX_R23n, DIFFOUT_R45n)) " "Automatically promoted node ADB_DCO~input (placed in PIN W5 (CLK11n, DIFFIO_RX_R23n, DIFFOUT_R45n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644330750752 ""}  } { { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 5524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644330750752 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debounce:debounce_1_inst\|r_switch_state  " "Automatically promoted node debounce:debounce_1_inst\|r_switch_state " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644330750752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debounce:debounce_1_inst\|r_switch_state~8 " "Destination node debounce:debounce_1_inst\|r_switch_state~8" {  } { { "debounce.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/debounce.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 4766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644330750752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debounce:debounce_1_inst\|always0~0 " "Destination node debounce:debounce_1_inst\|always0~0" {  } { { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 5082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644330750752 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1644330750752 ""}  } { { "debounce.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/debounce.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644330750752 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "theta_control:theta_control_inst\|angle\[0\]~47  " "Automatically promoted node theta_control:theta_control_inst\|angle\[0\]~47 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644330750752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "theta_control:theta_control_inst\|angle\[1\]~0 " "Destination node theta_control:theta_control_inst\|angle\[1\]~0" {  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 3428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644330750752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "theta_control:theta_control_inst\|angle\[1\]~2 " "Destination node theta_control:theta_control_inst\|angle\[1\]~2" {  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 3430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644330750752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "theta_control:theta_control_inst\|angle\[8\]~6 " "Destination node theta_control:theta_control_inst\|angle\[8\]~6" {  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 3434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644330750752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "theta_control:theta_control_inst\|angle\[7\]~10 " "Destination node theta_control:theta_control_inst\|angle\[7\]~10" {  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 3438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644330750752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "theta_control:theta_control_inst\|angle\[6\]~14 " "Destination node theta_control:theta_control_inst\|angle\[6\]~14" {  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 3442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644330750752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "theta_control:theta_control_inst\|angle\[5\]~18 " "Destination node theta_control:theta_control_inst\|angle\[5\]~18" {  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 3446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644330750752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "theta_control:theta_control_inst\|angle\[4\]~22 " "Destination node theta_control:theta_control_inst\|angle\[4\]~22" {  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 3450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644330750752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "theta_control:theta_control_inst\|angle\[3\]~26 " "Destination node theta_control:theta_control_inst\|angle\[3\]~26" {  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 3454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644330750752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "theta_control:theta_control_inst\|angle\[2\]~30 " "Destination node theta_control:theta_control_inst\|angle\[2\]~30" {  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 3458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644330750752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "theta_control:theta_control_inst\|angle\[0\]~34 " "Destination node theta_control:theta_control_inst\|angle\[0\]~34" {  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 3462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644330750752 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1644330750752 ""}  } { { "theta_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/theta_control.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 4693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644330750752 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1644330751111 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1644330751112 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1644330751331 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1644330751333 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1644330751334 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1644330751335 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1644330751335 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1644330751335 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1644330751428 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 DSP block multiplier " "Packed 32 registers into blocks of type DSP block multiplier" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1644330751428 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "18 " "Created 18 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1644330751428 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1644330751428 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] FPGA_CLK_A_P~output " "PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"FPGA_CLK_A_P~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/PLL.v" 103 0 0 } } { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 208 0 0 } } { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 91 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1644330751717 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] FPGA_CLK_A_N~output " "PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"FPGA_CLK_A_N~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/PLL.v" 103 0 0 } } { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 208 0 0 } } { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 90 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1644330751717 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] FPGA_CLK_B_N~output " "PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"FPGA_CLK_B_N~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/PLL.v" 103 0 0 } } { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 208 0 0 } } { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 92 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1644330751717 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] FPGA_CLK_B_P~output " "PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"FPGA_CLK_B_P~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/PLL.v" 103 0 0 } } { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 208 0 0 } } { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 93 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1644330751717 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644330751726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1644330753961 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644330754282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1644330754324 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1644330759786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644330759787 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1644330760155 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X48_Y36 X59_Y47 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X48_Y36 to location X59_Y47" {  } { { "loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X48_Y36 to location X59_Y47"} { { 12 { 0 ""} 48 36 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1644330765258 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1644330765258 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1644330772213 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1644330772213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644330772217 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.60 " "Total time spent on timing analysis during the Fitter is 2.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1644330773512 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1644330773527 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1644330773910 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1644330773980 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1644330774279 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644330774935 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "6 " "Following 6 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_SCLK a permanently enabled " "Pin AD_SCLK has a permanently enabled output enable" {  } { { "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" { AD_SCLK } } } { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_SCLK" } } } } { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644330776196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_SDIO a permanently enabled " "Pin AD_SDIO has a permanently enabled output enable" {  } { { "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" { AD_SDIO } } } { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_SDIO" } } } } { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644330776196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_A_N a permanently enabled " "Pin FPGA_CLK_A_N has a permanently enabled output enable" {  } { { "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" { FPGA_CLK_A_N } } } { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_A_N" } } } } { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644330776196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_A_P a permanently enabled " "Pin FPGA_CLK_A_P has a permanently enabled output enable" {  } { { "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" { FPGA_CLK_A_P } } } { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_A_P" } } } } { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644330776196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_B_N a permanently enabled " "Pin FPGA_CLK_B_N has a permanently enabled output enable" {  } { { "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" { FPGA_CLK_B_N } } } { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_B_N" } } } } { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644330776196 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_B_P a permanently enabled " "Pin FPGA_CLK_B_P has a permanently enabled output enable" {  } { { "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" { FPGA_CLK_B_P } } } { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_B_P" } } } } { "TOP_ResonantConverter_control.v" "" { Text "C:/FPGA/Projects/HybridControl_theta/TOP_ResonantConverter_control.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644330776196 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1644330776196 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/Projects/HybridControl_theta/output_files/TOP_ResonantConverter_control.fit.smsg " "Generated suppressed messages file C:/FPGA/Projects/HybridControl_theta/output_files/TOP_ResonantConverter_control.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1644330776291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 106 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6361 " "Peak virtual memory: 6361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644330776737 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb  8 15:32:56 2022 " "Processing ended: Tue Feb  8 15:32:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644330776737 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644330776737 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644330776737 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1644330776737 ""}
