--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml HW6_top.twx HW6_top.ncd -o HW6_top.twr HW6_top.pcf

Design file:              HW6_top.ncd
Physical constraint file: HW6_top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_CK_50MHz = PERIOD TIMEGRP "CK_50MHz" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.388ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CK_50MHz = PERIOD TIMEGRP "CK_50MHz" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.612ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.694ns (Tcl)
  Physical resource: clock_divider/half_ck_signal/CLK
  Logical resource: clock_divider/half_ck_signal/CK
  Location pin: SLICE_X25Y91.CLK
  Clock network: CK_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.612ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.694ns (Tch)
  Physical resource: clock_divider/half_ck_signal/CLK
  Logical resource: clock_divider/half_ck_signal/CK
  Location pin: SLICE_X25Y91.CLK
  Clock network: CK_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.612ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.388ns (720.461MHz) (Tcp)
  Physical resource: clock_divider/half_ck_signal/CLK
  Logical resource: clock_divider/half_ck_signal/CK
  Location pin: SLICE_X25Y91.CLK
  Clock network: CK_50MHz_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_divider_half_ck_signal = PERIOD TIMEGRP         
"clock_divider/half_ck_signal" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4188538 paths analyzed, 5951 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.406ns.
--------------------------------------------------------------------------------

Paths for end point fetch_unit_imp/PC_reg_29 (SLICE_X65Y67.F1), 80611 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_29 (FF)
  Requirement:          30.000ns
  Data Path Delay:      23.406ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A to fetch_unit_imp/PC_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y3.DOA31    Tbcko                 2.446   hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000
                                                       hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A
    SLICE_X54Y45.G3      net (fanout=1)        1.206   hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area<31>
    SLICE_X54Y45.Y       Tilo                  0.660   N909
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data251
    SLICE_X51Y47.F1      net (fanout=28)       1.430   IMem_rd_data<31>
    SLICE_X51Y47.X       Tilo                  0.612   RegWrite_cmp_eq0003
                                                       RegWrite_cmp_eq0003
    SLICE_X49Y55.F2      net (fanout=6)        0.829   RegWrite_cmp_eq0003
    SLICE_X49Y55.X       Tilo                  0.612   GPR_file/GPR_data_out1_cmp_eq0000
                                                       GPR_file/GPR_data_out1_cmp_eq0000
    SLICE_X27Y42.F3      net (fanout=64)       4.000   GPR_file/GPR_data_out1_cmp_eq0000
    SLICE_X27Y42.X       Tif5x                 0.890   A_reg<3>
                                                       GPR_file/Mmux_GPR_data_out178_G
                                                       GPR_file/Mmux_GPR_data_out178
    SLICE_X31Y42.G2      net (fanout=1)        0.314   GPR_rd_data1<3>
    SLICE_X31Y42.Y       Tilo                  0.612   hostintf/N320
                                                       GPR_rd_data1_wt_fwd<3>1
    SLICE_X43Y56.G4      net (fanout=2)        1.128   GPR_rd_data1_wt_fwd<3>
    SLICE_X43Y56.COUT    Topcyg                0.871   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<1>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<1>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<1>
    SLICE_X43Y57.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<1>
    SLICE_X43Y57.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<2>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
    SLICE_X43Y58.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
    SLICE_X43Y58.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<4>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X43Y59.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X43Y59.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X43Y60.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X43Y60.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X43Y61.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X43Y61.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X43Y62.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X43Y62.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X43Y63.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X43Y63.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X54Y49.G2      net (fanout=4)        2.218   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X54Y49.Y       Tilo                  0.660   fetch_unit_imp/PC_reg_mux0001<8>9
                                                       fetch_unit_imp/PC_reg_mux0001<10>41
    SLICE_X65Y67.G2      net (fanout=30)       2.040   fetch_unit_imp/N41
    SLICE_X65Y67.Y       Tilo                  0.612   fetch_unit_imp/PC_reg<29>
                                                       fetch_unit_imp/PC_reg_mux0001<29>9
    SLICE_X65Y67.F1      net (fanout=1)        0.817   fetch_unit_imp/PC_reg_mux0001<29>9/O
    SLICE_X65Y67.CLK     Tfck                  0.728   fetch_unit_imp/PC_reg<29>
                                                       fetch_unit_imp/PC_reg_mux0001<29>11
                                                       fetch_unit_imp/PC_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     23.406ns (9.424ns logic, 13.982ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_29 (FF)
  Requirement:          30.000ns
  Data Path Delay:      23.152ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A to fetch_unit_imp/PC_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y3.DOA31    Tbcko                 2.446   hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000
                                                       hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A
    SLICE_X54Y45.G3      net (fanout=1)        1.206   hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area<31>
    SLICE_X54Y45.Y       Tilo                  0.660   N909
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data251
    SLICE_X51Y47.F1      net (fanout=28)       1.430   IMem_rd_data<31>
    SLICE_X51Y47.X       Tilo                  0.612   RegWrite_cmp_eq0003
                                                       RegWrite_cmp_eq0003
    SLICE_X49Y55.F2      net (fanout=6)        0.829   RegWrite_cmp_eq0003
    SLICE_X49Y55.X       Tilo                  0.612   GPR_file/GPR_data_out1_cmp_eq0000
                                                       GPR_file/GPR_data_out1_cmp_eq0000
    SLICE_X27Y42.G4      net (fanout=64)       3.746   GPR_file/GPR_data_out1_cmp_eq0000
    SLICE_X27Y42.X       Tif5x                 0.890   A_reg<3>
                                                       GPR_file/Mmux_GPR_data_out178_F
                                                       GPR_file/Mmux_GPR_data_out178
    SLICE_X31Y42.G2      net (fanout=1)        0.314   GPR_rd_data1<3>
    SLICE_X31Y42.Y       Tilo                  0.612   hostintf/N320
                                                       GPR_rd_data1_wt_fwd<3>1
    SLICE_X43Y56.G4      net (fanout=2)        1.128   GPR_rd_data1_wt_fwd<3>
    SLICE_X43Y56.COUT    Topcyg                0.871   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<1>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<1>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<1>
    SLICE_X43Y57.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<1>
    SLICE_X43Y57.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<2>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
    SLICE_X43Y58.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
    SLICE_X43Y58.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<4>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X43Y59.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X43Y59.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X43Y60.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X43Y60.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X43Y61.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X43Y61.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X43Y62.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X43Y62.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X43Y63.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X43Y63.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X54Y49.G2      net (fanout=4)        2.218   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X54Y49.Y       Tilo                  0.660   fetch_unit_imp/PC_reg_mux0001<8>9
                                                       fetch_unit_imp/PC_reg_mux0001<10>41
    SLICE_X65Y67.G2      net (fanout=30)       2.040   fetch_unit_imp/N41
    SLICE_X65Y67.Y       Tilo                  0.612   fetch_unit_imp/PC_reg<29>
                                                       fetch_unit_imp/PC_reg_mux0001<29>9
    SLICE_X65Y67.F1      net (fanout=1)        0.817   fetch_unit_imp/PC_reg_mux0001<29>9/O
    SLICE_X65Y67.CLK     Tfck                  0.728   fetch_unit_imp/PC_reg<29>
                                                       fetch_unit_imp/PC_reg_mux0001<29>11
                                                       fetch_unit_imp/PC_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     23.152ns (9.424ns logic, 13.728ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_29 (FF)
  Requirement:          30.000ns
  Data Path Delay:      23.111ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A to fetch_unit_imp/PC_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y3.DOA31    Tbcko                 2.446   hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000
                                                       hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A
    SLICE_X54Y45.G3      net (fanout=1)        1.206   hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area<31>
    SLICE_X54Y45.Y       Tilo                  0.660   N909
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data251
    SLICE_X51Y47.F1      net (fanout=28)       1.430   IMem_rd_data<31>
    SLICE_X51Y47.X       Tilo                  0.612   RegWrite_cmp_eq0003
                                                       RegWrite_cmp_eq0003
    SLICE_X49Y55.F2      net (fanout=6)        0.829   RegWrite_cmp_eq0003
    SLICE_X49Y55.X       Tilo                  0.612   GPR_file/GPR_data_out1_cmp_eq0000
                                                       GPR_file/GPR_data_out1_cmp_eq0000
    SLICE_X27Y44.G4      net (fanout=64)       3.521   GPR_file/GPR_data_out1_cmp_eq0000
    SLICE_X27Y44.X       Tif5x                 0.890   A_reg<2>
                                                       GPR_file/Mmux_GPR_data_out169_F
                                                       GPR_file/Mmux_GPR_data_out169
    SLICE_X25Y42.G4      net (fanout=1)        0.302   GPR_rd_data1<2>
    SLICE_X25Y42.Y       Tilo                  0.612   hostintf/N322
                                                       GPR_rd_data1_wt_fwd<2>1
    SLICE_X43Y56.G1      net (fanout=2)        1.324   GPR_rd_data1_wt_fwd<2>
    SLICE_X43Y56.COUT    Topcyg                0.871   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<1>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<1>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<1>
    SLICE_X43Y57.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<1>
    SLICE_X43Y57.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<2>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
    SLICE_X43Y58.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
    SLICE_X43Y58.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<4>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X43Y59.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X43Y59.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X43Y60.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X43Y60.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X43Y61.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X43Y61.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X43Y62.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X43Y62.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X43Y63.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X43Y63.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X54Y49.G2      net (fanout=4)        2.218   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X54Y49.Y       Tilo                  0.660   fetch_unit_imp/PC_reg_mux0001<8>9
                                                       fetch_unit_imp/PC_reg_mux0001<10>41
    SLICE_X65Y67.G2      net (fanout=30)       2.040   fetch_unit_imp/N41
    SLICE_X65Y67.Y       Tilo                  0.612   fetch_unit_imp/PC_reg<29>
                                                       fetch_unit_imp/PC_reg_mux0001<29>9
    SLICE_X65Y67.F1      net (fanout=1)        0.817   fetch_unit_imp/PC_reg_mux0001<29>9/O
    SLICE_X65Y67.CLK     Tfck                  0.728   fetch_unit_imp/PC_reg<29>
                                                       fetch_unit_imp/PC_reg_mux0001<29>11
                                                       fetch_unit_imp/PC_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     23.111ns (9.424ns logic, 13.687ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point fetch_unit_imp/PC_reg_31 (SLICE_X64Y67.F2), 39848 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_31 (FF)
  Requirement:          30.000ns
  Data Path Delay:      23.087ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A to fetch_unit_imp/PC_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y3.DOA31    Tbcko                 2.446   hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000
                                                       hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A
    SLICE_X54Y45.G3      net (fanout=1)        1.206   hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area<31>
    SLICE_X54Y45.Y       Tilo                  0.660   N909
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data251
    SLICE_X51Y47.F1      net (fanout=28)       1.430   IMem_rd_data<31>
    SLICE_X51Y47.X       Tilo                  0.612   RegWrite_cmp_eq0003
                                                       RegWrite_cmp_eq0003
    SLICE_X49Y55.F2      net (fanout=6)        0.829   RegWrite_cmp_eq0003
    SLICE_X49Y55.X       Tilo                  0.612   GPR_file/GPR_data_out1_cmp_eq0000
                                                       GPR_file/GPR_data_out1_cmp_eq0000
    SLICE_X27Y42.F3      net (fanout=64)       4.000   GPR_file/GPR_data_out1_cmp_eq0000
    SLICE_X27Y42.X       Tif5x                 0.890   A_reg<3>
                                                       GPR_file/Mmux_GPR_data_out178_G
                                                       GPR_file/Mmux_GPR_data_out178
    SLICE_X31Y42.G2      net (fanout=1)        0.314   GPR_rd_data1<3>
    SLICE_X31Y42.Y       Tilo                  0.612   hostintf/N320
                                                       GPR_rd_data1_wt_fwd<3>1
    SLICE_X43Y56.G4      net (fanout=2)        1.128   GPR_rd_data1_wt_fwd<3>
    SLICE_X43Y56.COUT    Topcyg                0.871   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<1>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<1>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<1>
    SLICE_X43Y57.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<1>
    SLICE_X43Y57.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<2>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
    SLICE_X43Y58.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
    SLICE_X43Y58.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<4>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X43Y59.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X43Y59.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X43Y60.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X43Y60.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X43Y61.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X43Y61.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X43Y62.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X43Y62.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X43Y63.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X43Y63.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X55Y48.G3      net (fanout=4)        2.170   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X55Y48.Y       Tilo                  0.612   fetch_unit_imp/N3
                                                       fetch_unit_imp/PC_Source_or0001
    SLICE_X54Y48.G2      net (fanout=4)        0.151   fetch_unit_imp/PC_Source_or0001
    SLICE_X54Y48.Y       Tilo                  0.660   fetch_unit_imp/PC_reg<8>
                                                       fetch_unit_imp/PC_reg_mux0001<10>21_1
    SLICE_X64Y67.F2      net (fanout=15)       2.387   fetch_unit_imp/PC_reg_mux0001<10>21
    SLICE_X64Y67.CLK     Tfck                  0.776   fetch_unit_imp/PC_reg<31>
                                                       fetch_unit_imp/PC_reg_mux0001<31>11
                                                       fetch_unit_imp/PC_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     23.087ns (9.472ns logic, 13.615ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_31 (FF)
  Requirement:          30.000ns
  Data Path Delay:      22.833ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A to fetch_unit_imp/PC_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y3.DOA31    Tbcko                 2.446   hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000
                                                       hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A
    SLICE_X54Y45.G3      net (fanout=1)        1.206   hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area<31>
    SLICE_X54Y45.Y       Tilo                  0.660   N909
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data251
    SLICE_X51Y47.F1      net (fanout=28)       1.430   IMem_rd_data<31>
    SLICE_X51Y47.X       Tilo                  0.612   RegWrite_cmp_eq0003
                                                       RegWrite_cmp_eq0003
    SLICE_X49Y55.F2      net (fanout=6)        0.829   RegWrite_cmp_eq0003
    SLICE_X49Y55.X       Tilo                  0.612   GPR_file/GPR_data_out1_cmp_eq0000
                                                       GPR_file/GPR_data_out1_cmp_eq0000
    SLICE_X27Y42.G4      net (fanout=64)       3.746   GPR_file/GPR_data_out1_cmp_eq0000
    SLICE_X27Y42.X       Tif5x                 0.890   A_reg<3>
                                                       GPR_file/Mmux_GPR_data_out178_F
                                                       GPR_file/Mmux_GPR_data_out178
    SLICE_X31Y42.G2      net (fanout=1)        0.314   GPR_rd_data1<3>
    SLICE_X31Y42.Y       Tilo                  0.612   hostintf/N320
                                                       GPR_rd_data1_wt_fwd<3>1
    SLICE_X43Y56.G4      net (fanout=2)        1.128   GPR_rd_data1_wt_fwd<3>
    SLICE_X43Y56.COUT    Topcyg                0.871   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<1>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<1>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<1>
    SLICE_X43Y57.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<1>
    SLICE_X43Y57.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<2>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
    SLICE_X43Y58.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
    SLICE_X43Y58.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<4>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X43Y59.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X43Y59.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X43Y60.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X43Y60.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X43Y61.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X43Y61.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X43Y62.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X43Y62.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X43Y63.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X43Y63.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X55Y48.G3      net (fanout=4)        2.170   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X55Y48.Y       Tilo                  0.612   fetch_unit_imp/N3
                                                       fetch_unit_imp/PC_Source_or0001
    SLICE_X54Y48.G2      net (fanout=4)        0.151   fetch_unit_imp/PC_Source_or0001
    SLICE_X54Y48.Y       Tilo                  0.660   fetch_unit_imp/PC_reg<8>
                                                       fetch_unit_imp/PC_reg_mux0001<10>21_1
    SLICE_X64Y67.F2      net (fanout=15)       2.387   fetch_unit_imp/PC_reg_mux0001<10>21
    SLICE_X64Y67.CLK     Tfck                  0.776   fetch_unit_imp/PC_reg<31>
                                                       fetch_unit_imp/PC_reg_mux0001<31>11
                                                       fetch_unit_imp/PC_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     22.833ns (9.472ns logic, 13.361ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_31 (FF)
  Requirement:          30.000ns
  Data Path Delay:      22.792ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A to fetch_unit_imp/PC_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y3.DOA31    Tbcko                 2.446   hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000
                                                       hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A
    SLICE_X54Y45.G3      net (fanout=1)        1.206   hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area<31>
    SLICE_X54Y45.Y       Tilo                  0.660   N909
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data251
    SLICE_X51Y47.F1      net (fanout=28)       1.430   IMem_rd_data<31>
    SLICE_X51Y47.X       Tilo                  0.612   RegWrite_cmp_eq0003
                                                       RegWrite_cmp_eq0003
    SLICE_X49Y55.F2      net (fanout=6)        0.829   RegWrite_cmp_eq0003
    SLICE_X49Y55.X       Tilo                  0.612   GPR_file/GPR_data_out1_cmp_eq0000
                                                       GPR_file/GPR_data_out1_cmp_eq0000
    SLICE_X27Y44.G4      net (fanout=64)       3.521   GPR_file/GPR_data_out1_cmp_eq0000
    SLICE_X27Y44.X       Tif5x                 0.890   A_reg<2>
                                                       GPR_file/Mmux_GPR_data_out169_F
                                                       GPR_file/Mmux_GPR_data_out169
    SLICE_X25Y42.G4      net (fanout=1)        0.302   GPR_rd_data1<2>
    SLICE_X25Y42.Y       Tilo                  0.612   hostintf/N322
                                                       GPR_rd_data1_wt_fwd<2>1
    SLICE_X43Y56.G1      net (fanout=2)        1.324   GPR_rd_data1_wt_fwd<2>
    SLICE_X43Y56.COUT    Topcyg                0.871   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<1>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<1>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<1>
    SLICE_X43Y57.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<1>
    SLICE_X43Y57.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<2>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
    SLICE_X43Y58.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
    SLICE_X43Y58.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<4>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X43Y59.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X43Y59.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X43Y60.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X43Y60.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X43Y61.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X43Y61.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X43Y62.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X43Y62.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X43Y63.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X43Y63.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X55Y48.G3      net (fanout=4)        2.170   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X55Y48.Y       Tilo                  0.612   fetch_unit_imp/N3
                                                       fetch_unit_imp/PC_Source_or0001
    SLICE_X54Y48.G2      net (fanout=4)        0.151   fetch_unit_imp/PC_Source_or0001
    SLICE_X54Y48.Y       Tilo                  0.660   fetch_unit_imp/PC_reg<8>
                                                       fetch_unit_imp/PC_reg_mux0001<10>21_1
    SLICE_X64Y67.F2      net (fanout=15)       2.387   fetch_unit_imp/PC_reg_mux0001<10>21
    SLICE_X64Y67.CLK     Tfck                  0.776   fetch_unit_imp/PC_reg<31>
                                                       fetch_unit_imp/PC_reg_mux0001<31>11
                                                       fetch_unit_imp/PC_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     22.792ns (9.472ns logic, 13.320ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point fetch_unit_imp/PC_reg_28 (SLICE_X66Y66.F3), 39848 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_28 (FF)
  Requirement:          30.000ns
  Data Path Delay:      23.035ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A to fetch_unit_imp/PC_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y3.DOA31    Tbcko                 2.446   hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000
                                                       hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A
    SLICE_X54Y45.G3      net (fanout=1)        1.206   hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area<31>
    SLICE_X54Y45.Y       Tilo                  0.660   N909
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data251
    SLICE_X51Y47.F1      net (fanout=28)       1.430   IMem_rd_data<31>
    SLICE_X51Y47.X       Tilo                  0.612   RegWrite_cmp_eq0003
                                                       RegWrite_cmp_eq0003
    SLICE_X49Y55.F2      net (fanout=6)        0.829   RegWrite_cmp_eq0003
    SLICE_X49Y55.X       Tilo                  0.612   GPR_file/GPR_data_out1_cmp_eq0000
                                                       GPR_file/GPR_data_out1_cmp_eq0000
    SLICE_X27Y42.F3      net (fanout=64)       4.000   GPR_file/GPR_data_out1_cmp_eq0000
    SLICE_X27Y42.X       Tif5x                 0.890   A_reg<3>
                                                       GPR_file/Mmux_GPR_data_out178_G
                                                       GPR_file/Mmux_GPR_data_out178
    SLICE_X31Y42.G2      net (fanout=1)        0.314   GPR_rd_data1<3>
    SLICE_X31Y42.Y       Tilo                  0.612   hostintf/N320
                                                       GPR_rd_data1_wt_fwd<3>1
    SLICE_X43Y56.G4      net (fanout=2)        1.128   GPR_rd_data1_wt_fwd<3>
    SLICE_X43Y56.COUT    Topcyg                0.871   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<1>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<1>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<1>
    SLICE_X43Y57.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<1>
    SLICE_X43Y57.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<2>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
    SLICE_X43Y58.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
    SLICE_X43Y58.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<4>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X43Y59.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X43Y59.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X43Y60.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X43Y60.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X43Y61.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X43Y61.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X43Y62.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X43Y62.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X43Y63.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X43Y63.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X55Y48.G3      net (fanout=4)        2.170   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X55Y48.Y       Tilo                  0.612   fetch_unit_imp/N3
                                                       fetch_unit_imp/PC_Source_or0001
    SLICE_X54Y48.G2      net (fanout=4)        0.151   fetch_unit_imp/PC_Source_or0001
    SLICE_X54Y48.Y       Tilo                  0.660   fetch_unit_imp/PC_reg<8>
                                                       fetch_unit_imp/PC_reg_mux0001<10>21_1
    SLICE_X66Y66.F3      net (fanout=15)       2.335   fetch_unit_imp/PC_reg_mux0001<10>21
    SLICE_X66Y66.CLK     Tfck                  0.776   fetch_unit_imp/PC_reg<28>
                                                       fetch_unit_imp/PC_reg_mux0001<28>11
                                                       fetch_unit_imp/PC_reg_28
    -------------------------------------------------  ---------------------------
    Total                                     23.035ns (9.472ns logic, 13.563ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_28 (FF)
  Requirement:          30.000ns
  Data Path Delay:      22.781ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A to fetch_unit_imp/PC_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y3.DOA31    Tbcko                 2.446   hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000
                                                       hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A
    SLICE_X54Y45.G3      net (fanout=1)        1.206   hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area<31>
    SLICE_X54Y45.Y       Tilo                  0.660   N909
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data251
    SLICE_X51Y47.F1      net (fanout=28)       1.430   IMem_rd_data<31>
    SLICE_X51Y47.X       Tilo                  0.612   RegWrite_cmp_eq0003
                                                       RegWrite_cmp_eq0003
    SLICE_X49Y55.F2      net (fanout=6)        0.829   RegWrite_cmp_eq0003
    SLICE_X49Y55.X       Tilo                  0.612   GPR_file/GPR_data_out1_cmp_eq0000
                                                       GPR_file/GPR_data_out1_cmp_eq0000
    SLICE_X27Y42.G4      net (fanout=64)       3.746   GPR_file/GPR_data_out1_cmp_eq0000
    SLICE_X27Y42.X       Tif5x                 0.890   A_reg<3>
                                                       GPR_file/Mmux_GPR_data_out178_F
                                                       GPR_file/Mmux_GPR_data_out178
    SLICE_X31Y42.G2      net (fanout=1)        0.314   GPR_rd_data1<3>
    SLICE_X31Y42.Y       Tilo                  0.612   hostintf/N320
                                                       GPR_rd_data1_wt_fwd<3>1
    SLICE_X43Y56.G4      net (fanout=2)        1.128   GPR_rd_data1_wt_fwd<3>
    SLICE_X43Y56.COUT    Topcyg                0.871   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<1>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<1>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<1>
    SLICE_X43Y57.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<1>
    SLICE_X43Y57.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<2>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
    SLICE_X43Y58.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
    SLICE_X43Y58.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<4>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X43Y59.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X43Y59.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X43Y60.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X43Y60.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X43Y61.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X43Y61.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X43Y62.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X43Y62.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X43Y63.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X43Y63.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X55Y48.G3      net (fanout=4)        2.170   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X55Y48.Y       Tilo                  0.612   fetch_unit_imp/N3
                                                       fetch_unit_imp/PC_Source_or0001
    SLICE_X54Y48.G2      net (fanout=4)        0.151   fetch_unit_imp/PC_Source_or0001
    SLICE_X54Y48.Y       Tilo                  0.660   fetch_unit_imp/PC_reg<8>
                                                       fetch_unit_imp/PC_reg_mux0001<10>21_1
    SLICE_X66Y66.F3      net (fanout=15)       2.335   fetch_unit_imp/PC_reg_mux0001<10>21
    SLICE_X66Y66.CLK     Tfck                  0.776   fetch_unit_imp/PC_reg<28>
                                                       fetch_unit_imp/PC_reg_mux0001<28>11
                                                       fetch_unit_imp/PC_reg_28
    -------------------------------------------------  ---------------------------
    Total                                     22.781ns (9.472ns logic, 13.309ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_28 (FF)
  Requirement:          30.000ns
  Data Path Delay:      22.740ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A to fetch_unit_imp/PC_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y3.DOA31    Tbcko                 2.446   hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000
                                                       hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A
    SLICE_X54Y45.G3      net (fanout=1)        1.206   hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area<31>
    SLICE_X54Y45.Y       Tilo                  0.660   N909
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data251
    SLICE_X51Y47.F1      net (fanout=28)       1.430   IMem_rd_data<31>
    SLICE_X51Y47.X       Tilo                  0.612   RegWrite_cmp_eq0003
                                                       RegWrite_cmp_eq0003
    SLICE_X49Y55.F2      net (fanout=6)        0.829   RegWrite_cmp_eq0003
    SLICE_X49Y55.X       Tilo                  0.612   GPR_file/GPR_data_out1_cmp_eq0000
                                                       GPR_file/GPR_data_out1_cmp_eq0000
    SLICE_X27Y44.G4      net (fanout=64)       3.521   GPR_file/GPR_data_out1_cmp_eq0000
    SLICE_X27Y44.X       Tif5x                 0.890   A_reg<2>
                                                       GPR_file/Mmux_GPR_data_out169_F
                                                       GPR_file/Mmux_GPR_data_out169
    SLICE_X25Y42.G4      net (fanout=1)        0.302   GPR_rd_data1<2>
    SLICE_X25Y42.Y       Tilo                  0.612   hostintf/N322
                                                       GPR_rd_data1_wt_fwd<2>1
    SLICE_X43Y56.G1      net (fanout=2)        1.324   GPR_rd_data1_wt_fwd<2>
    SLICE_X43Y56.COUT    Topcyg                0.871   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<1>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<1>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<1>
    SLICE_X43Y57.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<1>
    SLICE_X43Y57.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<2>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
    SLICE_X43Y58.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>
    SLICE_X43Y58.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<4>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X43Y59.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X43Y59.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X43Y60.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X43Y60.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X43Y61.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X43Y61.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X43Y62.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X43Y62.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X43Y63.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X43Y63.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X55Y48.G3      net (fanout=4)        2.170   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X55Y48.Y       Tilo                  0.612   fetch_unit_imp/N3
                                                       fetch_unit_imp/PC_Source_or0001
    SLICE_X54Y48.G2      net (fanout=4)        0.151   fetch_unit_imp/PC_Source_or0001
    SLICE_X54Y48.Y       Tilo                  0.660   fetch_unit_imp/PC_reg<8>
                                                       fetch_unit_imp/PC_reg_mux0001<10>21_1
    SLICE_X66Y66.F3      net (fanout=15)       2.335   fetch_unit_imp/PC_reg_mux0001<10>21
    SLICE_X66Y66.CLK     Tfck                  0.776   fetch_unit_imp/PC_reg<28>
                                                       fetch_unit_imp/PC_reg_mux0001<28>11
                                                       fetch_unit_imp/PC_reg_28
    -------------------------------------------------  ---------------------------
    Total                                     22.740ns (9.472ns logic, 13.268ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_divider_half_ck_signal = PERIOD TIMEGRP
        "clock_divider/half_ck_signal" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hostintf/DMem_in_host_intf/Regular_Dmem/Mram_Memory_array2.A (RAMB16_X1Y6.DIA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.770ns (requirement - (clock path skew + uncertainty - data path))
  Source:               B_reg_pMEM_20 (FF)
  Destination:          hostintf/DMem_in_host_intf/Regular_Dmem/Mram_Memory_array2.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.784ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.037 - 0.023)
  Source Clock:         CK rising at 30.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: B_reg_pMEM_20 to hostintf/DMem_in_host_intf/Regular_Dmem/Mram_Memory_array2.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y55.YQ      Tcko                  0.454   B_reg_pMEM<20>
                                                       B_reg_pMEM_20
    RAMB16_X1Y6.DIA2     net (fanout=4)        0.440   B_reg_pMEM<20>
    RAMB16_X1Y6.CLKA     Tbckd       (-Th)     0.110   hostintf/DMem_in_host_intf/Regular_Dmem/Mram_Memory_array2
                                                       hostintf/DMem_in_host_intf/Regular_Dmem/Mram_Memory_array2.A
    -------------------------------------------------  ---------------------------
    Total                                      0.784ns (0.344ns logic, 0.440ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point hostintf/Flash_Intf_regs_rd_data_to_MIPS_dlyd_1 (SLICE_X31Y36.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hostintf/Flash_Intf_regs_rd_data_to_MIPS_reg_1 (FF)
  Destination:          hostintf/Flash_Intf_regs_rd_data_to_MIPS_dlyd_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.802ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.011 - 0.008)
  Source Clock:         CK rising at 30.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: hostintf/Flash_Intf_regs_rd_data_to_MIPS_reg_1 to hostintf/Flash_Intf_regs_rd_data_to_MIPS_dlyd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y34.XQ      Tcko                  0.412   hostintf/Flash_Intf_regs_rd_data_to_MIPS_reg<1>
                                                       hostintf/Flash_Intf_regs_rd_data_to_MIPS_reg_1
    SLICE_X31Y36.BX      net (fanout=1)        0.310   hostintf/Flash_Intf_regs_rd_data_to_MIPS_reg<1>
    SLICE_X31Y36.CLK     Tckdi       (-Th)    -0.080   hostintf/Flash_Intf_regs_rd_data_to_MIPS_dlyd<1>
                                                       hostintf/Flash_Intf_regs_rd_data_to_MIPS_dlyd_1
    -------------------------------------------------  ---------------------------
    Total                                      0.802ns (0.492ns logic, 0.310ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point PC_plus_4_pMEM_29 (SLICE_X53Y69.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.802ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_plus_4_pEX_29 (FF)
  Destination:          PC_plus_4_pMEM_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.802ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CK rising at 30.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PC_plus_4_pEX_29 to PC_plus_4_pMEM_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y66.XQ      Tcko                  0.412   PC_plus_4_pEX<29>
                                                       PC_plus_4_pEX_29
    SLICE_X53Y69.BX      net (fanout=1)        0.310   PC_plus_4_pEX<29>
    SLICE_X53Y69.CLK     Tckdi       (-Th)    -0.080   PC_plus_4_pMEM<29>
                                                       PC_plus_4_pMEM_29
    -------------------------------------------------  ---------------------------
    Total                                      0.802ns (0.492ns logic, 0.310ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_divider_half_ck_signal = PERIOD TIMEGRP
        "clock_divider/half_ck_signal" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fetch_unit_imp/PC_plus_4_pID<2>/SR
  Logical resource: fetch_unit_imp/PC_plus_4_pID_2/SR
  Location pin: SLICE_X64Y52.SR
  Clock network: RESET
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: fetch_unit_imp/PC_plus_4_pID<2>/SR
  Logical resource: fetch_unit_imp/PC_plus_4_pID_2/SR
  Location pin: SLICE_X64Y52.SR
  Clock network: RESET
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fetch_unit_imp/PC_plus_4_pID<2>/SR
  Logical resource: fetch_unit_imp/PC_plus_4_pID_3/SR
  Location pin: SLICE_X64Y52.SR
  Clock network: RESET
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CK_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CK_50MHz       |    1.938|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4188538 paths, 0 nets, and 13125 connections

Design statistics:
   Minimum period:  23.406ns{1}   (Maximum frequency:  42.724MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May 19 11:48:46 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4561 MB



