{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 09 16:01:34 2021 " "Info: Processing started: Thu Dec 09 16:01:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS1CYCLE -c MIPS1CYCLE " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS1CYCLE -c MIPS1CYCLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MIPS1CYCLE.v(87) " "Warning (10268): Verilog HDL information at MIPS1CYCLE.v(87): Always Construct contains both blocking and non-blocking assignments" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 87 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "Jump MIPS1CYCLE.v(205) " "Warning (10236): Verilog HDL Implicit Net warning at MIPS1CYCLE.v(205): created implicit net for \"Jump\"" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 205 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS1CYCLE.v 7 7 " "Info: Found 7 design units, including 7 entities, in source file MIPS1CYCLE.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Info: Found entity 1: RegisterFile" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 ALUControl " "Info: Found entity 2: ALUControl" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 MIPSALU " "Info: Found entity 3: MIPSALU" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 58 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "4 DataMemory " "Info: Found entity 4: DataMemory" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 80 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "5 Control " "Info: Found entity 5: Control" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 103 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "6 DataPath " "Info: Found entity 6: DataPath" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 127 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "7 MIPS1CYCLE " "Info: Found entity 7: MIPS1CYCLE" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 190 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS1CYCLE " "Info: Elaborating entity \"MIPS1CYCLE\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath DataPath:MIPSDP " "Info: Elaborating entity \"DataPath\" for hierarchy \"DataPath:MIPSDP\"" {  } { { "MIPS1CYCLE.v" "MIPSDP" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 205 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shamt MIPS1CYCLE.v(146) " "Warning (10036): Verilog HDL or VHDL warning at MIPS1CYCLE.v(146): object \"shamt\" assigned a value but never read" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 MIPS1CYCLE.v(172) " "Warning (10230): Verilog HDL assignment warning at MIPS1CYCLE.v(172): truncated value with size 32 to match size of target (28)" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 MIPS1CYCLE.v(180) " "Warning (10230): Verilog HDL assignment warning at MIPS1CYCLE.v(180): truncated value with size 32 to match size of target (28)" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl DataPath:MIPSDP\|ALUControl:alucontroller " "Info: Elaborating entity \"ALUControl\" for hierarchy \"DataPath:MIPSDP\|ALUControl:alucontroller\"" {  } { { "MIPS1CYCLE.v" "alucontroller" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 152 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPSALU DataPath:MIPSDP\|MIPSALU:ALU " "Info: Elaborating entity \"MIPSALU\" for hierarchy \"DataPath:MIPSDP\|MIPSALU:ALU\"" {  } { { "MIPS1CYCLE.v" "ALU" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 155 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 MIPS1CYCLE.v(72) " "Warning (10230): Verilog HDL assignment warning at MIPS1CYCLE.v(72): truncated value with size 32 to match size of target (28)" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile DataPath:MIPSDP\|RegisterFile:REG " "Info: Elaborating entity \"RegisterFile\" for hierarchy \"DataPath:MIPSDP\|RegisterFile:REG\"" {  } { { "MIPS1CYCLE.v" "REG" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 158 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 MIPS1CYCLE.v(17) " "Warning (10230): Verilog HDL assignment warning at MIPS1CYCLE.v(17): truncated value with size 32 to match size of target (28)" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 MIPS1CYCLE.v(18) " "Warning (10230): Verilog HDL assignment warning at MIPS1CYCLE.v(18): truncated value with size 32 to match size of target (28)" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 MIPS1CYCLE.v(19) " "Warning (10230): Verilog HDL assignment warning at MIPS1CYCLE.v(19): truncated value with size 32 to match size of target (28)" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 MIPS1CYCLE.v(20) " "Warning (10230): Verilog HDL assignment warning at MIPS1CYCLE.v(20): truncated value with size 32 to match size of target (28)" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 MIPS1CYCLE.v(21) " "Warning (10230): Verilog HDL assignment warning at MIPS1CYCLE.v(21): truncated value with size 32 to match size of target (28)" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 MIPS1CYCLE.v(22) " "Warning (10230): Verilog HDL assignment warning at MIPS1CYCLE.v(22): truncated value with size 32 to match size of target (28)" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k MIPS1CYCLE.v(24) " "Warning (10240): Verilog HDL Always Construct warning at MIPS1CYCLE.v(24): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataPath:MIPSDP\|DataMemory:datamemory " "Info: Elaborating entity \"DataMemory\" for hierarchy \"DataPath:MIPSDP\|DataMemory:datamemory\"" {  } { { "MIPS1CYCLE.v" "datamemory" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 161 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "IMemory.v 1 1 " "Warning: Using design file IMemory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IMemory " "Info: Found entity 1: IMemory" {  } { { "IMemory.v" "" { Text "D:/WD500/MIPS1CYCLE/IMemory.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMemory DataPath:MIPSDP\|IMemory:IMemory_inst " "Info: Elaborating entity \"IMemory\" for hierarchy \"DataPath:MIPSDP\|IMemory:IMemory_inst\"" {  } { { "MIPS1CYCLE.v" "IMemory_inst" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 167 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../72/quartus/libraries/megafunctions/lpm_rom.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../72/quartus/libraries/megafunctions/lpm_rom.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom " "Info: Found entity 1: lpm_rom" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 43 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component " "Info: Elaborating entity \"lpm_rom\" for hierarchy \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\"" {  } { { "IMemory.v" "lpm_rom_component" { Text "D:/WD500/MIPS1CYCLE/IMemory.v" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\"" {  } { { "IMemory.v" "" { Text "D:/WD500/MIPS1CYCLE/IMemory.v" 54 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../72/quartus/libraries/megafunctions/altrom.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../72/quartus/libraries/megafunctions/altrom.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altrom " "Info: Found entity 1: altrom" {  } { { "altrom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/altrom.tdf" 77 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|altrom:srom DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|altrom:srom\", which is child of megafunction instantiation \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "IMemory.v" "" { Text "D:/WD500/MIPS1CYCLE/IMemory.v" 54 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component " "Info: Instantiated megafunction \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family APEX20KE " "Info: Parameter \"intended_device_family\" = \"APEX20KE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control UNREGISTERED " "Info: Parameter \"lpm_address_control\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file IMemory.mif " "Info: Parameter \"lpm_file\" = \"IMemory.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Info: Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ROM " "Info: Parameter \"lpm_type\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 5 " "Info: Parameter \"lpm_widthad\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } { { "IMemory.v" "" { Text "D:/WD500/MIPS1CYCLE/IMemory.v" 54 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:MIPSControl " "Info: Elaborating entity \"Control\" for hierarchy \"Control:MIPSControl\"" {  } { { "MIPS1CYCLE.v" "MIPSControl" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 208 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 18 MIPSDP 28 32 " "Warning (12030): Port \"ordered port 18\" on the entity instantiation of \"MIPSDP\" is connected to a signal of width 28. The formal width of the signal in the module is 32.  Extra bits will be left dangling without any fanout logic." {  } { { "MIPS1CYCLE.v" "MIPSDP" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 205 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|PC\[28\] data_in GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|PC\[28\]\" with stuck data_in port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 184 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|PC\[29\] data_in GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|PC\[29\]\" with stuck data_in port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 184 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|PC\[30\] data_in GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|PC\[30\]\" with stuck data_in port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 184 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|PC\[31\] data_in GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|PC\[31\]\" with stuck data_in port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 184 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "DataPath:MIPSDP\|PC\[0\] DataPath:MIPSDP\|PC\[1\] " "Info: Duplicate register \"DataPath:MIPSDP\|PC\[0\]\" merged to single register \"DataPath:MIPSDP\|PC\[1\]\"" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 184 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|PC\[1\] data_in GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|PC\[1\]\" with stuck data_in port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 184 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[0\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[0\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[1\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[1\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[2\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[2\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[3\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[3\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[4\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[4\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[5\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[5\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[6\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[6\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[7\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[7\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[8\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[8\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[8\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[9\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[9\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[9\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[9\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[10\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[10\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[10\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[10\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[11\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[11\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[11\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[11\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[12\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[12\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[12\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[12\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[13\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[13\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[13\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[13\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[14\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[14\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[14\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[14\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[15\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[15\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[15\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[15\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[16\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[16\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[16\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[16\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[17\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[17\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[17\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[17\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[18\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[18\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[18\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[18\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[19\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[19\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[19\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[19\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[20\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[20\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[20\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[20\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[21\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[21\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[21\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[21\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[22\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[22\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[22\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[22\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[23\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[23\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[23\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[23\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[24\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[24\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[24\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[24\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[25\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[25\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[25\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[25\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[26\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[26\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[26\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[26\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[27\] " "Warning (14110): No clock transition on \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[27\]\" register due to stuck clock or clock enable" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[27\] clock_enable GND " "Warning (14130): Reduced register \"DataPath:MIPSDP\|RegisterFile:REG\|RF\[0\]\[27\]\" with stuck clock_enable port to stuck value GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 27 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[26\]~0 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[26\]~0 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[26\]~1 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[26\]~1 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[27\]~2 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[27\]~2 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[27\]~3 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[27\]~3 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[28\]~4 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[28\]~4 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[29\]~5 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[29\]~5 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[30\]~6 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[30\]~6 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[31\]~7 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[31\]~7 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[23\]~8 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[23\]~8 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[24\]~9 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[24\]~9 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[22\]~10 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[22\]~10 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[21\]~11 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[21\]~11 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[25\]~12 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[25\]~12 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[0\]~13 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[0\]~13 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[18\]~14 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[18\]~14 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[19\]~15 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[19\]~15 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[17\]~16 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[17\]~16 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[16\]~17 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[16\]~17 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[20\]~18 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[20\]~18 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[4\]~19 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[4\]~19 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[5\]~20 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[5\]~20 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[1\]~21 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[1\]~21 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[2\]~22 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[2\]~22 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[3\]~23 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[3\]~23 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[6\]~24 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[6\]~24 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[7\]~25 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[7\]~25 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[8\]~26 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[8\]~26 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[9\]~27 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[9\]~27 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[10\]~28 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[10\]~28 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[11\]~29 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[11\]~29 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[12\]~30 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[12\]~30 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[13\]~31 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[13\]~31 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[14\]~32 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[14\]~32 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[15\]~33 " "Warning: Removed always-enabled tri-state buffer DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[15\]~33 feeding logic, open-drain buffer, or output pin" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[26\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[26\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[27\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[27\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[28\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[28\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[29\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[29\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[30\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[30\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[31\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[31\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[23\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[23\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[24\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[24\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[22\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[22\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[21\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[21\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[25\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[25\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[0\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[0\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[18\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[18\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[19\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[19\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[17\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[17\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[16\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[16\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[20\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[20\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[4\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[4\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[5\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[5\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[1\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[1\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[2\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[2\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[3\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[3\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[6\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[6\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[7\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[7\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[8\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[8\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[9\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[9\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[10\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[10\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[11\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[11\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[12\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[12\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[13\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[13\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[14\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[14\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[15\] " "Warning: Converting TRI node \"DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|otri\[15\]\" that feeds logic to an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 98 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "PC\[0\] GND " "Warning (13410): Pin \"PC\[0\]\" stuck at GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "PC\[1\] GND " "Warning (13410): Pin \"PC\[1\]\" stuck at GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "PC\[28\] GND " "Warning (13410): Pin \"PC\[28\]\" stuck at GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "PC\[29\] GND " "Warning (13410): Pin \"PC\[29\]\" stuck at GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "PC\[30\] GND " "Warning (13410): Pin \"PC\[30\]\" stuck at GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "PC\[31\] GND " "Warning (13410): Pin \"PC\[31\]\" stuck at GND" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2869 " "Info: Implemented 2869 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "234 " "Info: Implemented 234 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "2601 " "Info: Implemented 2601 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.map.smsg " "Info: Generated suppressed messages file D:/WD500/MIPS1CYCLE/MIPS1CYCLE.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 147 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 147 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4392 " "Info: Allocated 4392 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 09 16:02:16 2021 " "Info: Processing ended: Thu Dec 09 16:02:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Info: Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
