module second(clk, rst, sec_10, sec1);
	input 	clk, rst;
	output 	[3:0] sec_10, sec1;
	
	reg		[3:0] sec_10, sec1;
	
		
	always @(posedge clk or negedge rst)
		if(!rst) 
			sec1 <= 4'b0;
			
		else if(sec1 == 4'd9) begin 
			sec1 <= 4'd0; 
		end
		
		else 
			sec1 <= sec1 + 4'd1;
				
	always @ (sec1 == 4'd9) begin
		if(!rst) begin
			sec_10 <= 4'd0;
		end
		
		else if(sec_10 == 4'd9) begin 
				sec_10 <= 4'd0;
		end
	
		else begin
			sec_10 <= sec_10 + 4'b1;
		end 
	end
	
endmodule