read_verilog ../../common/latches.v
proc
write_edif result.out
