// Seed: 2613925680
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_6 = id_4;
  tri0 id_8, id_9;
  assign id_1 = 1;
  always id_2 = id_4;
  id_10(
      id_7 ? id_5 : {id_3, id_1, -1, {-1, -1, id_6, -1'b0, $display, id_6}, id_1, id_9},
      id_6,
      id_7,
      -1,
      1
  );
  wire id_11;
  assign module_1.type_8 = 0;
endmodule
program module_1 (
    output logic   id_0,
    input  logic   id_1,
    output supply1 id_2,
    output uwire   id_3,
    input  logic   id_4
);
  assign id_0.id_4 = id_1;
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  always begin : LABEL_0
    begin : LABEL_0
      deassign id_3;
    end
    id_0 <= "";
    id_0 = id_4 & 1;
  end
endmodule
