{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683156504423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683156504428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 03 18:28:24 2023 " "Processing started: Wed May 03 18:28:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683156504428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156504428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c synthesizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c synthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156504428 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683156506127 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683156506129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "butterflyunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file butterflyunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 butterflyunit " "Found entity 1: butterflyunit" {  } { { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file clkdiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/clkdiv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_Processor " "Found entity 1: FFT_Processor" {  } { { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mic_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mic_translator " "Found entity 1: mic_translator" {  } { { "mic_translator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/mic_translator.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_generator.sv 4 4 " "Found 4 design units, including 4 entities, in source file vga_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hsync " "Found entity 1: hsync" {  } { { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516706 ""} { "Info" "ISGN_ENTITY_NAME" "2 vsync " "Found entity 2: vsync" {  } { { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516706 ""} { "Info" "ISGN_ENTITY_NAME" "3 data " "Found entity 3: data" {  } { { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516706 ""} { "Info" "ISGN_ENTITY_NAME" "4 VGA_generator " "Found entity 4: VGA_generator" {  } { { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveform_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file waveform_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 waveform_generator " "Found entity 1: waveform_generator" {  } { { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangle_wave_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file triangle_wave_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangle_wave_generator " "Found entity 1: triangle_wave_generator" {  } { { "triangle_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/triangle_wave_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_wave_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sine_wave_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sine_wave_generator " "Found entity 1: sine_wave_generator" {  } { { "sine_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sine_wave_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sawtooth_wave_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sawtooth_wave_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sawtooth_wave_generator " "Found entity 1: sawtooth_wave_generator" {  } { { "sawtooth_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sawtooth_wave_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "note_table.sv 1 1 " "Found 1 design units, including 1 entities, in source file note_table.sv" { { "Info" "ISGN_ENTITY_NAME" "1 note_table " "Found entity 1: note_table" {  } { { "note_table.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/note_table.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixer.sv 1 1 " "Found 1 design units, including 1 entities, in source file mixer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mixer " "Found entity 1: mixer" {  } { { "mixer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/mixer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "midi_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file midi_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIDI_rom " "Found entity 1: MIDI_rom" {  } { { "MIDI_rom.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516764 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683156516767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/synthesizer_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/synthesizer_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc " "Found entity 1: synthesizer_soc" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/synthesizer_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "synthesizer_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "synthesizer_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_irq_mapper " "Found entity 1: synthesizer_soc_irq_mapper" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_irq_mapper.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0 " "Found entity 1: synthesizer_soc_mm_interconnect_0" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014 " "Found entity 1: synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0 " "Found entity 1: synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: synthesizer_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: synthesizer_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "synthesizer_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0_rsp_mux " "Found entity 1: synthesizer_soc_mm_interconnect_0_rsp_mux" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516861 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0_rsp_demux " "Found entity 1: synthesizer_soc_mm_interconnect_0_rsp_demux" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0_cmd_mux " "Found entity 1: synthesizer_soc_mm_interconnect_0_cmd_mux" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0_cmd_demux " "Found entity 1: synthesizer_soc_mm_interconnect_0_cmd_demux" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516889 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516889 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516889 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516889 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683156516894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "synthesizer_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516900 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683156516902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "synthesizer_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "synthesizer_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516911 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel synthesizer_soc_mm_interconnect_0_router_016.sv(48) " "Verilog HDL Declaration information at synthesizer_soc_mm_interconnect_0_router_016.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_016.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_016.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683156516914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel synthesizer_soc_mm_interconnect_0_router_016.sv(49) " "Verilog HDL Declaration information at synthesizer_soc_mm_interconnect_0_router_016.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_016.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_016.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683156516914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_016.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0_router_016_default_decode " "Found entity 1: synthesizer_soc_mm_interconnect_0_router_016_default_decode" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_016.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_016.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516916 ""} { "Info" "ISGN_ENTITY_NAME" "2 synthesizer_soc_mm_interconnect_0_router_016 " "Found entity 2: synthesizer_soc_mm_interconnect_0_router_016" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_016.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_016.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel synthesizer_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at synthesizer_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683156516919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel synthesizer_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at synthesizer_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683156516919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: synthesizer_soc_mm_interconnect_0_router_002_default_decode" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516922 ""} { "Info" "ISGN_ENTITY_NAME" "2 synthesizer_soc_mm_interconnect_0_router_002 " "Found entity 2: synthesizer_soc_mm_interconnect_0_router_002" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516922 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel synthesizer_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at synthesizer_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683156516924 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel synthesizer_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at synthesizer_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683156516924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_mm_interconnect_0_router_default_decode " "Found entity 1: synthesizer_soc_mm_interconnect_0_router_default_decode" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516927 ""} { "Info" "ISGN_ENTITY_NAME" "2 synthesizer_soc_mm_interconnect_0_router " "Found entity 2: synthesizer_soc_mm_interconnect_0_router" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_usb_rst " "Found entity 1: synthesizer_soc_usb_rst" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_usb_rst.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_usb_gpx " "Found entity 1: synthesizer_soc_usb_gpx" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_usb_gpx.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_timer_0 " "Found entity 1: synthesizer_soc_timer_0" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_timer_0.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_sysid_qsys_0 " "Found entity 1: synthesizer_soc_sysid_qsys_0" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sysid_qsys_0.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_spi_0 " "Found entity 1: synthesizer_soc_spi_0" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_spi_0.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v 4 4 " "Found 4 design units, including 4 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_sdrampll_dffpipe_l2c " "Found entity 1: synthesizer_soc_sdrampll_dffpipe_l2c" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516984 ""} { "Info" "ISGN_ENTITY_NAME" "2 synthesizer_soc_sdrampll_stdsync_sv6 " "Found entity 2: synthesizer_soc_sdrampll_stdsync_sv6" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516984 ""} { "Info" "ISGN_ENTITY_NAME" "3 synthesizer_soc_sdrampll_altpll_vg92 " "Found entity 3: synthesizer_soc_sdrampll_altpll_vg92" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516984 ""} { "Info" "ISGN_ENTITY_NAME" "4 synthesizer_soc_sdrampll " "Found entity 4: synthesizer_soc_sdrampll" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_sdram_input_efifo_module " "Found entity 1: synthesizer_soc_sdram_input_efifo_module" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516991 ""} { "Info" "ISGN_ENTITY_NAME" "2 synthesizer_soc_sdram " "Found entity 2: synthesizer_soc_sdram" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_onchip_memory2_0 " "Found entity 1: synthesizer_soc_onchip_memory2_0" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_onchip_memory2_0.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156516996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156516996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_nios2_gen2_0 " "Found entity 1: synthesizer_soc_nios2_gen2_0" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156517000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517038 ""} { "Info" "ISGN_ENTITY_NAME" "2 synthesizer_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: synthesizer_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517038 ""} { "Info" "ISGN_ENTITY_NAME" "3 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517038 ""} { "Info" "ISGN_ENTITY_NAME" "4 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517038 ""} { "Info" "ISGN_ENTITY_NAME" "5 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517038 ""} { "Info" "ISGN_ENTITY_NAME" "6 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517038 ""} { "Info" "ISGN_ENTITY_NAME" "7 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517038 ""} { "Info" "ISGN_ENTITY_NAME" "8 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517038 ""} { "Info" "ISGN_ENTITY_NAME" "9 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517038 ""} { "Info" "ISGN_ENTITY_NAME" "10 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517038 ""} { "Info" "ISGN_ENTITY_NAME" "11 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517038 ""} { "Info" "ISGN_ENTITY_NAME" "12 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517038 ""} { "Info" "ISGN_ENTITY_NAME" "13 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517038 ""} { "Info" "ISGN_ENTITY_NAME" "14 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517038 ""} { "Info" "ISGN_ENTITY_NAME" "15 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517038 ""} { "Info" "ISGN_ENTITY_NAME" "16 synthesizer_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: synthesizer_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517038 ""} { "Info" "ISGN_ENTITY_NAME" "17 synthesizer_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: synthesizer_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517038 ""} { "Info" "ISGN_ENTITY_NAME" "18 synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517038 ""} { "Info" "ISGN_ENTITY_NAME" "19 synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517038 ""} { "Info" "ISGN_ENTITY_NAME" "20 synthesizer_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: synthesizer_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517038 ""} { "Info" "ISGN_ENTITY_NAME" "21 synthesizer_soc_nios2_gen2_0_cpu " "Found entity 21: synthesizer_soc_nios2_gen2_0_cpu" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156517038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: synthesizer_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156517047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: synthesizer_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156517053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156517059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: synthesizer_soc_nios2_gen2_0_cpu_test_bench" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156517065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_leds_pio " "Found entity 1: synthesizer_soc_leds_pio" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_leds_pio.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156517070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_keycode " "Found entity 1: synthesizer_soc_keycode" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_keycode.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156517075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_key " "Found entity 1: synthesizer_soc_key" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_key.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156517081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: synthesizer_soc_jtag_uart_0_sim_scfifo_w" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517093 ""} { "Info" "ISGN_ENTITY_NAME" "2 synthesizer_soc_jtag_uart_0_scfifo_w " "Found entity 2: synthesizer_soc_jtag_uart_0_scfifo_w" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517093 ""} { "Info" "ISGN_ENTITY_NAME" "3 synthesizer_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: synthesizer_soc_jtag_uart_0_sim_scfifo_r" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517093 ""} { "Info" "ISGN_ENTITY_NAME" "4 synthesizer_soc_jtag_uart_0_scfifo_r " "Found entity 4: synthesizer_soc_jtag_uart_0_scfifo_r" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517093 ""} { "Info" "ISGN_ENTITY_NAME" "5 synthesizer_soc_jtag_uart_0 " "Found entity 5: synthesizer_soc_jtag_uart_0" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156517093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156517098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156517103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156517107 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683156517110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683156517111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156517113 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683156517115 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683156517116 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683156517116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683156517116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683156517116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683156517116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156517118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156517123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156517128 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683156517130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156517133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683156517136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156517139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156517143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txout.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156517148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer_soc/synthesis/submodules/synthesizer_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer_soc/synthesis/submodules/synthesizer_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer_soc_hex_digits_pio " "Found entity 1: synthesizer_soc_hex_digits_pio" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_hex_digits_pio.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156517154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_wave_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file square_wave_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_wave_generator " "Found entity 1: square_wave_generator" {  } { { "square_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/square_wave_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156517160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer " "Found entity 1: synthesizer" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156517167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_interface.sv 2 2 " "Found 2 design units, including 2 entities, in source file i2s_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_interface " "Found entity 1: I2S_interface" {  } { { "I2S_Interface.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/I2S_Interface.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517175 ""} { "Info" "ISGN_ENTITY_NAME" "2 small_I2S_interface " "Found entity 2: small_I2S_interface" {  } { { "I2S_Interface.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/I2S_Interface.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156517175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sine_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_rom " "Found entity 1: sine_rom" {  } { { "sine_rom.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sine_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156517182 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "synthesizer_soc_sdram.v(318) " "Verilog HDL or VHDL warning at synthesizer_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683156517206 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "synthesizer_soc_sdram.v(328) " "Verilog HDL or VHDL warning at synthesizer_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683156517206 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "synthesizer_soc_sdram.v(338) " "Verilog HDL or VHDL warning at synthesizer_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683156517206 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "synthesizer_soc_sdram.v(682) " "Verilog HDL or VHDL warning at synthesizer_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683156517208 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "synthesizer_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at synthesizer_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_spi_0.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683156517209 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "synthesizer.sv(212) " "Verilog HDL Instantiation warning at synthesizer.sv(212): instance has no name" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 212 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683156517247 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "synthesizer " "Elaborating entity \"synthesizer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683156517524 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Reset_h synthesizer.sv(61) " "Verilog HDL or VHDL warning at synthesizer.sv(61): object \"Reset_h\" assigned a value but never read" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683156517525 "|synthesizer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 synthesizer.sv(108) " "Verilog HDL assignment warning at synthesizer.sv(108): truncated value with size 32 to match size of target (2)" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517526 "|synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 synthesizer.sv(27) " "Output port \"HEX3\" at synthesizer.sv(27) has no driver" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683156517527 "|synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 synthesizer.sv(28) " "Output port \"HEX4\" at synthesizer.sv(28) has no driver" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683156517527 "|synthesizer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 synthesizer.sv(29) " "Output port \"HEX5\" at synthesizer.sv(29) has no driver" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683156517527 "|synthesizer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveform_generator waveform_generator:note0 " "Elaborating entity \"waveform_generator\" for hierarchy \"waveform_generator:note0\"" {  } { { "synthesizer.sv" "note0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156517541 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(1) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(1): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517544 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(2) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(2): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517544 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(3) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(3): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517544 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(4) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(4): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517544 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(5) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(5): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517545 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(6) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(6): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517545 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(7) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(7): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517545 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(8) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(8): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517545 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(9) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(9): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517545 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(10) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(10): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517545 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(11) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(11): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517545 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(12) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(12): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517545 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(13) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(13): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517545 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(14) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(14): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517545 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(15) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(15): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517545 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(16) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(16): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517545 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(17) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(17): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517545 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(18) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(18): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517545 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(19) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(19): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517545 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(20) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(20): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517545 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(21) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(21): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517545 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(22) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(22): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517545 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(23) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(23): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517545 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(24) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(24): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517546 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(25) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(25): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517546 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(26) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(26): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517546 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(27) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(27): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517546 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(28) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(28): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517546 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(29) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(29): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517546 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(30) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(30): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517546 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(31) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(31): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517546 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(32) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(32): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517546 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(33) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(33): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517546 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(34) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(34): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517546 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(35) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(35): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517546 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(36) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(36): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517546 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(37) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(37): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517546 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(38) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(38): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517546 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(39) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(39): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517546 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(40) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(40): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517546 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(41) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(41): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517546 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(42) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(42): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517546 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(43) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(43): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517546 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(44) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(44): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517546 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(45) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(45): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517546 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(46) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(46): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517546 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(47) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(47): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517546 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(48) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(48): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517546 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(49) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(49): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517546 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(50) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(50): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517546 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(51) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(51): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517546 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(52) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(52): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517546 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(53) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(53): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517546 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(54) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(54): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517546 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(55) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(55): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517546 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(56) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(56): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517546 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(57) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(57): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517546 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(58) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(58): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517547 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(59) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(59): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517547 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(60) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(60): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517547 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(61) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(61): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517547 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(62) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(62): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517547 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(63) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(63): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517547 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(64) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(64): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517547 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(65) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(65): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517547 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(66) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(66): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517547 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(67) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(67): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517547 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(68) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(68): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517547 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(69) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(69): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517547 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(70) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(70): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517547 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(71) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(71): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517547 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(72) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(72): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517547 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(73) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(73): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517547 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(74) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(74): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517547 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(75) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(75): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517547 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(76) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(76): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517547 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(77) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(77): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517547 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(78) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(78): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517547 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(79) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(79): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517547 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(80) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(80): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517547 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(81) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(81): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517547 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(82) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(82): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517547 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(83) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(83): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517548 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(84) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(84): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517548 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(85) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(85): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517548 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(86) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(86): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517548 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(87) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(87): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517548 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(88) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(88): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517548 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(89) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(89): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517548 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(90) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(90): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517548 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(91) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(91): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517548 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(92) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(92): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517548 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(93) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(93): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517548 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(94) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(94): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517548 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(95) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(95): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517548 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(96) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(96): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517548 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(97) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(97): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517548 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(98) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(98): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517548 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(99) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(99): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517548 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(100) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(100): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517548 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(101) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(101): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517548 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(102) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(102): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517548 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(103) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(103): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517548 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(104) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(104): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517548 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(105) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(105): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517548 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(106) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(106): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517549 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(107) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(107): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517549 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(108) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(108): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517549 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(109) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(109): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517549 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(110) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(110): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517549 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(111) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(111): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517549 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(112) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(112): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517549 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(113) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(113): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517549 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(114) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(114): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517549 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(115) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(115): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517549 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(116) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(116): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517549 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(117) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(117): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517549 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(118) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(118): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517549 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(119) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(119): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517549 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(120) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(120): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517549 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(121) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(121): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517549 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(122) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(122): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517549 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(123) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(123): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517549 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(124) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(124): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517549 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(125) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(125): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517549 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(126) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(126): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517549 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(127) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(127): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517549 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 MIDI_freq_to_period.txt(128) " "Verilog HDL assignment warning at MIDI_freq_to_period.txt(128): truncated value with size 24 to match size of target (23)" {  } { { "MIDI_freq_to_period.txt" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/MIDI_freq_to_period.txt" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517549 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 waveform_generator.sv(10) " "Verilog HDL assignment warning at waveform_generator.sv(10): truncated value with size 32 to match size of target (23)" {  } { { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517551 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MIDI_ROM.data_a 0 waveform_generator.sv(5) " "Net \"MIDI_ROM.data_a\" at waveform_generator.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683156517553 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MIDI_ROM.waddr_a 0 waveform_generator.sv(5) " "Net \"MIDI_ROM.waddr_a\" at waveform_generator.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683156517553 "|synthesizer|waveform_generator:note0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MIDI_ROM.we_a 0 waveform_generator.sv(5) " "Net \"MIDI_ROM.we_a\" at waveform_generator.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683156517553 "|synthesizer|waveform_generator:note0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_wave_generator waveform_generator:note0\|square_wave_generator:sq_wv " "Elaborating entity \"square_wave_generator\" for hierarchy \"waveform_generator:note0\|square_wave_generator:sq_wv\"" {  } { { "waveform_generator.sv" "sq_wv" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156517569 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 square_wave_generator.sv(5) " "Verilog HDL assignment warning at square_wave_generator.sv(5): truncated value with size 32 to match size of target (24)" {  } { { "square_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/square_wave_generator.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517569 "|synthesizer|waveform_generator:note0|square_wave_generator:sq_wv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 square_wave_generator.sv(6) " "Verilog HDL assignment warning at square_wave_generator.sv(6): truncated value with size 32 to match size of target (24)" {  } { { "square_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/square_wave_generator.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517569 "|synthesizer|waveform_generator:note0|square_wave_generator:sq_wv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 square_wave_generator.sv(19) " "Verilog HDL assignment warning at square_wave_generator.sv(19): truncated value with size 32 to match size of target (24)" {  } { { "square_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/square_wave_generator.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517570 "|synthesizer|waveform_generator:note0|square_wave_generator:sq_wv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sawtooth_wave_generator waveform_generator:note0\|sawtooth_wave_generator:saw_wv " "Elaborating entity \"sawtooth_wave_generator\" for hierarchy \"waveform_generator:note0\|sawtooth_wave_generator:saw_wv\"" {  } { { "waveform_generator.sv" "saw_wv" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156517583 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sawtooth_wave_generator.sv(6) " "Verilog HDL assignment warning at sawtooth_wave_generator.sv(6): truncated value with size 32 to match size of target (24)" {  } { { "sawtooth_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sawtooth_wave_generator.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517583 "|synthesizer|waveform_generator:note0|sawtooth_wave_generator:saw_wv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sawtooth_wave_generator.sv(10) " "Verilog HDL assignment warning at sawtooth_wave_generator.sv(10): truncated value with size 32 to match size of target (24)" {  } { { "sawtooth_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sawtooth_wave_generator.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517584 "|synthesizer|waveform_generator:note0|sawtooth_wave_generator:saw_wv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangle_wave_generator waveform_generator:note0\|triangle_wave_generator:tri_wv " "Elaborating entity \"triangle_wave_generator\" for hierarchy \"waveform_generator:note0\|triangle_wave_generator:tri_wv\"" {  } { { "waveform_generator.sv" "tri_wv" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156517594 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 triangle_wave_generator.sv(43) " "Verilog HDL assignment warning at triangle_wave_generator.sv(43): truncated value with size 32 to match size of target (24)" {  } { { "triangle_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/triangle_wave_generator.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517596 "|synthesizer|waveform_generator:note0|triangle_wave_generator:tri_wv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 triangle_wave_generator.sv(44) " "Verilog HDL assignment warning at triangle_wave_generator.sv(44): truncated value with size 32 to match size of target (24)" {  } { { "triangle_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/triangle_wave_generator.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517596 "|synthesizer|waveform_generator:note0|triangle_wave_generator:tri_wv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 triangle_wave_generator.sv(48) " "Verilog HDL assignment warning at triangle_wave_generator.sv(48): truncated value with size 32 to match size of target (24)" {  } { { "triangle_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/triangle_wave_generator.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517596 "|synthesizer|waveform_generator:note0|triangle_wave_generator:tri_wv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 triangle_wave_generator.sv(62) " "Verilog HDL assignment warning at triangle_wave_generator.sv(62): truncated value with size 32 to match size of target (24)" {  } { { "triangle_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/triangle_wave_generator.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517597 "|synthesizer|waveform_generator:note0|triangle_wave_generator:tri_wv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_wave_generator waveform_generator:note0\|sine_wave_generator:sine_wv " "Elaborating entity \"sine_wave_generator\" for hierarchy \"waveform_generator:note0\|sine_wave_generator:sine_wv\"" {  } { { "waveform_generator.sv" "sine_wv" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156517608 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sine_wave_generator.sv(7) " "Verilog HDL assignment warning at sine_wave_generator.sv(7): truncated value with size 32 to match size of target (24)" {  } { { "sine_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sine_wave_generator.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517609 "|synthesizer|waveform_generator:note0|sine_wave_generator:sine_wv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sine_wave_generator.sv(10) " "Verilog HDL assignment warning at sine_wave_generator.sv(10): truncated value with size 32 to match size of target (24)" {  } { { "sine_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sine_wave_generator.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156517610 "|synthesizer|waveform_generator:note0|sine_wave_generator:sine_wv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_rom waveform_generator:note0\|sine_wave_generator:sine_wv\|sine_rom:ROM " "Elaborating entity \"sine_rom\" for hierarchy \"waveform_generator:note0\|sine_wave_generator:sine_wv\|sine_rom:ROM\"" {  } { { "sine_wave_generator.sv" "ROM" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sine_wave_generator.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156517630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waveform_generator:note0\|sine_wave_generator:sine_wv\|sine_rom:ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"waveform_generator:note0\|sine_wave_generator:sine_wv\|sine_rom:ROM\|altsyncram:altsyncram_component\"" {  } { { "sine_rom.v" "altsyncram_component" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sine_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156517745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveform_generator:note0\|sine_wave_generator:sine_wv\|sine_rom:ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"waveform_generator:note0\|sine_wave_generator:sine_wv\|sine_rom:ROM\|altsyncram:altsyncram_component\"" {  } { { "sine_rom.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sine_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156517758 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveform_generator:note0\|sine_wave_generator:sine_wv\|sine_rom:ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"waveform_generator:note0\|sine_wave_generator:sine_wv\|sine_rom:ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156517758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156517758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156517758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../full_sin.mif " "Parameter \"init_file\" = \"../full_sin.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156517758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156517758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156517758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156517758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156517758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156517758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156517758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156517758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156517758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156517758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156517758 ""}  } { { "sine_rom.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sine_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156517758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3p91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3p91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3p91 " "Found entity 1: altsyncram_3p91" {  } { { "db/altsyncram_3p91.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/altsyncram_3p91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156517825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156517825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3p91 waveform_generator:note0\|sine_wave_generator:sine_wv\|sine_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_3p91:auto_generated " "Elaborating entity \"altsyncram_3p91\" for hierarchy \"waveform_generator:note0\|sine_wave_generator:sine_wv\|sine_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_3p91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156517830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mixer mixer:mix " "Elaborating entity \"mixer\" for hierarchy \"mixer:mix\"" {  } { { "synthesizer.sv" "mix" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156518403 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 mixer.sv(5) " "Verilog HDL assignment warning at mixer.sv(5): truncated value with size 32 to match size of target (24)" {  } { { "mixer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/mixer.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156518409 "|synthesizer|mixer:mix"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "mixer.sv(15) " "Verilog HDL or VHDL warning at the mixer.sv(15): index expression is not wide enough to address all of the elements in the array" {  } { { "mixer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/mixer.sv" 15 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1683156518490 "|synthesizer|mixer:mix"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "mixer.sv(16) " "Verilog HDL or VHDL warning at the mixer.sv(16): index expression is not wide enough to address all of the elements in the array" {  } { { "mixer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/mixer.sv" 16 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1683156518491 "|synthesizer|mixer:mix"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "note_table note_table:notes " "Elaborating entity \"note_table\" for hierarchy \"note_table:notes\"" {  } { { "synthesizer.sv" "notes" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156518609 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 note_table.sv(7) " "Verilog HDL assignment warning at note_table.sv(7): truncated value with size 32 to match size of target (4)" {  } { { "note_table.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/note_table.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156518610 "|synthesizer|note_table:notes"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 note_table.sv(10) " "Verilog HDL assignment warning at note_table.sv(10): truncated value with size 32 to match size of target (4)" {  } { { "note_table.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/note_table.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156518610 "|synthesizer|note_table:notes"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "note_table.sv(11) " "SystemVerilog warning at note_table.sv(11): unique or priority keyword makes case statement complete" {  } { { "note_table.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/note_table.sv" 11 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1683156518610 "|synthesizer|note_table:notes"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver2 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver2\"" {  } { { "synthesizer.sv" "hex_driver2" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156518616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "small_I2S_interface small_I2S_interface:small_boi " "Elaborating entity \"small_I2S_interface\" for hierarchy \"small_I2S_interface:small_boi\"" {  } { { "synthesizer.sv" "small_boi" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156518628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT FFT:fft_VGA " "Elaborating entity \"FFT\" for hierarchy \"FFT:fft_VGA\"" {  } { { "synthesizer.sv" "fft_VGA" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156518636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv FFT:fft_VGA\|clkdiv:vga_clock " "Elaborating entity \"clkdiv\" for hierarchy \"FFT:fft_VGA\|clkdiv:vga_clock\"" {  } { { "FFT.sv" "vga_clock" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156518651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv FFT:fft_VGA\|clkdiv:main_clock " "Elaborating entity \"clkdiv\" for hierarchy \"FFT:fft_VGA\|clkdiv:main_clock\"" {  } { { "FFT.sv" "main_clock" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156518658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mic_translator FFT:fft_VGA\|mic_translator:main_translator " "Elaborating entity \"mic_translator\" for hierarchy \"FFT:fft_VGA\|mic_translator:main_translator\"" {  } { { "FFT.sv" "main_translator" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156518664 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset mic_translator.sv(45) " "Verilog HDL Always Construct warning at mic_translator.sv(45): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mic_translator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/mic_translator.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683156518666 "|synthesizer|FFT:fft_VGA|mic_translator:main_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT_Processor FFT:fft_VGA\|FFT_Processor:main_professor " "Elaborating entity \"FFT_Processor\" for hierarchy \"FFT:fft_VGA\|FFT_Processor:main_professor\"" {  } { { "FFT.sv" "main_professor" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156518703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butterflyunit FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0 " "Elaborating entity \"butterflyunit\" for hierarchy \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\"" {  } { { "FFT_Processor.sv" "BFU0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156518876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_generator FFT:fft_VGA\|VGA_generator:main_vga " "Elaborating entity \"VGA_generator\" for hierarchy \"FFT:fft_VGA\|VGA_generator:main_vga\"" {  } { { "FFT.sv" "main_vga" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156518896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vsync FFT:fft_VGA\|VGA_generator:main_vga\|vsync:vertical " "Elaborating entity \"vsync\" for hierarchy \"FFT:fft_VGA\|VGA_generator:main_vga\|vsync:vertical\"" {  } { { "VGA_generator.sv" "vertical" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156518949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hsync FFT:fft_VGA\|VGA_generator:main_vga\|hsync:horizontal " "Elaborating entity \"hsync\" for hierarchy \"FFT:fft_VGA\|VGA_generator:main_vga\|hsync:horizontal\"" {  } { { "VGA_generator.sv" "horizontal" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156518958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data FFT:fft_VGA\|VGA_generator:main_vga\|data:display " "Elaborating entity \"data\" for hierarchy \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\"" {  } { { "VGA_generator.sv" "display" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156518966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S_interface I2S_interface:i2s " "Elaborating entity \"I2S_interface\" for hierarchy \"I2S_interface:i2s\"" {  } { { "synthesizer.sv" "i2s" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156518993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc synthesizer_soc:comb_32 " "Elaborating entity \"synthesizer_soc\" for hierarchy \"synthesizer_soc:comb_32\"" {  } { { "synthesizer.sv" "comb_32" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156519007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_hex_digits_pio synthesizer_soc:comb_32\|synthesizer_soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"synthesizer_soc_hex_digits_pio\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_hex_digits_pio:hex_digits_pio\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "hex_digits_pio" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/synthesizer_soc.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156519060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0 " "Elaborating entity \"altera_avalon_i2c\" for hierarchy \"synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "i2c_0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/synthesizer_soc.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156519074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_csr synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr " "Elaborating entity \"altera_avalon_i2c_csr\" for hierarchy \"synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "u_csr" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156519094 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(255) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(255): truncated value with size 32 to match size of target (3)" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156519095 "|synthesizer|synthesizer_soc:comb_32|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(256) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(256): truncated value with size 32 to match size of target (3)" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156519096 "|synthesizer|synthesizer_soc:comb_32|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(257) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(257): truncated value with size 32 to match size of target (3)" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156519096 "|synthesizer|synthesizer_soc:comb_32|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(267) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(267): truncated value with size 32 to match size of target (3)" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156519096 "|synthesizer|synthesizer_soc:comb_32|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(268) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(268): truncated value with size 32 to match size of target (3)" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156519096 "|synthesizer|synthesizer_soc:comb_32|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(269) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(269): truncated value with size 32 to match size of target (3)" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683156519096 "|synthesizer|synthesizer_soc:comb_32|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_mstfsm synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm " "Elaborating entity \"altera_avalon_i2c_mstfsm\" for hierarchy \"synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "u_mstfsm" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156519121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_rxshifter synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter " "Elaborating entity \"altera_avalon_i2c_rxshifter\" for hierarchy \"synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "u_rxshifter" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156519147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txshifter synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter " "Elaborating entity \"altera_avalon_i2c_txshifter\" for hierarchy \"synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "u_txshifter" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156519170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_spksupp synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp " "Elaborating entity \"altera_avalon_i2c_spksupp\" for hierarchy \"synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "u_spksupp" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156519190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_det synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det " "Elaborating entity \"altera_avalon_i2c_condt_det\" for hierarchy \"synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "u_condt_det" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156519204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_gen synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen " "Elaborating entity \"altera_avalon_i2c_condt_gen\" for hierarchy \"synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "u_condt_gen" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156519219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_clk_cnt synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt " "Elaborating entity \"altera_avalon_i2c_clk_cnt\" for hierarchy \"synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "u_clk_cnt" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156519242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txout synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout " "Elaborating entity \"altera_avalon_i2c_txout\" for hierarchy \"synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "u_txout" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156519261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "u_txfifo" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156519279 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1683156519280 "|synthesizer|synthesizer_soc:comb_32|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156519301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156519314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519314 ""}  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156519314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_33b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_33b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_33b1 " "Found entity 1: altsyncram_33b1" {  } { { "db/altsyncram_33b1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/altsyncram_33b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156519377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156519377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_33b1 synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_33b1:auto_generated " "Elaborating entity \"altsyncram_33b1\" for hierarchy \"synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_33b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156519381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" "u_rxfifo" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156519418 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1683156519419 "|synthesizer|synthesizer_soc:comb_32|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156519440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156519454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519454 ""}  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156519454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h0b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h0b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h0b1 " "Found entity 1: altsyncram_h0b1" {  } { { "db/altsyncram_h0b1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/altsyncram_h0b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156519521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156519521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h0b1 synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_h0b1:auto_generated " "Elaborating entity \"altsyncram_h0b1\" for hierarchy \"synthesizer_soc:comb_32\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_h0b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156519525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_jtag_uart_0 synthesizer_soc:comb_32\|synthesizer_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"synthesizer_soc_jtag_uart_0\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "jtag_uart_0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/synthesizer_soc.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156519563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_jtag_uart_0_scfifo_w synthesizer_soc:comb_32\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"synthesizer_soc_jtag_uart_0_scfifo_w\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "the_synthesizer_soc_jtag_uart_0_scfifo_w" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156519580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo synthesizer_soc:comb_32\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "wfifo" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156519801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "synthesizer_soc:comb_32\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"synthesizer_soc:comb_32\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156519810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synthesizer_soc:comb_32\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"synthesizer_soc:comb_32\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156519810 ""}  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156519810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156519870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156519870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 synthesizer_soc:comb_32\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156519874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156519908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156519908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 synthesizer_soc:comb_32\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156519915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156519942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156519942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf synthesizer_soc:comb_32\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156519951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156520010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156520010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 synthesizer_soc:comb_32\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156520020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156520082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156520082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 synthesizer_soc:comb_32\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156520090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156520154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156520154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b synthesizer_soc:comb_32\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_w:the_synthesizer_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156520163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_jtag_uart_0_scfifo_r synthesizer_soc:comb_32\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_r:the_synthesizer_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"synthesizer_soc_jtag_uart_0_scfifo_r\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|synthesizer_soc_jtag_uart_0_scfifo_r:the_synthesizer_soc_jtag_uart_0_scfifo_r\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "the_synthesizer_soc_jtag_uart_0_scfifo_r" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156520205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic synthesizer_soc:comb_32\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:synthesizer_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:synthesizer_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "synthesizer_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156520573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "synthesizer_soc:comb_32\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:synthesizer_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"synthesizer_soc:comb_32\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:synthesizer_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156520595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synthesizer_soc:comb_32\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:synthesizer_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"synthesizer_soc:comb_32\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:synthesizer_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156520595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156520595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156520595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156520595 ""}  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156520595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter synthesizer_soc:comb_32\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:synthesizer_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:synthesizer_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156521151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl synthesizer_soc:comb_32\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:synthesizer_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:synthesizer_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156521324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_key synthesizer_soc:comb_32\|synthesizer_soc_key:key " "Elaborating entity \"synthesizer_soc_key\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_key:key\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "key" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/synthesizer_soc.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156521386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_keycode synthesizer_soc:comb_32\|synthesizer_soc_keycode:keycode " "Elaborating entity \"synthesizer_soc_keycode\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_keycode:keycode\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "keycode" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/synthesizer_soc.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156521400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_leds_pio synthesizer_soc:comb_32\|synthesizer_soc_leds_pio:leds_pio " "Elaborating entity \"synthesizer_soc_leds_pio\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_leds_pio:leds_pio\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "leds_pio" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/synthesizer_soc.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156521415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0 synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"synthesizer_soc_nios2_gen2_0\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "nios2_gen2_0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/synthesizer_soc.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156521440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0.v" "cpu" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156521456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_test_bench synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_test_bench:the_synthesizer_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_test_bench:the_synthesizer_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156521559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "synthesizer_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156521581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156521604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156521618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156521618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156521618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156521618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156521618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156521618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156521618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156521618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156521618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156521618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156521618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156521618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156521618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156521618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156521618 ""}  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156521618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156521692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156521692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_a_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156521696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_register_bank_b_module synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_b_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_register_bank_b_module:synthesizer_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "synthesizer_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156521737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156521792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156521824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156521870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156521877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156521877 ""}  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156521877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_break synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_break:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_break:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156521888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_xbrk synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156521948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dbrk synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156521963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_itrace synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156521979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156521996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_td_mode synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156522059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156522072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156522110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156522122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156522136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_pib synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156522151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_im synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_im:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_im:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156522162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_avalon_reg synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156522180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156522197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram_module synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem\|synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem\|synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156522242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem\|synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem\|synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156522270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem\|synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem\|synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156522290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem\|synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem\|synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156522290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156522290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156522290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156522290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156522290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156522290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156522290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156522290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156522290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156522290 ""}  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156522290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156522368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156522368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem\|synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_ocimem\|synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:synthesizer_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156522373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156522410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_debug_slave_tck synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_tck:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_tck:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156522427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_nios2_gen2_0_cpu_debug_slave_sysclk synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"synthesizer_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156522491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:synthesizer_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:synthesizer_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "synthesizer_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156522578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:synthesizer_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:synthesizer_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156522586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:synthesizer_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:synthesizer_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156522586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156522586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156522586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156522586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156522586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156522586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156522586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156522586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156522586 ""}  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156522586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:synthesizer_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:synthesizer_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156522596 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:synthesizer_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:synthesizer_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:synthesizer_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:synthesizer_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156522606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:synthesizer_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:synthesizer_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156522616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:synthesizer_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_nios2_gen2_0:nios2_gen2_0\|synthesizer_soc_nios2_gen2_0_cpu:cpu\|synthesizer_soc_nios2_gen2_0_cpu_nios2_oci:the_synthesizer_soc_nios2_gen2_0_cpu_nios2_oci\|synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_synthesizer_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:synthesizer_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156522641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_onchip_memory2_0 synthesizer_soc:comb_32\|synthesizer_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"synthesizer_soc_onchip_memory2_0\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "onchip_memory2_0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/synthesizer_soc.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156522702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram synthesizer_soc:comb_32\|synthesizer_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156522720 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "synthesizer_soc:comb_32\|synthesizer_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"synthesizer_soc:comb_32\|synthesizer_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_onchip_memory2_0.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156522733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synthesizer_soc:comb_32\|synthesizer_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"synthesizer_soc:comb_32\|synthesizer_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156522733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file synthesizer_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"synthesizer_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156522733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156522733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156522733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156522733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156522733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156522733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156522733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156522733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156522733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156522733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156522733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156522733 ""}  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_onchip_memory2_0.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156522733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j0h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j0h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j0h1 " "Found entity 1: altsyncram_j0h1" {  } { { "db/altsyncram_j0h1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/altsyncram_j0h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156522799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156522799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j0h1 synthesizer_soc:comb_32\|synthesizer_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_j0h1:auto_generated " "Elaborating entity \"altsyncram_j0h1\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_j0h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156522804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_sdram synthesizer_soc:comb_32\|synthesizer_soc_sdram:sdram " "Elaborating entity \"synthesizer_soc_sdram\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_sdram:sdram\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "sdram" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/synthesizer_soc.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156523076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_sdram_input_efifo_module synthesizer_soc:comb_32\|synthesizer_soc_sdram:sdram\|synthesizer_soc_sdram_input_efifo_module:the_synthesizer_soc_sdram_input_efifo_module " "Elaborating entity \"synthesizer_soc_sdram_input_efifo_module\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_sdram:sdram\|synthesizer_soc_sdram_input_efifo_module:the_synthesizer_soc_sdram_input_efifo_module\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" "the_synthesizer_soc_sdram_input_efifo_module" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156523151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_sdrampll synthesizer_soc:comb_32\|synthesizer_soc_sdrampll:sdrampll " "Elaborating entity \"synthesizer_soc_sdrampll\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_sdrampll:sdrampll\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "sdrampll" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/synthesizer_soc.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156523175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_sdrampll_stdsync_sv6 synthesizer_soc:comb_32\|synthesizer_soc_sdrampll:sdrampll\|synthesizer_soc_sdrampll_stdsync_sv6:stdsync2 " "Elaborating entity \"synthesizer_soc_sdrampll_stdsync_sv6\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_sdrampll:sdrampll\|synthesizer_soc_sdrampll_stdsync_sv6:stdsync2\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" "stdsync2" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156523187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_sdrampll_dffpipe_l2c synthesizer_soc:comb_32\|synthesizer_soc_sdrampll:sdrampll\|synthesizer_soc_sdrampll_stdsync_sv6:stdsync2\|synthesizer_soc_sdrampll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"synthesizer_soc_sdrampll_dffpipe_l2c\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_sdrampll:sdrampll\|synthesizer_soc_sdrampll_stdsync_sv6:stdsync2\|synthesizer_soc_sdrampll_dffpipe_l2c:dffpipe3\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" "dffpipe3" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156523202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_sdrampll_altpll_vg92 synthesizer_soc:comb_32\|synthesizer_soc_sdrampll:sdrampll\|synthesizer_soc_sdrampll_altpll_vg92:sd1 " "Elaborating entity \"synthesizer_soc_sdrampll_altpll_vg92\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_sdrampll:sdrampll\|synthesizer_soc_sdrampll_altpll_vg92:sd1\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" "sd1" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156523215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_spi_0 synthesizer_soc:comb_32\|synthesizer_soc_spi_0:spi_0 " "Elaborating entity \"synthesizer_soc_spi_0\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_spi_0:spi_0\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "spi_0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/synthesizer_soc.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156523228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_sysid_qsys_0 synthesizer_soc:comb_32\|synthesizer_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"synthesizer_soc_sysid_qsys_0\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "sysid_qsys_0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/synthesizer_soc.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156523253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_timer_0 synthesizer_soc:comb_32\|synthesizer_soc_timer_0:timer_0 " "Elaborating entity \"synthesizer_soc_timer_0\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_timer_0:timer_0\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "timer_0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/synthesizer_soc.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156523267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_usb_gpx synthesizer_soc:comb_32\|synthesizer_soc_usb_gpx:usb_gpx " "Elaborating entity \"synthesizer_soc_usb_gpx\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_usb_gpx:usb_gpx\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "usb_gpx" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/synthesizer_soc.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156523297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_usb_rst synthesizer_soc:comb_32\|synthesizer_soc_usb_rst:usb_rst " "Elaborating entity \"synthesizer_soc_usb_rst\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_usb_rst:usb_rst\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "usb_rst" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/synthesizer_soc.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156523317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_mm_interconnect_0 synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"synthesizer_soc_mm_interconnect_0\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "mm_interconnect_0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/synthesizer_soc.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156523336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 1891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156524092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 1951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156524113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 2015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156524132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 2079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156524158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "i2c_0_csr_translator" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 2143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156524177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 2207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156524197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdrampll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdrampll_pll_slave_translator\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "sdrampll_pll_slave_translator" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 2271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156524220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 2335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156524244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 2399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156524264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 2719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156524310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 2911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156524341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 3423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156524397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 3504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156524419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 3585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156524438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 3669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156524455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156524476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 3710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156524497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "i2c_0_csr_agent_rsp_fifo" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 3960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156524563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 5419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156524765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156524796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 5460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156524820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 5501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156524890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_mm_interconnect_0_router synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_router:router " "Elaborating entity \"synthesizer_soc_mm_interconnect_0_router\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_router:router\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "router" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 6517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156525034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_mm_interconnect_0_router_default_decode synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_router:router\|synthesizer_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"synthesizer_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_router:router\|synthesizer_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router.sv" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156525085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_mm_interconnect_0_router_002 synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"synthesizer_soc_mm_interconnect_0_router_002\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "router_002" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 6549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156525111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_mm_interconnect_0_router_002_default_decode synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_router_002:router_002\|synthesizer_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"synthesizer_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_router_002:router_002\|synthesizer_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156525126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_mm_interconnect_0_router_016 synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_router_016:router_016 " "Elaborating entity \"synthesizer_soc_mm_interconnect_0_router_016\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_router_016:router_016\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "router_016" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 6773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156525265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_mm_interconnect_0_router_016_default_decode synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_router_016:router_016\|synthesizer_soc_mm_interconnect_0_router_016_default_decode:the_default_decode " "Elaborating entity \"synthesizer_soc_mm_interconnect_0_router_016_default_decode\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_router_016:router_016\|synthesizer_soc_mm_interconnect_0_router_016_default_decode:the_default_decode\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_016.sv" "the_default_decode" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_router_016.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156525283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 6951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156525387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156525403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_mm_interconnect_0_cmd_demux synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"synthesizer_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 7100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156525418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_mm_interconnect_0_cmd_mux synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"synthesizer_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 7272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156525473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156525497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156525510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_mm_interconnect_0_rsp_demux synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"synthesizer_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 7801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156525822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_mm_interconnect_0_rsp_mux synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"synthesizer_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 8456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156525940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_rsp_mux.sv" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156526044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156526059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 8671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156526095 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683156526103 "|synthesizer|synthesizer_soc:comb_32|synthesizer_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683156526104 "|synthesizer|synthesizer_soc:comb_32|synthesizer_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "synthesizer_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683156526104 "|synthesizer|synthesizer_soc:comb_32|synthesizer_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 8737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156526153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "crosser" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 8771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156526197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156526216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156526246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_mm_interconnect_0_avalon_st_adapter synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"synthesizer_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 8902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156526326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|synthesizer_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"synthesizer_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|synthesizer_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156526338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014 synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014:avalon_st_adapter_014 " "Elaborating entity \"synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014:avalon_st_adapter_014\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" "avalon_st_adapter_014" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0.v" 9308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156526455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0 synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014:avalon_st_adapter_014\|synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0:error_adapter_0 " "Elaborating entity \"synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014:avalon_st_adapter_014\|synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0:error_adapter_0\"" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014.v" "error_adapter_0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_mm_interconnect_0_avalon_st_adapter_014.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156526470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer_soc_irq_mapper synthesizer_soc:comb_32\|synthesizer_soc_irq_mapper:irq_mapper " "Elaborating entity \"synthesizer_soc_irq_mapper\" for hierarchy \"synthesizer_soc:comb_32\|synthesizer_soc_irq_mapper:irq_mapper\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "irq_mapper" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/synthesizer_soc.v" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156526556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller synthesizer_soc:comb_32\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"synthesizer_soc:comb_32\|altera_reset_controller:rst_controller\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "rst_controller" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/synthesizer_soc.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156526572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer synthesizer_soc:comb_32\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"synthesizer_soc:comb_32\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156526585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer synthesizer_soc:comb_32\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"synthesizer_soc:comb_32\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "synthesizer_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156526594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller synthesizer_soc:comb_32\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"synthesizer_soc:comb_32\|altera_reset_controller:rst_controller_001\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "rst_controller_001" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/synthesizer_soc.v" 761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156526609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller synthesizer_soc:comb_32\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"synthesizer_soc:comb_32\|altera_reset_controller:rst_controller_002\"" {  } { { "synthesizer_soc/synthesis/synthesizer_soc.v" "rst_controller_002" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/synthesizer_soc.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156526635 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683156530327 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.05.03.18:28:54 Progress: Loading slda7c6b933/alt_sld_fab_wrapper_hw.tcl " "2023.05.03.18:28:54 Progress: Loading slda7c6b933/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156534401 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156536695 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156536848 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156538605 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156538729 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156538851 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156539006 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156539015 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156539015 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683156539732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7c6b933/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda7c6b933/alt_sld_fab.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/ip/slda7c6b933/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156540007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156540007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156540135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156540135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156540148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156540148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156540237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156540237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156540356 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156540356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156540356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156540450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156540450 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"synthesizer_soc:comb_32\|synthesizer_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "synthesizer_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1683156555833 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1683156555833 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "86 " "Inferred 86 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "note_table:notes\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"note_table:notes\|Div0\"" {  } { { "note_table.sv" "Div0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/note_table.sv" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "note_table:notes\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"note_table:notes\|Mod0\"" {  } { { "note_table.sv" "Mod0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/note_table.sv" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|Mult8\"" {  } { { "VGA_generator.sv" "Mult8" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|Mult9\"" {  } { { "VGA_generator.sv" "Mult9" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|Mult10\"" {  } { { "VGA_generator.sv" "Mult10" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|Mult11\"" {  } { { "VGA_generator.sv" "Mult11" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|Mult12\"" {  } { { "VGA_generator.sv" "Mult12" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|Mult13\"" {  } { { "VGA_generator.sv" "Mult13" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|Mult14\"" {  } { { "VGA_generator.sv" "Mult14" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|Mult15\"" {  } { { "VGA_generator.sv" "Mult15" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|Mult0\"" {  } { { "VGA_generator.sv" "Mult0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|Mult1\"" {  } { { "VGA_generator.sv" "Mult1" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|Mult2\"" {  } { { "VGA_generator.sv" "Mult2" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|Mult3\"" {  } { { "VGA_generator.sv" "Mult3" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|Mult4\"" {  } { { "VGA_generator.sv" "Mult4" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|Mult5\"" {  } { { "VGA_generator.sv" "Mult5" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|Mult6\"" {  } { { "VGA_generator.sv" "Mult6" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|Mult7\"" {  } { { "VGA_generator.sv" "Mult7" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mixer:mix\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mixer:mix\|Mult0\"" {  } { { "mixer.sv" "Mult0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/mixer.sv" 5 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|Mult0\"" {  } { { "sawtooth_wave_generator.sv" "Mult0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sawtooth_wave_generator.sv" 10 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|Div1\"" {  } { { "sawtooth_wave_generator.sv" "Div1" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sawtooth_wave_generator.sv" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "waveform_generator:note1\|triangle_wave_generator:tri_wv\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"waveform_generator:note1\|triangle_wave_generator:tri_wv\|Mult0\"" {  } { { "triangle_wave_generator.sv" "Mult0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/triangle_wave_generator.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "waveform_generator:note1\|square_wave_generator:sq_wv\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"waveform_generator:note1\|square_wave_generator:sq_wv\|Mult0\"" {  } { { "square_wave_generator.sv" "Mult0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/square_wave_generator.sv" 6 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "waveform_generator:note1\|square_wave_generator:sq_wv\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"waveform_generator:note1\|square_wave_generator:sq_wv\|Div0\"" {  } { { "square_wave_generator.sv" "Div0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/square_wave_generator.sv" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "waveform_generator:note1\|sine_wave_generator:sine_wv\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"waveform_generator:note1\|sine_wave_generator:sine_wv\|Mult0\"" {  } { { "sine_wave_generator.sv" "Mult0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sine_wave_generator.sv" 7 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "waveform_generator:note0\|triangle_wave_generator:tri_wv\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"waveform_generator:note0\|triangle_wave_generator:tri_wv\|Mult0\"" {  } { { "triangle_wave_generator.sv" "Mult0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/triangle_wave_generator.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|Mult0\"" {  } { { "sawtooth_wave_generator.sv" "Mult0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sawtooth_wave_generator.sv" 10 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|Div1\"" {  } { { "sawtooth_wave_generator.sv" "Div1" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sawtooth_wave_generator.sv" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "waveform_generator:note0\|square_wave_generator:sq_wv\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"waveform_generator:note0\|square_wave_generator:sq_wv\|Mult0\"" {  } { { "square_wave_generator.sv" "Mult0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/square_wave_generator.sv" 6 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "waveform_generator:note0\|square_wave_generator:sq_wv\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"waveform_generator:note0\|square_wave_generator:sq_wv\|Div0\"" {  } { { "square_wave_generator.sv" "Div0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/square_wave_generator.sv" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "waveform_generator:note0\|sine_wave_generator:sine_wv\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"waveform_generator:note0\|sine_wave_generator:sine_wv\|Mult0\"" {  } { { "sine_wave_generator.sv" "Mult0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sine_wave_generator.sv" 7 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|Mult0\"" {  } { { "sawtooth_wave_generator.sv" "Mult0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sawtooth_wave_generator.sv" 10 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|Div1\"" {  } { { "sawtooth_wave_generator.sv" "Div1" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sawtooth_wave_generator.sv" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "waveform_generator:note3\|triangle_wave_generator:tri_wv\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"waveform_generator:note3\|triangle_wave_generator:tri_wv\|Mult0\"" {  } { { "triangle_wave_generator.sv" "Mult0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/triangle_wave_generator.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "waveform_generator:note3\|square_wave_generator:sq_wv\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"waveform_generator:note3\|square_wave_generator:sq_wv\|Mult0\"" {  } { { "square_wave_generator.sv" "Mult0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/square_wave_generator.sv" 6 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "waveform_generator:note3\|square_wave_generator:sq_wv\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"waveform_generator:note3\|square_wave_generator:sq_wv\|Div0\"" {  } { { "square_wave_generator.sv" "Div0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/square_wave_generator.sv" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "waveform_generator:note3\|sine_wave_generator:sine_wv\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"waveform_generator:note3\|sine_wave_generator:sine_wv\|Mult0\"" {  } { { "sine_wave_generator.sv" "Mult0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sine_wave_generator.sv" 7 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "waveform_generator:note2\|triangle_wave_generator:tri_wv\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"waveform_generator:note2\|triangle_wave_generator:tri_wv\|Mult0\"" {  } { { "triangle_wave_generator.sv" "Mult0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/triangle_wave_generator.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|Mult0\"" {  } { { "sawtooth_wave_generator.sv" "Mult0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sawtooth_wave_generator.sv" 10 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|Div1\"" {  } { { "sawtooth_wave_generator.sv" "Div1" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sawtooth_wave_generator.sv" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "waveform_generator:note2\|square_wave_generator:sq_wv\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"waveform_generator:note2\|square_wave_generator:sq_wv\|Mult0\"" {  } { { "square_wave_generator.sv" "Mult0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/square_wave_generator.sv" 6 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "waveform_generator:note2\|square_wave_generator:sq_wv\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"waveform_generator:note2\|square_wave_generator:sq_wv\|Div0\"" {  } { { "square_wave_generator.sv" "Div0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/square_wave_generator.sv" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "waveform_generator:note2\|sine_wave_generator:sine_wv\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"waveform_generator:note2\|sine_wave_generator:sine_wv\|Mult0\"" {  } { { "sine_wave_generator.sv" "Mult0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sine_wave_generator.sv" 7 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|Div0\"" {  } { { "sawtooth_wave_generator.sv" "Div0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sawtooth_wave_generator.sv" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "waveform_generator:note1\|triangle_wave_generator:tri_wv\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"waveform_generator:note1\|triangle_wave_generator:tri_wv\|Div0\"" {  } { { "triangle_wave_generator.sv" "Div0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/triangle_wave_generator.sv" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "waveform_generator:note0\|triangle_wave_generator:tri_wv\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"waveform_generator:note0\|triangle_wave_generator:tri_wv\|Div0\"" {  } { { "triangle_wave_generator.sv" "Div0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/triangle_wave_generator.sv" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|Div0\"" {  } { { "sawtooth_wave_generator.sv" "Div0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sawtooth_wave_generator.sv" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|Div0\"" {  } { { "sawtooth_wave_generator.sv" "Div0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sawtooth_wave_generator.sv" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "waveform_generator:note3\|triangle_wave_generator:tri_wv\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"waveform_generator:note3\|triangle_wave_generator:tri_wv\|Div0\"" {  } { { "triangle_wave_generator.sv" "Div0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/triangle_wave_generator.sv" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "waveform_generator:note2\|triangle_wave_generator:tri_wv\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"waveform_generator:note2\|triangle_wave_generator:tri_wv\|Div0\"" {  } { { "triangle_wave_generator.sv" "Div0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/triangle_wave_generator.sv" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|Div0\"" {  } { { "sawtooth_wave_generator.sv" "Div0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sawtooth_wave_generator.sv" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "waveform_generator:note1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"waveform_generator:note1\|Mult0\"" {  } { { "waveform_generator.sv" "Mult0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 10 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "waveform_generator:note1\|sine_wave_generator:sine_wv\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"waveform_generator:note1\|sine_wave_generator:sine_wv\|Div0\"" {  } { { "sine_wave_generator.sv" "Div0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sine_wave_generator.sv" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "waveform_generator:note0\|sine_wave_generator:sine_wv\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"waveform_generator:note0\|sine_wave_generator:sine_wv\|Div0\"" {  } { { "sine_wave_generator.sv" "Div0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sine_wave_generator.sv" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "waveform_generator:note3\|sine_wave_generator:sine_wv\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"waveform_generator:note3\|sine_wave_generator:sine_wv\|Div0\"" {  } { { "sine_wave_generator.sv" "Div0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sine_wave_generator.sv" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "waveform_generator:note2\|sine_wave_generator:sine_wv\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"waveform_generator:note2\|sine_wave_generator:sine_wv\|Div0\"" {  } { { "sine_wave_generator.sv" "Div0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sine_wave_generator.sv" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|Mult0\"" {  } { { "butterflyunit.sv" "Mult0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|Mult0\"" {  } { { "butterflyunit.sv" "Mult0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|Mult1\"" {  } { { "butterflyunit.sv" "Mult1" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|Mult0\"" {  } { { "butterflyunit.sv" "Mult0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|Mult1\"" {  } { { "butterflyunit.sv" "Mult1" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|Mult0\"" {  } { { "butterflyunit.sv" "Mult0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|Mult1\"" {  } { { "butterflyunit.sv" "Mult1" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|Mult0\"" {  } { { "butterflyunit.sv" "Mult0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|Mult1\"" {  } { { "butterflyunit.sv" "Mult1" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|Mult0\"" {  } { { "butterflyunit.sv" "Mult0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|Mult1\"" {  } { { "butterflyunit.sv" "Mult1" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|Mult0\"" {  } { { "butterflyunit.sv" "Mult0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|Mult1\"" {  } { { "butterflyunit.sv" "Mult1" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|Mult0\"" {  } { { "butterflyunit.sv" "Mult0" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|Mult1\"" {  } { { "butterflyunit.sv" "Mult1" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|Mult2\"" {  } { { "butterflyunit.sv" "Mult2" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|Mult3\"" {  } { { "butterflyunit.sv" "Mult3" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 26 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|Mult2\"" {  } { { "butterflyunit.sv" "Mult2" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|Mult3\"" {  } { { "butterflyunit.sv" "Mult3" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 26 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|Mult2\"" {  } { { "butterflyunit.sv" "Mult2" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|Mult3\"" {  } { { "butterflyunit.sv" "Mult3" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 26 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|Mult2\"" {  } { { "butterflyunit.sv" "Mult2" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|Mult3\"" {  } { { "butterflyunit.sv" "Mult3" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 26 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|Mult2\"" {  } { { "butterflyunit.sv" "Mult2" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|Mult3\"" {  } { { "butterflyunit.sv" "Mult3" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 26 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|Mult2\"" {  } { { "butterflyunit.sv" "Mult2" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|Mult3\"" {  } { { "butterflyunit.sv" "Mult3" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 26 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|Mult2\"" {  } { { "butterflyunit.sv" "Mult2" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|Mult3\"" {  } { { "butterflyunit.sv" "Mult3" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 26 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|Mult2\"" {  } { { "butterflyunit.sv" "Mult2" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156566693 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683156566693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "note_table:notes\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"note_table:notes\|lpm_divide:Div0\"" {  } { { "note_table.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/note_table.sv" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156566796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "note_table:notes\|lpm_divide:Div0 " "Instantiated megafunction \"note_table:notes\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156566796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156566796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156566796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156566796 ""}  } { { "note_table.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/note_table.sv" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156566796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8sl " "Found entity 1: lpm_divide_8sl" {  } { { "db/lpm_divide_8sl.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/lpm_divide_8sl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156566863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156566863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156566897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156566897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uee " "Found entity 1: alt_u_div_uee" {  } { { "db/alt_u_div_uee.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_uee.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156566937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156566937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156567010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156567010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156567078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156567078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "note_table:notes\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"note_table:notes\|lpm_divide:Mod0\"" {  } { { "note_table.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/note_table.sv" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156567121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "note_table:notes\|lpm_divide:Mod0 " "Instantiated megafunction \"note_table:notes\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156567121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156567121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156567121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156567121 ""}  } { { "note_table.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/note_table.sv" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156567121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bkl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bkl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bkl " "Found entity 1: lpm_divide_bkl" {  } { { "db/lpm_divide_bkl.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/lpm_divide_bkl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156567183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156567183 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\"" {  } { { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156567347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8 " "Instantiated megafunction \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 23 " "Parameter \"LPM_WIDTHA\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156567347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 48 " "Parameter \"LPM_WIDTHB\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156567347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 71 " "Parameter \"LPM_WIDTHP\" = \"71\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156567347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 71 " "Parameter \"LPM_WIDTHR\" = \"71\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156567347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156567347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156567347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156567347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156567347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156567347 ""}  } { { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156567347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_mrs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_mrs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_mrs " "Found entity 1: mult_mrs" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156567413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156567413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mixer:mix\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mixer:mix\|lpm_mult:Mult0\"" {  } { { "mixer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/mixer.sv" 5 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156567908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mixer:mix\|lpm_mult:Mult0 " "Instantiated megafunction \"mixer:mix\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156567908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156567908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156567908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156567908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156567908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156567908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156567908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156567908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156567908 ""}  } { { "mixer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/mixer.sv" 5 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156567908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ams.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ams.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ams " "Found entity 1: mult_ams" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156567978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156567978 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_mult:Mult0\"" {  } { { "sawtooth_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sawtooth_wave_generator.sv" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156568022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_mult:Mult0 " "Instantiated megafunction \"waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156568022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156568022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156568022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156568022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156568022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156568022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156568022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156568022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156568022 ""}  } { { "sawtooth_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sawtooth_wave_generator.sv" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156568022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div1\"" {  } { { "sawtooth_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sawtooth_wave_generator.sv" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156568063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div1 " "Instantiated megafunction \"waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156568063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156568063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156568063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156568063 ""}  } { { "sawtooth_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sawtooth_wave_generator.sv" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156568063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_otl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_otl " "Found entity 1: lpm_divide_otl" {  } { { "db/lpm_divide_otl.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/lpm_divide_otl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156568123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156568123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156568159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156568159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uhe " "Found entity 1: alt_u_div_uhe" {  } { { "db/alt_u_div_uhe.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_uhe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156568222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156568222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveform_generator:note1\|triangle_wave_generator:tri_wv\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"waveform_generator:note1\|triangle_wave_generator:tri_wv\|lpm_mult:Mult0\"" {  } { { "triangle_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/triangle_wave_generator.sv" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156568363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveform_generator:note1\|triangle_wave_generator:tri_wv\|lpm_mult:Mult0 " "Instantiated megafunction \"waveform_generator:note1\|triangle_wave_generator:tri_wv\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156568363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156568363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156568363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156568363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156568363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156568363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156568363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156568363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156568363 ""}  } { { "triangle_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/triangle_wave_generator.sv" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156568363 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\"" {  } { { "sawtooth_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sawtooth_wave_generator.sv" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156569361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0 " "Instantiated megafunction \"waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156569361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156569361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156569361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156569361 ""}  } { { "sawtooth_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sawtooth_wave_generator.sv" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156569361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_avl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_avl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_avl " "Found entity 1: lpm_divide_avl" {  } { { "db/lpm_divide_avl.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/lpm_divide_avl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156569422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156569422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/sign_div_unsign_cnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156569461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156569461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2le " "Found entity 1: alt_u_div_2le" {  } { { "db/alt_u_div_2le.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156569537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156569537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveform_generator:note1\|triangle_wave_generator:tri_wv\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"waveform_generator:note1\|triangle_wave_generator:tri_wv\|lpm_divide:Div0\"" {  } { { "triangle_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/triangle_wave_generator.sv" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156569692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveform_generator:note1\|triangle_wave_generator:tri_wv\|lpm_divide:Div0 " "Instantiated megafunction \"waveform_generator:note1\|triangle_wave_generator:tri_wv\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156569693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156569693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156569693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156569693 ""}  } { { "triangle_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/triangle_wave_generator.sv" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156569693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveform_generator:note1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"waveform_generator:note1\|lpm_mult:Mult0\"" {  } { { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156570238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveform_generator:note1\|lpm_mult:Mult0 " "Instantiated megafunction \"waveform_generator:note1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 30 " "Parameter \"LPM_WIDTHA\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156570238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156570238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 43 " "Parameter \"LPM_WIDTHP\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156570238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 43 " "Parameter \"LPM_WIDTHR\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156570238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156570238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156570238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156570238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156570238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156570238 ""}  } { { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156570238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_brs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_brs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_brs " "Found entity 1: mult_brs" {  } { { "db/mult_brs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_brs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156570299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156570299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveform_generator:note1\|sine_wave_generator:sine_wv\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"waveform_generator:note1\|sine_wave_generator:sine_wv\|lpm_divide:Div0\"" {  } { { "sine_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sine_wave_generator.sv" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156570332 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveform_generator:note1\|sine_wave_generator:sine_wv\|lpm_divide:Div0 " "Instantiated megafunction \"waveform_generator:note1\|sine_wave_generator:sine_wv\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156570333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 23 " "Parameter \"LPM_WIDTHD\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156570333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156570333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156570333 ""}  } { { "sine_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sine_wave_generator.sv" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156570333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9vl " "Found entity 1: lpm_divide_9vl" {  } { { "db/lpm_divide_9vl.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/lpm_divide_9vl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156570394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156570394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156570429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156570429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0le " "Found entity 1: alt_u_div_0le" {  } { { "db/alt_u_div_0le.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_0le.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156570503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156570503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\"" {  } { { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156570894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0 " "Instantiated megafunction \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 47 " "Parameter \"LPM_WIDTHA\" = \"47\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156570894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 23 " "Parameter \"LPM_WIDTHB\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156570894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 70 " "Parameter \"LPM_WIDTHP\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156570894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 70 " "Parameter \"LPM_WIDTHR\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156570894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156570894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156570894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156570894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156570894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156570894 ""}  } { { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156570894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0os.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0os.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0os " "Found entity 1: mult_0os" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156570964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156570964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\"" {  } { { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156571036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1 " "Instantiated megafunction \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571036 ""}  } { { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156571036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ugs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ugs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ugs " "Found entity 1: mult_ugs" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156571098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156571098 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult0\"" {  } { { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156571139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult0 " "Instantiated megafunction \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571139 ""}  } { { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156571139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult1\"" {  } { { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156571181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult1 " "Instantiated megafunction \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571182 ""}  } { { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156571182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult1\"" {  } { { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156571257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult1 " "Instantiated megafunction \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571257 ""}  } { { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156571257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult1\"" {  } { { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156571331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult1 " "Instantiated megafunction \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571332 ""}  } { { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156571332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult2\"" {  } { { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156571567 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult2 " "Instantiated megafunction \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571568 ""}  } { { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156571568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\"" {  } { { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156571643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2 " "Instantiated megafunction \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 47 " "Parameter \"LPM_WIDTHA\" = \"47\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 23 " "Parameter \"LPM_WIDTHB\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 70 " "Parameter \"LPM_WIDTHP\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 70 " "Parameter \"LPM_WIDTHR\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571644 ""}  } { { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156571644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\"" {  } { { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156571784 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2 " "Instantiated megafunction \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 47 " "Parameter \"LPM_WIDTHA\" = \"47\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 23 " "Parameter \"LPM_WIDTHB\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 70 " "Parameter \"LPM_WIDTHP\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 70 " "Parameter \"LPM_WIDTHR\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156571784 ""}  } { { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156571784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\"" {  } { { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156572053 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2 " "Instantiated megafunction \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 47 " "Parameter \"LPM_WIDTHA\" = \"47\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156572053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 23 " "Parameter \"LPM_WIDTHB\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156572053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 70 " "Parameter \"LPM_WIDTHP\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156572053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 70 " "Parameter \"LPM_WIDTHR\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156572053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156572053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156572053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156572053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156572053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156572053 ""}  } { { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156572053 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_mult11 " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_mult11\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult2|mult_0os:auto_generated|mac_mult11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out12 " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out12\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 99 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult2|mult_0os:auto_generated|mac_out12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_mult11 " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_mult11\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult2|mult_0os:auto_generated|mac_mult11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out12 " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out12\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 99 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult2|mult_0os:auto_generated|mac_out12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_mult11 " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_mult11\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult2|mult_0os:auto_generated|mac_mult11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out12 " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out12\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 99 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult2|mult_0os:auto_generated|mac_out12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_mult11 " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_mult11\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult2|mult_0os:auto_generated|mac_mult11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out12 " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out12\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 99 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult2|mult_0os:auto_generated|mac_out12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_mult11 " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_mult11\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult0|mult_0os:auto_generated|mac_mult11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out12 " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out12\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 99 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult0|mult_0os:auto_generated|mac_out12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_mult11 " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_mult11\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult0|mult_0os:auto_generated|mac_mult11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out12 " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out12\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 99 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult0|mult_0os:auto_generated|mac_out12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_mult11 " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_mult11\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult0|mult_0os:auto_generated|mac_mult11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out12 " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out12\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 99 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult0|mult_0os:auto_generated|mac_out12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_mult11 " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_mult11\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult0|mult_0os:auto_generated|mac_mult11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out12 " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out12\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 99 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult0|mult_0os:auto_generated|mac_out12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|mac_mult11 " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|mac_mult11\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|mac_mult11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|mac_out12 " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|mac_out12\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 99 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|mac_out12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|mac_mult11 " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|mac_mult11\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|mac_mult11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|mac_out12 " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|mac_out12\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 99 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|mac_out12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|mac_mult11 " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|mac_mult11\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|mac_mult11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|mac_out12 " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|mac_out12\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 99 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|mac_out12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|mac_mult11 " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|mac_mult11\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|mac_mult11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|mac_out12 " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|mac_out12\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 99 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|mac_out12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|mac_mult11 " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|mac_mult11\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|mac_mult11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|mac_out12 " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|mac_out12\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 99 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|mac_out12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|mac_mult11 " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|mac_mult11\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|mac_mult11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|mac_out12 " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|mac_out12\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 99 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|mac_out12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|mac_mult11 " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|mac_mult11\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|mac_mult11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|mac_out12 " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|mac_out12\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 99 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|mac_out12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|mac_mult11 " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|mac_mult11\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|mac_mult11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|mac_out12 " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|mac_out12\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 99 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|mac_out12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|mac_mult11 " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|mac_mult11\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|mac_mult11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|mac_out12 " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|mac_out12\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 99 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|mac_out12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|mac_mult11 " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|mac_mult11\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|mac_mult11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|mac_out12 " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|mac_out12\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 99 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|mac_out12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|mac_mult11 " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|mac_mult11\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|mac_mult11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|mac_out12 " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|mac_out12\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 99 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|mac_out12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|mac_mult11 " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|mac_mult11\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|mac_mult11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|mac_out12 " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|mac_out12\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 99 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|mac_out12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|mac_mult11 " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|mac_mult11\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|mac_mult11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|mac_out12 " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|mac_out12\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 99 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|mac_out12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|mac_mult11 " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|mac_mult11\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|mac_mult11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|mac_out12 " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|mac_out12\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 99 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|mac_out12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|mac_mult11 " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|mac_mult11\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|mac_mult11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|mac_out12 " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|mac_out12\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 99 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|mac_out12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|mac_mult11 " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|mac_mult11\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|mac_mult11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|mac_out12 " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|mac_out12\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 99 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156573188 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|mac_out12"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1683156573188 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1683156573188 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "100 " "Converted 100 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 225 " "Used 225 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (9-bit) 39 20 " "Used 39 DSP block slices in \"Simple Multiplier (9-bit)\" mode implemented in approximately 20 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 205 205 " "Used 205 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 205 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1683156575346 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "100 " "Converted the following 100 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) mixer:mix\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"mixer:mix\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mixer:mix\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4 " "DSP block output node \"mixer:mix\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "mixer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/mixer.sv" 5 -1 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 133 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mixer:mix\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_mult3 " "DSP block multiplier node \"mixer:mix\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_mult3\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "mixer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/mixer.sv" 5 -1 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 133 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "mixer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/mixer.sv" 5 -1 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 133 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|mac_out8\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|mac_mult7\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|mac_out10 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|mac_out10\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|mac_out10 " "DSP block output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|mac_out10\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 94 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|mac_mult9 " "DSP block multiplier node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|mac_mult9\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 94 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|mac_out8\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|mac_mult7\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|mac_out10 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|mac_out10\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|mac_out10 " "DSP block output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|mac_out10\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 94 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|mac_mult9 " "DSP block multiplier node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|mac_mult9\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 94 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|mac_out8\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|mac_mult7\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|mac_out10 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|mac_out10\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|mac_out10 " "DSP block output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|mac_out10\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 94 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|mac_mult9 " "DSP block multiplier node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|mac_mult9\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 94 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|mac_out8\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|mac_mult7\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|mac_out10 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|mac_out10\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|mac_out10 " "DSP block output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|mac_out10\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 94 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|mac_mult9 " "DSP block multiplier node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|mac_mult9\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 94 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|mac_out8\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|mac_mult7\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|mac_out10 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|mac_out10\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|mac_out10 " "DSP block output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|mac_out10\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 94 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|mac_mult9 " "DSP block multiplier node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|mac_mult9\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 94 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|mac_out8\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|mac_mult7\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|mac_out10 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|mac_out10\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|mac_out10 " "DSP block output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|mac_out10\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 94 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|mac_mult9 " "DSP block multiplier node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|mac_mult9\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 94 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|mac_out8\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|mac_mult7\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|mac_out10 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|mac_out10\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|mac_out10 " "DSP block output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|mac_out10\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 94 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|mac_mult9 " "DSP block multiplier node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|mac_mult9\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 94 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|mac_out8\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|mac_mult7\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|mac_out10 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|mac_out10\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|mac_out10 " "DSP block output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|mac_out10\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 94 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|mac_mult9 " "DSP block multiplier node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|mac_mult9\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 94 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|mac_out8\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|mac_mult7\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|mac_out10 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|mac_out10\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|mac_out10 " "DSP block output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|mac_out10\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 94 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|mac_mult9 " "DSP block multiplier node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|mac_mult9\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 94 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|mac_out8\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|mac_mult7\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|mac_out10 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|mac_out10\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|mac_out10 " "DSP block output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|mac_out10\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 94 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|mac_mult9 " "DSP block multiplier node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|mac_mult9\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 94 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|mac_out8\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|mac_mult7\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|mac_out10 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|mac_out10\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|mac_out10 " "DSP block output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|mac_out10\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 94 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|mac_mult9 " "DSP block multiplier node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|mac_mult9\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 94 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|mac_out8\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|mac_mult7\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|mac_out10 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|mac_out10\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|mac_out10 " "DSP block output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|mac_out10\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 94 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|mac_mult9 " "DSP block multiplier node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|mac_mult9\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 94 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|mac_out8\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|mac_mult7\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|mac_out10 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|mac_out10\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|mac_out10 " "DSP block output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|mac_out10\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 94 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|mac_mult9 " "DSP block multiplier node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|mac_mult9\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 94 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|mac_out8\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|mac_mult7\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|mac_out10 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|mac_out10\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|mac_out10 " "DSP block output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|mac_out10\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 94 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|mac_mult9 " "DSP block multiplier node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|mac_mult9\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 94 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|mac_out8\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|mac_mult7\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|mac_out10 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|mac_out10\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|mac_out10 " "DSP block output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|mac_out10\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 94 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|mac_mult9 " "DSP block multiplier node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|mac_mult9\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 94 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|mac_out8\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|mac_mult7\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|mac_out10 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|mac_out10\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|mac_out10 " "DSP block output node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|mac_out10\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 94 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|mac_mult9 " "DSP block multiplier node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|mac_mult9\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 94 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out4 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out4\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_mult3 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_mult3\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_out4 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_out4\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 267 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_mult3 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_mult3\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 267 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 267 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out4 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out4\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 267 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_mult3 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_mult3\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 267 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 267 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_out4 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_out4\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 273 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_mult3 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_mult3\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 273 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 273 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out4 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out4\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 273 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_mult3 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_mult3\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 273 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 273 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out4 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out4\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_mult3 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_mult3\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out4 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out4\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_mult3 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_mult3\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_out4 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_out4\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 255 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_mult3 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_mult3\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 255 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 255 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out4 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out4\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 255 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_mult3 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_mult3\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 255 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 255 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_out4 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_out4\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 279 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_mult3 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_mult3\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 279 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 279 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out4 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out4\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 279 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_mult3 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_mult3\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 279 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 279 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) waveform_generator:note1\|triangle_wave_generator:tri_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"waveform_generator:note1\|triangle_wave_generator:tri_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "waveform_generator:note1\|triangle_wave_generator:tri_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4 " "DSP block output node \"waveform_generator:note1\|triangle_wave_generator:tri_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "triangle_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/triangle_wave_generator.sv" 48 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 15 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 129 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "waveform_generator:note1\|triangle_wave_generator:tri_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_mult3 " "DSP block multiplier node \"waveform_generator:note1\|triangle_wave_generator:tri_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_mult3\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "triangle_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/triangle_wave_generator.sv" 48 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 15 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 129 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "triangle_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/triangle_wave_generator.sv" 48 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 15 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 129 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) waveform_generator:note1\|sine_wave_generator:sine_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"waveform_generator:note1\|sine_wave_generator:sine_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "waveform_generator:note1\|sine_wave_generator:sine_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4 " "DSP block output node \"waveform_generator:note1\|sine_wave_generator:sine_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "sine_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sine_wave_generator.sv" 7 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 16 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 129 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "waveform_generator:note1\|sine_wave_generator:sine_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_mult3 " "DSP block multiplier node \"waveform_generator:note1\|sine_wave_generator:sine_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_mult3\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "sine_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sine_wave_generator.sv" 7 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 16 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 129 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "sine_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sine_wave_generator.sv" 7 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 16 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 129 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) waveform_generator:note0\|triangle_wave_generator:tri_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"waveform_generator:note0\|triangle_wave_generator:tri_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "waveform_generator:note0\|triangle_wave_generator:tri_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4 " "DSP block output node \"waveform_generator:note0\|triangle_wave_generator:tri_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "triangle_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/triangle_wave_generator.sv" 48 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 15 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 128 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "waveform_generator:note0\|triangle_wave_generator:tri_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_mult3 " "DSP block multiplier node \"waveform_generator:note0\|triangle_wave_generator:tri_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_mult3\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "triangle_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/triangle_wave_generator.sv" 48 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 15 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 128 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "triangle_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/triangle_wave_generator.sv" 48 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 15 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 128 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) waveform_generator:note0\|sine_wave_generator:sine_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"waveform_generator:note0\|sine_wave_generator:sine_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "waveform_generator:note0\|sine_wave_generator:sine_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4 " "DSP block output node \"waveform_generator:note0\|sine_wave_generator:sine_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "sine_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sine_wave_generator.sv" 7 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 16 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 128 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "waveform_generator:note0\|sine_wave_generator:sine_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_mult3 " "DSP block multiplier node \"waveform_generator:note0\|sine_wave_generator:sine_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_mult3\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "sine_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sine_wave_generator.sv" 7 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 16 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 128 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "sine_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sine_wave_generator.sv" 7 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 16 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 128 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) waveform_generator:note3\|triangle_wave_generator:tri_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"waveform_generator:note3\|triangle_wave_generator:tri_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "waveform_generator:note3\|triangle_wave_generator:tri_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4 " "DSP block output node \"waveform_generator:note3\|triangle_wave_generator:tri_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "triangle_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/triangle_wave_generator.sv" 48 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 15 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 131 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "waveform_generator:note3\|triangle_wave_generator:tri_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_mult3 " "DSP block multiplier node \"waveform_generator:note3\|triangle_wave_generator:tri_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_mult3\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "triangle_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/triangle_wave_generator.sv" 48 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 15 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 131 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "triangle_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/triangle_wave_generator.sv" 48 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 15 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 131 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) waveform_generator:note3\|sine_wave_generator:sine_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"waveform_generator:note3\|sine_wave_generator:sine_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "waveform_generator:note3\|sine_wave_generator:sine_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4 " "DSP block output node \"waveform_generator:note3\|sine_wave_generator:sine_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "sine_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sine_wave_generator.sv" 7 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 16 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 131 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "waveform_generator:note3\|sine_wave_generator:sine_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_mult3 " "DSP block multiplier node \"waveform_generator:note3\|sine_wave_generator:sine_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_mult3\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "sine_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sine_wave_generator.sv" 7 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 16 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 131 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "sine_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sine_wave_generator.sv" 7 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 16 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 131 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) waveform_generator:note2\|triangle_wave_generator:tri_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"waveform_generator:note2\|triangle_wave_generator:tri_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "waveform_generator:note2\|triangle_wave_generator:tri_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4 " "DSP block output node \"waveform_generator:note2\|triangle_wave_generator:tri_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "triangle_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/triangle_wave_generator.sv" 48 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 15 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 130 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "waveform_generator:note2\|triangle_wave_generator:tri_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_mult3 " "DSP block multiplier node \"waveform_generator:note2\|triangle_wave_generator:tri_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_mult3\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "triangle_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/triangle_wave_generator.sv" 48 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 15 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 130 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "triangle_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/triangle_wave_generator.sv" 48 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 15 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 130 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) waveform_generator:note2\|sine_wave_generator:sine_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"waveform_generator:note2\|sine_wave_generator:sine_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "waveform_generator:note2\|sine_wave_generator:sine_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4 " "DSP block output node \"waveform_generator:note2\|sine_wave_generator:sine_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "sine_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sine_wave_generator.sv" 7 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 16 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 130 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "waveform_generator:note2\|sine_wave_generator:sine_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_mult3 " "DSP block multiplier node \"waveform_generator:note2\|sine_wave_generator:sine_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_mult3\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "sine_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sine_wave_generator.sv" 7 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 16 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 130 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "sine_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sine_wave_generator.sv" 7 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 16 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 130 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out4 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out4\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 109 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_mult3 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_mult3\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 109 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out4 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out4\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 109 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_mult3 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_mult3\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 109 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out6 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out6\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_mult5 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_mult5\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_out4 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_out4\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 26 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_mult3 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_mult3\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 26 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 26 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out8\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_mult7\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out8\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_mult7\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out8\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_mult7\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out4 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out4\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 109 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_mult3 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_mult3\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 109 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_out8\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 267 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_mult7\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 267 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 267 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out8\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 267 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_mult7\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 267 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 267 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_out8\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 273 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_mult7\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 273 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 273 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out8\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 273 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_mult7\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 273 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 273 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out8\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_mult7\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out8\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_mult7\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out4 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out4\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 109 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_mult3 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_mult3\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 109 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_out8\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|mac_mult7\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out8\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_mult7\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_out8\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 255 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_mult7\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 255 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 255 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out8\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 255 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_mult7\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 255 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 255 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_out8\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 279 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult0\|mult_ugs:auto_generated\|mac_mult7\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 279 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 279 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_out8\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 279 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult1\|mult_ugs:auto_generated\|mac_mult7\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 279 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 24 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 279 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4 " "DSP block output node \"waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "sawtooth_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sawtooth_wave_generator.sv" 10 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 14 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 129 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_mult3 " "DSP block multiplier node \"waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_mult3\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "sawtooth_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sawtooth_wave_generator.sv" 10 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 14 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 129 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "sawtooth_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sawtooth_wave_generator.sv" 10 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 14 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 129 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) waveform_generator:note1\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"waveform_generator:note1\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "waveform_generator:note1\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4 " "DSP block output node \"waveform_generator:note1\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "square_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/square_wave_generator.sv" 6 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 13 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 129 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "waveform_generator:note1\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_mult3 " "DSP block multiplier node \"waveform_generator:note1\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_mult3\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "square_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/square_wave_generator.sv" 6 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 13 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 129 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "square_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/square_wave_generator.sv" 6 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 13 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 129 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4 " "DSP block output node \"waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "sawtooth_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sawtooth_wave_generator.sv" 10 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 14 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 128 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_mult3 " "DSP block multiplier node \"waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_mult3\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "sawtooth_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sawtooth_wave_generator.sv" 10 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 14 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 128 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "sawtooth_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sawtooth_wave_generator.sv" 10 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 14 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 128 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) waveform_generator:note0\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"waveform_generator:note0\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "waveform_generator:note0\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4 " "DSP block output node \"waveform_generator:note0\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "square_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/square_wave_generator.sv" 6 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 13 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 128 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "waveform_generator:note0\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_mult3 " "DSP block multiplier node \"waveform_generator:note0\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_mult3\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "square_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/square_wave_generator.sv" 6 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 13 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 128 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "square_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/square_wave_generator.sv" 6 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 13 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 128 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4 " "DSP block output node \"waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "sawtooth_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sawtooth_wave_generator.sv" 10 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 14 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 131 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_mult3 " "DSP block multiplier node \"waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_mult3\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "sawtooth_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sawtooth_wave_generator.sv" 10 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 14 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 131 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "sawtooth_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sawtooth_wave_generator.sv" 10 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 14 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 131 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) waveform_generator:note3\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"waveform_generator:note3\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "waveform_generator:note3\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4 " "DSP block output node \"waveform_generator:note3\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "square_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/square_wave_generator.sv" 6 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 13 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 131 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "waveform_generator:note3\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_mult3 " "DSP block multiplier node \"waveform_generator:note3\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_mult3\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "square_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/square_wave_generator.sv" 6 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 13 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 131 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "square_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/square_wave_generator.sv" 6 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 13 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 131 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4 " "DSP block output node \"waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "sawtooth_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sawtooth_wave_generator.sv" 10 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 14 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 130 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_mult3 " "DSP block multiplier node \"waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_mult3\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "sawtooth_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sawtooth_wave_generator.sv" 10 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 14 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 130 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "sawtooth_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/sawtooth_wave_generator.sv" 10 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 14 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 130 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) waveform_generator:note2\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"waveform_generator:note2\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "waveform_generator:note2\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4 " "DSP block output node \"waveform_generator:note2\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_out4\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "square_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/square_wave_generator.sv" 6 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 13 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 130 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "waveform_generator:note2\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_mult3 " "DSP block multiplier node \"waveform_generator:note2\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|mac_mult3\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "square_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/square_wave_generator.sv" 6 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 13 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 130 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "square_wave_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/square_wave_generator.sv" 6 -1 0 } } { "waveform_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/waveform_generator.sv" 13 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 130 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out4 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out4\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 109 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_mult3 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_mult3\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 109 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out4 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out4\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 109 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_mult3 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_mult3\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 109 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out8\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_mult7\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_out8\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 26 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_mult7\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 26 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 26 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult2\|mult_ugs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult2\|mult_ugs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult2\|mult_ugs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult2\|mult_ugs:auto_generated\|mac_out8\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 273 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult2\|mult_ugs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult2\|mult_ugs:auto_generated\|mac_mult7\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 273 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 273 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_out8\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 26 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 273 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_mult7\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 26 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 273 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 26 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 273 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out8\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_mult7\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_out8\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 26 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_mult7\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 26 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 26 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult2\|mult_ugs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult2\|mult_ugs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult2\|mult_ugs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult2\|mult_ugs:auto_generated\|mac_out8\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 267 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult2\|mult_ugs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult2\|mult_ugs:auto_generated\|mac_mult7\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 267 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 267 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_out8\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 26 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 267 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_mult7\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 26 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 267 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 26 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 267 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult2\|mult_ugs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult2\|mult_ugs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult2\|mult_ugs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult2\|mult_ugs:auto_generated\|mac_out8\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 255 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult2\|mult_ugs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult2\|mult_ugs:auto_generated\|mac_mult7\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 255 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 255 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_out8\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 26 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 255 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU3\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_mult7\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 26 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 255 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 26 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 255 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult2\|mult_ugs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult2\|mult_ugs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult2\|mult_ugs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult2\|mult_ugs:auto_generated\|mac_out8\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 279 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult2\|mult_ugs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult2\|mult_ugs:auto_generated\|mac_mult7\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 279 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 279 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_out8\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 26 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 279 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU7\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_mult7\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 26 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 279 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 26 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 279 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out4 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out4\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 109 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_mult3 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_mult3\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 109 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out8\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_mult7\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_out8\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 26 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult3\|mult_ugs:auto_generated\|mac_mult7\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 26 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 26 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out4 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out4\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 109 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_mult3 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_mult3\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 109 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out8 " "DSP block output node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_out8\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_mult7 " "DSP block multiplier node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|mac_mult7\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 119 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575346 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1683156575346 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 144 " "Used 144 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 144 144 " "Used 144 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 144 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1683156575346 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1683156575346 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1683156575346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mixer:mix\|lpm_mult:Mult0\|mult_ams:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"mixer:mix\|lpm_mult:Mult0\|mult_ams:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 47 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156575492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mixer:mix\|lpm_mult:Mult0\|mult_ams:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"mixer:mix\|lpm_mult:Mult0\|mult_ams:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 6 " "Parameter \"dataa_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 7 " "Parameter \"datab_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 13 " "Parameter \"output_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575493 ""}  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 47 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156575493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_l6g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_l6g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_l6g1 " "Found entity 1: mac_mult_l6g1" {  } { { "db/mac_mult_l6g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_l6g1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156575557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156575557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_d2l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_d2l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_d2l " "Found entity 1: mult_d2l" {  } { { "db/mult_d2l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_d2l.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156575625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156575625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mixer:mix\|lpm_mult:Mult0\|mult_ams:auto_generated\|alt_mac_out:mac_out4 " "Elaborated megafunction instantiation \"mixer:mix\|lpm_mult:Mult0\|mult_ams:auto_generated\|alt_mac_out:mac_out4\"" {  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156575715 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mixer:mix\|lpm_mult:Mult0\|mult_ams:auto_generated\|alt_mac_out:mac_out4 " "Instantiated megafunction \"mixer:mix\|lpm_mult:Mult0\|mult_ams:auto_generated\|alt_mac_out:mac_out4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 13 " "Parameter \"dataa_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 13 " "Parameter \"output_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575715 ""}  } { { "db/mult_ams.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ams.tdf" 61 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156575715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_e682.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_e682.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_e682 " "Found entity 1: mac_out_e682" {  } { { "db/mac_out_e682.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_out_e682.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156575773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156575773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 76 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156575820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult7 " "Instantiated megafunction \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 5 " "Parameter \"dataa_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 18 " "Parameter \"datab_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 23 " "Parameter \"output_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156575820 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 76 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156575820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_78g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_78g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_78g1 " "Found entity 1: mac_mult_78g1" {  } { { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156575880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156575880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_v3l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_v3l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_v3l " "Found entity 1: mult_v3l" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156575957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156575957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_out:mac_out8 " "Elaborated megafunction instantiation \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_out:mac_out8\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 119 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156576012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_out:mac_out8 " "Instantiated megafunction \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_out:mac_out8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 23 " "Parameter \"dataa_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 23 " "Parameter \"output_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576012 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 119 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156576012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_g682.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_g682.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_g682 " "Found entity 1: mac_out_g682" {  } { { "db/mac_out_g682.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_out_g682.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156576074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156576074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9 " "Elaborated megafunction instantiation \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156576118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9 " "Instantiated megafunction \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 5 " "Parameter \"dataa_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 18 " "Parameter \"datab_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 23 " "Parameter \"output_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576118 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156576118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_out:mac_out10 " "Elaborated megafunction instantiation \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_out:mac_out10\"" {  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 94 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156576177 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_out:mac_out10 " "Instantiated megafunction \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_out:mac_out10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 23 " "Parameter \"dataa_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 23 " "Parameter \"output_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156576178 ""}  } { { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 94 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156576178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 48 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156578708 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 18 " "Parameter \"dataa_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 6 " "Parameter \"datab_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 24 " "Parameter \"output_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578709 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 48 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156578709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_jdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_jdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_jdg1 " "Found entity 1: mac_mult_jdg1" {  } { { "db/mac_mult_jdg1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_jdg1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156578766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156578766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ppn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ppn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ppn " "Found entity 1: mult_ppn" {  } { { "db/mult_ppn.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ppn.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156578837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156578837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_out:mac_out4 " "Elaborated megafunction instantiation \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_out:mac_out4\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 80 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156578891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_out:mac_out4 " "Instantiated megafunction \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_out:mac_out4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 24 " "Parameter \"dataa_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 24 " "Parameter \"output_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578891 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 80 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156578891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_j682.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_j682.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_j682 " "Found entity 1: mac_out_j682" {  } { { "db/mac_out_j682.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_out_j682.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156578948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156578948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult0\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult0\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 48 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156578993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult0\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult0\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 18 " "Parameter \"dataa_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 6 " "Parameter \"datab_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 24 " "Parameter \"output_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156578993 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 48 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156578993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 48 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156579094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 18 " "Parameter \"dataa_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 6 " "Parameter \"datab_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 24 " "Parameter \"output_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579095 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 48 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156579095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 48 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156579285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 18 " "Parameter \"dataa_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 6 " "Parameter \"datab_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 24 " "Parameter \"output_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579285 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 48 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156579285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 48 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156579383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 18 " "Parameter \"dataa_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 6 " "Parameter \"datab_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 24 " "Parameter \"output_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156579383 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 48 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156579383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 58 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156580548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 18 " "Parameter \"dataa_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 5 " "Parameter \"datab_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 23 " "Parameter \"output_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580548 ""}  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 58 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156580548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_88g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_88g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_88g1 " "Found entity 1: mac_mult_88g1" {  } { { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156580611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156580611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_04l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_04l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_04l " "Found entity 1: mult_04l" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156580686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156580686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 57 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156580875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult5 " "Instantiated megafunction \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 6 " "Parameter \"dataa_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 18 " "Parameter \"datab_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 24 " "Parameter \"output_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156580875 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 57 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156580875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_kdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_kdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_kdg1 " "Found entity 1: mac_mult_kdg1" {  } { { "db/mac_mult_kdg1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_kdg1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156580940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156580940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qpn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qpn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qpn " "Found entity 1: mult_qpn" {  } { { "db/mult_qpn.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_qpn.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156581015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156581015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_out:mac_out8 " "Elaborated megafunction instantiation \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_out:mac_out8\"" {  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 119 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156581245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_out:mac_out8 " "Instantiated megafunction \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_out:mac_out8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 23 " "Parameter \"dataa_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 23 " "Parameter \"output_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581245 ""}  } { { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 119 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156581245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 66 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156581377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult7 " "Instantiated megafunction \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 6 " "Parameter \"dataa_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 6 " "Parameter \"datab_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 12 " "Parameter \"output_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581377 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 66 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156581377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_7hg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_7hg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_7hg1 " "Found entity 1: mac_mult_7hg1" {  } { { "db/mac_mult_7hg1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_7hg1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156581434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156581434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1on.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1on.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1on " "Found entity 1: mult_1on" {  } { { "db/mult_1on.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_1on.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156581511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156581511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_out:mac_out8 " "Elaborated megafunction instantiation \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_out:mac_out8\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156581560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_out:mac_out8 " "Instantiated megafunction \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_out:mac_out8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 12 " "Parameter \"dataa_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 12 " "Parameter \"output_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581560 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 90 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156581560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_c682.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_c682.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_c682 " "Found entity 1: mac_out_c682" {  } { { "db/mac_out_c682.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_out_c682.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683156581620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156581620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult0\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult0\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 66 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156581759 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult0\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult7 " "Instantiated megafunction \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult0\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 6 " "Parameter \"dataa_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 6 " "Parameter \"datab_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 12 " "Parameter \"output_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581760 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 66 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156581760 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 66 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156581859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult7 " "Instantiated megafunction \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU5\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 6 " "Parameter \"dataa_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 6 " "Parameter \"datab_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 12 " "Parameter \"output_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156581859 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 66 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156581859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 66 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156582060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult7 " "Instantiated megafunction \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU6\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 6 " "Parameter \"dataa_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 6 " "Parameter \"datab_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 12 " "Parameter \"output_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582060 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 66 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156582060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 66 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156582249 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult7 " "Instantiated megafunction \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult1\|mult_ugs:auto_generated\|alt_mac_mult:mac_mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 6 " "Parameter \"dataa_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 6 " "Parameter \"datab_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 12 " "Parameter \"output_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683156582250 ""}  } { { "db/mult_ugs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_ugs.tdf" 66 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683156582250 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[19\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[19\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[18\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[18\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[14\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[14\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[13\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[13\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[12\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[12\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[11\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[11\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[10\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[10\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[9\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[9\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[8\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[8\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[7\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[7\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[19\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[19\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[18\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[18\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[14\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[14\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[13\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[13\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[12\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[12\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[11\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[11\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[10\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[10\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[9\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[9\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[8\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[8\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[7\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[7\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[19\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[19\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[18\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[18\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[14\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[14\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[13\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[13\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[12\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[12\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[11\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[11\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[10\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[10\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[9\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[9\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[8\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[8\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[7\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[7\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[19\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[19\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[18\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[18\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[14\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[14\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[13\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[13\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[12\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[12\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[11\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[11\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[10\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[10\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[9\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[9\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[8\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[8\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[7\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[7\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[19\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[19\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[18\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[18\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[14\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[14\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[13\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[13\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[12\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[12\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[11\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[11\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[10\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[10\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[9\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[9\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[8\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[8\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[7\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[7\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[19\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[19\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[18\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[18\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[14\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[14\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[13\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[13\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[12\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[12\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[11\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[11\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[10\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[10\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[9\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[9\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[8\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[8\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[7\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[7\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[19\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[19\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[18\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[18\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[14\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[14\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[13\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[13\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[12\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[12\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[11\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[11\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[10\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[10\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[9\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[9\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[8\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[8\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[7\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[7\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[19\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[19\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[18\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[18\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[14\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[14\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[13\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[13\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[12\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[12\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[11\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[11\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[10\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[10\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[9\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[9\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[8\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[8\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[7\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[7\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[19\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[19\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[11\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[11\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[10\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[10\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[9\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[9\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[8\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[8\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[19\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[19\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[11\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[11\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[10\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[10\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[9\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[9\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[8\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[8\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[19\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[19\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[11\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[11\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[10\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[10\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[9\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[9\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[8\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[8\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[19\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[19\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[11\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[11\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[10\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[10\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[9\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[9\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[8\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[8\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[19\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[19\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[11\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[11\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[10\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[10\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[9\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[9\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[8\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[8\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[19\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[19\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[11\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[11\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[10\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[10\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[9\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[9\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[8\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[8\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[19\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[19\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[11\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[11\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[10\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[10\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[9\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[9\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[8\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[8\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[19\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[19\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[11\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[11\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[10\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[10\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[9\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[9\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[8\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[8\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[19\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[19\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[11\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[11\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[10\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[10\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[9\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[9\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[8\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[8\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[19\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[19\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[11\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[11\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[10\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[10\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[9\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[9\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[8\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[8\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[19\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[19\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[11\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[11\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[10\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[10\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[9\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[9\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[8\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[8\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[19\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[19\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[11\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[11\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[10\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[10\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[9\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[9\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[8\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[8\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[19\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[19\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[11\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[11\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[10\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[10\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[9\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[9\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[8\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[8\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[19\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[19\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[11\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[11\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[10\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[10\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[9\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[9\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[8\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[8\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[19\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[19\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[11\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[11\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[10\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[10\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[9\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[9\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[8\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[8\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[19\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[19\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[11\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[11\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[10\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[10\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[9\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[9\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[8\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[8\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586384 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[8]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1683156586384 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1683156586384 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[18\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[18\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[17\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[17\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[16\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[16\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[15\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[15\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[14\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[14\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[13\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[13\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[12\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[12\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[11\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[11\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[19\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[19\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[18\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[18\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[17\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[17\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[16\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[16\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[15\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[15\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[14\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[14\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[13\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[13\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[12\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[12\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[11\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[11\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[10\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[10\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[9\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[9\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[17\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[17\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[16\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[16\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[15\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[15\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[18\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[18\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[17\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[17\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[16\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[16\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[15\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[15\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[14\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[14\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[13\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[13\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[12\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[12\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[11\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[11\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[19\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[19\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[18\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[18\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[17\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[17\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[16\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[16\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[15\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[15\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[14\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[14\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[13\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[13\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[12\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[12\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[11\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[11\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[10\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[10\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[9\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[9\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[17\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[17\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[16\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[16\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[15\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[15\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[18\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[18\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[17\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[17\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[16\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[16\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[15\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[15\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[14\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[14\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[13\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[13\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[12\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[12\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[11\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[11\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[19\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[19\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[18\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[18\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[17\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[17\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[16\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[16\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[15\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[15\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[14\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[14\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[13\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[13\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[12\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[12\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[11\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[11\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[10\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[10\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[9\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[9\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[17\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[17\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[16\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[16\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[15\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[15\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[18\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[18\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[17\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[17\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[16\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[16\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[15\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[15\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[14\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[14\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[13\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[13\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[12\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[12\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[11\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[11\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[19\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[19\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[18\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[18\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[17\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[17\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[16\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[16\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[15\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[15\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[14\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[14\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[13\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[13\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[12\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[12\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[11\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[11\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[10\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[10\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[9\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[9\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[17\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[17\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[16\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[16\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[15\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[15\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 25 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult2|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[18\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[18\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[17\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[17\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[16\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[16\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[15\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[15\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[14\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[14\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[13\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[13\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[12\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[12\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[11\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[11\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[19\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[19\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[18\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[18\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[17\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[17\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[16\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[16\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[15\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[15\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[14\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[14\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[13\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[13\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[12\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[12\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[11\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[11\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[10\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[10\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[9\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[9\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[17\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[17\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[16\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[16\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[15\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU2\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[15\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 249 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU2|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[18\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[18\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[17\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[17\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[16\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[16\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[15\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[15\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[14\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[14\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[13\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[13\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[12\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[12\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[11\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[11\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[19\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[19\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[18\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[18\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[17\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[17\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[16\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[16\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[15\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[15\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[14\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[14\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[13\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[13\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[12\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[12\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[11\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[11\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[10\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[10\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[9\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[9\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[17\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[17\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[16\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[16\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[15\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU1\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[15\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 243 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU1|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[18\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[18\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[17\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[17\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[16\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[16\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[15\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[15\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[14\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[14\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[13\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[13\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[12\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[12\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[11\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[11\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[19\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[19\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[18\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[18\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[17\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[17\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[16\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[16\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[15\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[15\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[14\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[14\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[13\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[13\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[12\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[12\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[11\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[11\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[10\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[10\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[9\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[9\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[17\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[17\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[16\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[16\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[15\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[15\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 261 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU4|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[18\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[18\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[17\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[17\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[16\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[16\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[15\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[15\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[14\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[14\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[13\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[13\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[12\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[12\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[11\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le4a\[11\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 40 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le4a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[19\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[19\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[18\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[18\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[17\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[17\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[16\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[16\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[15\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[15\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[14\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[14\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[13\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[13\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[12\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[12\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[11\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[11\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[10\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[10\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[9\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le5a\[9\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 41 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le5a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[17\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[17\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[16\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[16\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[15\] " "Synthesized away node \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|le6a\[15\]\"" {  } { { "db/mult_04l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_04l.tdf" 42 6 0 } } { "db/mac_mult_88g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_88g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_0os.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_0os.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "butterflyunit.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/butterflyunit.sv" 23 -1 0 } } { "FFT_Processor.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT_Processor.sv" 237 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 37 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|FFT_Processor:main_professor|butterflyunit:BFU0|lpm_mult:Mult0|mult_0os:auto_generated|alt_mac_mult:mac_mult7|mac_mult_88g1:auto_generated|mult_04l:mult1|le6a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[19\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[19\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[11\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[11\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[10\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[10\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult7\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 108 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[19\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[19\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[11\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[11\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[10\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[10\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult6\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 107 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[19\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[19\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[11\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[11\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[10\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[10\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult5\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 106 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[19\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[19\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[11\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[11\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[10\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[10\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult4\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 105 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[19\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[19\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[11\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[11\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[10\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[10\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult3\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 104 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[19\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[19\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[11\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[11\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[10\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[10\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult2\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 103 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[19\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[19\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[11\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[11\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[10\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[10\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult1\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 102 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[19\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[19\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[11\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[11\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[10\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[10\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult0\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 101 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[19\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[19\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[11\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[11\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[10\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[10\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult15\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 116 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[19\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[19\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[11\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[11\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[10\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[10\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult14\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 115 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[19\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[19\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[11\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[11\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[10\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[10\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult13\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 114 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[19\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[19\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[11\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[11\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[10\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[10\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult12\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 113 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[19\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[19\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[11\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[11\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[10\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[10\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult11\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 112 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[19\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[19\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[11\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[11\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[10\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[10\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult10\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 111 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[19\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[19\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[11\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[11\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[10\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[10\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult9\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 110 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le4a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 40 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le4a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[19\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[19\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[18\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[18\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[14\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[14\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[13\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[13\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[12\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[12\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[11\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[11\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[10\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le5a\[10\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 41 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le5a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[17\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[17\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[16\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[16\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[15\] " "Synthesized away node \"FFT:fft_VGA\|VGA_generator:main_vga\|data:display\|lpm_mult:Mult8\|mult_mrs:auto_generated\|alt_mac_mult:mac_mult9\|mac_mult_78g1:auto_generated\|mult_v3l:mult1\|le6a\[15\]\"" {  } { { "db/mult_v3l.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_v3l.tdf" 42 6 0 } } { "db/mac_mult_78g1.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mac_mult_78g1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_mrs.tdf" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/mult_mrs.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 109 -1 0 } } { "VGA_generator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/VGA_generator.sv" 328 0 0 } } { "FFT.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/FFT.sv" 49 0 0 } } { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156586464 "|synthesizer|FFT:fft_VGA|VGA_generator:main_vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|alt_mac_mult:mac_mult9|mac_mult_78g1:auto_generated|mult_v3l:mult1|le6a[15]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1683156586464 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1683156586464 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1683156589486 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "19451 " "Ignored 19451 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "502 " "Ignored 502 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1683156589906 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "18949 " "Ignored 18949 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1683156589906 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1683156589906 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[2\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[2\]\" and its non-tri-state driver." {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683156590148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[3\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[3\]\" and its non-tri-state driver." {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683156590148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683156590148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683156590148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683156590148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683156590148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683156590148 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1683156590148 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683156590148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683156590148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683156590148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683156590148 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1683156590148 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 53 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1683156590148 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1683156590148 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" 356 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 352 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "synthesizer_soc/synthesis/submodules/synthesizer_soc_spi_0.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_spi_0.v" 243 -1 0 } } { "synthesizer_soc/synthesis/submodules/synthesizer_soc_spi_0.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_spi_0.v" 132 -1 0 } } { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_jtag_uart_0.v" 398 -1 0 } } { "synthesizer_soc/synthesis/submodules/synthesizer_soc_spi_0.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_spi_0.v" 253 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 37 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 36 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 37 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 46 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 54 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 245 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 36 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 35 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 47 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 56 -1 0 } } { "synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 73 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 229 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 237 -1 0 } } { "synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_sdrampll.v" 272 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 43 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 42 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 85 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 127 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 107 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 130 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 49 -1 0 } } { "synthesizer_soc/synthesis/submodules/synthesizer_soc_timer_0.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/synthesizer_soc_timer_0.v" 181 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 38 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 39 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 34 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 48 -1 0 } } { "synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 37 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1683156590478 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1683156590479 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[2\]~synth " "Node \"ARDUINO_IO\[2\]~synth\"" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156607922 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[3\]~synth " "Node \"ARDUINO_IO\[3\]~synth\"" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156607922 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156607922 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156607922 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156607922 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156607922 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156607922 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156607922 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683156607922 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683156607925 "|synthesizer|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683156607925 "|synthesizer|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683156607925 "|synthesizer|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683156607925 "|synthesizer|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683156607925 "|synthesizer|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683156607925 "|synthesizer|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683156607925 "|synthesizer|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683156607925 "|synthesizer|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683156607925 "|synthesizer|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683156607925 "|synthesizer|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683156607925 "|synthesizer|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683156607925 "|synthesizer|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683156607925 "|synthesizer|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683156607925 "|synthesizer|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683156607925 "|synthesizer|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683156607925 "|synthesizer|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683156607925 "|synthesizer|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683156607925 "|synthesizer|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683156607925 "|synthesizer|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683156607925 "|synthesizer|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683156607925 "|synthesizer|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683156607925 "|synthesizer|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683156607925 "|synthesizer|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683156607925 "|synthesizer|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683156607925 "|synthesizer|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683156607925 "|synthesizer|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683156607925 "|synthesizer|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683156607925 "|synthesizer|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683156607925 "|synthesizer|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683156607925 "|synthesizer|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683156607925 "|synthesizer|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683156607925 "|synthesizer|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683156607925 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156609482 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "338 " "338 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683156628886 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|op_1~38 " "Logic cell \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|op_1~38\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|op_1~40 " "Logic cell \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|op_1~40\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|op_1~10 " "Logic cell \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|op_1~10\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|op_1~12 " "Logic cell \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|op_1~12\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|op_1~38 " "Logic cell \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|op_1~38\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|op_1~40 " "Logic cell \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|op_1~40\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|op_1~10 " "Logic cell \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|op_1~10\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|op_1~12 " "Logic cell \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult0\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|op_1~12\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note1\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_l6g1:auto_generated\|mult_d2l:mult1\|op_1~18 " "Logic cell \"waveform_generator:note1\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_l6g1:auto_generated\|mult_d2l:mult1\|op_1~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note1\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_l6g1:auto_generated\|mult_d2l:mult1\|op_1~20 " "Logic cell \"waveform_generator:note1\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_l6g1:auto_generated\|mult_d2l:mult1\|op_1~20\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note0\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_l6g1:auto_generated\|mult_d2l:mult1\|op_1~18 " "Logic cell \"waveform_generator:note0\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_l6g1:auto_generated\|mult_d2l:mult1\|op_1~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note0\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_l6g1:auto_generated\|mult_d2l:mult1\|op_1~20 " "Logic cell \"waveform_generator:note0\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_l6g1:auto_generated\|mult_d2l:mult1\|op_1~20\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note3\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_l6g1:auto_generated\|mult_d2l:mult1\|op_1~18 " "Logic cell \"waveform_generator:note3\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_l6g1:auto_generated\|mult_d2l:mult1\|op_1~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note3\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_l6g1:auto_generated\|mult_d2l:mult1\|op_1~20 " "Logic cell \"waveform_generator:note3\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_l6g1:auto_generated\|mult_d2l:mult1\|op_1~20\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note2\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_l6g1:auto_generated\|mult_d2l:mult1\|op_1~18 " "Logic cell \"waveform_generator:note2\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_l6g1:auto_generated\|mult_d2l:mult1\|op_1~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note2\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_l6g1:auto_generated\|mult_d2l:mult1\|op_1~20 " "Logic cell \"waveform_generator:note2\|square_wave_generator:sq_wv\|lpm_mult:Mult0\|mult_ams:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_l6g1:auto_generated\|mult_d2l:mult1\|op_1~20\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|op_1~38 " "Logic cell \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|op_1~38\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|op_1~40 " "Logic cell \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|op_1~40\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|op_1~10 " "Logic cell \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|op_1~10\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|op_1~12 " "Logic cell \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU4\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|op_1~12\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_2_result_int\[1\]~4 " "Logic cell \"waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_2_result_int\[1\]~4\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_2_result_int\[1\]~4" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 86 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_3_result_int\[1\]~6 " "Logic cell \"waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_3_result_int\[1\]~6\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_3_result_int\[1\]~6" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 116 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_4_result_int\[1\]~8 " "Logic cell \"waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_4_result_int\[1\]~8\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_4_result_int\[1\]~8" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_5_result_int\[1\]~10 " "Logic cell \"waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_5_result_int\[1\]~10\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_5_result_int\[1\]~10" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 126 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_6_result_int\[1\]~12 " "Logic cell \"waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_6_result_int\[1\]~12\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_6_result_int\[1\]~12" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 131 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_7_result_int\[1\]~14 " "Logic cell \"waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_7_result_int\[1\]~14\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_7_result_int\[1\]~14" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 136 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_8_result_int\[1\]~16 " "Logic cell \"waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_8_result_int\[1\]~16\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_8_result_int\[1\]~16" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 141 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_9_result_int\[1\]~18 " "Logic cell \"waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_9_result_int\[1\]~18\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_9_result_int\[1\]~18" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 146 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_10_result_int\[1\]~20 " "Logic cell \"waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_10_result_int\[1\]~20\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_10_result_int\[1\]~20" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_11_result_int\[1\]~22 " "Logic cell \"waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_11_result_int\[1\]~22\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_11_result_int\[1\]~22" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_12_result_int\[1\]~24 " "Logic cell \"waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_12_result_int\[1\]~24\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_12_result_int\[1\]~24" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_13_result_int\[1\]~26 " "Logic cell \"waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_13_result_int\[1\]~26\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_13_result_int\[1\]~26" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_14_result_int\[1\]~28 " "Logic cell \"waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_14_result_int\[1\]~28\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_14_result_int\[1\]~28" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_15_result_int\[1\]~30 " "Logic cell \"waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_15_result_int\[1\]~30\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_15_result_int\[1\]~30" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_16_result_int\[1\]~32 " "Logic cell \"waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_16_result_int\[1\]~32\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_16_result_int\[1\]~32" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_17_result_int\[1\]~34 " "Logic cell \"waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_17_result_int\[1\]~34\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_17_result_int\[1\]~34" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_18_result_int\[1\]~36 " "Logic cell \"waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_18_result_int\[1\]~36\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_18_result_int\[1\]~36" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_19_result_int\[1\]~38 " "Logic cell \"waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_19_result_int\[1\]~38\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_19_result_int\[1\]~38" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_20_result_int\[1\]~40 " "Logic cell \"waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_20_result_int\[1\]~40\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_20_result_int\[1\]~40" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_21_result_int\[1\]~42 " "Logic cell \"waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_21_result_int\[1\]~42\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_21_result_int\[1\]~42" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_22_result_int\[1\]~44 " "Logic cell \"waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_22_result_int\[1\]~44\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_22_result_int\[1\]~44" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_23_result_int\[1\]~46 " "Logic cell \"waveform_generator:note1\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_23_result_int\[1\]~46\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_23_result_int\[1\]~46" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note1\|triangle_wave_generator:tri_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"waveform_generator:note1\|triangle_wave_generator:tri_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_4_result_int\[0\]~10" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note0\|triangle_wave_generator:tri_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"waveform_generator:note0\|triangle_wave_generator:tri_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_4_result_int\[0\]~10" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_2_result_int\[1\]~4 " "Logic cell \"waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_2_result_int\[1\]~4\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_2_result_int\[1\]~4" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 86 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_3_result_int\[1\]~6 " "Logic cell \"waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_3_result_int\[1\]~6\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_3_result_int\[1\]~6" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 116 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_4_result_int\[1\]~8 " "Logic cell \"waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_4_result_int\[1\]~8\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_4_result_int\[1\]~8" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_5_result_int\[1\]~10 " "Logic cell \"waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_5_result_int\[1\]~10\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_5_result_int\[1\]~10" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 126 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_6_result_int\[1\]~12 " "Logic cell \"waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_6_result_int\[1\]~12\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_6_result_int\[1\]~12" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 131 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_7_result_int\[1\]~14 " "Logic cell \"waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_7_result_int\[1\]~14\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_7_result_int\[1\]~14" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 136 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_8_result_int\[1\]~16 " "Logic cell \"waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_8_result_int\[1\]~16\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_8_result_int\[1\]~16" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 141 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_9_result_int\[1\]~18 " "Logic cell \"waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_9_result_int\[1\]~18\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_9_result_int\[1\]~18" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 146 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_10_result_int\[1\]~20 " "Logic cell \"waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_10_result_int\[1\]~20\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_10_result_int\[1\]~20" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_11_result_int\[1\]~22 " "Logic cell \"waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_11_result_int\[1\]~22\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_11_result_int\[1\]~22" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_12_result_int\[1\]~24 " "Logic cell \"waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_12_result_int\[1\]~24\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_12_result_int\[1\]~24" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_13_result_int\[1\]~26 " "Logic cell \"waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_13_result_int\[1\]~26\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_13_result_int\[1\]~26" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_14_result_int\[1\]~28 " "Logic cell \"waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_14_result_int\[1\]~28\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_14_result_int\[1\]~28" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_15_result_int\[1\]~30 " "Logic cell \"waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_15_result_int\[1\]~30\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_15_result_int\[1\]~30" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_16_result_int\[1\]~32 " "Logic cell \"waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_16_result_int\[1\]~32\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_16_result_int\[1\]~32" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_17_result_int\[1\]~34 " "Logic cell \"waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_17_result_int\[1\]~34\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_17_result_int\[1\]~34" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_18_result_int\[1\]~36 " "Logic cell \"waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_18_result_int\[1\]~36\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_18_result_int\[1\]~36" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_19_result_int\[1\]~38 " "Logic cell \"waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_19_result_int\[1\]~38\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_19_result_int\[1\]~38" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_20_result_int\[1\]~40 " "Logic cell \"waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_20_result_int\[1\]~40\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_20_result_int\[1\]~40" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_21_result_int\[1\]~42 " "Logic cell \"waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_21_result_int\[1\]~42\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_21_result_int\[1\]~42" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_22_result_int\[1\]~44 " "Logic cell \"waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_22_result_int\[1\]~44\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_22_result_int\[1\]~44" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_23_result_int\[1\]~46 " "Logic cell \"waveform_generator:note0\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_23_result_int\[1\]~46\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_23_result_int\[1\]~46" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_2_result_int\[1\]~4 " "Logic cell \"waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_2_result_int\[1\]~4\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_2_result_int\[1\]~4" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 86 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_3_result_int\[1\]~6 " "Logic cell \"waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_3_result_int\[1\]~6\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_3_result_int\[1\]~6" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 116 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_4_result_int\[1\]~8 " "Logic cell \"waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_4_result_int\[1\]~8\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_4_result_int\[1\]~8" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_5_result_int\[1\]~10 " "Logic cell \"waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_5_result_int\[1\]~10\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_5_result_int\[1\]~10" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 126 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_6_result_int\[1\]~12 " "Logic cell \"waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_6_result_int\[1\]~12\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_6_result_int\[1\]~12" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 131 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_7_result_int\[1\]~14 " "Logic cell \"waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_7_result_int\[1\]~14\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_7_result_int\[1\]~14" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 136 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_8_result_int\[1\]~16 " "Logic cell \"waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_8_result_int\[1\]~16\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_8_result_int\[1\]~16" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 141 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_9_result_int\[1\]~18 " "Logic cell \"waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_9_result_int\[1\]~18\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_9_result_int\[1\]~18" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 146 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_10_result_int\[1\]~20 " "Logic cell \"waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_10_result_int\[1\]~20\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_10_result_int\[1\]~20" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_11_result_int\[1\]~22 " "Logic cell \"waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_11_result_int\[1\]~22\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_11_result_int\[1\]~22" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_12_result_int\[1\]~24 " "Logic cell \"waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_12_result_int\[1\]~24\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_12_result_int\[1\]~24" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_13_result_int\[1\]~26 " "Logic cell \"waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_13_result_int\[1\]~26\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_13_result_int\[1\]~26" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_14_result_int\[1\]~28 " "Logic cell \"waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_14_result_int\[1\]~28\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_14_result_int\[1\]~28" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_15_result_int\[1\]~30 " "Logic cell \"waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_15_result_int\[1\]~30\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_15_result_int\[1\]~30" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_16_result_int\[1\]~32 " "Logic cell \"waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_16_result_int\[1\]~32\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_16_result_int\[1\]~32" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_17_result_int\[1\]~34 " "Logic cell \"waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_17_result_int\[1\]~34\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_17_result_int\[1\]~34" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_18_result_int\[1\]~36 " "Logic cell \"waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_18_result_int\[1\]~36\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_18_result_int\[1\]~36" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_19_result_int\[1\]~38 " "Logic cell \"waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_19_result_int\[1\]~38\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_19_result_int\[1\]~38" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_20_result_int\[1\]~40 " "Logic cell \"waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_20_result_int\[1\]~40\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_20_result_int\[1\]~40" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_21_result_int\[1\]~42 " "Logic cell \"waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_21_result_int\[1\]~42\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_21_result_int\[1\]~42" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_22_result_int\[1\]~44 " "Logic cell \"waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_22_result_int\[1\]~44\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_22_result_int\[1\]~44" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_23_result_int\[1\]~46 " "Logic cell \"waveform_generator:note3\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_23_result_int\[1\]~46\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_23_result_int\[1\]~46" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note3\|triangle_wave_generator:tri_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"waveform_generator:note3\|triangle_wave_generator:tri_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_4_result_int\[0\]~10" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note2\|triangle_wave_generator:tri_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"waveform_generator:note2\|triangle_wave_generator:tri_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_4_result_int\[0\]~10" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_2_result_int\[1\]~4 " "Logic cell \"waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_2_result_int\[1\]~4\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_2_result_int\[1\]~4" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 86 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_3_result_int\[1\]~6 " "Logic cell \"waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_3_result_int\[1\]~6\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_3_result_int\[1\]~6" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 116 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_4_result_int\[1\]~8 " "Logic cell \"waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_4_result_int\[1\]~8\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_4_result_int\[1\]~8" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_5_result_int\[1\]~10 " "Logic cell \"waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_5_result_int\[1\]~10\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_5_result_int\[1\]~10" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 126 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_6_result_int\[1\]~12 " "Logic cell \"waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_6_result_int\[1\]~12\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_6_result_int\[1\]~12" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 131 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_7_result_int\[1\]~14 " "Logic cell \"waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_7_result_int\[1\]~14\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_7_result_int\[1\]~14" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 136 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_8_result_int\[1\]~16 " "Logic cell \"waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_8_result_int\[1\]~16\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_8_result_int\[1\]~16" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 141 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_9_result_int\[1\]~18 " "Logic cell \"waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_9_result_int\[1\]~18\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_9_result_int\[1\]~18" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 146 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_10_result_int\[1\]~20 " "Logic cell \"waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_10_result_int\[1\]~20\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_10_result_int\[1\]~20" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_11_result_int\[1\]~22 " "Logic cell \"waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_11_result_int\[1\]~22\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_11_result_int\[1\]~22" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_12_result_int\[1\]~24 " "Logic cell \"waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_12_result_int\[1\]~24\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_12_result_int\[1\]~24" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_13_result_int\[1\]~26 " "Logic cell \"waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_13_result_int\[1\]~26\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_13_result_int\[1\]~26" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_14_result_int\[1\]~28 " "Logic cell \"waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_14_result_int\[1\]~28\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_14_result_int\[1\]~28" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_15_result_int\[1\]~30 " "Logic cell \"waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_15_result_int\[1\]~30\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_15_result_int\[1\]~30" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_16_result_int\[1\]~32 " "Logic cell \"waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_16_result_int\[1\]~32\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_16_result_int\[1\]~32" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_17_result_int\[1\]~34 " "Logic cell \"waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_17_result_int\[1\]~34\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_17_result_int\[1\]~34" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_18_result_int\[1\]~36 " "Logic cell \"waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_18_result_int\[1\]~36\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_18_result_int\[1\]~36" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_19_result_int\[1\]~38 " "Logic cell \"waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_19_result_int\[1\]~38\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_19_result_int\[1\]~38" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_20_result_int\[1\]~40 " "Logic cell \"waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_20_result_int\[1\]~40\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_20_result_int\[1\]~40" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_21_result_int\[1\]~42 " "Logic cell \"waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_21_result_int\[1\]~42\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_21_result_int\[1\]~42" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_22_result_int\[1\]~44 " "Logic cell \"waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_22_result_int\[1\]~44\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_22_result_int\[1\]~44" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_23_result_int\[1\]~46 " "Logic cell \"waveform_generator:note2\|sawtooth_wave_generator:saw_wv\|lpm_divide:Div0\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_23_result_int\[1\]~46\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_23_result_int\[1\]~46" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/db/alt_u_div_2le.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|op_1~38 " "Logic cell \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|op_1~38\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|op_1~40 " "Logic cell \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|op_1~40\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|op_1~10 " "Logic cell \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|op_1~10\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""} { "Info" "ISCL_SCL_CELL_NAME" "FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|op_1~12 " "Logic cell \"FFT:fft_VGA\|FFT_Processor:main_professor\|butterflyunit:BFU0\|lpm_mult:Mult2\|mult_0os:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_88g1:auto_generated\|mult_04l:mult1\|op_1~12\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156629069 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1683156629069 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683156629660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683156629660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683156629660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683156629660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683156629660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683156629660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683156629660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683156629660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683156629660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683156629660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683156629660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683156629660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683156629660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683156629660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683156629660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683156629660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683156629660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683156629660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683156629660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683156629660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683156629660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683156629660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683156629660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683156629660 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1683156629660 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ECE_385/FPGA-MIDI-Synthesizer/output_files/synthesizer.map.smsg " "Generated suppressed messages file C:/ECE_385/FPGA-MIDI-Synthesizer/output_files/synthesizer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156631072 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683156636343 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683156636343 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156638432 "|synthesizer|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156638432 "|synthesizer|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156638432 "|synthesizer|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156638432 "|synthesizer|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156638432 "|synthesizer|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156638432 "|synthesizer|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156638432 "|synthesizer|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "synthesizer.sv" "" { Text "C:/ECE_385/FPGA-MIDI-Synthesizer/synthesizer.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683156638432 "|synthesizer|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683156638432 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40200 " "Implemented 40200 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683156638433 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683156638433 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1683156638433 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39507 " "Implemented 39507 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683156638433 ""} { "Info" "ICUT_CUT_TM_RAMS" "258 " "Implemented 258 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1683156638433 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1683156638433 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "288 " "Implemented 288 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1683156638433 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683156638433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1037 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1037 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5237 " "Peak virtual memory: 5237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683156638832 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 03 18:30:38 2023 " "Processing ended: Wed May 03 18:30:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683156638832 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:14 " "Elapsed time: 00:02:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683156638832 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:39 " "Total CPU time (on all processors): 00:02:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683156638832 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683156638832 ""}
