// Seed: 2336570478
module module_0;
  if (-1) wire id_1;
  else wire id_2;
  parameter id_3 = -1;
  parameter id_4 = -1 - id_3;
  wire id_5;
  wire id_6;
  wire id_7, id_8;
  wire id_9, id_10;
  assign id_9 = id_8;
  always_comb return 1;
  wire [1 : 1] id_11;
  assign module_1.id_4 = 0;
  assign id_9 = id_5;
  wire id_12;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd2,
    parameter id_5 = 32'd55,
    parameter id_8 = 32'd3
) (
    id_1[1 : id_5],
    id_2,
    id_3,
    _id_4[id_8 : id_4],
    _id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  output wire _id_8;
  input wire id_7;
  output wire id_6;
  inout wire _id_5;
  inout logic [7:0] _id_4;
  inout wire id_3;
  output wire id_2;
  input logic [7:0] id_1;
  wire  id_13;
  logic id_14;
  ;
  wire [id_4 : id_5] id_15, id_16;
  module_0 modCall_1 ();
endmodule
