---
id: IEC62142.2005
title:
- type: title-intro
  content: IEC/IEEE International Standard
  format: text/plain
- type: title-main
  content: Verilog(R) Register Transfer Level Synthesis
  format: text/plain
- type: main
  content: IEC/IEEE International Standard - Verilog(R) Register Transfer Level Synthesis
  format: text/plain
link:
  content: https://ieeexplore.ieee.org/document/8894283
  type: src
type: standard
docid:
- id: IEC 62142.2005
  type: IEEE
- id: 978-0-7381-4777-2
  type: ISBN
- id: 10.1109/IEEESTD.2002.8894283
  type: DOI
docnumber: IEC 62142.2005
date:
- type: created
  value: '2002-12-18'
- type: published
  value: '2019-11-07'
- type: issued
  value: '2005'
contributor:
  organization:
    name: Institute of Electrical and Electronics Engineers
    abbreviation: IEEE
    url: http://www.ieee.org
    contact:
      city: New York
      country: USA
  role: publisher
revdate: '2019-11-07'
language: en
script: Latn
abstract:
  content: Replaces IEEE Std 1364.1-2002. To develop a standard syntax and semantics
    for Verilog RTL synthesis. This standard shall define the subset of IEEE 1364
    (Verilog HDL) which is suitable for RTL synthesis and shall define the semantics
    of that subset for the synthesis domain. This standard shall be based on the current
    existing standard IEEE 1364.
  language: en
  script: Latn
  format: text/plain
copyright:
  owner:
    name: Institute of Electrical and Electronics Engineers
    abbreviation: IEEE
    url: http://www.ieee.org
  from: '2005'
keyword:
- IEEE Standards
- IEC Standards
- Verilog
- Hardware description language
- hardware description language
- HDL
- RTL
- synthesis
- Verilog&#174;
ics:
  code: '35.060'
  text: Languages used in information technology
