# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do Dec2_4En_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/User/Desktop/uni/LSD/trabalho7/parte1/Dec2_4En.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:20 on Apr 11,2019
# vcom -reportprogress 300 -93 -work work C:/Users/User/Desktop/uni/LSD/trabalho7/parte1/Dec2_4En.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En
# -- Compiling architecture Behavioral of Dec2_4En
# End time: 09:34:20 on Apr 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/User/Desktop/uni/LSD/trabalho7/parte1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:33 on Apr 11,2019
# vcom -reportprogress 300 -work work C:/Users/User/Desktop/uni/LSD/trabalho7/parte1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En
# -- Compiling architecture Behavioral of Dec2_4En
# End time: 09:36:33 on Apr 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/User/Desktop/uni/LSD/trabalho7/parte1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:42 on Apr 11,2019
# vcom -reportprogress 300 -work work C:/Users/User/Desktop/uni/LSD/trabalho7/parte1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En
# -- Compiling architecture Behavioral of Dec2_4En
# End time: 09:36:42 on Apr 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/User/Desktop/uni/LSD/trabalho7/parte1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:49 on Apr 11,2019
# vcom -reportprogress 300 -work work C:/Users/User/Desktop/uni/LSD/trabalho7/parte1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En
# -- Compiling architecture Behavioral of Dec2_4En
# End time: 09:38:49 on Apr 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/User/Desktop/uni/LSD/trabalho7/parte1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:11 on Apr 11,2019
# vcom -reportprogress 300 -work work C:/Users/User/Desktop/uni/LSD/trabalho7/parte1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En
# -- Compiling architecture Behavioral of Dec2_4En
# End time: 09:39:11 on Apr 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.dec2_4en
# vsim work.dec2_4en 
# Start time: 09:39:20 on Apr 11,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dec2_4en(behavioral)
add wave -position end  sim:/dec2_4en/enable
run -all
# Load canceled
run -continue
run -all
vsim work.dec2_4en
# End time: 09:44:27 on Apr 11,2019, Elapsed time: 0:05:07
# Errors: 1, Warnings: 0
# vsim work.dec2_4en 
# Start time: 09:44:27 on Apr 11,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dec2_4en(behavioral)
add wave -position end  sim:/dec2_4en/enable
add wave -position end  sim:/dec2_4en/inputs
add wave -position end  sim:/dec2_4en/outputs
run
run
run -continue
run
run
run
run
run
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
run -continue
run -continue
run
vcom -reportprogress 300 -work work C:/Users/User/Desktop/uni/LSD/trabalho7/parte1/Dec2_4En.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:52:36 on Apr 11,2019
# vcom -reportprogress 300 -work work C:/Users/User/Desktop/uni/LSD/trabalho7/parte1/Dec2_4En.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En
# -- Compiling architecture Behavioral of Dec2_4En
# End time: 09:52:37 on Apr 11,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/User/Desktop/uni/LSD/trabalho7/parte1/Dec2_4En.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:52:49 on Apr 11,2019
# vcom -reportprogress 300 -work work C:/Users/User/Desktop/uni/LSD/trabalho7/parte1/Dec2_4En.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En
# -- Compiling architecture Behavioral of Dec2_4En
# End time: 09:52:49 on Apr 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/User/Desktop/uni/LSD/trabalho7/parte1/Dec2_4En.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:53:48 on Apr 11,2019
# vcom -reportprogress 300 -work work C:/Users/User/Desktop/uni/LSD/trabalho7/parte1/Dec2_4En.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En
# -- Compiling architecture Behavioral of Dec2_4En
# End time: 09:53:48 on Apr 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:54:49 on Apr 11,2019, Elapsed time: 0:10:22
# Errors: 0, Warnings: 0
