$date
	Mon Jul 22 21:59:49 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 3 ! led [2:0] $end
$var reg 4 " sw [3:0] $end
$var integer 32 # i [31:0] $end
$scope module uut $end
$var wire 4 $ sw [3:0] $end
$var wire 3 % led [2:0] $end
$scope module maxterm_inst $end
$var wire 1 & A $end
$var wire 1 ' B $end
$var wire 1 ( C $end
$var wire 1 ) D $end
$var wire 1 * Y $end
$upscope $end
$scope module minterm_inst $end
$var wire 1 + A $end
$var wire 1 , B $end
$var wire 1 - C $end
$var wire 1 . D $end
$var wire 1 / Y $end
$upscope $end
$scope module naive_inst $end
$var wire 1 0 A $end
$var wire 1 1 B $end
$var wire 1 2 C $end
$var wire 1 3 D $end
$var wire 1 4 Y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#20
14
1/
b111 !
b111 %
1*
13
1.
1)
b1 "
b1 $
b1 #
#40
14
1/
b111 !
b111 %
1*
12
03
1-
0.
1(
0)
b10 "
b10 $
b10 #
#60
13
1.
1)
b11 "
b11 $
b11 #
#80
b111 !
b111 %
1*
11
02
03
1,
0-
0.
1'
0(
0)
b100 "
b100 $
b100 #
#100
04
0*
b0 !
b0 %
0/
13
1.
1)
b101 "
b101 $
b101 #
#120
14
1/
b111 !
b111 %
1*
12
03
1-
0.
1(
0)
b110 "
b110 $
b110 #
#140
04
0*
b0 !
b0 %
0/
13
1.
1)
b111 "
b111 $
b111 #
#160
04
b0 !
b0 %
0/
10
01
02
03
1+
0,
0-
0.
1&
0'
0(
0)
b1000 "
b1000 $
b1000 #
#180
13
1.
1)
b1001 "
b1001 $
b1001 #
#200
14
1/
b111 !
b111 %
1*
12
03
1-
0.
1(
0)
b1010 "
b1010 $
b1010 #
#220
04
0/
b0 !
b0 %
0*
13
1.
1)
b1011 "
b1011 $
b1011 #
#240
14
1/
b111 !
b111 %
1*
11
02
03
1,
0-
0.
1'
0(
0)
b1100 "
b1100 $
b1100 #
#260
0*
04
b0 !
b0 %
0/
13
1.
1)
b1101 "
b1101 $
b1101 #
#280
1/
14
b111 !
b111 %
1*
12
03
1-
0.
1(
0)
b1110 "
b1110 $
b1110 #
#300
0*
0/
b0 !
b0 %
04
13
1.
1)
b1111 "
b1111 $
b1111 #
#320
b10000 #
