Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Jun  6 19:29:44 2023
| Host         : Milanesi-Dell running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file topModule_control_sets_placed.rpt
| Design       : topModule
| Device       : xc7s50
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    74 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             354 |          134 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              51 |           15 |
| Yes          | No                    | No                     |              16 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              17 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+-------------------------------------+-----------------------------------+------------------+----------------+--------------+
|               Clock Signal              |            Enable Signal            |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+-------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  reloj_20khz/cont2                      |                                     | e_k_signo[16]                     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                          |                                     | reloj_100k/cont1[0]_i_1__1_n_0    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | indicador_grados/cont[16]_i_2_n_0   |                                   |                2 |              5 |         2.50 |
|  TxD_start_BUFG                         | FSM_sequential_contError[4]_i_1_n_0 |                                   |                1 |              5 |         5.00 |
|  TxD_start_BUFG                         | outDataEncoder                      | outDataEncoder0                   |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                          | u1/ready_rising                     |                                   |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                          |                                     | gen_baud/cont1[0]_i_1__2_n_0      |                2 |              7 |         3.50 |
|  reloj_100k/CLK                         |                                     |                                   |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG                          |                                     | reloj_20khz/clear                 |                3 |              9 |         3.00 |
|  ROM_MV/unidades_reg[3]_i_2__2_n_0      |                                     |                                   |                9 |             10 |         1.11 |
|  ROM_control/unidades_reg[3]_i_2__0_n_0 |                                     |                                   |                9 |             10 |         1.11 |
|  ROM_de_grados/unidades_reg[3]_i_2_n_0  |                                     |                                   |               10 |             10 |         1.00 |
|  ROM_error/unidades_reg[3]_i_2__1_n_0   |                                     |                                   |               10 |             10 |         1.00 |
|  clk_IBUF_BUFG                          | indicador_grados/cont[16]_i_2_n_0   | indicador_grados/cont[16]_i_1_n_0 |                3 |             12 |         4.00 |
|  gen_baud/BaudTick                      |                                     | clk_TxDstart/cont2_reg[0]_0       |                4 |             14 |         3.50 |
|  controlTx/TxD_ready                    |                                     |                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                          |                                     | clk_TxDstart/cont1[0]_i_1_n_0     |                4 |             16 |         4.00 |
|  TxD_start_BUFG                         |                                     |                                   |               20 |             54 |         2.70 |
|  clk_IBUF_BUFG                          |                                     |                                   |               68 |            235 |         3.46 |
+-----------------------------------------+-------------------------------------+-----------------------------------+------------------+----------------+--------------+


