// Seed: 883072900
module module_0 (
    input  tri   id_0,
    output uwire id_1,
    output uwire id_2
);
  module_2 modCall_1 ();
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    output uwire id_1,
    input  wor   id_2,
    inout  logic id_3
);
  real id_5;
  ;
  assign id_3 = !-1;
  id_6 :
  assert property (@(posedge 1'd0) -1) id_3 <= -1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0
  );
  assign id_6 = -1;
endmodule
module module_2 #(
    parameter id_1 = 32'd38
);
  logic _id_1;
  tri1 [-1 : -1] id_2, id_3;
  assign id_3 = 1'b0;
  wire [!  id_1 : -1 'b0] id_4;
  wire id_5;
  assign id_2 = id_4;
endmodule
