/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire [2:0] _11_;
  wire [2:0] _12_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_73z;
  wire celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire celloutsig_0_92z;
  wire celloutsig_0_93z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[7] | in_data[25]) & in_data[0]);
  assign celloutsig_0_29z = ~((celloutsig_0_17z | celloutsig_0_24z) & celloutsig_0_28z);
  assign celloutsig_0_33z = ~((celloutsig_0_21z | _00_) & celloutsig_0_10z);
  assign celloutsig_0_34z = ~((celloutsig_0_29z | 1'h0) & celloutsig_0_4z);
  assign celloutsig_0_35z = ~((celloutsig_0_18z | celloutsig_0_14z) & celloutsig_0_19z);
  assign celloutsig_0_36z = ~((celloutsig_0_18z | celloutsig_0_2z) & celloutsig_0_27z);
  assign celloutsig_0_41z = ~((celloutsig_0_33z | _01_) & celloutsig_0_9z);
  assign celloutsig_0_44z = ~((_02_ | celloutsig_0_35z) & celloutsig_0_28z);
  assign celloutsig_0_5z = ~((in_data[65] | celloutsig_0_2z) & celloutsig_0_3z);
  assign celloutsig_0_46z = ~((celloutsig_0_22z | celloutsig_0_15z) & celloutsig_0_30z);
  assign celloutsig_0_49z = ~((celloutsig_0_25z | celloutsig_0_18z) & celloutsig_0_17z);
  assign celloutsig_0_53z = ~((celloutsig_0_44z | celloutsig_0_37z) & celloutsig_0_36z);
  assign celloutsig_0_7z = ~((in_data[47] | celloutsig_0_2z) & celloutsig_0_2z);
  assign celloutsig_0_73z = ~((celloutsig_0_48z | celloutsig_0_26z) & celloutsig_0_49z);
  assign celloutsig_0_92z = ~((celloutsig_0_46z | celloutsig_0_47z) & celloutsig_0_57z);
  assign celloutsig_1_2z = ~((in_data[116] | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_4z = ~((in_data[121] | celloutsig_1_0z) & celloutsig_1_2z);
  assign celloutsig_1_5z = ~((celloutsig_1_4z | celloutsig_1_0z) & celloutsig_1_2z);
  assign celloutsig_1_6z = ~((celloutsig_1_5z | celloutsig_1_0z) & celloutsig_1_3z);
  assign celloutsig_1_14z = ~((celloutsig_1_7z | celloutsig_1_3z) & celloutsig_1_6z);
  assign celloutsig_1_16z = ~((celloutsig_1_6z | in_data[110]) & celloutsig_1_6z);
  assign celloutsig_1_18z = ~((celloutsig_1_10z | celloutsig_1_16z) & celloutsig_1_2z);
  assign celloutsig_0_1z = ~((in_data[89] | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_0_14z = ~((celloutsig_0_0z | in_data[9]) & celloutsig_0_3z);
  assign celloutsig_0_15z = ~((celloutsig_0_4z | in_data[8]) & celloutsig_0_9z);
  assign celloutsig_0_19z = ~((celloutsig_0_13z | celloutsig_0_11z) & celloutsig_0_1z);
  assign celloutsig_0_21z = ~((_04_ | celloutsig_0_20z) & celloutsig_0_10z);
  assign celloutsig_0_23z = ~((_05_ | in_data[57]) & celloutsig_0_1z);
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_0z) & celloutsig_0_1z);
  assign celloutsig_0_24z = ~((celloutsig_0_3z | _06_) & celloutsig_0_19z);
  assign celloutsig_0_28z = ~((celloutsig_0_24z | celloutsig_0_19z) & (celloutsig_0_9z | celloutsig_0_17z));
  assign celloutsig_0_37z = ~((_02_ | celloutsig_0_33z) & (_06_ | celloutsig_0_2z));
  assign celloutsig_0_39z = ~((celloutsig_0_3z | celloutsig_0_30z) & (celloutsig_0_20z | celloutsig_0_3z));
  assign celloutsig_0_9z = ~((celloutsig_0_2z | celloutsig_0_3z) & (_03_ | celloutsig_0_5z));
  assign celloutsig_0_93z = ~((_09_ | celloutsig_0_13z) & (celloutsig_0_73z | celloutsig_0_77z));
  assign celloutsig_1_0z = ~((in_data[157] | in_data[140]) & (in_data[150] | in_data[109]));
  assign celloutsig_1_7z = ~((in_data[174] | 1'h0) & (1'h0 | celloutsig_1_5z));
  assign celloutsig_1_8z = ~((celloutsig_1_5z | celloutsig_1_7z) & (celloutsig_1_0z | celloutsig_1_6z));
  assign celloutsig_1_10z = ~((celloutsig_1_3z | celloutsig_1_7z) & (celloutsig_1_8z | celloutsig_1_9z));
  assign celloutsig_1_19z = ~((celloutsig_1_3z | celloutsig_1_14z) & (celloutsig_1_6z | celloutsig_1_16z));
  assign celloutsig_0_18z = ~((celloutsig_0_1z | celloutsig_0_17z) & (_10_ | celloutsig_0_2z));
  assign celloutsig_0_25z = ~((1'h0 | celloutsig_0_1z) & (celloutsig_0_11z | celloutsig_0_15z));
  assign celloutsig_0_27z = celloutsig_0_18z ^ celloutsig_0_7z;
  assign celloutsig_0_30z = celloutsig_0_22z ^ _07_;
  assign celloutsig_0_47z = celloutsig_0_46z ^ celloutsig_0_2z;
  assign celloutsig_0_51z = _05_ ^ in_data[74];
  assign celloutsig_0_10z = celloutsig_0_2z ^ celloutsig_0_1z;
  assign celloutsig_1_9z = celloutsig_1_3z ^ celloutsig_1_0z;
  assign celloutsig_0_13z = celloutsig_0_5z ^ celloutsig_0_1z;
  assign celloutsig_0_17z = celloutsig_0_2z ^ celloutsig_0_9z;
  assign celloutsig_0_20z = celloutsig_0_2z ^ _06_;
  assign celloutsig_0_22z = celloutsig_0_17z ^ celloutsig_0_11z;
  assign celloutsig_0_26z = celloutsig_0_22z ^ celloutsig_0_25z;
  reg [2:0] _66_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _66_ <= 3'h0;
    else _66_ <= { celloutsig_0_51z, celloutsig_0_41z, celloutsig_0_10z };
  assign { _09_, _11_[1:0] } = _66_;
  reg [4:0] _67_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _67_ <= 5'h00;
    else _67_ <= { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z };
  assign { _08_, _05_, _00_, _03_, _10_ } = _67_;
  reg [2:0] _68_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _68_ <= 3'h0;
    else _68_ <= { _00_, _03_, _10_ };
  assign { _04_, _07_, _06_ } = _68_;
  reg [2:0] _69_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _69_ <= 3'h0;
    else _69_ <= in_data[66:64];
  assign { _02_, _12_[1], _01_ } = _69_;
  assign celloutsig_0_32z = ~^ { in_data[95:93], celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_28z, celloutsig_0_25z, celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_0z, celloutsig_0_17z };
  assign celloutsig_0_3z = ~^ { in_data[94:91], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_4z = ~^ in_data[28:25];
  assign celloutsig_0_48z = ~^ { _00_, _03_, celloutsig_0_1z, celloutsig_0_32z };
  assign celloutsig_0_57z = ~^ { in_data[70:65], celloutsig_0_17z, celloutsig_0_33z, celloutsig_0_10z, celloutsig_0_34z, celloutsig_0_24z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_24z, _04_, _07_, _06_, celloutsig_0_19z, celloutsig_0_30z, celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_39z, celloutsig_0_51z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_48z, celloutsig_0_53z, celloutsig_0_49z };
  assign celloutsig_0_77z = ~^ in_data[35:11];
  assign celloutsig_1_3z = ~^ { in_data[188:178], celloutsig_1_2z };
  assign celloutsig_0_11z = ~^ { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_9z };
  assign _11_[2] = _09_;
  assign { _12_[2], _12_[0] } = { _02_, _01_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_92z, celloutsig_0_93z };
endmodule
