INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHubPublic/dummyVHDL/Vivado Projects/4bit Universal Shift Register/4bit Universal Shift Register.srcs/sim_1/new/uniShiftReg4_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uniShiftReg4_tb'
