#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xb4eab0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xb4ec40 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0xb46fb0 .functor NOT 1, L_0xb7fe80, C4<0>, C4<0>, C4<0>;
L_0xb7fc10 .functor XOR 1, L_0xb7fab0, L_0xb7fb70, C4<0>, C4<0>;
L_0xb7fd70 .functor XOR 1, L_0xb7fc10, L_0xb7fcd0, C4<0>, C4<0>;
v0xb7d0c0_0 .net *"_ivl_10", 0 0, L_0xb7fcd0;  1 drivers
v0xb7d1c0_0 .net *"_ivl_12", 0 0, L_0xb7fd70;  1 drivers
v0xb7d2a0_0 .net *"_ivl_2", 0 0, L_0xb7fa10;  1 drivers
v0xb7d360_0 .net *"_ivl_4", 0 0, L_0xb7fab0;  1 drivers
v0xb7d440_0 .net *"_ivl_6", 0 0, L_0xb7fb70;  1 drivers
v0xb7d570_0 .net *"_ivl_8", 0 0, L_0xb7fc10;  1 drivers
v0xb7d650_0 .net "a", 0 0, v0xb7b390_0;  1 drivers
v0xb7d6f0_0 .net "b", 0 0, v0xb7b430_0;  1 drivers
v0xb7d790_0 .net "c", 0 0, v0xb7b4d0_0;  1 drivers
v0xb7d830_0 .var "clk", 0 0;
v0xb7d8d0_0 .net "d", 0 0, v0xb7b640_0;  1 drivers
v0xb7d970_0 .net "out_dut", 0 0, L_0xb7f6b0;  1 drivers
v0xb7da10_0 .net "out_ref", 0 0, L_0xb7e9e0;  1 drivers
v0xb7dab0_0 .var/2u "stats1", 159 0;
v0xb7db50_0 .var/2u "strobe", 0 0;
v0xb7dbf0_0 .net "tb_match", 0 0, L_0xb7fe80;  1 drivers
v0xb7dcb0_0 .net "tb_mismatch", 0 0, L_0xb46fb0;  1 drivers
v0xb7de80_0 .net "wavedrom_enable", 0 0, v0xb7b730_0;  1 drivers
v0xb7df20_0 .net "wavedrom_title", 511 0, v0xb7b7d0_0;  1 drivers
L_0xb7fa10 .concat [ 1 0 0 0], L_0xb7e9e0;
L_0xb7fab0 .concat [ 1 0 0 0], L_0xb7e9e0;
L_0xb7fb70 .concat [ 1 0 0 0], L_0xb7f6b0;
L_0xb7fcd0 .concat [ 1 0 0 0], L_0xb7e9e0;
L_0xb7fe80 .cmp/eeq 1, L_0xb7fa10, L_0xb7fd70;
S_0xb4edd0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0xb4ec40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0xb4f550 .functor NOT 1, v0xb7b4d0_0, C4<0>, C4<0>, C4<0>;
L_0xb47870 .functor NOT 1, v0xb7b430_0, C4<0>, C4<0>, C4<0>;
L_0xb7e130 .functor AND 1, L_0xb4f550, L_0xb47870, C4<1>, C4<1>;
L_0xb7e1d0 .functor NOT 1, v0xb7b640_0, C4<0>, C4<0>, C4<0>;
L_0xb7e300 .functor NOT 1, v0xb7b390_0, C4<0>, C4<0>, C4<0>;
L_0xb7e400 .functor AND 1, L_0xb7e1d0, L_0xb7e300, C4<1>, C4<1>;
L_0xb7e4e0 .functor OR 1, L_0xb7e130, L_0xb7e400, C4<0>, C4<0>;
L_0xb7e5a0 .functor AND 1, v0xb7b390_0, v0xb7b4d0_0, C4<1>, C4<1>;
L_0xb7e660 .functor AND 1, L_0xb7e5a0, v0xb7b640_0, C4<1>, C4<1>;
L_0xb7e720 .functor OR 1, L_0xb7e4e0, L_0xb7e660, C4<0>, C4<0>;
L_0xb7e890 .functor AND 1, v0xb7b430_0, v0xb7b4d0_0, C4<1>, C4<1>;
L_0xb7e900 .functor AND 1, L_0xb7e890, v0xb7b640_0, C4<1>, C4<1>;
L_0xb7e9e0 .functor OR 1, L_0xb7e720, L_0xb7e900, C4<0>, C4<0>;
v0xb47220_0 .net *"_ivl_0", 0 0, L_0xb4f550;  1 drivers
v0xb472c0_0 .net *"_ivl_10", 0 0, L_0xb7e400;  1 drivers
v0xb79b80_0 .net *"_ivl_12", 0 0, L_0xb7e4e0;  1 drivers
v0xb79c40_0 .net *"_ivl_14", 0 0, L_0xb7e5a0;  1 drivers
v0xb79d20_0 .net *"_ivl_16", 0 0, L_0xb7e660;  1 drivers
v0xb79e50_0 .net *"_ivl_18", 0 0, L_0xb7e720;  1 drivers
v0xb79f30_0 .net *"_ivl_2", 0 0, L_0xb47870;  1 drivers
v0xb7a010_0 .net *"_ivl_20", 0 0, L_0xb7e890;  1 drivers
v0xb7a0f0_0 .net *"_ivl_22", 0 0, L_0xb7e900;  1 drivers
v0xb7a1d0_0 .net *"_ivl_4", 0 0, L_0xb7e130;  1 drivers
v0xb7a2b0_0 .net *"_ivl_6", 0 0, L_0xb7e1d0;  1 drivers
v0xb7a390_0 .net *"_ivl_8", 0 0, L_0xb7e300;  1 drivers
v0xb7a470_0 .net "a", 0 0, v0xb7b390_0;  alias, 1 drivers
v0xb7a530_0 .net "b", 0 0, v0xb7b430_0;  alias, 1 drivers
v0xb7a5f0_0 .net "c", 0 0, v0xb7b4d0_0;  alias, 1 drivers
v0xb7a6b0_0 .net "d", 0 0, v0xb7b640_0;  alias, 1 drivers
v0xb7a770_0 .net "out", 0 0, L_0xb7e9e0;  alias, 1 drivers
S_0xb7a8d0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0xb4ec40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xb7b390_0 .var "a", 0 0;
v0xb7b430_0 .var "b", 0 0;
v0xb7b4d0_0 .var "c", 0 0;
v0xb7b5a0_0 .net "clk", 0 0, v0xb7d830_0;  1 drivers
v0xb7b640_0 .var "d", 0 0;
v0xb7b730_0 .var "wavedrom_enable", 0 0;
v0xb7b7d0_0 .var "wavedrom_title", 511 0;
S_0xb7ab70 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0xb7a8d0;
 .timescale -12 -12;
v0xb7add0_0 .var/2s "count", 31 0;
E_0xb49a00/0 .event negedge, v0xb7b5a0_0;
E_0xb49a00/1 .event posedge, v0xb7b5a0_0;
E_0xb49a00 .event/or E_0xb49a00/0, E_0xb49a00/1;
E_0xb49c50 .event negedge, v0xb7b5a0_0;
E_0xb349f0 .event posedge, v0xb7b5a0_0;
S_0xb7aed0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xb7a8d0;
 .timescale -12 -12;
v0xb7b0d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xb7b1b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xb7a8d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xb7b930 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0xb4ec40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0xb7eb40 .functor NOT 1, v0xb7b4d0_0, C4<0>, C4<0>, C4<0>;
L_0xb7ebb0 .functor AND 1, v0xb7b390_0, L_0xb7eb40, C4<1>, C4<1>;
L_0xb7ec90 .functor NOT 1, L_0xb7ebb0, C4<0>, C4<0>, C4<0>;
L_0xb7ed50 .functor AND 1, v0xb7b390_0, v0xb7b430_0, C4<1>, C4<1>;
L_0xb7edf0 .functor NOT 1, v0xb7b640_0, C4<0>, C4<0>, C4<0>;
L_0xb7ee60 .functor AND 1, L_0xb7ed50, L_0xb7edf0, C4<1>, C4<1>;
L_0xb7efb0 .functor NOT 1, L_0xb7ee60, C4<0>, C4<0>, C4<0>;
L_0xb7f070 .functor AND 1, L_0xb7ec90, L_0xb7efb0, C4<1>, C4<1>;
L_0xb7f1d0 .functor NOT 1, L_0xb7f070, C4<0>, C4<0>, C4<0>;
L_0xb7f290 .functor AND 1, v0xb7b430_0, v0xb7b4d0_0, C4<1>, C4<1>;
L_0xb7f470 .functor NOT 1, v0xb7b640_0, C4<0>, C4<0>, C4<0>;
L_0xb7f5f0 .functor AND 1, L_0xb7f290, L_0xb7f470, C4<1>, C4<1>;
L_0xb7f720 .functor NOT 1, L_0xb7f5f0, C4<0>, C4<0>, C4<0>;
L_0xb7f7e0 .functor AND 1, L_0xb7f1d0, L_0xb7f720, C4<1>, C4<1>;
L_0xb7f6b0 .functor NOT 1, L_0xb7f7e0, C4<0>, C4<0>, C4<0>;
v0xb7bc20_0 .net *"_ivl_0", 0 0, L_0xb7eb40;  1 drivers
v0xb7bd00_0 .net *"_ivl_10", 0 0, L_0xb7ee60;  1 drivers
v0xb7bde0_0 .net *"_ivl_12", 0 0, L_0xb7efb0;  1 drivers
v0xb7bed0_0 .net *"_ivl_14", 0 0, L_0xb7f070;  1 drivers
v0xb7bfb0_0 .net *"_ivl_16", 0 0, L_0xb7f1d0;  1 drivers
v0xb7c0e0_0 .net *"_ivl_18", 0 0, L_0xb7f290;  1 drivers
v0xb7c1c0_0 .net *"_ivl_2", 0 0, L_0xb7ebb0;  1 drivers
v0xb7c2a0_0 .net *"_ivl_20", 0 0, L_0xb7f470;  1 drivers
v0xb7c380_0 .net *"_ivl_22", 0 0, L_0xb7f5f0;  1 drivers
v0xb7c460_0 .net *"_ivl_24", 0 0, L_0xb7f720;  1 drivers
v0xb7c540_0 .net *"_ivl_26", 0 0, L_0xb7f7e0;  1 drivers
v0xb7c620_0 .net *"_ivl_4", 0 0, L_0xb7ec90;  1 drivers
v0xb7c700_0 .net *"_ivl_6", 0 0, L_0xb7ed50;  1 drivers
v0xb7c7e0_0 .net *"_ivl_8", 0 0, L_0xb7edf0;  1 drivers
v0xb7c8c0_0 .net "a", 0 0, v0xb7b390_0;  alias, 1 drivers
v0xb7c960_0 .net "b", 0 0, v0xb7b430_0;  alias, 1 drivers
v0xb7ca50_0 .net "c", 0 0, v0xb7b4d0_0;  alias, 1 drivers
v0xb7cc50_0 .net "d", 0 0, v0xb7b640_0;  alias, 1 drivers
v0xb7cd40_0 .net "out", 0 0, L_0xb7f6b0;  alias, 1 drivers
S_0xb7cea0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0xb4ec40;
 .timescale -12 -12;
E_0xb497a0 .event anyedge, v0xb7db50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xb7db50_0;
    %nor/r;
    %assign/vec4 v0xb7db50_0, 0;
    %wait E_0xb497a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xb7a8d0;
T_3 ;
    %fork t_1, S_0xb7ab70;
    %jmp t_0;
    .scope S_0xb7ab70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb7add0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb7b640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb7b4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb7b430_0, 0;
    %assign/vec4 v0xb7b390_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb349f0;
    %load/vec4 v0xb7add0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0xb7add0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xb7b640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb7b4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb7b430_0, 0;
    %assign/vec4 v0xb7b390_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0xb49c50;
    %fork TD_tb.stim1.wavedrom_stop, S_0xb7b1b0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb49a00;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xb7b390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb7b430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb7b4d0_0, 0;
    %assign/vec4 v0xb7b640_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0xb7a8d0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0xb4ec40;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb7d830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb7db50_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xb4ec40;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xb7d830_0;
    %inv;
    %store/vec4 v0xb7d830_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xb4ec40;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0xb7b5a0_0, v0xb7dcb0_0, v0xb7d650_0, v0xb7d6f0_0, v0xb7d790_0, v0xb7d8d0_0, v0xb7da10_0, v0xb7d970_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xb4ec40;
T_7 ;
    %load/vec4 v0xb7dab0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xb7dab0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xb7dab0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0xb7dab0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb7dab0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xb7dab0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb7dab0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xb4ec40;
T_8 ;
    %wait E_0xb49a00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb7dab0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb7dab0_0, 4, 32;
    %load/vec4 v0xb7dbf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xb7dab0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb7dab0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb7dab0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb7dab0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xb7da10_0;
    %load/vec4 v0xb7da10_0;
    %load/vec4 v0xb7d970_0;
    %xor;
    %load/vec4 v0xb7da10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xb7dab0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb7dab0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xb7dab0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb7dab0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/kmap2/iter0/response21/top_module.sv";
