Name;Direction;Width;Left bound;Right bound;Type;Type definition;Default value;Description
clk;in;1;0;0;std_logic;IEEE.std_logic_1164.all;;
clk_udp;in;1;0;0;std_logic;IEEE.std_logic_1164.all;;
rst_n;in;1;0;0;std_logic;IEEE.std_logic_1164.all;;
hibi_comm_in;in;3;2;0;std_logic_vector;IEEE.std_logic_1164.all;;
hibi_data_in;in;32;31;0;std_logic_vector;IEEE.std_logic_1164.all;;
hibi_av_in;in;1;0;0;std_logic;IEEE.std_logic_1164.all;;
hibi_empty_in;in;1;0;0;std_logic;IEEE.std_logic_1164.all;;
hibi_re_out;out;1;0;0;std_logic;IEEE.std_logic_1164.all;;
hibi_comm_out;out;3;2;0;std_logic_vector;IEEE.std_logic_1164.all;;
hibi_data_out;out;32;31;0;std_logic_vector;IEEE.std_logic_1164.all;;
hibi_av_out;out;1;0;0;std_logic;IEEE.std_logic_1164.all;;
hibi_we_out;out;1;0;0;std_logic;IEEE.std_logic_1164.all;;
hibi_full_in;in;1;0;0;std_logic;IEEE.std_logic_1164.all;;
tx_data_out;out;16;15;0;std_logic_vector;IEEE.std_logic_1164.all;;
tx_data_valid_out;out;1;0;0;std_logic;IEEE.std_logic_1164.all;;
tx_re_in;in;1;0;0;std_logic;IEEE.std_logic_1164.all;;
new_tx_out;out;1;0;0;std_logic;IEEE.std_logic_1164.all;;
tx_len_out;out;11;10;0;std_logic_vector;IEEE.std_logic_1164.all;;
dest_ip_out;out;32;31;0;std_logic_vector;IEEE.std_logic_1164.all;;
dest_port_out;out;16;15;0;std_logic_vector;IEEE.std_logic_1164.all;;
source_port_out;out;16;15;0;std_logic_vector;IEEE.std_logic_1164.all;;
rx_data_in;out;16;15;0;std_logic_vector;IEEE.std_logic_1164.all;;
rx_data_valid_in;in;1;0;0;std_logic;IEEE.std_logic_1164.all;;
rx_re_out;out;1;0;0;std_logic;IEEE.std_logic_1164.all;;
new_rx_in;in;1;0;0;std_logic;IEEE.std_logic_1164.all;;
rx_len_in;in;11;10;0;std_logic_vector;IEEE.std_logic_1164.all;;
source_ip_in;in;32;31;0;std_logic_vector;IEEE.std_logic_1164.all;;
dest_port_in;in;16;15;0;std_logic_vector;IEEE.std_logic_1164.all;;
source_port_in;in;16;15;0;std_logic_vector;IEEE.std_logic_1164.all;;
rx_erroneous_in;in;1;0;0;std_logic;IEEE.std_logic_1164.all;;
eth_link_up_in;in;1;0;0;std_logic;IEEE.std_logic_1164.all;;
