Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/Xilinx/workplaceISE/experiment_3/data_tb_isim_beh.exe -prj D:/Xilinx/workplaceISE/experiment_3/data_tb_beh.prj work.data_tb work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Xilinx/workplaceISE/experiment_3/D_flipflop.v" into library work
Analyzing Verilog file "D:/Xilinx/workplaceISE/experiment_3/dataTran.v" into library work
Analyzing Verilog file "D:/Xilinx/workplaceISE/experiment_3/data_tb.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:188 - "D:/Xilinx/workplaceISE/experiment_3/D_flipflop.v" Line 35: Actual bit length 32 differs from formal bit length 1
Completed static elaboration
Fuse Memory Usage: 96396 KB
Fuse CPU Usage: 374 ms
Compiling module D_flipflop
Compiling module dataTran
Compiling module data_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable D:/Xilinx/workplaceISE/experiment_3/data_tb_isim_beh.exe
Fuse Memory Usage: 100844 KB
Fuse CPU Usage: 421 ms
