
ElectronicalWeight_LCD1602-HX711.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008954  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b8  08008a68  08008a68  00009a68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008f20  08008f20  0000a27c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008f20  08008f20  00009f20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008f28  08008f28  0000a27c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008f28  08008f28  00009f28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008f2c  08008f2c  00009f2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000027c  20000000  08008f30  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000268  2000027c  080091ac  0000a27c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004e4  080091ac  0000a4e4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a27c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012ce9  00000000  00000000  0000a2a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003248  00000000  00000000  0001cf8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001010  00000000  00000000  000201d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c42  00000000  00000000  000211e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b117  00000000  00000000  00021e2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001558d  00000000  00000000  0003cf41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008de98  00000000  00000000  000524ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e0366  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000052dc  00000000  00000000  000e03ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  000e5688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000027c 	.word	0x2000027c
 800012c:	00000000 	.word	0x00000000
 8000130:	08008a4c 	.word	0x08008a4c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000280 	.word	0x20000280
 800014c:	08008a4c 	.word	0x08008a4c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	@ 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000cf6:	2afd      	cmp	r2, #253	@ 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	@ 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	@ 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <__aeabi_f2iz>:
 8000f44:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f48:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000f4c:	d30f      	bcc.n	8000f6e <__aeabi_f2iz+0x2a>
 8000f4e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000f52:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f56:	d90d      	bls.n	8000f74 <__aeabi_f2iz+0x30>
 8000f58:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f5c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f60:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000f64:	fa23 f002 	lsr.w	r0, r3, r2
 8000f68:	bf18      	it	ne
 8000f6a:	4240      	negne	r0, r0
 8000f6c:	4770      	bx	lr
 8000f6e:	f04f 0000 	mov.w	r0, #0
 8000f72:	4770      	bx	lr
 8000f74:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000f78:	d101      	bne.n	8000f7e <__aeabi_f2iz+0x3a>
 8000f7a:	0242      	lsls	r2, r0, #9
 8000f7c:	d105      	bne.n	8000f8a <__aeabi_f2iz+0x46>
 8000f7e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000f82:	bf08      	it	eq
 8000f84:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000f88:	4770      	bx	lr
 8000f8a:	f04f 0000 	mov.w	r0, #0
 8000f8e:	4770      	bx	lr

08000f90 <Gen_libary_Timer_init>:
#include "Gen_libary.h"

TIM_HandleTypeDef* General_lib_timer;

void Gen_libary_Timer_init(TIM_HandleTypeDef* htim)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
	General_lib_timer = htim;
 8000f98:	4a04      	ldr	r2, [pc, #16]	@ (8000fac <Gen_libary_Timer_init+0x1c>)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	6013      	str	r3, [r2, #0]
	HAL_TIM_Base_Start(htim);
 8000f9e:	6878      	ldr	r0, [r7, #4]
 8000fa0:	f003 fe5e 	bl	8004c60 <HAL_TIM_Base_Start>
}
 8000fa4:	bf00      	nop
 8000fa6:	3708      	adds	r7, #8
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	20000298 	.word	0x20000298

08000fb0 <delay_us>:

void delay_us(uint32_t us)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b085      	sub	sp, #20
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
    uint32_t start = __HAL_TIM_GET_COUNTER(General_lib_timer);
 8000fb8:	4b0c      	ldr	r3, [pc, #48]	@ (8000fec <delay_us+0x3c>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fc0:	60fb      	str	r3, [r7, #12]
    while ((__HAL_TIM_GET_COUNTER(General_lib_timer) - start)*10 < us) {
 8000fc2:	bf00      	nop
 8000fc4:	4b09      	ldr	r3, [pc, #36]	@ (8000fec <delay_us+0x3c>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	1ad2      	subs	r2, r2, r3
 8000fd0:	4613      	mov	r3, r2
 8000fd2:	009b      	lsls	r3, r3, #2
 8000fd4:	4413      	add	r3, r2
 8000fd6:	005b      	lsls	r3, r3, #1
 8000fd8:	461a      	mov	r2, r3
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4293      	cmp	r3, r2
 8000fde:	d8f1      	bhi.n	8000fc4 <delay_us+0x14>
    }
}
 8000fe0:	bf00      	nop
 8000fe2:	bf00      	nop
 8000fe4:	3714      	adds	r7, #20
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bc80      	pop	{r7}
 8000fea:	4770      	bx	lr
 8000fec:	20000298 	.word	0x20000298

08000ff0 <CHANGE_IO_GPIO_PUSH_PULL>:


void CHANGE_IO_GPIO_PUSH_PULL(pin_t gpio, uint32_t GPIO_INIT_MODE)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b088      	sub	sp, #32
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	f107 0308 	add.w	r3, r7, #8
 8000ffa:	e883 0003 	stmia.w	r3, {r0, r1}
 8000ffe:	607a      	str	r2, [r7, #4]
    HAL_GPIO_DeInit(gpio.GPIO_PORT, gpio.GPIO_PIN);
 8001000:	68bb      	ldr	r3, [r7, #8]
 8001002:	89ba      	ldrh	r2, [r7, #12]
 8001004:	4611      	mov	r1, r2
 8001006:	4618      	mov	r0, r3
 8001008:	f003 f8c6 	bl	8004198 <HAL_GPIO_DeInit>
    GPIO_InitTypeDef new_gp = {0};
 800100c:	f107 0310 	add.w	r3, r7, #16
 8001010:	2200      	movs	r2, #0
 8001012:	601a      	str	r2, [r3, #0]
 8001014:	605a      	str	r2, [r3, #4]
 8001016:	609a      	str	r2, [r3, #8]
 8001018:	60da      	str	r2, [r3, #12]
    new_gp.Mode = GPIO_INIT_MODE;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	617b      	str	r3, [r7, #20]
    new_gp.Pin = gpio.GPIO_PIN;
 800101e:	89bb      	ldrh	r3, [r7, #12]
 8001020:	613b      	str	r3, [r7, #16]
    new_gp.Pull = GPIO_PULLDOWN;
 8001022:	2302      	movs	r3, #2
 8001024:	61bb      	str	r3, [r7, #24]
    new_gp.Speed = GPIO_SPEED_FREQ_HIGH;
 8001026:	2303      	movs	r3, #3
 8001028:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(gpio.GPIO_PORT, &new_gp);
 800102a:	68bb      	ldr	r3, [r7, #8]
 800102c:	f107 0210 	add.w	r2, r7, #16
 8001030:	4611      	mov	r1, r2
 8001032:	4618      	mov	r0, r3
 8001034:	f002 ff2c 	bl	8003e90 <HAL_GPIO_Init>
}
 8001038:	bf00      	nop
 800103a:	3720      	adds	r7, #32
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}

08001040 <HD44780_send_cmd4>:
#include "HD44780.h"
#include <stdlib.h>


static void HD44780_send_cmd4(HD44780* hd44780, uint8_t data)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
 8001048:	460b      	mov	r3, r1
 800104a:	70fb      	strb	r3, [r7, #3]
	int i;

	HAL_GPIO_WritePin(hd44780->E.GPIO_PORT, hd44780->E.GPIO_PIN, GPIO_PIN_SET);
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	6918      	ldr	r0, [r3, #16]
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	8a9b      	ldrh	r3, [r3, #20]
 8001054:	2201      	movs	r2, #1
 8001056:	4619      	mov	r1, r3
 8001058:	f003 f971 	bl	800433e <HAL_GPIO_WritePin>
	for(i = 0; i < 4; i++)
 800105c:	2300      	movs	r3, #0
 800105e:	60fb      	str	r3, [r7, #12]
 8001060:	e018      	b.n	8001094 <HD44780_send_cmd4+0x54>
		HAL_GPIO_WritePin(hd44780->data_pins[i].GPIO_PORT, hd44780->data_pins[i].GPIO_PIN, (1 & (data >> i)) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	68fa      	ldr	r2, [r7, #12]
 8001066:	3203      	adds	r2, #3
 8001068:	f853 0032 	ldr.w	r0, [r3, r2, lsl #3]
 800106c:	687a      	ldr	r2, [r7, #4]
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	3303      	adds	r3, #3
 8001072:	00db      	lsls	r3, r3, #3
 8001074:	4413      	add	r3, r2
 8001076:	8899      	ldrh	r1, [r3, #4]
 8001078:	78fa      	ldrb	r2, [r7, #3]
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	fa42 f303 	asr.w	r3, r2, r3
 8001080:	b2db      	uxtb	r3, r3
 8001082:	f003 0301 	and.w	r3, r3, #1
 8001086:	b2db      	uxtb	r3, r3
 8001088:	461a      	mov	r2, r3
 800108a:	f003 f958 	bl	800433e <HAL_GPIO_WritePin>
	for(i = 0; i < 4; i++)
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	3301      	adds	r3, #1
 8001092:	60fb      	str	r3, [r7, #12]
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	2b03      	cmp	r3, #3
 8001098:	dde3      	ble.n	8001062 <HD44780_send_cmd4+0x22>
	HAL_GPIO_WritePin(hd44780->E.GPIO_PORT, hd44780->E.GPIO_PIN, GPIO_PIN_RESET);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	6918      	ldr	r0, [r3, #16]
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	8a9b      	ldrh	r3, [r3, #20]
 80010a2:	2200      	movs	r2, #0
 80010a4:	4619      	mov	r1, r3
 80010a6:	f003 f94a 	bl	800433e <HAL_GPIO_WritePin>
}
 80010aa:	bf00      	nop
 80010ac:	3710      	adds	r7, #16
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}

080010b2 <HD44780_read_cmd4>:

static uint8_t HD44780_read_cmd4(HD44780* hd44780)
{
 80010b2:	b580      	push	{r7, lr}
 80010b4:	b084      	sub	sp, #16
 80010b6:	af00      	add	r7, sp, #0
 80010b8:	6078      	str	r0, [r7, #4]
	int i;
	uint8_t result = 0;
 80010ba:	2300      	movs	r3, #0
 80010bc:	72fb      	strb	r3, [r7, #11]
	HAL_GPIO_WritePin(hd44780->E.GPIO_PORT, hd44780->E.GPIO_PIN, GPIO_PIN_SET);
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	6918      	ldr	r0, [r3, #16]
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	8a9b      	ldrh	r3, [r3, #20]
 80010c6:	2201      	movs	r2, #1
 80010c8:	4619      	mov	r1, r3
 80010ca:	f003 f938 	bl	800433e <HAL_GPIO_WritePin>
	for(i = 0; i < 4; i++)
 80010ce:	2300      	movs	r3, #0
 80010d0:	60fb      	str	r3, [r7, #12]
 80010d2:	e01b      	b.n	800110c <HD44780_read_cmd4+0x5a>
		result |= ((uint8_t)HAL_GPIO_ReadPin(hd44780->data_pins[i].GPIO_PORT, hd44780->data_pins[i].GPIO_PIN) << i);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	68fa      	ldr	r2, [r7, #12]
 80010d8:	3203      	adds	r2, #3
 80010da:	f853 0032 	ldr.w	r0, [r3, r2, lsl #3]
 80010de:	687a      	ldr	r2, [r7, #4]
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	3303      	adds	r3, #3
 80010e4:	00db      	lsls	r3, r3, #3
 80010e6:	4413      	add	r3, r2
 80010e8:	889b      	ldrh	r3, [r3, #4]
 80010ea:	4619      	mov	r1, r3
 80010ec:	f003 f910 	bl	8004310 <HAL_GPIO_ReadPin>
 80010f0:	4603      	mov	r3, r0
 80010f2:	461a      	mov	r2, r3
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	fa02 f303 	lsl.w	r3, r2, r3
 80010fa:	b25a      	sxtb	r2, r3
 80010fc:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001100:	4313      	orrs	r3, r2
 8001102:	b25b      	sxtb	r3, r3
 8001104:	72fb      	strb	r3, [r7, #11]
	for(i = 0; i < 4; i++)
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	3301      	adds	r3, #1
 800110a:	60fb      	str	r3, [r7, #12]
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	2b03      	cmp	r3, #3
 8001110:	dde0      	ble.n	80010d4 <HD44780_read_cmd4+0x22>
	HAL_GPIO_WritePin(hd44780->E.GPIO_PORT, hd44780->E.GPIO_PIN, GPIO_PIN_RESET);
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	6918      	ldr	r0, [r3, #16]
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	8a9b      	ldrh	r3, [r3, #20]
 800111a:	2200      	movs	r2, #0
 800111c:	4619      	mov	r1, r3
 800111e:	f003 f90e 	bl	800433e <HAL_GPIO_WritePin>
	return result;
 8001122:	7afb      	ldrb	r3, [r7, #11]
}
 8001124:	4618      	mov	r0, r3
 8001126:	3710      	adds	r7, #16
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}

0800112c <HD44780_send_cmd8>:


static void HD44780_send_cmd8(HD44780* hd44780, uint8_t data)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
 8001134:	460b      	mov	r3, r1
 8001136:	70fb      	strb	r3, [r7, #3]

	HD44780_send_cmd4(hd44780, data >> 4);
 8001138:	78fb      	ldrb	r3, [r7, #3]
 800113a:	091b      	lsrs	r3, r3, #4
 800113c:	b2db      	uxtb	r3, r3
 800113e:	4619      	mov	r1, r3
 8001140:	6878      	ldr	r0, [r7, #4]
 8001142:	f7ff ff7d 	bl	8001040 <HD44780_send_cmd4>
	HD44780_send_cmd4(hd44780, data & 0x0F);
 8001146:	78fb      	ldrb	r3, [r7, #3]
 8001148:	f003 030f 	and.w	r3, r3, #15
 800114c:	b2db      	uxtb	r3, r3
 800114e:	4619      	mov	r1, r3
 8001150:	6878      	ldr	r0, [r7, #4]
 8001152:	f7ff ff75 	bl	8001040 <HD44780_send_cmd4>
}
 8001156:	bf00      	nop
 8001158:	3708      	adds	r7, #8
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}

0800115e <HD44780_read_cmd8>:

static uint8_t HD44780_read_cmd8(HD44780* hd44780)
{
 800115e:	b580      	push	{r7, lr}
 8001160:	b084      	sub	sp, #16
 8001162:	af00      	add	r7, sp, #0
 8001164:	6078      	str	r0, [r7, #4]
    uint8_t result = (HD44780_read_cmd4(hd44780) & 0x0F) << 4;
 8001166:	6878      	ldr	r0, [r7, #4]
 8001168:	f7ff ffa3 	bl	80010b2 <HD44780_read_cmd4>
 800116c:	4603      	mov	r3, r0
 800116e:	011b      	lsls	r3, r3, #4
 8001170:	73fb      	strb	r3, [r7, #15]
    result |= (HD44780_read_cmd4(hd44780) & 0x0F);
 8001172:	6878      	ldr	r0, [r7, #4]
 8001174:	f7ff ff9d 	bl	80010b2 <HD44780_read_cmd4>
 8001178:	4603      	mov	r3, r0
 800117a:	f003 030f 	and.w	r3, r3, #15
 800117e:	b25a      	sxtb	r2, r3
 8001180:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001184:	4313      	orrs	r3, r2
 8001186:	b25b      	sxtb	r3, r3
 8001188:	73fb      	strb	r3, [r7, #15]
    return result;
 800118a:	7bfb      	ldrb	r3, [r7, #15]
}
 800118c:	4618      	mov	r0, r3
 800118e:	3710      	adds	r7, #16
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}

08001194 <HD44780_init>:
		GPIO_TypeDef* e_gpio_port, uint16_t e_gpio_pin,
		GPIO_TypeDef* d4_gpio_port, uint16_t d4_gpio_pin,
		GPIO_TypeDef* d5_gpio_port, uint16_t d5_gpio_pin,
		GPIO_TypeDef* d6_gpio_port, uint16_t d6_gpio_pin,
		GPIO_TypeDef* d7_gpio_port, uint16_t d7_gpio_pin)
{
 8001194:	b590      	push	{r4, r7, lr}
 8001196:	b089      	sub	sp, #36	@ 0x24
 8001198:	af00      	add	r7, sp, #0
 800119a:	60f8      	str	r0, [r7, #12]
 800119c:	60b9      	str	r1, [r7, #8]
 800119e:	603b      	str	r3, [r7, #0]
 80011a0:	4613      	mov	r3, r2
 80011a2:	80fb      	strh	r3, [r7, #6]
	int i;
	hd44780->RS.GPIO_PORT = rs_gpio_port;
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	68ba      	ldr	r2, [r7, #8]
 80011a8:	601a      	str	r2, [r3, #0]
	hd44780->RS.GPIO_PIN = rs_gpio_pin;
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	88fa      	ldrh	r2, [r7, #6]
 80011ae:	809a      	strh	r2, [r3, #4]
	hd44780->RW.GPIO_PORT = rw_gpio_port;
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	683a      	ldr	r2, [r7, #0]
 80011b4:	609a      	str	r2, [r3, #8]
	hd44780->RW.GPIO_PIN = rw_gpio_pin;
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80011ba:	819a      	strh	r2, [r3, #12]
	hd44780->E.GPIO_PORT = e_gpio_port;
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80011c0:	611a      	str	r2, [r3, #16]
	hd44780->E.GPIO_PIN = e_gpio_pin;
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 80011c6:	829a      	strh	r2, [r3, #20]
	hd44780->data_pins[0].GPIO_PORT = d4_gpio_port;
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80011cc:	619a      	str	r2, [r3, #24]
	hd44780->data_pins[0].GPIO_PIN = d4_gpio_pin;
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 80011d4:	839a      	strh	r2, [r3, #28]
	hd44780->data_pins[1].GPIO_PORT = d5_gpio_port;
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80011da:	621a      	str	r2, [r3, #32]
	hd44780->data_pins[1].GPIO_PIN = d5_gpio_pin;
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 80011e2:	849a      	strh	r2, [r3, #36]	@ 0x24
	hd44780->data_pins[2].GPIO_PORT = d6_gpio_port;
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80011e8:	629a      	str	r2, [r3, #40]	@ 0x28
	hd44780->data_pins[2].GPIO_PIN = d6_gpio_pin;
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 80011f0:	859a      	strh	r2, [r3, #44]	@ 0x2c
	hd44780->data_pins[3].GPIO_PORT = d7_gpio_port;
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80011f6:	631a      	str	r2, [r3, #48]	@ 0x30
	hd44780->data_pins[3].GPIO_PIN = d7_gpio_pin;
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 80011fe:	869a      	strh	r2, [r3, #52]	@ 0x34
	hd44780->io = 1;
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	2201      	movs	r2, #1
 8001204:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

	hd44780->buf.flag = 0;
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	2200      	movs	r2, #0
 800120c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
	hd44780->buf.asyn_x = 0;
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	2200      	movs	r2, #0
 8001214:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
	hd44780->buf.asyn_y = 0;
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	2200      	movs	r2, #0
 800121c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
	hd44780->buf.x = 0;
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	2200      	movs	r2, #0
 8001224:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
	hd44780->buf.y = 0;
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	2200      	movs	r2, #0
 800122c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
	hd44780->buf.frame = malloc(HD44780_ROWS * sizeof(char*));
 8001230:	2008      	movs	r0, #8
 8001232:	f004 fd19 	bl	8005c68 <malloc>
 8001236:	4603      	mov	r3, r0
 8001238:	461a      	mov	r2, r3
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	645a      	str	r2, [r3, #68]	@ 0x44
	hd44780->buf.frame_old = malloc(HD44780_ROWS * sizeof(char*));
 800123e:	2008      	movs	r0, #8
 8001240:	f004 fd12 	bl	8005c68 <malloc>
 8001244:	4603      	mov	r3, r0
 8001246:	461a      	mov	r2, r3
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	649a      	str	r2, [r3, #72]	@ 0x48



	for(i = 0; i < HD44780_ROWS; i++)
 800124c:	2300      	movs	r3, #0
 800124e:	61fb      	str	r3, [r7, #28]
 8001250:	e016      	b.n	8001280 <HD44780_init+0xec>
	{
	    hd44780->buf.frame[i] = malloc(HD44780_COLS * sizeof(char));
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001256:	69fb      	ldr	r3, [r7, #28]
 8001258:	009b      	lsls	r3, r3, #2
 800125a:	18d4      	adds	r4, r2, r3
 800125c:	2010      	movs	r0, #16
 800125e:	f004 fd03 	bl	8005c68 <malloc>
 8001262:	4603      	mov	r3, r0
 8001264:	6023      	str	r3, [r4, #0]
	    hd44780->buf.frame_old[i] = malloc(HD44780_COLS * sizeof(char));
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800126a:	69fb      	ldr	r3, [r7, #28]
 800126c:	009b      	lsls	r3, r3, #2
 800126e:	18d4      	adds	r4, r2, r3
 8001270:	2010      	movs	r0, #16
 8001272:	f004 fcf9 	bl	8005c68 <malloc>
 8001276:	4603      	mov	r3, r0
 8001278:	6023      	str	r3, [r4, #0]
	for(i = 0; i < HD44780_ROWS; i++)
 800127a:	69fb      	ldr	r3, [r7, #28]
 800127c:	3301      	adds	r3, #1
 800127e:	61fb      	str	r3, [r7, #28]
 8001280:	69fb      	ldr	r3, [r7, #28]
 8001282:	2b01      	cmp	r3, #1
 8001284:	dde5      	ble.n	8001252 <HD44780_init+0xbe>
	}


	for(i = 0 ;i < 4; i++)
 8001286:	2300      	movs	r3, #0
 8001288:	61fb      	str	r3, [r7, #28]
 800128a:	e00c      	b.n	80012a6 <HD44780_init+0x112>
		CHANGE_IO_GPIO_PUSH_PULL(hd44780->data_pins[i], GPIO_MODE_OUTPUT_PP);
 800128c:	68f9      	ldr	r1, [r7, #12]
 800128e:	69fb      	ldr	r3, [r7, #28]
 8001290:	3303      	adds	r3, #3
 8001292:	2201      	movs	r2, #1
 8001294:	00db      	lsls	r3, r3, #3
 8001296:	440b      	add	r3, r1
 8001298:	e893 0003 	ldmia.w	r3, {r0, r1}
 800129c:	f7ff fea8 	bl	8000ff0 <CHANGE_IO_GPIO_PUSH_PULL>
	for(i = 0 ;i < 4; i++)
 80012a0:	69fb      	ldr	r3, [r7, #28]
 80012a2:	3301      	adds	r3, #1
 80012a4:	61fb      	str	r3, [r7, #28]
 80012a6:	69fb      	ldr	r3, [r7, #28]
 80012a8:	2b03      	cmp	r3, #3
 80012aa:	ddef      	ble.n	800128c <HD44780_init+0xf8>

	HD44780_set_IR(hd44780);
 80012ac:	68f8      	ldr	r0, [r7, #12]
 80012ae:	f000 f8b9 	bl	8001424 <HD44780_set_IR>
	HD44780_set_write(hd44780);
 80012b2:	68f8      	ldr	r0, [r7, #12]
 80012b4:	f000 f8d6 	bl	8001464 <HD44780_set_write>

	HD44780_send_cmd4(hd44780, 0x03);
 80012b8:	2103      	movs	r1, #3
 80012ba:	68f8      	ldr	r0, [r7, #12]
 80012bc:	f7ff fec0 	bl	8001040 <HD44780_send_cmd4>
	delay_us(42000);
 80012c0:	f24a 4010 	movw	r0, #42000	@ 0xa410
 80012c4:	f7ff fe74 	bl	8000fb0 <delay_us>
	HD44780_send_cmd4(hd44780, 0x03);
 80012c8:	2103      	movs	r1, #3
 80012ca:	68f8      	ldr	r0, [r7, #12]
 80012cc:	f7ff feb8 	bl	8001040 <HD44780_send_cmd4>
	delay_us(1000);
 80012d0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80012d4:	f7ff fe6c 	bl	8000fb0 <delay_us>
	HD44780_send_cmd4(hd44780, 0x03);
 80012d8:	2103      	movs	r1, #3
 80012da:	68f8      	ldr	r0, [r7, #12]
 80012dc:	f7ff feb0 	bl	8001040 <HD44780_send_cmd4>
	delay_us(1000);
 80012e0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80012e4:	f7ff fe64 	bl	8000fb0 <delay_us>
	HD44780_send_cmd4(hd44780, 0x02);
 80012e8:	2102      	movs	r1, #2
 80012ea:	68f8      	ldr	r0, [r7, #12]
 80012ec:	f7ff fea8 	bl	8001040 <HD44780_send_cmd4>
	delay_us(1000);
 80012f0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80012f4:	f7ff fe5c 	bl	8000fb0 <delay_us>
	HD44780_send_cmd8(hd44780, HD44780_FUN_SET | HD44780_2LINES | HD44780_4BIT | HD44780_5x8_FONT);
 80012f8:	2128      	movs	r1, #40	@ 0x28
 80012fa:	68f8      	ldr	r0, [r7, #12]
 80012fc:	f7ff ff16 	bl	800112c <HD44780_send_cmd8>
	delay_us(2000);
 8001300:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001304:	f7ff fe54 	bl	8000fb0 <delay_us>
		HD44780_send_cmd8(hd44780, HD44780_DISPLAY_ON_OFF | HD44780_DISPLAY_ON | HD44780_DISPLAY_CURSOR_DISP_OFF | HD44780_BLINK_OFF);
 8001308:	210c      	movs	r1, #12
 800130a:	68f8      	ldr	r0, [r7, #12]
 800130c:	f7ff ff0e 	bl	800112c <HD44780_send_cmd8>
		delay_us(1000);
 8001310:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001314:	f7ff fe4c 	bl	8000fb0 <delay_us>
		HD44780_send_cmd8(hd44780, HD44780_CLEAR_DISPLAY);
 8001318:	2101      	movs	r1, #1
 800131a:	68f8      	ldr	r0, [r7, #12]
 800131c:	f7ff ff06 	bl	800112c <HD44780_send_cmd8>
		HAL_Delay(5);
 8001320:	2005      	movs	r0, #5
 8001322:	f002 fcad 	bl	8003c80 <HAL_Delay>
		HD44780_send_cmd8(hd44780, HD44780_ENTRY_MODE | HD44780_CUR_RIGHT);
 8001326:	2106      	movs	r1, #6
 8001328:	68f8      	ldr	r0, [r7, #12]
 800132a:	f7ff feff 	bl	800112c <HD44780_send_cmd8>



		for (int y = 0; y < HD44780_ROWS; y++) {
 800132e:	2300      	movs	r3, #0
 8001330:	61bb      	str	r3, [r7, #24]
 8001332:	e01f      	b.n	8001374 <HD44780_init+0x1e0>
		    for (int x = 0; x < HD44780_COLS; x++) {
 8001334:	2300      	movs	r3, #0
 8001336:	617b      	str	r3, [r7, #20]
 8001338:	e016      	b.n	8001368 <HD44780_init+0x1d4>
		        hd44780->buf.frame[y][x] = ' ';
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800133e:	69bb      	ldr	r3, [r7, #24]
 8001340:	009b      	lsls	r3, r3, #2
 8001342:	4413      	add	r3, r2
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	4413      	add	r3, r2
 800134a:	2220      	movs	r2, #32
 800134c:	701a      	strb	r2, [r3, #0]
		        hd44780->buf.frame_old[y][x] = 0xFF;
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001352:	69bb      	ldr	r3, [r7, #24]
 8001354:	009b      	lsls	r3, r3, #2
 8001356:	4413      	add	r3, r2
 8001358:	681a      	ldr	r2, [r3, #0]
 800135a:	697b      	ldr	r3, [r7, #20]
 800135c:	4413      	add	r3, r2
 800135e:	22ff      	movs	r2, #255	@ 0xff
 8001360:	701a      	strb	r2, [r3, #0]
		    for (int x = 0; x < HD44780_COLS; x++) {
 8001362:	697b      	ldr	r3, [r7, #20]
 8001364:	3301      	adds	r3, #1
 8001366:	617b      	str	r3, [r7, #20]
 8001368:	697b      	ldr	r3, [r7, #20]
 800136a:	2b0f      	cmp	r3, #15
 800136c:	dde5      	ble.n	800133a <HD44780_init+0x1a6>
		for (int y = 0; y < HD44780_ROWS; y++) {
 800136e:	69bb      	ldr	r3, [r7, #24]
 8001370:	3301      	adds	r3, #1
 8001372:	61bb      	str	r3, [r7, #24]
 8001374:	69bb      	ldr	r3, [r7, #24]
 8001376:	2b01      	cmp	r3, #1
 8001378:	dddc      	ble.n	8001334 <HD44780_init+0x1a0>
		    }
		}

}
 800137a:	bf00      	nop
 800137c:	bf00      	nop
 800137e:	3724      	adds	r7, #36	@ 0x24
 8001380:	46bd      	mov	sp, r7
 8001382:	bd90      	pop	{r4, r7, pc}

08001384 <HD44780_init_brightness>:

void HD44780_init_brightness(HD44780* hd44780, TIM_HandleTypeDef* timer,
		volatile uint32_t *pwm_reg_ccr, volatile uint32_t *pwm_reg_arr, uint32_t chan)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af00      	add	r7, sp, #0
 800138a:	60f8      	str	r0, [r7, #12]
 800138c:	60b9      	str	r1, [r7, #8]
 800138e:	607a      	str	r2, [r7, #4]
 8001390:	603b      	str	r3, [r7, #0]
	hd44780->control.brightness.htim = timer;
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	68ba      	ldr	r2, [r7, #8]
 8001396:	66da      	str	r2, [r3, #108]	@ 0x6c
	hd44780->control.brightness.pwm_ccr = pwm_reg_ccr;
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	687a      	ldr	r2, [r7, #4]
 800139c:	665a      	str	r2, [r3, #100]	@ 0x64
	hd44780->control.brightness.pwm_arr = pwm_reg_arr;
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	683a      	ldr	r2, [r7, #0]
 80013a2:	669a      	str	r2, [r3, #104]	@ 0x68
	hd44780->control.brightness.channel = chan;
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	69ba      	ldr	r2, [r7, #24]
 80013a8:	671a      	str	r2, [r3, #112]	@ 0x70
	HAL_TIM_PWM_Start(timer, chan);
 80013aa:	69b9      	ldr	r1, [r7, #24]
 80013ac:	68b8      	ldr	r0, [r7, #8]
 80013ae:	f003 fcf9 	bl	8004da4 <HAL_TIM_PWM_Start>
}
 80013b2:	bf00      	nop
 80013b4:	3710      	adds	r7, #16
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}

080013ba <HD44780_init_weight>:

void HD44780_init_weight(HD44780* hd44780, HX711* hx711)
{
 80013ba:	b480      	push	{r7}
 80013bc:	b083      	sub	sp, #12
 80013be:	af00      	add	r7, sp, #0
 80013c0:	6078      	str	r0, [r7, #4]
 80013c2:	6039      	str	r1, [r7, #0]
	hd44780->control.weight = hx711;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	683a      	ldr	r2, [r7, #0]
 80013c8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80013ca:	bf00      	nop
 80013cc:	370c      	adds	r7, #12
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bc80      	pop	{r7}
 80013d2:	4770      	bx	lr

080013d4 <HD44780_init_keypad>:
void HD44780_init_keypad(HD44780* hd44780, Keypad* K){
 80013d4:	b590      	push	{r4, r7, lr}
 80013d6:	b083      	sub	sp, #12
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
 80013dc:	6039      	str	r1, [r7, #0]
	hd44780->control.Keypad = malloc(sizeof(Keypad_control));
 80013de:	200c      	movs	r0, #12
 80013e0:	f004 fc42 	bl	8005c68 <malloc>
 80013e4:	4603      	mov	r3, r0
 80013e6:	461a      	mov	r2, r3
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	67da      	str	r2, [r3, #124]	@ 0x7c
	hd44780->control.Keypad->K = K;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80013f0:	683a      	ldr	r2, [r7, #0]
 80013f2:	601a      	str	r2, [r3, #0]
	hd44780->control.Keypad->K_offset = 0;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80013f8:	2200      	movs	r2, #0
 80013fa:	711a      	strb	r2, [r3, #4]

	hd44780->control.Keypad->K_str = malloc(5*sizeof(char));
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	6fdc      	ldr	r4, [r3, #124]	@ 0x7c
 8001400:	2005      	movs	r0, #5
 8001402:	f004 fc31 	bl	8005c68 <malloc>
 8001406:	4603      	mov	r3, r0
 8001408:	60a3      	str	r3, [r4, #8]
	hd44780->control.Keypad->K_str[0] = '\0';
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800140e:	689b      	ldr	r3, [r3, #8]
 8001410:	2200      	movs	r2, #0
 8001412:	701a      	strb	r2, [r3, #0]
	hd44780->control.last_debounce = 0;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2200      	movs	r2, #0
 8001418:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
}
 800141c:	bf00      	nop
 800141e:	370c      	adds	r7, #12
 8001420:	46bd      	mov	sp, r7
 8001422:	bd90      	pop	{r4, r7, pc}

08001424 <HD44780_set_IR>:

void HD44780_set_IR(HD44780* hd44780)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(hd44780->RS.GPIO_PORT, hd44780->RS.GPIO_PIN, GPIO_PIN_RESET);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	6818      	ldr	r0, [r3, #0]
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	889b      	ldrh	r3, [r3, #4]
 8001434:	2200      	movs	r2, #0
 8001436:	4619      	mov	r1, r3
 8001438:	f002 ff81 	bl	800433e <HAL_GPIO_WritePin>
}
 800143c:	bf00      	nop
 800143e:	3708      	adds	r7, #8
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}

08001444 <HD44780_set_DR>:

void HD44780_set_DR(HD44780* hd44780)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b082      	sub	sp, #8
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(hd44780->RS.GPIO_PORT, hd44780->RS.GPIO_PIN, GPIO_PIN_SET);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6818      	ldr	r0, [r3, #0]
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	889b      	ldrh	r3, [r3, #4]
 8001454:	2201      	movs	r2, #1
 8001456:	4619      	mov	r1, r3
 8001458:	f002 ff71 	bl	800433e <HAL_GPIO_WritePin>
}
 800145c:	bf00      	nop
 800145e:	3708      	adds	r7, #8
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}

08001464 <HD44780_set_write>:

void HD44780_set_write(HD44780* hd44780)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(hd44780->RW.GPIO_PORT, hd44780->RW.GPIO_PIN, GPIO_PIN_RESET);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6898      	ldr	r0, [r3, #8]
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	899b      	ldrh	r3, [r3, #12]
 8001474:	2200      	movs	r2, #0
 8001476:	4619      	mov	r1, r3
 8001478:	f002 ff61 	bl	800433e <HAL_GPIO_WritePin>
}
 800147c:	bf00      	nop
 800147e:	3708      	adds	r7, #8
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}

08001484 <HD44780_set_read>:

void HD44780_set_read(HD44780* hd44780)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(hd44780->RW.GPIO_PORT, hd44780->RW.GPIO_PIN, GPIO_PIN_SET);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6898      	ldr	r0, [r3, #8]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	899b      	ldrh	r3, [r3, #12]
 8001494:	2201      	movs	r2, #1
 8001496:	4619      	mov	r1, r3
 8001498:	f002 ff51 	bl	800433e <HAL_GPIO_WritePin>
}
 800149c:	bf00      	nop
 800149e:	3708      	adds	r7, #8
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}

080014a4 <HD44780_write_cmd>:
	HAL_GPIO_WritePin(hd44780->E.GPIO_PORT, hd44780->E.GPIO_PIN, GPIO_PIN_RESET);
}


void HD44780_write_cmd(HD44780* hd44780, uint8_t data)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b084      	sub	sp, #16
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
 80014ac:	460b      	mov	r3, r1
 80014ae:	70fb      	strb	r3, [r7, #3]
	HD44780_while_busy(hd44780);
 80014b0:	6878      	ldr	r0, [r7, #4]
 80014b2:	f000 f8cb 	bl	800164c <HD44780_while_busy>
	int i;
	HD44780_set_IR(hd44780);
 80014b6:	6878      	ldr	r0, [r7, #4]
 80014b8:	f7ff ffb4 	bl	8001424 <HD44780_set_IR>
	HD44780_set_write(hd44780);
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	f7ff ffd1 	bl	8001464 <HD44780_set_write>
	if(hd44780->io!=1)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80014c8:	f083 0301 	eor.w	r3, r3, #1
 80014cc:	b2db      	uxtb	r3, r3
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d016      	beq.n	8001500 <HD44780_write_cmd+0x5c>
	{
		for(i=0;i<4;i++)
 80014d2:	2300      	movs	r3, #0
 80014d4:	60fb      	str	r3, [r7, #12]
 80014d6:	e00c      	b.n	80014f2 <HD44780_write_cmd+0x4e>
			CHANGE_IO_GPIO_PUSH_PULL(hd44780->data_pins[i], GPIO_MODE_OUTPUT_PP);
 80014d8:	6879      	ldr	r1, [r7, #4]
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	3303      	adds	r3, #3
 80014de:	2201      	movs	r2, #1
 80014e0:	00db      	lsls	r3, r3, #3
 80014e2:	440b      	add	r3, r1
 80014e4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80014e8:	f7ff fd82 	bl	8000ff0 <CHANGE_IO_GPIO_PUSH_PULL>
		for(i=0;i<4;i++)
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	3301      	adds	r3, #1
 80014f0:	60fb      	str	r3, [r7, #12]
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	2b03      	cmp	r3, #3
 80014f6:	ddef      	ble.n	80014d8 <HD44780_write_cmd+0x34>
		hd44780->io = 1;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2201      	movs	r2, #1
 80014fc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
	}
	HD44780_send_cmd8(hd44780, data);
 8001500:	78fb      	ldrb	r3, [r7, #3]
 8001502:	4619      	mov	r1, r3
 8001504:	6878      	ldr	r0, [r7, #4]
 8001506:	f7ff fe11 	bl	800112c <HD44780_send_cmd8>
}
 800150a:	bf00      	nop
 800150c:	3710      	adds	r7, #16
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}

08001512 <HD44780_write_char>:


void HD44780_write_char(HD44780* hd44780, uint8_t data)
{
 8001512:	b580      	push	{r7, lr}
 8001514:	b084      	sub	sp, #16
 8001516:	af00      	add	r7, sp, #0
 8001518:	6078      	str	r0, [r7, #4]
 800151a:	460b      	mov	r3, r1
 800151c:	70fb      	strb	r3, [r7, #3]
	HD44780_while_busy(hd44780);
 800151e:	6878      	ldr	r0, [r7, #4]
 8001520:	f000 f894 	bl	800164c <HD44780_while_busy>
	int i;
	HD44780_set_DR(hd44780);
 8001524:	6878      	ldr	r0, [r7, #4]
 8001526:	f7ff ff8d 	bl	8001444 <HD44780_set_DR>
	HD44780_set_write(hd44780);
 800152a:	6878      	ldr	r0, [r7, #4]
 800152c:	f7ff ff9a 	bl	8001464 <HD44780_set_write>
	if(hd44780->io!=1)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001536:	f083 0301 	eor.w	r3, r3, #1
 800153a:	b2db      	uxtb	r3, r3
 800153c:	2b00      	cmp	r3, #0
 800153e:	d016      	beq.n	800156e <HD44780_write_char+0x5c>
	{
		for(i=0;i<4;i++)
 8001540:	2300      	movs	r3, #0
 8001542:	60fb      	str	r3, [r7, #12]
 8001544:	e00c      	b.n	8001560 <HD44780_write_char+0x4e>
			CHANGE_IO_GPIO_PUSH_PULL(hd44780->data_pins[i], GPIO_MODE_OUTPUT_PP);
 8001546:	6879      	ldr	r1, [r7, #4]
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	3303      	adds	r3, #3
 800154c:	2201      	movs	r2, #1
 800154e:	00db      	lsls	r3, r3, #3
 8001550:	440b      	add	r3, r1
 8001552:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001556:	f7ff fd4b 	bl	8000ff0 <CHANGE_IO_GPIO_PUSH_PULL>
		for(i=0;i<4;i++)
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	3301      	adds	r3, #1
 800155e:	60fb      	str	r3, [r7, #12]
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	2b03      	cmp	r3, #3
 8001564:	ddef      	ble.n	8001546 <HD44780_write_char+0x34>
		hd44780->io = 1;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2201      	movs	r2, #1
 800156a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
	}
	HD44780_send_cmd8(hd44780, data);
 800156e:	78fb      	ldrb	r3, [r7, #3]
 8001570:	4619      	mov	r1, r3
 8001572:	6878      	ldr	r0, [r7, #4]
 8001574:	f7ff fdda 	bl	800112c <HD44780_send_cmd8>
}
 8001578:	bf00      	nop
 800157a:	3710      	adds	r7, #16
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}

08001580 <HD44780_set_location>:

void HD44780_set_location(HD44780* hd44780, uint8_t x, uint8_t y)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
 8001588:	460b      	mov	r3, r1
 800158a:	70fb      	strb	r3, [r7, #3]
 800158c:	4613      	mov	r3, r2
 800158e:	70bb      	strb	r3, [r7, #2]

	switch(y)
 8001590:	78bb      	ldrb	r3, [r7, #2]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d002      	beq.n	800159c <HD44780_set_location+0x1c>
 8001596:	2b01      	cmp	r3, #1
 8001598:	d009      	beq.n	80015ae <HD44780_set_location+0x2e>
		break;
	case 1:
		HD44780_write_cmd(hd44780, HD44780_SET_DDRAM | (HD44780_LINE2 + x) );
		break;
	}
}
 800159a:	e015      	b.n	80015c8 <HD44780_set_location+0x48>
		HD44780_write_cmd(hd44780, HD44780_SET_DDRAM | (HD44780_LINE1 + x) );
 800159c:	78fb      	ldrb	r3, [r7, #3]
 800159e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80015a2:	b2db      	uxtb	r3, r3
 80015a4:	4619      	mov	r1, r3
 80015a6:	6878      	ldr	r0, [r7, #4]
 80015a8:	f7ff ff7c 	bl	80014a4 <HD44780_write_cmd>
		break;
 80015ac:	e00c      	b.n	80015c8 <HD44780_set_location+0x48>
		HD44780_write_cmd(hd44780, HD44780_SET_DDRAM | (HD44780_LINE2 + x) );
 80015ae:	78fb      	ldrb	r3, [r7, #3]
 80015b0:	3340      	adds	r3, #64	@ 0x40
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	b25b      	sxtb	r3, r3
 80015b6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80015ba:	b25b      	sxtb	r3, r3
 80015bc:	b2db      	uxtb	r3, r3
 80015be:	4619      	mov	r1, r3
 80015c0:	6878      	ldr	r0, [r7, #4]
 80015c2:	f7ff ff6f 	bl	80014a4 <HD44780_write_cmd>
		break;
 80015c6:	bf00      	nop
}
 80015c8:	bf00      	nop
 80015ca:	3708      	adds	r7, #8
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}

080015d0 <HD44780_read_BF_ADD>:
	while(*txt)
		HD44780_write_char(hd44780, *txt++);
}

uint8_t HD44780_read_BF_ADD(HD44780* hd44780)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b084      	sub	sp, #16
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
	int i;
	HD44780_set_IR(hd44780);
 80015d8:	6878      	ldr	r0, [r7, #4]
 80015da:	f7ff ff23 	bl	8001424 <HD44780_set_IR>
	HD44780_set_read(hd44780);
 80015de:	6878      	ldr	r0, [r7, #4]
 80015e0:	f7ff ff50 	bl	8001484 <HD44780_set_read>
	if(hd44780->io!=0)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d016      	beq.n	800161c <HD44780_read_BF_ADD+0x4c>
	{
		for(i = 0; i < 4; i++)
 80015ee:	2300      	movs	r3, #0
 80015f0:	60fb      	str	r3, [r7, #12]
 80015f2:	e00c      	b.n	800160e <HD44780_read_BF_ADD+0x3e>
			CHANGE_IO_GPIO_PUSH_PULL(hd44780->data_pins[i], GPIO_MODE_INPUT);
 80015f4:	6879      	ldr	r1, [r7, #4]
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	3303      	adds	r3, #3
 80015fa:	2200      	movs	r2, #0
 80015fc:	00db      	lsls	r3, r3, #3
 80015fe:	440b      	add	r3, r1
 8001600:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001604:	f7ff fcf4 	bl	8000ff0 <CHANGE_IO_GPIO_PUSH_PULL>
		for(i = 0; i < 4; i++)
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	3301      	adds	r3, #1
 800160c:	60fb      	str	r3, [r7, #12]
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	2b03      	cmp	r3, #3
 8001612:	ddef      	ble.n	80015f4 <HD44780_read_BF_ADD+0x24>
		hd44780->io = 0;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	2200      	movs	r2, #0
 8001618:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
	}
	return HD44780_read_cmd8(hd44780);
 800161c:	6878      	ldr	r0, [r7, #4]
 800161e:	f7ff fd9e 	bl	800115e <HD44780_read_cmd8>
 8001622:	4603      	mov	r3, r0
}
 8001624:	4618      	mov	r0, r3
 8001626:	3710      	adds	r7, #16
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}

0800162c <HD44780_is_busy>:

bool HD44780_is_busy(HD44780* hd44780)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
	return (HD44780_read_BF_ADD(hd44780) & 0x80) != 0;
 8001634:	6878      	ldr	r0, [r7, #4]
 8001636:	f7ff ffcb 	bl	80015d0 <HD44780_read_BF_ADD>
 800163a:	4603      	mov	r3, r0
 800163c:	b25b      	sxtb	r3, r3
 800163e:	b2db      	uxtb	r3, r3
 8001640:	09db      	lsrs	r3, r3, #7
 8001642:	b2db      	uxtb	r3, r3
}
 8001644:	4618      	mov	r0, r3
 8001646:	3708      	adds	r7, #8
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}

0800164c <HD44780_while_busy>:


void HD44780_while_busy(HD44780* hd44780)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
	while(HD44780_is_busy(hd44780)) {}
 8001654:	bf00      	nop
 8001656:	6878      	ldr	r0, [r7, #4]
 8001658:	f7ff ffe8 	bl	800162c <HD44780_is_busy>
 800165c:	4603      	mov	r3, r0
 800165e:	2b00      	cmp	r3, #0
 8001660:	d1f9      	bne.n	8001656 <HD44780_while_busy+0xa>
}
 8001662:	bf00      	nop
 8001664:	bf00      	nop
 8001666:	3708      	adds	r7, #8
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}

0800166c <HD44780_buf_set_location>:

#include "HD44780_buf.h"
#include <stddef.h>

void HD44780_buf_set_location(HD44780* hd44780, uint8_t x, uint8_t y)
{
 800166c:	b480      	push	{r7}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
 8001674:	460b      	mov	r3, r1
 8001676:	70fb      	strb	r3, [r7, #3]
 8001678:	4613      	mov	r3, r2
 800167a:	70bb      	strb	r3, [r7, #2]
	hd44780->buf.x = x;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	78fa      	ldrb	r2, [r7, #3]
 8001680:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
	hd44780->buf.y = y;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	78ba      	ldrb	r2, [r7, #2]
 8001688:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
}
 800168c:	bf00      	nop
 800168e:	370c      	adds	r7, #12
 8001690:	46bd      	mov	sp, r7
 8001692:	bc80      	pop	{r7}
 8001694:	4770      	bx	lr

08001696 <HD44780_buf_char>:

void HD44780_buf_char(HD44780* hd44780, char c)
{
 8001696:	b480      	push	{r7}
 8001698:	b083      	sub	sp, #12
 800169a:	af00      	add	r7, sp, #0
 800169c:	6078      	str	r0, [r7, #4]
 800169e:	460b      	mov	r3, r1
 80016a0:	70fb      	strb	r3, [r7, #3]
	if(hd44780->buf.x < HD44780_COLS && hd44780->buf.y < HD44780_ROWS)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80016a8:	2b0f      	cmp	r3, #15
 80016aa:	d834      	bhi.n	8001716 <HD44780_buf_char+0x80>
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80016b2:	2b01      	cmp	r3, #1
 80016b4:	d82f      	bhi.n	8001716 <HD44780_buf_char+0x80>
	{
	    hd44780->buf.frame[hd44780->buf.y][hd44780->buf.x] = c;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80016c0:	009b      	lsls	r3, r3, #2
 80016c2:	4413      	add	r3, r2
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	687a      	ldr	r2, [r7, #4]
 80016c8:	f892 203c 	ldrb.w	r2, [r2, #60]	@ 0x3c
 80016cc:	4413      	add	r3, r2
 80016ce:	78fa      	ldrb	r2, [r7, #3]
 80016d0:	701a      	strb	r2, [r3, #0]
	    hd44780->buf.x++;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80016d8:	3301      	adds	r3, #1
 80016da:	b2da      	uxtb	r2, r3
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
	    if(hd44780->buf.x == HD44780_COLS){
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80016e8:	2b10      	cmp	r3, #16
 80016ea:	d114      	bne.n	8001716 <HD44780_buf_char+0x80>
	        hd44780->buf.x = 0;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2200      	movs	r2, #0
 80016f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
	        hd44780->buf.y++;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80016fa:	3301      	adds	r3, #1
 80016fc:	b2da      	uxtb	r2, r3
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
	        if(hd44780->buf.y == HD44780_ROWS)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800170a:	2b02      	cmp	r3, #2
 800170c:	d103      	bne.n	8001716 <HD44780_buf_char+0x80>
	            hd44780->buf.y = 0;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2200      	movs	r2, #0
 8001712:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
	    }
	}
}
 8001716:	bf00      	nop
 8001718:	370c      	adds	r7, #12
 800171a:	46bd      	mov	sp, r7
 800171c:	bc80      	pop	{r7}
 800171e:	4770      	bx	lr

08001720 <HD44780_buf_clear>:

void HD44780_buf_clear(HD44780* hd44780)
{
 8001720:	b480      	push	{r7}
 8001722:	b085      	sub	sp, #20
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
	int x,y;
	for(y = 0; y < HD44780_ROWS; y++)
 8001728:	2300      	movs	r3, #0
 800172a:	60bb      	str	r3, [r7, #8]
 800172c:	e015      	b.n	800175a <HD44780_buf_clear+0x3a>
	{
	    for(x = 0; x < HD44780_COLS; x++)
 800172e:	2300      	movs	r3, #0
 8001730:	60fb      	str	r3, [r7, #12]
 8001732:	e00c      	b.n	800174e <HD44780_buf_clear+0x2e>
	        hd44780->buf.frame[y][x] = ' ';
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001738:	68bb      	ldr	r3, [r7, #8]
 800173a:	009b      	lsls	r3, r3, #2
 800173c:	4413      	add	r3, r2
 800173e:	681a      	ldr	r2, [r3, #0]
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	4413      	add	r3, r2
 8001744:	2220      	movs	r2, #32
 8001746:	701a      	strb	r2, [r3, #0]
	    for(x = 0; x < HD44780_COLS; x++)
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	3301      	adds	r3, #1
 800174c:	60fb      	str	r3, [r7, #12]
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	2b0f      	cmp	r3, #15
 8001752:	ddef      	ble.n	8001734 <HD44780_buf_clear+0x14>
	for(y = 0; y < HD44780_ROWS; y++)
 8001754:	68bb      	ldr	r3, [r7, #8]
 8001756:	3301      	adds	r3, #1
 8001758:	60bb      	str	r3, [r7, #8]
 800175a:	68bb      	ldr	r3, [r7, #8]
 800175c:	2b01      	cmp	r3, #1
 800175e:	dde6      	ble.n	800172e <HD44780_buf_clear+0xe>
	}

	hd44780->buf.x = 0;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	2200      	movs	r2, #0
 8001764:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
	hd44780->buf.y = 0;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2200      	movs	r2, #0
 800176c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
}
 8001770:	bf00      	nop
 8001772:	3714      	adds	r7, #20
 8001774:	46bd      	mov	sp, r7
 8001776:	bc80      	pop	{r7}
 8001778:	4770      	bx	lr

0800177a <HD44780_buf_clear_m>:
void HD44780_buf_clear_m(HD44780* hd44780)
{
 800177a:	b480      	push	{r7}
 800177c:	b085      	sub	sp, #20
 800177e:	af00      	add	r7, sp, #0
 8001780:	6078      	str	r0, [r7, #4]
	int x,y;
	for(y = 1; y < HD44780_ROWS; y++)
 8001782:	2301      	movs	r3, #1
 8001784:	60bb      	str	r3, [r7, #8]
 8001786:	e015      	b.n	80017b4 <HD44780_buf_clear_m+0x3a>
	{
	    for(x = 0; x < HD44780_COLS; x++)
 8001788:	2300      	movs	r3, #0
 800178a:	60fb      	str	r3, [r7, #12]
 800178c:	e00c      	b.n	80017a8 <HD44780_buf_clear_m+0x2e>
	        hd44780->buf.frame[y][x] = ' ';
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001792:	68bb      	ldr	r3, [r7, #8]
 8001794:	009b      	lsls	r3, r3, #2
 8001796:	4413      	add	r3, r2
 8001798:	681a      	ldr	r2, [r3, #0]
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	4413      	add	r3, r2
 800179e:	2220      	movs	r2, #32
 80017a0:	701a      	strb	r2, [r3, #0]
	    for(x = 0; x < HD44780_COLS; x++)
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	3301      	adds	r3, #1
 80017a6:	60fb      	str	r3, [r7, #12]
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	2b0f      	cmp	r3, #15
 80017ac:	ddef      	ble.n	800178e <HD44780_buf_clear_m+0x14>
	for(y = 1; y < HD44780_ROWS; y++)
 80017ae:	68bb      	ldr	r3, [r7, #8]
 80017b0:	3301      	adds	r3, #1
 80017b2:	60bb      	str	r3, [r7, #8]
 80017b4:	68bb      	ldr	r3, [r7, #8]
 80017b6:	2b01      	cmp	r3, #1
 80017b8:	dde6      	ble.n	8001788 <HD44780_buf_clear_m+0xe>
	}

	hd44780->buf.x = 0;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	2200      	movs	r2, #0
 80017be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
	hd44780->buf.y = 0;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	2200      	movs	r2, #0
 80017c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
}
 80017ca:	bf00      	nop
 80017cc:	3714      	adds	r7, #20
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bc80      	pop	{r7}
 80017d2:	4770      	bx	lr

080017d4 <HD44780_buf_str>:
		hd44780->buf.x = 0;
		hd44780->buf.y = 0;
}

void HD44780_buf_str(HD44780* hd44780, const char *txt)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b082      	sub	sp, #8
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
 80017dc:	6039      	str	r1, [r7, #0]
	if (txt == 0) return;
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d00d      	beq.n	8001800 <HD44780_buf_str+0x2c>
	while(*txt)
 80017e4:	e007      	b.n	80017f6 <HD44780_buf_str+0x22>
		HD44780_buf_char(hd44780, *txt++);
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	1c5a      	adds	r2, r3, #1
 80017ea:	603a      	str	r2, [r7, #0]
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	4619      	mov	r1, r3
 80017f0:	6878      	ldr	r0, [r7, #4]
 80017f2:	f7ff ff50 	bl	8001696 <HD44780_buf_char>
	while(*txt)
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d1f3      	bne.n	80017e6 <HD44780_buf_str+0x12>
 80017fe:	e000      	b.n	8001802 <HD44780_buf_str+0x2e>
	if (txt == 0) return;
 8001800:	bf00      	nop
}
 8001802:	3708      	adds	r7, #8
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}

08001808 <HD44780_refresh_sync>:
	}

}

void HD44780_refresh_sync(HD44780* hd44780)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b084      	sub	sp, #16
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]

	for(uint8_t y=0; y<HD44780_ROWS; y++)
 8001810:	2300      	movs	r3, #0
 8001812:	73fb      	strb	r3, [r7, #15]
 8001814:	e05b      	b.n	80018ce <HD44780_refresh_sync+0xc6>
	{
		HD44780_set_location(hd44780, 0, y);
 8001816:	7bfb      	ldrb	r3, [r7, #15]
 8001818:	461a      	mov	r2, r3
 800181a:	2100      	movs	r1, #0
 800181c:	6878      	ldr	r0, [r7, #4]
 800181e:	f7ff feaf 	bl	8001580 <HD44780_set_location>

		for(uint8_t x=0; x<HD44780_COLS; x++)
 8001822:	2300      	movs	r3, #0
 8001824:	73bb      	strb	r3, [r7, #14]
 8001826:	e04c      	b.n	80018c2 <HD44780_refresh_sync+0xba>
		{

			if( hd44780->buf.frame[y][x] != hd44780->buf.frame_old[y][x] )
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800182c:	7bfb      	ldrb	r3, [r7, #15]
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	4413      	add	r3, r2
 8001832:	681a      	ldr	r2, [r3, #0]
 8001834:	7bbb      	ldrb	r3, [r7, #14]
 8001836:	4413      	add	r3, r2
 8001838:	781a      	ldrb	r2, [r3, #0]
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 800183e:	7bfb      	ldrb	r3, [r7, #15]
 8001840:	009b      	lsls	r3, r3, #2
 8001842:	440b      	add	r3, r1
 8001844:	6819      	ldr	r1, [r3, #0]
 8001846:	7bbb      	ldrb	r3, [r7, #14]
 8001848:	440b      	add	r3, r1
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	429a      	cmp	r2, r3
 800184e:	d031      	beq.n	80018b4 <HD44780_refresh_sync+0xac>
			{
				if( !hd44780->buf.flag )
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001856:	f083 0301 	eor.w	r3, r3, #1
 800185a:	b2db      	uxtb	r3, r3
 800185c:	2b00      	cmp	r3, #0
 800185e:	d005      	beq.n	800186c <HD44780_refresh_sync+0x64>
					HD44780_set_location(hd44780, x, y);
 8001860:	7bfa      	ldrb	r2, [r7, #15]
 8001862:	7bbb      	ldrb	r3, [r7, #14]
 8001864:	4619      	mov	r1, r3
 8001866:	6878      	ldr	r0, [r7, #4]
 8001868:	f7ff fe8a 	bl	8001580 <HD44780_set_location>
				HD44780_write_char(hd44780, hd44780->buf.frame[y][x]);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001870:	7bfb      	ldrb	r3, [r7, #15]
 8001872:	009b      	lsls	r3, r3, #2
 8001874:	4413      	add	r3, r2
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	7bbb      	ldrb	r3, [r7, #14]
 800187a:	4413      	add	r3, r2
 800187c:	781b      	ldrb	r3, [r3, #0]
 800187e:	4619      	mov	r1, r3
 8001880:	6878      	ldr	r0, [r7, #4]
 8001882:	f7ff fe46 	bl	8001512 <HD44780_write_char>
				hd44780->buf.frame_old[y][x] = hd44780->buf.frame[y][x];
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800188a:	7bfb      	ldrb	r3, [r7, #15]
 800188c:	009b      	lsls	r3, r3, #2
 800188e:	4413      	add	r3, r2
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	7bbb      	ldrb	r3, [r7, #14]
 8001894:	441a      	add	r2, r3
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 800189a:	7bfb      	ldrb	r3, [r7, #15]
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	440b      	add	r3, r1
 80018a0:	6819      	ldr	r1, [r3, #0]
 80018a2:	7bbb      	ldrb	r3, [r7, #14]
 80018a4:	440b      	add	r3, r1
 80018a6:	7812      	ldrb	r2, [r2, #0]
 80018a8:	701a      	strb	r2, [r3, #0]
				hd44780->buf.flag = 1;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	2201      	movs	r2, #1
 80018ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80018b2:	e003      	b.n	80018bc <HD44780_refresh_sync+0xb4>
			}
			else
				hd44780->buf.flag = 0;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2200      	movs	r2, #0
 80018b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		for(uint8_t x=0; x<HD44780_COLS; x++)
 80018bc:	7bbb      	ldrb	r3, [r7, #14]
 80018be:	3301      	adds	r3, #1
 80018c0:	73bb      	strb	r3, [r7, #14]
 80018c2:	7bbb      	ldrb	r3, [r7, #14]
 80018c4:	2b0f      	cmp	r3, #15
 80018c6:	d9af      	bls.n	8001828 <HD44780_refresh_sync+0x20>
	for(uint8_t y=0; y<HD44780_ROWS; y++)
 80018c8:	7bfb      	ldrb	r3, [r7, #15]
 80018ca:	3301      	adds	r3, #1
 80018cc:	73fb      	strb	r3, [r7, #15]
 80018ce:	7bfb      	ldrb	r3, [r7, #15]
 80018d0:	2b01      	cmp	r3, #1
 80018d2:	d9a0      	bls.n	8001816 <HD44780_refresh_sync+0xe>

		}

	}
}
 80018d4:	bf00      	nop
 80018d6:	bf00      	nop
 80018d8:	3710      	adds	r7, #16
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}

080018de <disp_weight_callback>:
#define HD44780_COLS  16


static uint32_t last_debounce = 0;

void disp_weight_callback(uint8_t* state){
 80018de:	b480      	push	{r7}
 80018e0:	b083      	sub	sp, #12
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	6078      	str	r0, [r7, #4]
	*state = DISP_WEIGHT_CALLBACK;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	2202      	movs	r2, #2
 80018ea:	701a      	strb	r2, [r3, #0]
}
 80018ec:	bf00      	nop
 80018ee:	370c      	adds	r7, #12
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bc80      	pop	{r7}
 80018f4:	4770      	bx	lr

080018f6 <disp_weight_p_callback>:

void disp_weight_p_callback(uint8_t* state){
 80018f6:	b480      	push	{r7}
 80018f8:	b083      	sub	sp, #12
 80018fa:	af00      	add	r7, sp, #0
 80018fc:	6078      	str	r0, [r7, #4]
	*state = DISP_WEIGHT_P_CALLBACK;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2203      	movs	r2, #3
 8001902:	701a      	strb	r2, [r3, #0]
}
 8001904:	bf00      	nop
 8001906:	370c      	adds	r7, #12
 8001908:	46bd      	mov	sp, r7
 800190a:	bc80      	pop	{r7}
 800190c:	4770      	bx	lr

0800190e <disp_set_custom_callback>:
void disp_set_custom_callback(uint8_t* state)
{
 800190e:	b480      	push	{r7}
 8001910:	b083      	sub	sp, #12
 8001912:	af00      	add	r7, sp, #0
 8001914:	6078      	str	r0, [r7, #4]
	*state = CUSTOM_OFFSET_CALLBACK;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2205      	movs	r2, #5
 800191a:	701a      	strb	r2, [r3, #0]
}
 800191c:	bf00      	nop
 800191e:	370c      	adds	r7, #12
 8001920:	46bd      	mov	sp, r7
 8001922:	bc80      	pop	{r7}
 8001924:	4770      	bx	lr

08001926 <disp_brightness_callback>:

void disp_brightness_callback(uint8_t* state){
 8001926:	b480      	push	{r7}
 8001928:	b083      	sub	sp, #12
 800192a:	af00      	add	r7, sp, #0
 800192c:	6078      	str	r0, [r7, #4]
	*state = DISP_BRIGHTNESS_CALLBACK;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2204      	movs	r2, #4
 8001932:	701a      	strb	r2, [r3, #0]
}
 8001934:	bf00      	nop
 8001936:	370c      	adds	r7, #12
 8001938:	46bd      	mov	sp, r7
 800193a:	bc80      	pop	{r7}
 800193c:	4770      	bx	lr

0800193e <clear_buffer>:


static void clear_buffer(HD44780* HD)
{
 800193e:	b480      	push	{r7}
 8001940:	b083      	sub	sp, #12
 8001942:	af00      	add	r7, sp, #0
 8001944:	6078      	str	r0, [r7, #4]
	HD->control.Keypad->K_str[0] = '\0';
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800194a:	689b      	ldr	r3, [r3, #8]
 800194c:	2200      	movs	r2, #0
 800194e:	701a      	strb	r2, [r3, #0]
	HD->control.Keypad->K_offset = 0;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001954:	2200      	movs	r2, #0
 8001956:	711a      	strb	r2, [r3, #4]
}
 8001958:	bf00      	nop
 800195a:	370c      	adds	r7, #12
 800195c:	46bd      	mov	sp, r7
 800195e:	bc80      	pop	{r7}
 8001960:	4770      	bx	lr

08001962 <set_offset_by_keypad>:

static void set_offset_by_keypad(HD44780* HD)
{
 8001962:	b5b0      	push	{r4, r5, r7, lr}
 8001964:	b082      	sub	sp, #8
 8001966:	af00      	add	r7, sp, #0
 8001968:	6078      	str	r0, [r7, #4]
	HD->control.weight->offset_val -= strtol(HD->control.Keypad->K_str, NULL, 10);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800196e:	689b      	ldr	r3, [r3, #8]
 8001970:	220a      	movs	r2, #10
 8001972:	2100      	movs	r1, #0
 8001974:	4618      	mov	r0, r3
 8001976:	f004 faa7 	bl	8005ec8 <strtol>
 800197a:	4602      	mov	r2, r0
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001980:	691d      	ldr	r5, [r3, #16]
 8001982:	4610      	mov	r0, r2
 8001984:	f7ff f93a 	bl	8000bfc <__aeabi_i2f>
 8001988:	4602      	mov	r2, r0
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6f5c      	ldr	r4, [r3, #116]	@ 0x74
 800198e:	4611      	mov	r1, r2
 8001990:	4628      	mov	r0, r5
 8001992:	f7ff f87d 	bl	8000a90 <__aeabi_fsub>
 8001996:	4603      	mov	r3, r0
 8001998:	6123      	str	r3, [r4, #16]
	clear_buffer(HD);
 800199a:	6878      	ldr	r0, [r7, #4]
 800199c:	f7ff ffcf 	bl	800193e <clear_buffer>
}
 80019a0:	bf00      	nop
 80019a2:	3708      	adds	r7, #8
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bdb0      	pop	{r4, r5, r7, pc}

080019a8 <set_read_estimation_by_keypad>:

static void set_read_estimation_by_keypad(HD44780* HD)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b082      	sub	sp, #8
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
	HD44780_buf_clear(HD);
 80019b0:	6878      	ldr	r0, [r7, #4]
 80019b2:	f7ff feb5 	bl	8001720 <HD44780_buf_clear>
	HD44780_buf_set_location(HD, 0, 1);
 80019b6:	2201      	movs	r2, #1
 80019b8:	2100      	movs	r1, #0
 80019ba:	6878      	ldr	r0, [r7, #4]
 80019bc:	f7ff fe56 	bl	800166c <HD44780_buf_set_location>
	HD44780_buf_str(HD, "Waiting . . .");
 80019c0:	4913      	ldr	r1, [pc, #76]	@ (8001a10 <set_read_estimation_by_keypad+0x68>)
 80019c2:	6878      	ldr	r0, [r7, #4]
 80019c4:	f7ff ff06 	bl	80017d4 <HD44780_buf_str>
	HD44780_refresh_sync(HD);
 80019c8:	6878      	ldr	r0, [r7, #4]
 80019ca:	f7ff ff1d 	bl	8001808 <HD44780_refresh_sync>
	HD->control.probes = atoi(HD->control.Keypad->K_str);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80019d2:	689b      	ldr	r3, [r3, #8]
 80019d4:	4618      	mov	r0, r3
 80019d6:	f004 f943 	bl	8005c60 <atoi>
 80019da:	4603      	mov	r3, r0
 80019dc:	b2da      	uxtb	r2, r3
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
	HD->control.weight->last_estimation_read = 0;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80019e8:	f04f 0200 	mov.w	r2, #0
 80019ec:	615a      	str	r2, [r3, #20]
	HX711_estimation_weight_read(HD->control.weight, HD->control.probes);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 80019f8:	4619      	mov	r1, r3
 80019fa:	4610      	mov	r0, r2
 80019fc:	f000 ff52 	bl	80028a4 <HX711_estimation_weight_read>
	HD->control.menu_state = DISP_WEIGHT_P;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2206      	movs	r2, #6
 8001a04:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60


}
 8001a08:	bf00      	nop
 8001a0a:	3708      	adds	r7, #8
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	08008a68 	.word	0x08008a68

08001a14 <set_automatic_offset>:

static void set_automatic_offset(HD44780* HD)
{
 8001a14:	b590      	push	{r4, r7, lr}
 8001a16:	b085      	sub	sp, #20
 8001a18:	af02      	add	r7, sp, #8
 8001a1a:	6078      	str	r0, [r7, #4]
	clear_buffer(HD);
 8001a1c:	6878      	ldr	r0, [r7, #4]
 8001a1e:	f7ff ff8e 	bl	800193e <clear_buffer>

	    snprintf(HD->control.Keypad->K_str,
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001a26:	689c      	ldr	r4, [r3, #8]
	             5,
	             "%.0f",
	            -HD->control.weight->last_read);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a2c:	699b      	ldr	r3, [r3, #24]
 8001a2e:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
	    snprintf(HD->control.Keypad->K_str,
 8001a32:	4618      	mov	r0, r3
 8001a34:	f7fe fcf8 	bl	8000428 <__aeabi_f2d>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	460b      	mov	r3, r1
 8001a3c:	e9cd 2300 	strd	r2, r3, [sp]
 8001a40:	4a09      	ldr	r2, [pc, #36]	@ (8001a68 <set_automatic_offset+0x54>)
 8001a42:	2105      	movs	r1, #5
 8001a44:	4620      	mov	r0, r4
 8001a46:	f004 ff65 	bl	8006914 <sniprintf>

	    HD->control.Keypad->K_offset = strlen(HD->control.Keypad->K_str);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001a4e:	689b      	ldr	r3, [r3, #8]
 8001a50:	4618      	mov	r0, r3
 8001a52:	f7fe fb7d 	bl	8000150 <strlen>
 8001a56:	4602      	mov	r2, r0
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001a5c:	b2d2      	uxtb	r2, r2
 8001a5e:	711a      	strb	r2, [r3, #4]
}
 8001a60:	bf00      	nop
 8001a62:	370c      	adds	r7, #12
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd90      	pop	{r4, r7, pc}
 8001a68:	08008a78 	.word	0x08008a78

08001a6c <disp_brightness_back>:


void disp_brightness_back(HD44780* HD){
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b084      	sub	sp, #16
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
	int32_t bright_value = (int32_t)((*HD->control.brightness.pwm_ccr) - (*HD->control.brightness.pwm_arr)*10/100);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001a78:	6819      	ldr	r1, [r3, #0]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	4613      	mov	r3, r2
 8001a82:	009b      	lsls	r3, r3, #2
 8001a84:	4413      	add	r3, r2
 8001a86:	005b      	lsls	r3, r3, #1
 8001a88:	461a      	mov	r2, r3
 8001a8a:	4b0b      	ldr	r3, [pc, #44]	@ (8001ab8 <disp_brightness_back+0x4c>)
 8001a8c:	fba3 2302 	umull	r2, r3, r3, r2
 8001a90:	095b      	lsrs	r3, r3, #5
 8001a92:	1acb      	subs	r3, r1, r3
 8001a94:	60fb      	str	r3, [r7, #12]
	if(PERCENT_MIN > bright_value) bright_value = PERCENT_MIN;
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	dc01      	bgt.n	8001aa0 <disp_brightness_back+0x34>
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	60fb      	str	r3, [r7, #12]
	*HD->control.brightness.pwm_ccr = bright_value;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001aa4:	68fa      	ldr	r2, [r7, #12]
 8001aa6:	601a      	str	r2, [r3, #0]
	disp_brightness_refresh(HD);
 8001aa8:	6878      	ldr	r0, [r7, #4]
 8001aaa:	f000 f83d 	bl	8001b28 <disp_brightness_refresh>
}
 8001aae:	bf00      	nop
 8001ab0:	3710      	adds	r7, #16
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	51eb851f 	.word	0x51eb851f

08001abc <disp_brightness_enter>:

void disp_brightness_enter(HD44780* HD){
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b084      	sub	sp, #16
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
	uint32_t bright_value = (*HD->control.brightness.pwm_ccr) + (*HD->control.brightness.pwm_arr)*10/100;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001ac8:	6819      	ldr	r1, [r3, #0]
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001ace:	681a      	ldr	r2, [r3, #0]
 8001ad0:	4613      	mov	r3, r2
 8001ad2:	009b      	lsls	r3, r3, #2
 8001ad4:	4413      	add	r3, r2
 8001ad6:	005b      	lsls	r3, r3, #1
 8001ad8:	461a      	mov	r2, r3
 8001ada:	4b0b      	ldr	r3, [pc, #44]	@ (8001b08 <disp_brightness_enter+0x4c>)
 8001adc:	fba3 2302 	umull	r2, r3, r3, r2
 8001ae0:	095b      	lsrs	r3, r3, #5
 8001ae2:	440b      	add	r3, r1
 8001ae4:	60fb      	str	r3, [r7, #12]
	if(bright_value > PERCENT_MAX) bright_value = PERCENT_MAX;
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	2b64      	cmp	r3, #100	@ 0x64
 8001aea:	d901      	bls.n	8001af0 <disp_brightness_enter+0x34>
 8001aec:	2364      	movs	r3, #100	@ 0x64
 8001aee:	60fb      	str	r3, [r7, #12]
	*HD->control.brightness.pwm_ccr = bright_value;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001af4:	68fa      	ldr	r2, [r7, #12]
 8001af6:	601a      	str	r2, [r3, #0]

	disp_brightness_refresh(HD);
 8001af8:	6878      	ldr	r0, [r7, #4]
 8001afa:	f000 f815 	bl	8001b28 <disp_brightness_refresh>
}
 8001afe:	bf00      	nop
 8001b00:	3710      	adds	r7, #16
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	51eb851f 	.word	0x51eb851f

08001b0c <disp_brightness_on>:

void disp_brightness_on(HD44780* HD){
 8001b0c:	b480      	push	{r7}
 8001b0e:	b083      	sub	sp, #12
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
	HD->control.menu_state = BACK_TO_MENU;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2201      	movs	r2, #1
 8001b18:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
}
 8001b1c:	bf00      	nop
 8001b1e:	370c      	adds	r7, #12
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bc80      	pop	{r7}
 8001b24:	4770      	bx	lr
	...

08001b28 <disp_brightness_refresh>:


void disp_brightness_refresh(HD44780* HD){
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b084      	sub	sp, #16
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]

	uint32_t percent = ((*HD->control.brightness.pwm_ccr)*100)/ (*HD->control.brightness.pwm_arr);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	2264      	movs	r2, #100	@ 0x64
 8001b38:	fb03 f202 	mul.w	r2, r3, r2
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b46:	60fb      	str	r3, [r7, #12]
	if(percent > PERCENT_MAX) percent = PERCENT_MAX;
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	2b64      	cmp	r3, #100	@ 0x64
 8001b4c:	d901      	bls.n	8001b52 <disp_brightness_refresh+0x2a>
 8001b4e:	2364      	movs	r3, #100	@ 0x64
 8001b50:	60fb      	str	r3, [r7, #12]
	if(percent < PERCENT_MIN) percent = PERCENT_MIN;
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d101      	bne.n	8001b5c <disp_brightness_refresh+0x34>
 8001b58:	2301      	movs	r3, #1
 8001b5a:	60fb      	str	r3, [r7, #12]

	HD44780_buf_clear(HD);
 8001b5c:	6878      	ldr	r0, [r7, #4]
 8001b5e:	f7ff fddf 	bl	8001720 <HD44780_buf_clear>
	HD44780_buf_set_location(HD, 0, 0);
 8001b62:	2200      	movs	r2, #0
 8001b64:	2100      	movs	r1, #0
 8001b66:	6878      	ldr	r0, [r7, #4]
 8001b68:	f7ff fd80 	bl	800166c <HD44780_buf_set_location>
	HD44780_buf_str(HD, "-- BRIGHTNESS --");
 8001b6c:	4911      	ldr	r1, [pc, #68]	@ (8001bb4 <disp_brightness_refresh+0x8c>)
 8001b6e:	6878      	ldr	r0, [r7, #4]
 8001b70:	f7ff fe30 	bl	80017d4 <HD44780_buf_str>



	memset(&HD->buf.frame[1][3], '-', 10);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b78:	3304      	adds	r3, #4
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	3303      	adds	r3, #3
 8001b7e:	220a      	movs	r2, #10
 8001b80:	212d      	movs	r1, #45	@ 0x2d
 8001b82:	4618      	mov	r0, r3
 8001b84:	f004 ff3f 	bl	8006a06 <memset>
	memset(&HD->buf.frame[1][3], 0xff, percent/10);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b8c:	3304      	adds	r3, #4
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	1cd8      	adds	r0, r3, #3
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	4a08      	ldr	r2, [pc, #32]	@ (8001bb8 <disp_brightness_refresh+0x90>)
 8001b96:	fba2 2303 	umull	r2, r3, r2, r3
 8001b9a:	08db      	lsrs	r3, r3, #3
 8001b9c:	461a      	mov	r2, r3
 8001b9e:	21ff      	movs	r1, #255	@ 0xff
 8001ba0:	f004 ff31 	bl	8006a06 <memset>
	HD44780_refresh_sync(HD);
 8001ba4:	6878      	ldr	r0, [r7, #4]
 8001ba6:	f7ff fe2f 	bl	8001808 <HD44780_refresh_sync>
}
 8001baa:	bf00      	nop
 8001bac:	3710      	adds	r7, #16
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	08008a80 	.word	0x08008a80
 8001bb8:	cccccccd 	.word	0xcccccccd

08001bbc <disp_weight_refresh>:




void disp_weight_refresh(HD44780* HD)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b08a      	sub	sp, #40	@ 0x28
 8001bc0:	af02      	add	r7, sp, #8
 8001bc2:	6078      	str	r0, [r7, #4]

	char read_str[16];
	HD44780_buf_clear(HD);
 8001bc4:	6878      	ldr	r0, [r7, #4]
 8001bc6:	f7ff fdab 	bl	8001720 <HD44780_buf_clear>
	HD44780_buf_set_location(HD, 0, 0);
 8001bca:	2200      	movs	r2, #0
 8001bcc:	2100      	movs	r1, #0
 8001bce:	6878      	ldr	r0, [r7, #4]
 8001bd0:	f7ff fd4c 	bl	800166c <HD44780_buf_set_location>
	HD44780_buf_str(HD, "---- WEIGHT ----");
 8001bd4:	4913      	ldr	r1, [pc, #76]	@ (8001c24 <disp_weight_refresh+0x68>)
 8001bd6:	6878      	ldr	r0, [r7, #4]
 8001bd8:	f7ff fdfc 	bl	80017d4 <HD44780_buf_str>

	float read = HD->control.weight->last_read;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001be0:	699b      	ldr	r3, [r3, #24]
 8001be2:	61fb      	str	r3, [r7, #28]
	snprintf(read_str, 16,"%.0f g", read);
 8001be4:	69f8      	ldr	r0, [r7, #28]
 8001be6:	f7fe fc1f 	bl	8000428 <__aeabi_f2d>
 8001bea:	4602      	mov	r2, r0
 8001bec:	460b      	mov	r3, r1
 8001bee:	f107 000c 	add.w	r0, r7, #12
 8001bf2:	e9cd 2300 	strd	r2, r3, [sp]
 8001bf6:	4a0c      	ldr	r2, [pc, #48]	@ (8001c28 <disp_weight_refresh+0x6c>)
 8001bf8:	2110      	movs	r1, #16
 8001bfa:	f004 fe8b 	bl	8006914 <sniprintf>
	HD44780_buf_set_location(HD, 0, 1);
 8001bfe:	2201      	movs	r2, #1
 8001c00:	2100      	movs	r1, #0
 8001c02:	6878      	ldr	r0, [r7, #4]
 8001c04:	f7ff fd32 	bl	800166c <HD44780_buf_set_location>
	HD44780_buf_str(HD,read_str);
 8001c08:	f107 030c 	add.w	r3, r7, #12
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	6878      	ldr	r0, [r7, #4]
 8001c10:	f7ff fde0 	bl	80017d4 <HD44780_buf_str>
	HD44780_refresh_sync(HD);
 8001c14:	6878      	ldr	r0, [r7, #4]
 8001c16:	f7ff fdf7 	bl	8001808 <HD44780_refresh_sync>
}
 8001c1a:	bf00      	nop
 8001c1c:	3720      	adds	r7, #32
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	08008a94 	.word	0x08008a94
 8001c28:	08008aa8 	.word	0x08008aa8

08001c2c <disp_weight_p_refresh>:

void disp_weight_p_refresh(HD44780* HD)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b084      	sub	sp, #16
 8001c30:	af02      	add	r7, sp, #8
 8001c32:	6078      	str	r0, [r7, #4]


	HD44780_buf_clear(HD);
 8001c34:	6878      	ldr	r0, [r7, #4]
 8001c36:	f7ff fd73 	bl	8001720 <HD44780_buf_clear>
	HD44780_buf_set_location(HD, 0, 0);
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	2100      	movs	r1, #0
 8001c3e:	6878      	ldr	r0, [r7, #4]
 8001c40:	f7ff fd14 	bl	800166c <HD44780_buf_set_location>
	HD44780_buf_str(HD, "How many probes?");
 8001c44:	4911      	ldr	r1, [pc, #68]	@ (8001c8c <disp_weight_p_refresh+0x60>)
 8001c46:	6878      	ldr	r0, [r7, #4]
 8001c48:	f7ff fdc4 	bl	80017d4 <HD44780_buf_str>
	HD44780_buf_set_location(HD, 0, 1);
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	2100      	movs	r1, #0
 8001c50:	6878      	ldr	r0, [r7, #4]
 8001c52:	f7ff fd0b 	bl	800166c <HD44780_buf_set_location>
	Keypad_digit_control(HD, HD->control.Keypad, '+', 3, set_read_estimation_by_keypad);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6fd9      	ldr	r1, [r3, #124]	@ 0x7c
 8001c5a:	4b0d      	ldr	r3, [pc, #52]	@ (8001c90 <disp_weight_p_refresh+0x64>)
 8001c5c:	9300      	str	r3, [sp, #0]
 8001c5e:	2303      	movs	r3, #3
 8001c60:	222b      	movs	r2, #43	@ 0x2b
 8001c62:	6878      	ldr	r0, [r7, #4]
 8001c64:	f001 f9e5 	bl	8003032 <Keypad_digit_control>
	HD44780_buf_str(HD, "> ");
 8001c68:	490a      	ldr	r1, [pc, #40]	@ (8001c94 <disp_weight_p_refresh+0x68>)
 8001c6a:	6878      	ldr	r0, [r7, #4]
 8001c6c:	f7ff fdb2 	bl	80017d4 <HD44780_buf_str>
	HD44780_buf_str(HD, HD->control.Keypad->K_str);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001c74:	689b      	ldr	r3, [r3, #8]
 8001c76:	4619      	mov	r1, r3
 8001c78:	6878      	ldr	r0, [r7, #4]
 8001c7a:	f7ff fdab 	bl	80017d4 <HD44780_buf_str>
	HD44780_refresh_sync(HD);
 8001c7e:	6878      	ldr	r0, [r7, #4]
 8001c80:	f7ff fdc2 	bl	8001808 <HD44780_refresh_sync>
}
 8001c84:	bf00      	nop
 8001c86:	3708      	adds	r7, #8
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	08008ab0 	.word	0x08008ab0
 8001c90:	080019a9 	.word	0x080019a9
 8001c94:	08008ac4 	.word	0x08008ac4

08001c98 <disp_weight_p_ok>:

void disp_weight_p_ok(HD44780* HD)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b08a      	sub	sp, #40	@ 0x28
 8001c9c:	af02      	add	r7, sp, #8
 8001c9e:	6078      	str	r0, [r7, #4]
	char read_str[16];
	HD44780_buf_clear(HD);
 8001ca0:	6878      	ldr	r0, [r7, #4]
 8001ca2:	f7ff fd3d 	bl	8001720 <HD44780_buf_clear>
	if(Keypad_return_val(HD->control.Keypad->K) == '#') HD->control.menu_state = DISP_WEIGHT_P_CALLBACK;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4618      	mov	r0, r3
 8001cae:	f001 f98f 	bl	8002fd0 <Keypad_return_val>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2b23      	cmp	r3, #35	@ 0x23
 8001cb6:	d103      	bne.n	8001cc0 <disp_weight_p_ok+0x28>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2203      	movs	r2, #3
 8001cbc:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
	HD44780_buf_set_location(HD, 0, 0);
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	2100      	movs	r1, #0
 8001cc4:	6878      	ldr	r0, [r7, #4]
 8001cc6:	f7ff fcd1 	bl	800166c <HD44780_buf_set_location>
	HD44780_buf_str(HD, "---- WEIGHT ----");
 8001cca:	4913      	ldr	r1, [pc, #76]	@ (8001d18 <disp_weight_p_ok+0x80>)
 8001ccc:	6878      	ldr	r0, [r7, #4]
 8001cce:	f7ff fd81 	bl	80017d4 <HD44780_buf_str>
	float read = HD->control.weight->last_estimation_read;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001cd6:	695b      	ldr	r3, [r3, #20]
 8001cd8:	61fb      	str	r3, [r7, #28]
	snprintf(read_str,16,"%.0f g",read);
 8001cda:	69f8      	ldr	r0, [r7, #28]
 8001cdc:	f7fe fba4 	bl	8000428 <__aeabi_f2d>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	460b      	mov	r3, r1
 8001ce4:	f107 000c 	add.w	r0, r7, #12
 8001ce8:	e9cd 2300 	strd	r2, r3, [sp]
 8001cec:	4a0b      	ldr	r2, [pc, #44]	@ (8001d1c <disp_weight_p_ok+0x84>)
 8001cee:	2110      	movs	r1, #16
 8001cf0:	f004 fe10 	bl	8006914 <sniprintf>
	HD44780_buf_set_location(HD, 0, 1);
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	2100      	movs	r1, #0
 8001cf8:	6878      	ldr	r0, [r7, #4]
 8001cfa:	f7ff fcb7 	bl	800166c <HD44780_buf_set_location>
	HD44780_buf_str(HD, read_str);
 8001cfe:	f107 030c 	add.w	r3, r7, #12
 8001d02:	4619      	mov	r1, r3
 8001d04:	6878      	ldr	r0, [r7, #4]
 8001d06:	f7ff fd65 	bl	80017d4 <HD44780_buf_str>
	HD44780_refresh_sync(HD);
 8001d0a:	6878      	ldr	r0, [r7, #4]
 8001d0c:	f7ff fd7c 	bl	8001808 <HD44780_refresh_sync>
}
 8001d10:	bf00      	nop
 8001d12:	3720      	adds	r7, #32
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	08008a94 	.word	0x08008a94
 8001d1c:	08008aa8 	.word	0x08008aa8

08001d20 <disp_set_custom_refresh>:

void disp_set_custom_refresh(HD44780* HD)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b088      	sub	sp, #32
 8001d24:	af02      	add	r7, sp, #8
 8001d26:	6078      	str	r0, [r7, #4]


	if((SysTicks - last_debounce) > 100){
 8001d28:	4b33      	ldr	r3, [pc, #204]	@ (8001df8 <disp_set_custom_refresh+0xd8>)
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	4b33      	ldr	r3, [pc, #204]	@ (8001dfc <disp_set_custom_refresh+0xdc>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	1ad3      	subs	r3, r2, r3
 8001d32:	2b64      	cmp	r3, #100	@ 0x64
 8001d34:	d925      	bls.n	8001d82 <disp_set_custom_refresh+0x62>
		last_debounce = SysTicks;
 8001d36:	4b30      	ldr	r3, [pc, #192]	@ (8001df8 <disp_set_custom_refresh+0xd8>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a30      	ldr	r2, [pc, #192]	@ (8001dfc <disp_set_custom_refresh+0xdc>)
 8001d3c:	6013      	str	r3, [r2, #0]
	char read_str[16];
	HD44780_buf_clear(HD);
 8001d3e:	6878      	ldr	r0, [r7, #4]
 8001d40:	f7ff fcee 	bl	8001720 <HD44780_buf_clear>
	HD44780_buf_set_location(HD, 0, 0);
 8001d44:	2200      	movs	r2, #0
 8001d46:	2100      	movs	r1, #0
 8001d48:	6878      	ldr	r0, [r7, #4]
 8001d4a:	f7ff fc8f 	bl	800166c <HD44780_buf_set_location>


	HD44780_buf_str(HD, "CUR. W: ");
 8001d4e:	492c      	ldr	r1, [pc, #176]	@ (8001e00 <disp_set_custom_refresh+0xe0>)
 8001d50:	6878      	ldr	r0, [r7, #4]
 8001d52:	f7ff fd3f 	bl	80017d4 <HD44780_buf_str>

	snprintf(read_str,16,"%.0f g", HD->control.weight->last_read);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d5a:	699b      	ldr	r3, [r3, #24]
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f7fe fb63 	bl	8000428 <__aeabi_f2d>
 8001d62:	4602      	mov	r2, r0
 8001d64:	460b      	mov	r3, r1
 8001d66:	f107 0008 	add.w	r0, r7, #8
 8001d6a:	e9cd 2300 	strd	r2, r3, [sp]
 8001d6e:	4a25      	ldr	r2, [pc, #148]	@ (8001e04 <disp_set_custom_refresh+0xe4>)
 8001d70:	2110      	movs	r1, #16
 8001d72:	f004 fdcf 	bl	8006914 <sniprintf>
	HD44780_buf_str(HD, read_str);
 8001d76:	f107 0308 	add.w	r3, r7, #8
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	6878      	ldr	r0, [r7, #4]
 8001d7e:	f7ff fd29 	bl	80017d4 <HD44780_buf_str>
	}


	HD44780_buf_clear_m(HD);
 8001d82:	6878      	ldr	r0, [r7, #4]
 8001d84:	f7ff fcf9 	bl	800177a <HD44780_buf_clear_m>
	Keypad_digit_control(HD, HD->control.Keypad, '-', 5, set_offset_by_keypad);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6fd9      	ldr	r1, [r3, #124]	@ 0x7c
 8001d8c:	4b1e      	ldr	r3, [pc, #120]	@ (8001e08 <disp_set_custom_refresh+0xe8>)
 8001d8e:	9300      	str	r3, [sp, #0]
 8001d90:	2305      	movs	r3, #5
 8001d92:	222d      	movs	r2, #45	@ 0x2d
 8001d94:	6878      	ldr	r0, [r7, #4]
 8001d96:	f001 f94c 	bl	8003032 <Keypad_digit_control>

	HD44780_buf_set_location(HD, 0, 1);
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	2100      	movs	r1, #0
 8001d9e:	6878      	ldr	r0, [r7, #4]
 8001da0:	f7ff fc64 	bl	800166c <HD44780_buf_set_location>
	HD44780_buf_str(HD, "OFFSET: ");
 8001da4:	4919      	ldr	r1, [pc, #100]	@ (8001e0c <disp_set_custom_refresh+0xec>)
 8001da6:	6878      	ldr	r0, [r7, #4]
 8001da8:	f7ff fd14 	bl	80017d4 <HD44780_buf_str>
	HD44780_buf_str(HD, HD->control.Keypad->K_str);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	4619      	mov	r1, r3
 8001db4:	6878      	ldr	r0, [r7, #4]
 8001db6:	f7ff fd0d 	bl	80017d4 <HD44780_buf_str>
	if(HD->control.Keypad->K_str[0] != '\0' && !(
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001dbe:	689b      	ldr	r3, [r3, #8]
 8001dc0:	781b      	ldrb	r3, [r3, #0]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d010      	beq.n	8001de8 <disp_set_custom_refresh+0xc8>
		HD->control.Keypad->K_str[0] == '-' && HD->control.Keypad->K_str[1] == '\0'))
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	781b      	ldrb	r3, [r3, #0]
	if(HD->control.Keypad->K_str[0] != '\0' && !(
 8001dce:	2b2d      	cmp	r3, #45	@ 0x2d
 8001dd0:	d106      	bne.n	8001de0 <disp_set_custom_refresh+0xc0>
		HD->control.Keypad->K_str[0] == '-' && HD->control.Keypad->K_str[1] == '\0'))
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	3301      	adds	r3, #1
 8001dda:	781b      	ldrb	r3, [r3, #0]
	if(HD->control.Keypad->K_str[0] != '\0' && !(
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d003      	beq.n	8001de8 <disp_set_custom_refresh+0xc8>
		HD44780_buf_str(HD, " g");
 8001de0:	490b      	ldr	r1, [pc, #44]	@ (8001e10 <disp_set_custom_refresh+0xf0>)
 8001de2:	6878      	ldr	r0, [r7, #4]
 8001de4:	f7ff fcf6 	bl	80017d4 <HD44780_buf_str>
	HD44780_refresh_sync(HD);
 8001de8:	6878      	ldr	r0, [r7, #4]
 8001dea:	f7ff fd0d 	bl	8001808 <HD44780_refresh_sync>
}
 8001dee:	bf00      	nop
 8001df0:	3718      	adds	r7, #24
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	200002b4 	.word	0x200002b4
 8001dfc:	2000029c 	.word	0x2000029c
 8001e00:	08008ac8 	.word	0x08008ac8
 8001e04:	08008aa8 	.word	0x08008aa8
 8001e08:	08001963 	.word	0x08001963
 8001e0c:	08008ad4 	.word	0x08008ad4
 8001e10:	08008ae0 	.word	0x08008ae0

08001e14 <disp_menu_fun_callbacks_state_machine>:


void disp_menu_fun_callbacks_state_machine(HD44780* HD)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
	switch((unsigned int)HD->control.menu_state)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 8001e22:	2b06      	cmp	r3, #6
 8001e24:	d877      	bhi.n	8001f16 <disp_menu_fun_callbacks_state_machine+0x102>
 8001e26:	a201      	add	r2, pc, #4	@ (adr r2, 8001e2c <disp_menu_fun_callbacks_state_machine+0x18>)
 8001e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e2c:	08001f17 	.word	0x08001f17
 8001e30:	08001e49 	.word	0x08001e49
 8001e34:	08001e77 	.word	0x08001e77
 8001e38:	08001e9d 	.word	0x08001e9d
 8001e3c:	08001ebd 	.word	0x08001ebd
 8001e40:	08001ef5 	.word	0x08001ef5
 8001e44:	08001f0f 	.word	0x08001f0f
	case DO_NOTHING:
		break;
	default:
		break;
	case BACK_TO_MENU:
		key_next_fun = HD44780_next_m;
 8001e48:	4b35      	ldr	r3, [pc, #212]	@ (8001f20 <disp_menu_fun_callbacks_state_machine+0x10c>)
 8001e4a:	4a36      	ldr	r2, [pc, #216]	@ (8001f24 <disp_menu_fun_callbacks_state_machine+0x110>)
 8001e4c:	601a      	str	r2, [r3, #0]
		key_prev_fun = HD44780_prev_m;
 8001e4e:	4b36      	ldr	r3, [pc, #216]	@ (8001f28 <disp_menu_fun_callbacks_state_machine+0x114>)
 8001e50:	4a36      	ldr	r2, [pc, #216]	@ (8001f2c <disp_menu_fun_callbacks_state_machine+0x118>)
 8001e52:	601a      	str	r2, [r3, #0]
		key_back_fun = HD44780_get_back_m;
 8001e54:	4b36      	ldr	r3, [pc, #216]	@ (8001f30 <disp_menu_fun_callbacks_state_machine+0x11c>)
 8001e56:	4a37      	ldr	r2, [pc, #220]	@ (8001f34 <disp_menu_fun_callbacks_state_machine+0x120>)
 8001e58:	601a      	str	r2, [r3, #0]
		key_enter_fun = HD44780_enter_m;
 8001e5a:	4b37      	ldr	r3, [pc, #220]	@ (8001f38 <disp_menu_fun_callbacks_state_machine+0x124>)
 8001e5c:	4a37      	ldr	r2, [pc, #220]	@ (8001f3c <disp_menu_fun_callbacks_state_machine+0x128>)
 8001e5e:	601a      	str	r2, [r3, #0]
		key_on_fun = HD44780_on_m;
 8001e60:	4b37      	ldr	r3, [pc, #220]	@ (8001f40 <disp_menu_fun_callbacks_state_machine+0x12c>)
 8001e62:	4a38      	ldr	r2, [pc, #224]	@ (8001f44 <disp_menu_fun_callbacks_state_machine+0x130>)
 8001e64:	601a      	str	r2, [r3, #0]
		HD44780_refresh_m(HD);
 8001e66:	6878      	ldr	r0, [r7, #4]
 8001e68:	f000 fa12 	bl	8002290 <HD44780_refresh_m>
		HD->control.menu_state = DO_NOTHING;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2200      	movs	r2, #0
 8001e70:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
		break;
 8001e74:	e050      	b.n	8001f18 <disp_menu_fun_callbacks_state_machine+0x104>
	case DISP_WEIGHT_CALLBACK:
		key_next_fun = NULL;
 8001e76:	4b2a      	ldr	r3, [pc, #168]	@ (8001f20 <disp_menu_fun_callbacks_state_machine+0x10c>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	601a      	str	r2, [r3, #0]
		key_prev_fun = NULL;
 8001e7c:	4b2a      	ldr	r3, [pc, #168]	@ (8001f28 <disp_menu_fun_callbacks_state_machine+0x114>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	601a      	str	r2, [r3, #0]
		key_enter_fun = NULL;
 8001e82:	4b2d      	ldr	r3, [pc, #180]	@ (8001f38 <disp_menu_fun_callbacks_state_machine+0x124>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	601a      	str	r2, [r3, #0]
		key_on_fun = NULL;
 8001e88:	4b2d      	ldr	r3, [pc, #180]	@ (8001f40 <disp_menu_fun_callbacks_state_machine+0x12c>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	601a      	str	r2, [r3, #0]
		key_back_fun = HD44780_get_back_m;
 8001e8e:	4b28      	ldr	r3, [pc, #160]	@ (8001f30 <disp_menu_fun_callbacks_state_machine+0x11c>)
 8001e90:	4a28      	ldr	r2, [pc, #160]	@ (8001f34 <disp_menu_fun_callbacks_state_machine+0x120>)
 8001e92:	601a      	str	r2, [r3, #0]

		disp_weight_refresh(HD);
 8001e94:	6878      	ldr	r0, [r7, #4]
 8001e96:	f7ff fe91 	bl	8001bbc <disp_weight_refresh>
		break;
 8001e9a:	e03d      	b.n	8001f18 <disp_menu_fun_callbacks_state_machine+0x104>
	case DISP_WEIGHT_P_CALLBACK:
		key_next_fun = NULL;
 8001e9c:	4b20      	ldr	r3, [pc, #128]	@ (8001f20 <disp_menu_fun_callbacks_state_machine+0x10c>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	601a      	str	r2, [r3, #0]
		key_prev_fun = NULL;
 8001ea2:	4b21      	ldr	r3, [pc, #132]	@ (8001f28 <disp_menu_fun_callbacks_state_machine+0x114>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	601a      	str	r2, [r3, #0]
		key_enter_fun = NULL;
 8001ea8:	4b23      	ldr	r3, [pc, #140]	@ (8001f38 <disp_menu_fun_callbacks_state_machine+0x124>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	601a      	str	r2, [r3, #0]
		key_on_fun = NULL;
 8001eae:	4b24      	ldr	r3, [pc, #144]	@ (8001f40 <disp_menu_fun_callbacks_state_machine+0x12c>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	601a      	str	r2, [r3, #0]
		disp_weight_p_refresh(HD);
 8001eb4:	6878      	ldr	r0, [r7, #4]
 8001eb6:	f7ff feb9 	bl	8001c2c <disp_weight_p_refresh>
		break;
 8001eba:	e02d      	b.n	8001f18 <disp_menu_fun_callbacks_state_machine+0x104>
	case DISP_BRIGHTNESS_CALLBACK:
		key_next_fun = NULL;
 8001ebc:	4b18      	ldr	r3, [pc, #96]	@ (8001f20 <disp_menu_fun_callbacks_state_machine+0x10c>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	601a      	str	r2, [r3, #0]
		key_prev_fun = NULL;
 8001ec2:	4b19      	ldr	r3, [pc, #100]	@ (8001f28 <disp_menu_fun_callbacks_state_machine+0x114>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	601a      	str	r2, [r3, #0]
		key_back_fun = disp_brightness_back;
 8001ec8:	4b19      	ldr	r3, [pc, #100]	@ (8001f30 <disp_menu_fun_callbacks_state_machine+0x11c>)
 8001eca:	4a1f      	ldr	r2, [pc, #124]	@ (8001f48 <disp_menu_fun_callbacks_state_machine+0x134>)
 8001ecc:	601a      	str	r2, [r3, #0]
		key_enter_fun = disp_brightness_enter;
 8001ece:	4b1a      	ldr	r3, [pc, #104]	@ (8001f38 <disp_menu_fun_callbacks_state_machine+0x124>)
 8001ed0:	4a1e      	ldr	r2, [pc, #120]	@ (8001f4c <disp_menu_fun_callbacks_state_machine+0x138>)
 8001ed2:	601a      	str	r2, [r3, #0]
		key_on_fun = disp_brightness_on;
 8001ed4:	4b1a      	ldr	r3, [pc, #104]	@ (8001f40 <disp_menu_fun_callbacks_state_machine+0x12c>)
 8001ed6:	4a1e      	ldr	r2, [pc, #120]	@ (8001f50 <disp_menu_fun_callbacks_state_machine+0x13c>)
 8001ed8:	601a      	str	r2, [r3, #0]
		disp_brightness_refresh(HD);
 8001eda:	6878      	ldr	r0, [r7, #4]
 8001edc:	f7ff fe24 	bl	8001b28 <disp_brightness_refresh>
		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8001ee0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ee4:	481b      	ldr	r0, [pc, #108]	@ (8001f54 <disp_menu_fun_callbacks_state_machine+0x140>)
 8001ee6:	f002 fa42 	bl	800436e <HAL_GPIO_TogglePin>
		HD->control.menu_state = DO_NOTHING;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2200      	movs	r2, #0
 8001eee:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
		break;
 8001ef2:	e011      	b.n	8001f18 <disp_menu_fun_callbacks_state_machine+0x104>
	case CUSTOM_OFFSET_CALLBACK:
		key_next_fun = NULL;
 8001ef4:	4b0a      	ldr	r3, [pc, #40]	@ (8001f20 <disp_menu_fun_callbacks_state_machine+0x10c>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	601a      	str	r2, [r3, #0]
		key_prev_fun = NULL;
 8001efa:	4b0b      	ldr	r3, [pc, #44]	@ (8001f28 <disp_menu_fun_callbacks_state_machine+0x114>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	601a      	str	r2, [r3, #0]
		key_on_fun = set_automatic_offset;
 8001f00:	4b0f      	ldr	r3, [pc, #60]	@ (8001f40 <disp_menu_fun_callbacks_state_machine+0x12c>)
 8001f02:	4a15      	ldr	r2, [pc, #84]	@ (8001f58 <disp_menu_fun_callbacks_state_machine+0x144>)
 8001f04:	601a      	str	r2, [r3, #0]
		disp_set_custom_refresh(HD);
 8001f06:	6878      	ldr	r0, [r7, #4]
 8001f08:	f7ff ff0a 	bl	8001d20 <disp_set_custom_refresh>
		break;
 8001f0c:	e004      	b.n	8001f18 <disp_menu_fun_callbacks_state_machine+0x104>
	case DISP_WEIGHT_P:
		disp_weight_p_ok(HD);
 8001f0e:	6878      	ldr	r0, [r7, #4]
 8001f10:	f7ff fec2 	bl	8001c98 <disp_weight_p_ok>
		break;
 8001f14:	e000      	b.n	8001f18 <disp_menu_fun_callbacks_state_machine+0x104>
		break;
 8001f16:	bf00      	nop
	}
}
 8001f18:	bf00      	nop
 8001f1a:	3708      	adds	r7, #8
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	200002a0 	.word	0x200002a0
 8001f24:	08001fb7 	.word	0x08001fb7
 8001f28:	200002a4 	.word	0x200002a4
 8001f2c:	0800205b 	.word	0x0800205b
 8001f30:	200002ac 	.word	0x200002ac
 8001f34:	08002169 	.word	0x08002169
 8001f38:	200002a8 	.word	0x200002a8
 8001f3c:	08002101 	.word	0x08002101
 8001f40:	200002b0 	.word	0x200002b0
 8001f44:	080021d3 	.word	0x080021d3
 8001f48:	08001a6d 	.word	0x08001a6d
 8001f4c:	08001abd 	.word	0x08001abd
 8001f50:	08001b0d 	.word	0x08001b0d
 8001f54:	40010c00 	.word	0x40010c00
 8001f58:	08001a15 	.word	0x08001a15

08001f5c <HD44780_init_menu>:

#define NULL 0
#define BACK_TO_MENU 1

void HD44780_init_menu(HD44780* hd44780, menu_t* root)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b082      	sub	sp, #8
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
 8001f64:	6039      	str	r1, [r7, #0]
	hd44780->menu.row_pos_lvl = malloc(2*sizeof(uint8_t));
 8001f66:	2002      	movs	r0, #2
 8001f68:	f003 fe7e 	bl	8005c68 <malloc>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	461a      	mov	r2, r3
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	655a      	str	r2, [r3, #84]	@ 0x54
	hd44780->menu_root = root;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	683a      	ldr	r2, [r7, #0]
 8001f78:	65da      	str	r2, [r3, #92]	@ 0x5c
	hd44780->menu.current = root;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	683a      	ldr	r2, [r7, #0]
 8001f7e:	64da      	str	r2, [r3, #76]	@ 0x4c
	hd44780->menu.index = HD44780_get_index_m(hd44780);
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	f000 f93d 	bl	8002200 <HD44780_get_index_m>
 8001f86:	4603      	mov	r3, r0
 8001f88:	461a      	mov	r2, r3
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
	hd44780->menu.row_pos = 0;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2200      	movs	r2, #0
 8001f94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
	hd44780->menu.header_size = 2;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2202      	movs	r2, #2
 8001f9c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
	hd44780->control.menu_state = 0;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
	HD44780_refresh_m(hd44780);
 8001fa8:	6878      	ldr	r0, [r7, #4]
 8001faa:	f000 f971 	bl	8002290 <HD44780_refresh_m>
}
 8001fae:	bf00      	nop
 8001fb0:	3708      	adds	r7, #8
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}

08001fb6 <HD44780_next_m>:


void HD44780_next_m(HD44780* hd44780){
 8001fb6:	b580      	push	{r7, lr}
 8001fb8:	b082      	sub	sp, #8
 8001fba:	af00      	add	r7, sp, #0
 8001fbc:	6078      	str	r0, [r7, #4]
	if(hd44780->menu.current->next)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d029      	beq.n	800201c <HD44780_next_m+0x66>
	{
		hd44780->menu.current = hd44780->menu.current->next;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fcc:	685a      	ldr	r2, [r3, #4]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	64da      	str	r2, [r3, #76]	@ 0x4c
		hd44780->menu.index++;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001fd8:	3301      	adds	r3, #1
 8001fda:	b2da      	uxtb	r2, r3
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
		if(++hd44780->menu.row_pos > HD44780_ROWS - hd44780->menu.header_size)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001fe8:	3301      	adds	r3, #1
 8001fea:	b2da      	uxtb	r2, r3
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001ff8:	461a      	mov	r2, r3
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002000:	f1c3 0302 	rsb	r3, r3, #2
 8002004:	429a      	cmp	r2, r3
 8002006:	dd21      	ble.n	800204c <HD44780_next_m+0x96>
			hd44780->menu.row_pos = HD44780_ROWS - hd44780->menu.header_size;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800200e:	f1c3 0302 	rsb	r3, r3, #2
 8002012:	b2da      	uxtb	r2, r3
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
 800201a:	e017      	b.n	800204c <HD44780_next_m+0x96>
	}
	else
	{
		hd44780->menu.index = 0;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2200      	movs	r2, #0
 8002020:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
		hd44780->menu.row_pos = 0;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2200      	movs	r2, #0
 8002028:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

		if(hd44780->menu.current->parent) hd44780->menu.current = (hd44780->menu.current->parent)->child;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002030:	691b      	ldr	r3, [r3, #16]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d006      	beq.n	8002044 <HD44780_next_m+0x8e>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800203a:	691b      	ldr	r3, [r3, #16]
 800203c:	68da      	ldr	r2, [r3, #12]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002042:	e003      	b.n	800204c <HD44780_next_m+0x96>
		else  hd44780->menu.current = hd44780->menu_root;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	64da      	str	r2, [r3, #76]	@ 0x4c
	}


	HD44780_refresh_m(hd44780);
 800204c:	6878      	ldr	r0, [r7, #4]
 800204e:	f000 f91f 	bl	8002290 <HD44780_refresh_m>
}
 8002052:	bf00      	nop
 8002054:	3708      	adds	r7, #8
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}

0800205a <HD44780_prev_m>:

void HD44780_prev_m(HD44780* hd44780){
 800205a:	b580      	push	{r7, lr}
 800205c:	b082      	sub	sp, #8
 800205e:	af00      	add	r7, sp, #0
 8002060:	6078      	str	r0, [r7, #4]
	if(hd44780->menu.current->prev)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d004      	beq.n	8002076 <HD44780_prev_m+0x1c>
		hd44780->menu.current = hd44780->menu.current->prev;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002070:	689a      	ldr	r2, [r3, #8]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	64da      	str	r2, [r3, #76]	@ 0x4c

	if(hd44780->menu.index){
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800207c:	2b00      	cmp	r3, #0
 800207e:	d015      	beq.n	80020ac <HD44780_prev_m+0x52>
		hd44780->menu.index--;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002086:	3b01      	subs	r3, #1
 8002088:	b2da      	uxtb	r2, r3
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
		if(hd44780->menu.row_pos > 0) hd44780->menu.row_pos--;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002096:	2b00      	cmp	r3, #0
 8002098:	d02b      	beq.n	80020f2 <HD44780_prev_m+0x98>
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80020a0:	3b01      	subs	r3, #1
 80020a2:	b2da      	uxtb	r2, r3
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
 80020aa:	e022      	b.n	80020f2 <HD44780_prev_m+0x98>
	}
	else{
		hd44780->menu.index = HD44780_get_index_m(hd44780);
 80020ac:	6878      	ldr	r0, [r7, #4]
 80020ae:	f000 f8a7 	bl	8002200 <HD44780_get_index_m>
 80020b2:	4603      	mov	r3, r0
 80020b4:	461a      	mov	r2, r3
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

		if(hd44780->menu.index >= HD44780_ROWS - hd44780->menu.header_size) hd44780->menu.row_pos = HD44780_ROWS - hd44780->menu.header_size;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80020c2:	461a      	mov	r2, r3
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80020ca:	f1c3 0302 	rsb	r3, r3, #2
 80020ce:	429a      	cmp	r2, r3
 80020d0:	db09      	blt.n	80020e6 <HD44780_prev_m+0x8c>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80020d8:	f1c3 0302 	rsb	r3, r3, #2
 80020dc:	b2da      	uxtb	r2, r3
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
 80020e4:	e005      	b.n	80020f2 <HD44780_prev_m+0x98>
		else hd44780->menu.row_pos = hd44780->menu.index;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
	}

	HD44780_refresh_m(hd44780);
 80020f2:	6878      	ldr	r0, [r7, #4]
 80020f4:	f000 f8cc 	bl	8002290 <HD44780_refresh_m>
}
 80020f8:	bf00      	nop
 80020fa:	3708      	adds	r7, #8
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}

08002100 <HD44780_enter_m>:



void HD44780_enter_m(HD44780* hd44780){
 8002100:	b590      	push	{r4, r7, lr}
 8002102:	b083      	sub	sp, #12
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]


	if(hd44780->menu.current->menu_function)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800210c:	695b      	ldr	r3, [r3, #20]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d006      	beq.n	8002120 <HD44780_enter_m+0x20>
					hd44780->menu.current->menu_function(&hd44780->control.menu_state);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002116:	695b      	ldr	r3, [r3, #20]
 8002118:	687a      	ldr	r2, [r7, #4]
 800211a:	3260      	adds	r2, #96	@ 0x60
 800211c:	4610      	mov	r0, r2
 800211e:	4798      	blx	r3

	if(hd44780->menu.current->child)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002124:	68db      	ldr	r3, [r3, #12]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d01a      	beq.n	8002160 <HD44780_enter_m+0x60>
	{
		hd44780->menu.row_pos_lvl[HD44780_get_lvl_m(hd44780)] = hd44780->menu.row_pos;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6d5c      	ldr	r4, [r3, #84]	@ 0x54
 800212e:	6878      	ldr	r0, [r7, #4]
 8002130:	f000 f88f 	bl	8002252 <HD44780_get_lvl_m>
 8002134:	4603      	mov	r3, r0
 8002136:	4423      	add	r3, r4
 8002138:	687a      	ldr	r2, [r7, #4]
 800213a:	f892 2051 	ldrb.w	r2, [r2, #81]	@ 0x51
 800213e:	701a      	strb	r2, [r3, #0]

		hd44780->menu.index = 0;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2200      	movs	r2, #0
 8002144:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
		hd44780->menu.row_pos = 0;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2200      	movs	r2, #0
 800214c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

		hd44780->menu.current = hd44780->menu.current->child;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002154:	68da      	ldr	r2, [r3, #12]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	64da      	str	r2, [r3, #76]	@ 0x4c

		HD44780_refresh_m(hd44780);
 800215a:	6878      	ldr	r0, [r7, #4]
 800215c:	f000 f898 	bl	8002290 <HD44780_refresh_m>

	}

}
 8002160:	bf00      	nop
 8002162:	370c      	adds	r7, #12
 8002164:	46bd      	mov	sp, r7
 8002166:	bd90      	pop	{r4, r7, pc}

08002168 <HD44780_get_back_m>:

void HD44780_get_back_m(HD44780* hd44780){
 8002168:	b590      	push	{r4, r7, lr}
 800216a:	b083      	sub	sp, #12
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]

	hd44780->control.menu_state = BACK_TO_MENU;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2201      	movs	r2, #1
 8002174:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
	if(hd44780->menu.current->parent)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800217c:	691b      	ldr	r3, [r3, #16]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d023      	beq.n	80021ca <HD44780_get_back_m+0x62>
	{
		hd44780->menu.current = hd44780->menu.current->parent;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002186:	691a      	ldr	r2, [r3, #16]
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	64da      	str	r2, [r3, #76]	@ 0x4c
		hd44780->menu.row_pos = hd44780->menu.row_pos_lvl[HD44780_get_lvl_m(hd44780)];
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6d5c      	ldr	r4, [r3, #84]	@ 0x54
 8002190:	6878      	ldr	r0, [r7, #4]
 8002192:	f000 f85e 	bl	8002252 <HD44780_get_lvl_m>
 8002196:	4603      	mov	r3, r0
 8002198:	4423      	add	r3, r4
 800219a:	781a      	ldrb	r2, [r3, #0]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
		hd44780->control.Keypad->K_str[0] = '\0';
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	2200      	movs	r2, #0
 80021aa:	701a      	strb	r2, [r3, #0]
		hd44780->control.Keypad->K_offset = 0;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80021b0:	2200      	movs	r2, #0
 80021b2:	711a      	strb	r2, [r3, #4]


		hd44780->menu.index = HD44780_get_index_m(hd44780);
 80021b4:	6878      	ldr	r0, [r7, #4]
 80021b6:	f000 f823 	bl	8002200 <HD44780_get_index_m>
 80021ba:	4603      	mov	r3, r0
 80021bc:	461a      	mov	r2, r3
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
		HD44780_refresh_m(hd44780);
 80021c4:	6878      	ldr	r0, [r7, #4]
 80021c6:	f000 f863 	bl	8002290 <HD44780_refresh_m>
	}

}
 80021ca:	bf00      	nop
 80021cc:	370c      	adds	r7, #12
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd90      	pop	{r4, r7, pc}

080021d2 <HD44780_on_m>:
void HD44780_on_m(HD44780* hd44780)
{
 80021d2:	b580      	push	{r7, lr}
 80021d4:	b082      	sub	sp, #8
 80021d6:	af00      	add	r7, sp, #0
 80021d8:	6078      	str	r0, [r7, #4]
	if(hd44780->menu.current->menu_function)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021de:	695b      	ldr	r3, [r3, #20]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d006      	beq.n	80021f2 <HD44780_on_m+0x20>
				hd44780->menu.current->menu_function(&hd44780->control.menu_state);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021e8:	695b      	ldr	r3, [r3, #20]
 80021ea:	687a      	ldr	r2, [r7, #4]
 80021ec:	3260      	adds	r2, #96	@ 0x60
 80021ee:	4610      	mov	r0, r2
 80021f0:	4798      	blx	r3
	HD44780_refresh_m(hd44780);
 80021f2:	6878      	ldr	r0, [r7, #4]
 80021f4:	f000 f84c 	bl	8002290 <HD44780_refresh_m>
}
 80021f8:	bf00      	nop
 80021fa:	3708      	adds	r7, #8
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}

08002200 <HD44780_get_index_m>:



uint8_t HD44780_get_index_m(HD44780* hd44780){
 8002200:	b480      	push	{r7}
 8002202:	b085      	sub	sp, #20
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
	menu_t* temp = hd44780->menu.current;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800220c:	60fb      	str	r3, [r7, #12]
	uint8_t i = 0;
 800220e:	2300      	movs	r3, #0
 8002210:	72fb      	strb	r3, [r7, #11]

	if(hd44780->menu.current->parent)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002216:	691b      	ldr	r3, [r3, #16]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d005      	beq.n	8002228 <HD44780_get_index_m+0x28>
		temp = (hd44780->menu.current->parent)->child;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002220:	691b      	ldr	r3, [r3, #16]
 8002222:	68db      	ldr	r3, [r3, #12]
 8002224:	60fb      	str	r3, [r7, #12]
 8002226:	e009      	b.n	800223c <HD44780_get_index_m+0x3c>
	else
		temp = hd44780->menu_root;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800222c:	60fb      	str	r3, [r7, #12]

	while(temp != hd44780->menu.current){
 800222e:	e005      	b.n	800223c <HD44780_get_index_m+0x3c>
		temp = temp->next;
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	60fb      	str	r3, [r7, #12]
		i++;
 8002236:	7afb      	ldrb	r3, [r7, #11]
 8002238:	3301      	adds	r3, #1
 800223a:	72fb      	strb	r3, [r7, #11]
	while(temp != hd44780->menu.current){
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002240:	68fa      	ldr	r2, [r7, #12]
 8002242:	429a      	cmp	r2, r3
 8002244:	d1f4      	bne.n	8002230 <HD44780_get_index_m+0x30>
	}
	return i;
 8002246:	7afb      	ldrb	r3, [r7, #11]
}
 8002248:	4618      	mov	r0, r3
 800224a:	3714      	adds	r7, #20
 800224c:	46bd      	mov	sp, r7
 800224e:	bc80      	pop	{r7}
 8002250:	4770      	bx	lr

08002252 <HD44780_get_lvl_m>:

uint8_t HD44780_get_lvl_m(HD44780* hd44780)
{
 8002252:	b480      	push	{r7}
 8002254:	b085      	sub	sp, #20
 8002256:	af00      	add	r7, sp, #0
 8002258:	6078      	str	r0, [r7, #4]
	menu_t* temp = hd44780->menu.current;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800225e:	60fb      	str	r3, [r7, #12]
	uint8_t i;

	if(!hd44780->menu.current->parent) return 0;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002264:	691b      	ldr	r3, [r3, #16]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d107      	bne.n	800227a <HD44780_get_lvl_m+0x28>
 800226a:	2300      	movs	r3, #0
 800226c:	e00a      	b.n	8002284 <HD44780_get_lvl_m+0x32>

	while(temp->parent != 0)
	{
		temp = temp->parent;
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	691b      	ldr	r3, [r3, #16]
 8002272:	60fb      	str	r3, [r7, #12]
		i++;
 8002274:	7afb      	ldrb	r3, [r7, #11]
 8002276:	3301      	adds	r3, #1
 8002278:	72fb      	strb	r3, [r7, #11]
	while(temp->parent != 0)
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	691b      	ldr	r3, [r3, #16]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d1f5      	bne.n	800226e <HD44780_get_lvl_m+0x1c>
	}
	return i;
 8002282:	7afb      	ldrb	r3, [r7, #11]
}
 8002284:	4618      	mov	r0, r3
 8002286:	3714      	adds	r7, #20
 8002288:	46bd      	mov	sp, r7
 800228a:	bc80      	pop	{r7}
 800228c:	4770      	bx	lr
	...

08002290 <HD44780_refresh_m>:


void HD44780_refresh_m(HD44780* hd44780)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b084      	sub	sp, #16
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
	menu_t* temp;
	uint8_t i = 0;
 8002298:	2300      	movs	r3, #0
 800229a:	72fb      	strb	r3, [r7, #11]




	memset(hd44780->buf.frame[0], '-', HD44780_COLS);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	2210      	movs	r2, #16
 80022a4:	212d      	movs	r1, #45	@ 0x2d
 80022a6:	4618      	mov	r0, r3
 80022a8:	f004 fbad 	bl	8006a06 <memset>

	if(hd44780->menu.current && hd44780->menu.current->parent){
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d00e      	beq.n	80022d2 <HD44780_refresh_m+0x42>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022b8:	691b      	ldr	r3, [r3, #16]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d009      	beq.n	80022d2 <HD44780_refresh_m+0x42>
		temp = (hd44780->menu.current->parent)->child;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022c2:	691b      	ldr	r3, [r3, #16]
 80022c4:	68db      	ldr	r3, [r3, #12]
 80022c6:	60fb      	str	r3, [r7, #12]
		hd44780->menu.header_size = 1;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2201      	movs	r2, #1
 80022cc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80022d0:	e01c      	b.n	800230c <HD44780_refresh_m+0x7c>
	}
	else if(hd44780->menu.index != 0)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d007      	beq.n	80022ec <HD44780_refresh_m+0x5c>
	{
		temp = hd44780->menu_root;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022e0:	60fb      	str	r3, [r7, #12]
		hd44780->menu.header_size = 1;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2201      	movs	r2, #1
 80022e6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80022ea:	e00f      	b.n	800230c <HD44780_refresh_m+0x7c>
	}
	else
	{
		temp = hd44780->menu_root;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022f0:	60fb      	str	r3, [r7, #12]
		hd44780->menu.header_size = 2;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2202      	movs	r2, #2
 80022f6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
		HD44780_buf_set_location(hd44780, 0, 0);
 80022fa:	2200      	movs	r2, #0
 80022fc:	2100      	movs	r1, #0
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	f7ff f9b4 	bl	800166c <HD44780_buf_set_location>

		HD44780_buf_str(hd44780, "----- MENU -----");
 8002304:	4951      	ldr	r1, [pc, #324]	@ (800244c <HD44780_refresh_m+0x1bc>)
 8002306:	6878      	ldr	r0, [r7, #4]
 8002308:	f7ff fa64 	bl	80017d4 <HD44780_buf_str>
	}

	for(i = 0; i != hd44780->menu.index - hd44780->menu.row_pos; i++)
 800230c:	2300      	movs	r3, #0
 800230e:	72fb      	strb	r3, [r7, #11]
 8002310:	e005      	b.n	800231e <HD44780_refresh_m+0x8e>
	{

			temp = temp->next;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	60fb      	str	r3, [r7, #12]
	for(i = 0; i != hd44780->menu.index - hd44780->menu.row_pos; i++)
 8002318:	7afb      	ldrb	r3, [r7, #11]
 800231a:	3301      	adds	r3, #1
 800231c:	72fb      	strb	r3, [r7, #11]
 800231e:	7afa      	ldrb	r2, [r7, #11]
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002326:	4619      	mov	r1, r3
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800232e:	1acb      	subs	r3, r1, r3
 8002330:	429a      	cmp	r2, r3
 8002332:	d1ee      	bne.n	8002312 <HD44780_refresh_m+0x82>
	}
	if(hd44780->menu.current && (hd44780->menu.current->parent || hd44780->menu.index != 0)){
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002338:	2b00      	cmp	r3, #0
 800233a:	d045      	beq.n	80023c8 <HD44780_refresh_m+0x138>
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002340:	691b      	ldr	r3, [r3, #16]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d104      	bne.n	8002350 <HD44780_refresh_m+0xc0>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800234c:	2b00      	cmp	r3, #0
 800234e:	d03b      	beq.n	80023c8 <HD44780_refresh_m+0x138>
		HD44780_buf_clear(hd44780);
 8002350:	6878      	ldr	r0, [r7, #4]
 8002352:	f7ff f9e5 	bl	8001720 <HD44780_buf_clear>
		for(i = 0; i < HD44780_ROWS; i++)
 8002356:	2300      	movs	r3, #0
 8002358:	72fb      	strb	r3, [r7, #11]
 800235a:	e02f      	b.n	80023bc <HD44780_refresh_m+0x12c>
			{
				HD44780_buf_set_location(hd44780, 0, i);
 800235c:	7afb      	ldrb	r3, [r7, #11]
 800235e:	461a      	mov	r2, r3
 8002360:	2100      	movs	r1, #0
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	f7ff f982 	bl	800166c <HD44780_buf_set_location>

				if(temp == hd44780->menu.current) HD44780_buf_char(hd44780, 62);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800236c:	68fa      	ldr	r2, [r7, #12]
 800236e:	429a      	cmp	r2, r3
 8002370:	d104      	bne.n	800237c <HD44780_refresh_m+0xec>
 8002372:	213e      	movs	r1, #62	@ 0x3e
 8002374:	6878      	ldr	r0, [r7, #4]
 8002376:	f7ff f98e 	bl	8001696 <HD44780_buf_char>
 800237a:	e003      	b.n	8002384 <HD44780_refresh_m+0xf4>
				else HD44780_buf_char(hd44780, ' ');
 800237c:	2120      	movs	r1, #32
 800237e:	6878      	ldr	r0, [r7, #4]
 8002380:	f7ff f989 	bl	8001696 <HD44780_buf_char>

				HD44780_buf_set_location(hd44780, 2, i);
 8002384:	7afb      	ldrb	r3, [r7, #11]
 8002386:	461a      	mov	r2, r3
 8002388:	2102      	movs	r1, #2
 800238a:	6878      	ldr	r0, [r7, #4]
 800238c:	f7ff f96e 	bl	800166c <HD44780_buf_set_location>
				if(temp && temp->name)
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d009      	beq.n	80023aa <HD44780_refresh_m+0x11a>
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d005      	beq.n	80023aa <HD44780_refresh_m+0x11a>
					HD44780_buf_str(hd44780, temp->name);
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4619      	mov	r1, r3
 80023a4:	6878      	ldr	r0, [r7, #4]
 80023a6:	f7ff fa15 	bl	80017d4 <HD44780_buf_str>

				temp = temp->next;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	60fb      	str	r3, [r7, #12]
				if(!temp) break;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d006      	beq.n	80023c4 <HD44780_refresh_m+0x134>
		for(i = 0; i < HD44780_ROWS; i++)
 80023b6:	7afb      	ldrb	r3, [r7, #11]
 80023b8:	3301      	adds	r3, #1
 80023ba:	72fb      	strb	r3, [r7, #11]
 80023bc:	7afb      	ldrb	r3, [r7, #11]
 80023be:	2b01      	cmp	r3, #1
 80023c0:	d9cc      	bls.n	800235c <HD44780_refresh_m+0xcc>
	if(hd44780->menu.current && (hd44780->menu.current->parent || hd44780->menu.index != 0)){
 80023c2:	e03c      	b.n	800243e <HD44780_refresh_m+0x1ae>
				if(!temp) break;
 80023c4:	bf00      	nop
	if(hd44780->menu.current && (hd44780->menu.current->parent || hd44780->menu.index != 0)){
 80023c6:	e03a      	b.n	800243e <HD44780_refresh_m+0x1ae>
			}
	}
	else
	{
		HD44780_buf_clear_m(hd44780);
 80023c8:	6878      	ldr	r0, [r7, #4]
 80023ca:	f7ff f9d6 	bl	800177a <HD44780_buf_clear_m>
		for(i = 1; i < HD44780_ROWS; i++)
 80023ce:	2301      	movs	r3, #1
 80023d0:	72fb      	strb	r3, [r7, #11]
 80023d2:	e02f      	b.n	8002434 <HD44780_refresh_m+0x1a4>
			{
				HD44780_buf_set_location(hd44780, 0, i);
 80023d4:	7afb      	ldrb	r3, [r7, #11]
 80023d6:	461a      	mov	r2, r3
 80023d8:	2100      	movs	r1, #0
 80023da:	6878      	ldr	r0, [r7, #4]
 80023dc:	f7ff f946 	bl	800166c <HD44780_buf_set_location>

				if(temp == hd44780->menu.current) HD44780_buf_char(hd44780, 62);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023e4:	68fa      	ldr	r2, [r7, #12]
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d104      	bne.n	80023f4 <HD44780_refresh_m+0x164>
 80023ea:	213e      	movs	r1, #62	@ 0x3e
 80023ec:	6878      	ldr	r0, [r7, #4]
 80023ee:	f7ff f952 	bl	8001696 <HD44780_buf_char>
 80023f2:	e003      	b.n	80023fc <HD44780_refresh_m+0x16c>
				else HD44780_buf_char(hd44780, ' ');
 80023f4:	2120      	movs	r1, #32
 80023f6:	6878      	ldr	r0, [r7, #4]
 80023f8:	f7ff f94d 	bl	8001696 <HD44780_buf_char>

				HD44780_buf_set_location(hd44780, 2, i);
 80023fc:	7afb      	ldrb	r3, [r7, #11]
 80023fe:	461a      	mov	r2, r3
 8002400:	2102      	movs	r1, #2
 8002402:	6878      	ldr	r0, [r7, #4]
 8002404:	f7ff f932 	bl	800166c <HD44780_buf_set_location>
				if(temp && temp->name)
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d009      	beq.n	8002422 <HD44780_refresh_m+0x192>
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d005      	beq.n	8002422 <HD44780_refresh_m+0x192>
					HD44780_buf_str(hd44780, temp->name);
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4619      	mov	r1, r3
 800241c:	6878      	ldr	r0, [r7, #4]
 800241e:	f7ff f9d9 	bl	80017d4 <HD44780_buf_str>

				temp = temp->next;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	60fb      	str	r3, [r7, #12]
				if(!temp) break;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d006      	beq.n	800243c <HD44780_refresh_m+0x1ac>
		for(i = 1; i < HD44780_ROWS; i++)
 800242e:	7afb      	ldrb	r3, [r7, #11]
 8002430:	3301      	adds	r3, #1
 8002432:	72fb      	strb	r3, [r7, #11]
 8002434:	7afb      	ldrb	r3, [r7, #11]
 8002436:	2b01      	cmp	r3, #1
 8002438:	d9cc      	bls.n	80023d4 <HD44780_refresh_m+0x144>
 800243a:	e000      	b.n	800243e <HD44780_refresh_m+0x1ae>
				if(!temp) break;
 800243c:	bf00      	nop
			}
	}



	HD44780_refresh_sync(hd44780);
 800243e:	6878      	ldr	r0, [r7, #4]
 8002440:	f7ff f9e2 	bl	8001808 <HD44780_refresh_sync>
}
 8002444:	bf00      	nop
 8002446:	3710      	adds	r7, #16
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}
 800244c:	08008ae4 	.word	0x08008ae4

08002450 <HX711_default_init>:



void HX711_default_init(HX711* hx711, GPIO_TypeDef* clk_port, uint16_t clk_pin,
		GPIO_TypeDef* data_port, uint16_t data_pin)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b084      	sub	sp, #16
 8002454:	af00      	add	r7, sp, #0
 8002456:	60f8      	str	r0, [r7, #12]
 8002458:	60b9      	str	r1, [r7, #8]
 800245a:	603b      	str	r3, [r7, #0]
 800245c:	4613      	mov	r3, r2
 800245e:	80fb      	strh	r3, [r7, #6]
	hx711->CLK_GPIO_PORT = clk_port;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	68ba      	ldr	r2, [r7, #8]
 8002464:	601a      	str	r2, [r3, #0]
	hx711->CLK_GPIO_PIN = clk_pin;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	88fa      	ldrh	r2, [r7, #6]
 800246a:	809a      	strh	r2, [r3, #4]
	hx711->DATA_GPIO_PORT = data_port;
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	683a      	ldr	r2, [r7, #0]
 8002470:	609a      	str	r2, [r3, #8]
	hx711->DATA_GPIO_PIN = data_pin;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	8b3a      	ldrh	r2, [r7, #24]
 8002476:	819a      	strh	r2, [r3, #12]
	hx711->gain = 128;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	2280      	movs	r2, #128	@ 0x80
 800247c:	739a      	strb	r2, [r3, #14]
	hx711->offset_val = 0;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	f04f 0200 	mov.w	r2, #0
 8002484:	611a      	str	r2, [r3, #16]

	HAL_GPIO_WritePin(hx711->CLK_GPIO_PORT, hx711->CLK_GPIO_PIN, GPIO_PIN_RESET);
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	6818      	ldr	r0, [r3, #0]
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	889b      	ldrh	r3, [r3, #4]
 800248e:	2200      	movs	r2, #0
 8002490:	4619      	mov	r1, r3
 8002492:	f001 ff54 	bl	800433e <HAL_GPIO_WritePin>
}
 8002496:	bf00      	nop
 8002498:	3710      	adds	r7, #16
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}

0800249e <isReady>:
	hx711->offset_val = init_offset_val;
	HX711_set_gain(hx711, init_gain);
}

bool isReady(HX711* hx711)
{
 800249e:	b580      	push	{r7, lr}
 80024a0:	b082      	sub	sp, #8
 80024a2:	af00      	add	r7, sp, #0
 80024a4:	6078      	str	r0, [r7, #4]
	if(HAL_GPIO_ReadPin(hx711->DATA_GPIO_PORT, hx711->DATA_GPIO_PIN) == GPIO_PIN_RESET) return true;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	689a      	ldr	r2, [r3, #8]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	899b      	ldrh	r3, [r3, #12]
 80024ae:	4619      	mov	r1, r3
 80024b0:	4610      	mov	r0, r2
 80024b2:	f001 ff2d 	bl	8004310 <HAL_GPIO_ReadPin>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d101      	bne.n	80024c0 <isReady+0x22>
 80024bc:	2301      	movs	r3, #1
 80024be:	e000      	b.n	80024c2 <isReady+0x24>

	return false;
 80024c0:	2300      	movs	r3, #0
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	3708      	adds	r7, #8
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}

080024ca <read_shift>:
{
	while(!isReady(hx711)) {}
}

static uint8_t read_shift(HX711* hx711)
{
 80024ca:	b580      	push	{r7, lr}
 80024cc:	b084      	sub	sp, #16
 80024ce:	af00      	add	r7, sp, #0
 80024d0:	6078      	str	r0, [r7, #4]
	uint8_t value = 0;
 80024d2:	2300      	movs	r3, #0
 80024d4:	73fb      	strb	r3, [r7, #15]
	uint8_t i;
	delay_us(T1_MIN);
 80024d6:	2001      	movs	r0, #1
 80024d8:	f7fe fd6a 	bl	8000fb0 <delay_us>

	for(i=0; i<8; i++)
 80024dc:	2300      	movs	r3, #0
 80024de:	73bb      	strb	r3, [r7, #14]
 80024e0:	e032      	b.n	8002548 <read_shift+0x7e>
	{
		HAL_GPIO_WritePin(hx711->CLK_GPIO_PORT, hx711->CLK_GPIO_PIN, GPIO_PIN_SET);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6818      	ldr	r0, [r3, #0]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	889b      	ldrh	r3, [r3, #4]
 80024ea:	2201      	movs	r2, #1
 80024ec:	4619      	mov	r1, r3
 80024ee:	f001 ff26 	bl	800433e <HAL_GPIO_WritePin>
		delay_us(T2_MAX);
 80024f2:	2001      	movs	r0, #1
 80024f4:	f7fe fd5c 	bl	8000fb0 <delay_us>
		if(HAL_GPIO_ReadPin(hx711->DATA_GPIO_PORT, hx711->DATA_GPIO_PIN) == GPIO_PIN_SET)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	689a      	ldr	r2, [r3, #8]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	899b      	ldrh	r3, [r3, #12]
 8002500:	4619      	mov	r1, r3
 8002502:	4610      	mov	r0, r2
 8002504:	f001 ff04 	bl	8004310 <HAL_GPIO_ReadPin>
 8002508:	4603      	mov	r3, r0
 800250a:	2b01      	cmp	r3, #1
 800250c:	d108      	bne.n	8002520 <read_shift+0x56>
			value = (value << 1) | 1;
 800250e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002512:	005b      	lsls	r3, r3, #1
 8002514:	b25b      	sxtb	r3, r3
 8002516:	f043 0301 	orr.w	r3, r3, #1
 800251a:	b25b      	sxtb	r3, r3
 800251c:	73fb      	strb	r3, [r7, #15]
 800251e:	e002      	b.n	8002526 <read_shift+0x5c>
		else
			value = (value << 1);
 8002520:	7bfb      	ldrb	r3, [r7, #15]
 8002522:	005b      	lsls	r3, r3, #1
 8002524:	73fb      	strb	r3, [r7, #15]

		delay_us(T3_TYP);
 8002526:	200a      	movs	r0, #10
 8002528:	f7fe fd42 	bl	8000fb0 <delay_us>
		HAL_GPIO_WritePin(hx711->CLK_GPIO_PORT, hx711->CLK_GPIO_PIN, GPIO_PIN_RESET);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6818      	ldr	r0, [r3, #0]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	889b      	ldrh	r3, [r3, #4]
 8002534:	2200      	movs	r2, #0
 8002536:	4619      	mov	r1, r3
 8002538:	f001 ff01 	bl	800433e <HAL_GPIO_WritePin>
		delay_us(T4_TYP);
 800253c:	200a      	movs	r0, #10
 800253e:	f7fe fd37 	bl	8000fb0 <delay_us>
	for(i=0; i<8; i++)
 8002542:	7bbb      	ldrb	r3, [r7, #14]
 8002544:	3301      	adds	r3, #1
 8002546:	73bb      	strb	r3, [r7, #14]
 8002548:	7bbb      	ldrb	r3, [r7, #14]
 800254a:	2b07      	cmp	r3, #7
 800254c:	d9c9      	bls.n	80024e2 <read_shift+0x18>

	}
	return value;
 800254e:	7bfb      	ldrb	r3, [r7, #15]

}
 8002550:	4618      	mov	r0, r3
 8002552:	3710      	adds	r7, #16
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}

08002558 <HX711_set_gain>:

void HX711_set_gain(HX711* hx711, uint32_t gain)
{
 8002558:	b480      	push	{r7}
 800255a:	b083      	sub	sp, #12
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
 8002560:	6039      	str	r1, [r7, #0]
	if (gain == 128 || gain == 64 || gain == 32) {
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	2b80      	cmp	r3, #128	@ 0x80
 8002566:	d005      	beq.n	8002574 <HX711_set_gain+0x1c>
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	2b40      	cmp	r3, #64	@ 0x40
 800256c:	d002      	beq.n	8002574 <HX711_set_gain+0x1c>
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	2b20      	cmp	r3, #32
 8002572:	d104      	bne.n	800257e <HX711_set_gain+0x26>
	        hx711->gain = gain;
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	b2da      	uxtb	r2, r3
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	739a      	strb	r2, [r3, #14]
 800257c:	e003      	b.n	8002586 <HX711_set_gain+0x2e>
	    } else {
	        hx711->gain = 128;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2280      	movs	r2, #128	@ 0x80
 8002582:	739a      	strb	r2, [r3, #14]
	    }
}
 8002584:	bf00      	nop
 8002586:	bf00      	nop
 8002588:	370c      	adds	r7, #12
 800258a:	46bd      	mov	sp, r7
 800258c:	bc80      	pop	{r7}
 800258e:	4770      	bx	lr

08002590 <HX711_apply_gain>:

static void HX711_apply_gain(HX711* hx711)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b084      	sub	sp, #16
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
	uint8_t pulses = hx711->gain == 128 ? 1 :
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	7b9b      	ldrb	r3, [r3, #14]
 800259c:	2b80      	cmp	r3, #128	@ 0x80
 800259e:	d007      	beq.n	80025b0 <HX711_apply_gain+0x20>
			hx711->gain == 64 ? 2 :
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	7b9b      	ldrb	r3, [r3, #14]
	uint8_t pulses = hx711->gain == 128 ? 1 :
 80025a4:	2b40      	cmp	r3, #64	@ 0x40
 80025a6:	d101      	bne.n	80025ac <HX711_apply_gain+0x1c>
 80025a8:	2302      	movs	r3, #2
 80025aa:	e002      	b.n	80025b2 <HX711_apply_gain+0x22>
 80025ac:	2303      	movs	r3, #3
 80025ae:	e000      	b.n	80025b2 <HX711_apply_gain+0x22>
 80025b0:	2301      	movs	r3, #1
 80025b2:	73bb      	strb	r3, [r7, #14]
			3;
    for (uint8_t i = 0; i < pulses; i++)
 80025b4:	2300      	movs	r3, #0
 80025b6:	73fb      	strb	r3, [r7, #15]
 80025b8:	e018      	b.n	80025ec <HX711_apply_gain+0x5c>
    {
        HAL_GPIO_WritePin(hx711->CLK_GPIO_PORT, hx711->CLK_GPIO_PIN, GPIO_PIN_SET);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6818      	ldr	r0, [r3, #0]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	889b      	ldrh	r3, [r3, #4]
 80025c2:	2201      	movs	r2, #1
 80025c4:	4619      	mov	r1, r3
 80025c6:	f001 feba 	bl	800433e <HAL_GPIO_WritePin>
        delay_us(10);
 80025ca:	200a      	movs	r0, #10
 80025cc:	f7fe fcf0 	bl	8000fb0 <delay_us>
        HAL_GPIO_WritePin(hx711->CLK_GPIO_PORT, hx711->CLK_GPIO_PIN, GPIO_PIN_RESET);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6818      	ldr	r0, [r3, #0]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	889b      	ldrh	r3, [r3, #4]
 80025d8:	2200      	movs	r2, #0
 80025da:	4619      	mov	r1, r3
 80025dc:	f001 feaf 	bl	800433e <HAL_GPIO_WritePin>
        delay_us(10);
 80025e0:	200a      	movs	r0, #10
 80025e2:	f7fe fce5 	bl	8000fb0 <delay_us>
    for (uint8_t i = 0; i < pulses; i++)
 80025e6:	7bfb      	ldrb	r3, [r7, #15]
 80025e8:	3301      	adds	r3, #1
 80025ea:	73fb      	strb	r3, [r7, #15]
 80025ec:	7bfa      	ldrb	r2, [r7, #15]
 80025ee:	7bbb      	ldrb	r3, [r7, #14]
 80025f0:	429a      	cmp	r2, r3
 80025f2:	d3e2      	bcc.n	80025ba <HX711_apply_gain+0x2a>
    }
}
 80025f4:	bf00      	nop
 80025f6:	bf00      	nop
 80025f8:	3710      	adds	r7, #16
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}
	...

08002600 <HX711_read>:

long HX711_read(HX711* hx711)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b086      	sub	sp, #24
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]

	if(!isReady(hx711)) {
 8002608:	6878      	ldr	r0, [r7, #4]
 800260a:	f7ff ff48 	bl	800249e <isReady>
 800260e:	4603      	mov	r3, r0
 8002610:	f083 0301 	eor.w	r3, r3, #1
 8002614:	b2db      	uxtb	r3, r3
 8002616:	2b00      	cmp	r3, #0
 8002618:	d001      	beq.n	800261e <HX711_read+0x1e>
		return IS_NOT_READY;
 800261a:	4b1c      	ldr	r3, [pc, #112]	@ (800268c <HX711_read+0x8c>)
 800261c:	e031      	b.n	8002682 <HX711_read+0x82>
	}

	unsigned long value = 0;
 800261e:	2300      	movs	r3, #0
 8002620:	613b      	str	r3, [r7, #16]
	uint8_t data[3] = { 0 };
 8002622:	f107 030c 	add.w	r3, r7, #12
 8002626:	2100      	movs	r1, #0
 8002628:	460a      	mov	r2, r1
 800262a:	801a      	strh	r2, [r3, #0]
 800262c:	460a      	mov	r2, r1
 800262e:	709a      	strb	r2, [r3, #2]
	uint8_t filler = 0x00;
 8002630:	2300      	movs	r3, #0
 8002632:	75fb      	strb	r3, [r7, #23]

	data[2] = read_shift(hx711);
 8002634:	6878      	ldr	r0, [r7, #4]
 8002636:	f7ff ff48 	bl	80024ca <read_shift>
 800263a:	4603      	mov	r3, r0
 800263c:	73bb      	strb	r3, [r7, #14]
	data[1] = read_shift(hx711);
 800263e:	6878      	ldr	r0, [r7, #4]
 8002640:	f7ff ff43 	bl	80024ca <read_shift>
 8002644:	4603      	mov	r3, r0
 8002646:	737b      	strb	r3, [r7, #13]
	data[0] = read_shift(hx711);
 8002648:	6878      	ldr	r0, [r7, #4]
 800264a:	f7ff ff3e 	bl	80024ca <read_shift>
 800264e:	4603      	mov	r3, r0
 8002650:	733b      	strb	r3, [r7, #12]

	HX711_apply_gain(hx711);
 8002652:	6878      	ldr	r0, [r7, #4]
 8002654:	f7ff ff9c 	bl	8002590 <HX711_apply_gain>

	if (data[2] & 0x80) {
 8002658:	7bbb      	ldrb	r3, [r7, #14]
 800265a:	b25b      	sxtb	r3, r3
 800265c:	2b00      	cmp	r3, #0
 800265e:	da02      	bge.n	8002666 <HX711_read+0x66>
			filler = 0xFF;
 8002660:	23ff      	movs	r3, #255	@ 0xff
 8002662:	75fb      	strb	r3, [r7, #23]
 8002664:	e001      	b.n	800266a <HX711_read+0x6a>
		} else {
			filler = 0x00;
 8002666:	2300      	movs	r3, #0
 8002668:	75fb      	strb	r3, [r7, #23]
		}

	value = ( (unsigned long)(filler) << 24
 800266a:	7dfb      	ldrb	r3, [r7, #23]
 800266c:	061a      	lsls	r2, r3, #24
				| (unsigned long)(data[2]) << 16
 800266e:	7bbb      	ldrb	r3, [r7, #14]
 8002670:	041b      	lsls	r3, r3, #16
 8002672:	431a      	orrs	r2, r3
				| (unsigned long)(data[1]) << 8
 8002674:	7b7b      	ldrb	r3, [r7, #13]
 8002676:	021b      	lsls	r3, r3, #8
 8002678:	4313      	orrs	r3, r2
				| (unsigned long)(data[0]) );
 800267a:	7b3a      	ldrb	r2, [r7, #12]
	value = ( (unsigned long)(filler) << 24
 800267c:	4313      	orrs	r3, r2
 800267e:	613b      	str	r3, [r7, #16]

		return (long)(value);
 8002680:	693b      	ldr	r3, [r7, #16]
}
 8002682:	4618      	mov	r0, r3
 8002684:	3718      	adds	r7, #24
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	80000003 	.word	0x80000003

08002690 <BubbleSort>:

void BubbleSort(long *arr, int n)
{
 8002690:	b480      	push	{r7}
 8002692:	b087      	sub	sp, #28
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
 8002698:	6039      	str	r1, [r7, #0]
	int i, j;
	for(i = 0; i < n - 1; i++)
 800269a:	2300      	movs	r3, #0
 800269c:	617b      	str	r3, [r7, #20]
 800269e:	e02f      	b.n	8002700 <BubbleSort+0x70>
	{
		for(j = i + 1; j < n; j++)
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	3301      	adds	r3, #1
 80026a4:	613b      	str	r3, [r7, #16]
 80026a6:	e024      	b.n	80026f2 <BubbleSort+0x62>
		{
			if(arr[j] < arr[i]){
 80026a8:	693b      	ldr	r3, [r7, #16]
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	687a      	ldr	r2, [r7, #4]
 80026ae:	4413      	add	r3, r2
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	009b      	lsls	r3, r3, #2
 80026b6:	6879      	ldr	r1, [r7, #4]
 80026b8:	440b      	add	r3, r1
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	429a      	cmp	r2, r3
 80026be:	da15      	bge.n	80026ec <BubbleSort+0x5c>
			long temp = arr[i];
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	009b      	lsls	r3, r3, #2
 80026c4:	687a      	ldr	r2, [r7, #4]
 80026c6:	4413      	add	r3, r2
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	60fb      	str	r3, [r7, #12]
			arr[i] = arr[j];
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	009b      	lsls	r3, r3, #2
 80026d0:	687a      	ldr	r2, [r7, #4]
 80026d2:	441a      	add	r2, r3
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	009b      	lsls	r3, r3, #2
 80026d8:	6879      	ldr	r1, [r7, #4]
 80026da:	440b      	add	r3, r1
 80026dc:	6812      	ldr	r2, [r2, #0]
 80026de:	601a      	str	r2, [r3, #0]
			arr[j] = temp;
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	009b      	lsls	r3, r3, #2
 80026e4:	687a      	ldr	r2, [r7, #4]
 80026e6:	4413      	add	r3, r2
 80026e8:	68fa      	ldr	r2, [r7, #12]
 80026ea:	601a      	str	r2, [r3, #0]
		for(j = i + 1; j < n; j++)
 80026ec:	693b      	ldr	r3, [r7, #16]
 80026ee:	3301      	adds	r3, #1
 80026f0:	613b      	str	r3, [r7, #16]
 80026f2:	693a      	ldr	r2, [r7, #16]
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	429a      	cmp	r2, r3
 80026f8:	dbd6      	blt.n	80026a8 <BubbleSort+0x18>
	for(i = 0; i < n - 1; i++)
 80026fa:	697b      	ldr	r3, [r7, #20]
 80026fc:	3301      	adds	r3, #1
 80026fe:	617b      	str	r3, [r7, #20]
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	3b01      	subs	r3, #1
 8002704:	697a      	ldr	r2, [r7, #20]
 8002706:	429a      	cmp	r2, r3
 8002708:	dbca      	blt.n	80026a0 <BubbleSort+0x10>
			}
		}
	}
}
 800270a:	bf00      	nop
 800270c:	bf00      	nop
 800270e:	371c      	adds	r7, #28
 8002710:	46bd      	mov	sp, r7
 8002712:	bc80      	pop	{r7}
 8002714:	4770      	bx	lr
	...

08002718 <HX711_estimation_read>:


long HX711_estimation_read(HX711* hx711,uint8_t  Estimation_samples)
{
 8002718:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800271c:	b08b      	sub	sp, #44	@ 0x2c
 800271e:	af00      	add	r7, sp, #0
 8002720:	6078      	str	r0, [r7, #4]
 8002722:	460b      	mov	r3, r1
 8002724:	70fb      	strb	r3, [r7, #3]
 8002726:	466b      	mov	r3, sp
 8002728:	461e      	mov	r6, r3
	int i, j = 0;
 800272a:	2300      	movs	r3, #0
 800272c:	623b      	str	r3, [r7, #32]
	long temp[Estimation_samples];
 800272e:	78f9      	ldrb	r1, [r7, #3]
 8002730:	460b      	mov	r3, r1
 8002732:	3b01      	subs	r3, #1
 8002734:	61bb      	str	r3, [r7, #24]
 8002736:	b2cb      	uxtb	r3, r1
 8002738:	2200      	movs	r2, #0
 800273a:	4698      	mov	r8, r3
 800273c:	4691      	mov	r9, r2
 800273e:	f04f 0200 	mov.w	r2, #0
 8002742:	f04f 0300 	mov.w	r3, #0
 8002746:	ea4f 1349 	mov.w	r3, r9, lsl #5
 800274a:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 800274e:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8002752:	b2cb      	uxtb	r3, r1
 8002754:	2200      	movs	r2, #0
 8002756:	461c      	mov	r4, r3
 8002758:	4615      	mov	r5, r2
 800275a:	f04f 0200 	mov.w	r2, #0
 800275e:	f04f 0300 	mov.w	r3, #0
 8002762:	016b      	lsls	r3, r5, #5
 8002764:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8002768:	0162      	lsls	r2, r4, #5
 800276a:	460b      	mov	r3, r1
 800276c:	009b      	lsls	r3, r3, #2
 800276e:	3307      	adds	r3, #7
 8002770:	08db      	lsrs	r3, r3, #3
 8002772:	00db      	lsls	r3, r3, #3
 8002774:	ebad 0d03 	sub.w	sp, sp, r3
 8002778:	466b      	mov	r3, sp
 800277a:	3303      	adds	r3, #3
 800277c:	089b      	lsrs	r3, r3, #2
 800277e:	009b      	lsls	r3, r3, #2
 8002780:	617b      	str	r3, [r7, #20]
	long val;
	for(i = 0; i < Estimation_samples; i++)
 8002782:	2300      	movs	r3, #0
 8002784:	627b      	str	r3, [r7, #36]	@ 0x24
 8002786:	e013      	b.n	80027b0 <HX711_estimation_read+0x98>
	{
		val = HX711_read(hx711);
 8002788:	6878      	ldr	r0, [r7, #4]
 800278a:	f7ff ff39 	bl	8002600 <HX711_read>
 800278e:	60f8      	str	r0, [r7, #12]
		if(val == IS_NOT_READY) {
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	4a43      	ldr	r2, [pc, #268]	@ (80028a0 <HX711_estimation_read+0x188>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d103      	bne.n	80027a0 <HX711_estimation_read+0x88>
			i--;
 8002798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800279a:	3b01      	subs	r3, #1
 800279c:	627b      	str	r3, [r7, #36]	@ 0x24
 800279e:	e004      	b.n	80027aa <HX711_estimation_read+0x92>
		}
		else {
		temp[i] = val;
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027a4:	68f9      	ldr	r1, [r7, #12]
 80027a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for(i = 0; i < Estimation_samples; i++)
 80027aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ac:	3301      	adds	r3, #1
 80027ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80027b0:	78fb      	ldrb	r3, [r7, #3]
 80027b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027b4:	429a      	cmp	r2, r3
 80027b6:	dbe7      	blt.n	8002788 <HX711_estimation_read+0x70>
		}

	}
	BubbleSort(temp, Estimation_samples);
 80027b8:	78fb      	ldrb	r3, [r7, #3]
 80027ba:	4619      	mov	r1, r3
 80027bc:	6978      	ldr	r0, [r7, #20]
 80027be:	f7ff ff67 	bl	8002690 <BubbleSort>
	long medium = Estimation_samples % 2 == 0 ? (temp[Estimation_samples/2 - 1] + temp[Estimation_samples/2])/2 :
 80027c2:	78fb      	ldrb	r3, [r7, #3]
 80027c4:	f003 0301 	and.w	r3, r3, #1
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d112      	bne.n	80027f4 <HX711_estimation_read+0xdc>
 80027ce:	78fb      	ldrb	r3, [r7, #3]
 80027d0:	085b      	lsrs	r3, r3, #1
 80027d2:	b2db      	uxtb	r3, r3
 80027d4:	1e5a      	subs	r2, r3, #1
 80027d6:	697b      	ldr	r3, [r7, #20]
 80027d8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80027dc:	78fb      	ldrb	r3, [r7, #3]
 80027de:	085b      	lsrs	r3, r3, #1
 80027e0:	b2db      	uxtb	r3, r3
 80027e2:	4619      	mov	r1, r3
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80027ea:	4413      	add	r3, r2
 80027ec:	0fda      	lsrs	r2, r3, #31
 80027ee:	4413      	add	r3, r2
 80027f0:	105b      	asrs	r3, r3, #1
 80027f2:	e006      	b.n	8002802 <HX711_estimation_read+0xea>
			temp[Estimation_samples/2];
 80027f4:	78fb      	ldrb	r3, [r7, #3]
 80027f6:	085b      	lsrs	r3, r3, #1
 80027f8:	b2db      	uxtb	r3, r3
 80027fa:	461a      	mov	r2, r3
	long medium = Estimation_samples % 2 == 0 ? (temp[Estimation_samples/2 - 1] + temp[Estimation_samples/2])/2 :
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002802:	613b      	str	r3, [r7, #16]


	long sum = 0;
 8002804:	2300      	movs	r3, #0
 8002806:	61fb      	str	r3, [r7, #28]
	for(i = 0; i < Estimation_samples; i++) {
 8002808:	2300      	movs	r3, #0
 800280a:	627b      	str	r3, [r7, #36]	@ 0x24
 800280c:	e01d      	b.n	800284a <HX711_estimation_read+0x132>
		if(abs(temp[i] - medium) <= TOLERATION)
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002812:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	1ad3      	subs	r3, r2, r3
 800281a:	f113 0ffa 	cmn.w	r3, #250	@ 0xfa
 800281e:	db11      	blt.n	8002844 <HX711_estimation_read+0x12c>
 8002820:	697b      	ldr	r3, [r7, #20]
 8002822:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002824:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	1ad3      	subs	r3, r2, r3
 800282c:	2bfa      	cmp	r3, #250	@ 0xfa
 800282e:	dc09      	bgt.n	8002844 <HX711_estimation_read+0x12c>
		{
			sum += temp[i];
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002834:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002838:	69fa      	ldr	r2, [r7, #28]
 800283a:	4413      	add	r3, r2
 800283c:	61fb      	str	r3, [r7, #28]
			j++;
 800283e:	6a3b      	ldr	r3, [r7, #32]
 8002840:	3301      	adds	r3, #1
 8002842:	623b      	str	r3, [r7, #32]
	for(i = 0; i < Estimation_samples; i++) {
 8002844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002846:	3301      	adds	r3, #1
 8002848:	627b      	str	r3, [r7, #36]	@ 0x24
 800284a:	78fb      	ldrb	r3, [r7, #3]
 800284c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800284e:	429a      	cmp	r2, r3
 8002850:	dbdd      	blt.n	800280e <HX711_estimation_read+0xf6>
		}
	}

	if(j == 0) return medium;
 8002852:	6a3b      	ldr	r3, [r7, #32]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d101      	bne.n	800285c <HX711_estimation_read+0x144>
 8002858:	693b      	ldr	r3, [r7, #16]
 800285a:	e01a      	b.n	8002892 <HX711_estimation_read+0x17a>


	val = sum/j - hx711->offset_val;
 800285c:	69fa      	ldr	r2, [r7, #28]
 800285e:	6a3b      	ldr	r3, [r7, #32]
 8002860:	fb92 f3f3 	sdiv	r3, r2, r3
 8002864:	4618      	mov	r0, r3
 8002866:	f7fe f9c9 	bl	8000bfc <__aeabi_i2f>
 800286a:	4602      	mov	r2, r0
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	691b      	ldr	r3, [r3, #16]
 8002870:	4619      	mov	r1, r3
 8002872:	4610      	mov	r0, r2
 8002874:	f7fe f90c 	bl	8000a90 <__aeabi_fsub>
 8002878:	4603      	mov	r3, r0
 800287a:	4618      	mov	r0, r3
 800287c:	f7fe fb62 	bl	8000f44 <__aeabi_f2iz>
 8002880:	4603      	mov	r3, r0
 8002882:	60fb      	str	r3, [r7, #12]
	hx711->last_estimation_read = val;
 8002884:	68f8      	ldr	r0, [r7, #12]
 8002886:	f7fe f9b9 	bl	8000bfc <__aeabi_i2f>
 800288a:	4602      	mov	r2, r0
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	615a      	str	r2, [r3, #20]

	return val;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	46b5      	mov	sp, r6
}
 8002894:	4618      	mov	r0, r3
 8002896:	372c      	adds	r7, #44	@ 0x2c
 8002898:	46bd      	mov	sp, r7
 800289a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800289e:	bf00      	nop
 80028a0:	80000003 	.word	0x80000003

080028a4 <HX711_estimation_weight_read>:
	hx711->offset_val += hx711->last_estimation_read;
}



void HX711_estimation_weight_read(HX711* hx711, uint8_t samples){
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b084      	sub	sp, #16
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
 80028ac:	460b      	mov	r3, r1
 80028ae:	70fb      	strb	r3, [r7, #3]
	long val = HX711_estimation_read(hx711, samples);
 80028b0:	78fb      	ldrb	r3, [r7, #3]
 80028b2:	4619      	mov	r1, r3
 80028b4:	6878      	ldr	r0, [r7, #4]
 80028b6:	f7ff ff2f 	bl	8002718 <HX711_estimation_read>
 80028ba:	60f8      	str	r0, [r7, #12]
	if(val == IS_NOT_READY) return;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	4a0e      	ldr	r2, [pc, #56]	@ (80028f8 <HX711_estimation_weight_read+0x54>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d014      	beq.n	80028ee <HX711_estimation_weight_read+0x4a>

	hx711->last_estimation_read  = (float)val/981 - hx711->offset_val;
 80028c4:	68f8      	ldr	r0, [r7, #12]
 80028c6:	f7fe f999 	bl	8000bfc <__aeabi_i2f>
 80028ca:	4603      	mov	r3, r0
 80028cc:	490b      	ldr	r1, [pc, #44]	@ (80028fc <HX711_estimation_weight_read+0x58>)
 80028ce:	4618      	mov	r0, r3
 80028d0:	f7fe fa9c 	bl	8000e0c <__aeabi_fdiv>
 80028d4:	4603      	mov	r3, r0
 80028d6:	461a      	mov	r2, r3
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	691b      	ldr	r3, [r3, #16]
 80028dc:	4619      	mov	r1, r3
 80028de:	4610      	mov	r0, r2
 80028e0:	f7fe f8d6 	bl	8000a90 <__aeabi_fsub>
 80028e4:	4603      	mov	r3, r0
 80028e6:	461a      	mov	r2, r3
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	615a      	str	r2, [r3, #20]
 80028ec:	e000      	b.n	80028f0 <HX711_estimation_weight_read+0x4c>
	if(val == IS_NOT_READY) return;
 80028ee:	bf00      	nop

}
 80028f0:	3710      	adds	r7, #16
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	80000003 	.word	0x80000003
 80028fc:	44754000 	.word	0x44754000

08002900 <HX711_weight_read_fast>:

void HX711_weight_read_fast(HX711* hx711){
 8002900:	b580      	push	{r7, lr}
 8002902:	b084      	sub	sp, #16
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]

	long val = HX711_read(hx711);
 8002908:	6878      	ldr	r0, [r7, #4]
 800290a:	f7ff fe79 	bl	8002600 <HX711_read>
 800290e:	60f8      	str	r0, [r7, #12]
	if(val == IS_NOT_READY) return;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	4a0e      	ldr	r2, [pc, #56]	@ (800294c <HX711_weight_read_fast+0x4c>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d014      	beq.n	8002942 <HX711_weight_read_fast+0x42>

	hx711->last_read = (float)val /981 - hx711->offset_val;
 8002918:	68f8      	ldr	r0, [r7, #12]
 800291a:	f7fe f96f 	bl	8000bfc <__aeabi_i2f>
 800291e:	4603      	mov	r3, r0
 8002920:	490b      	ldr	r1, [pc, #44]	@ (8002950 <HX711_weight_read_fast+0x50>)
 8002922:	4618      	mov	r0, r3
 8002924:	f7fe fa72 	bl	8000e0c <__aeabi_fdiv>
 8002928:	4603      	mov	r3, r0
 800292a:	461a      	mov	r2, r3
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	691b      	ldr	r3, [r3, #16]
 8002930:	4619      	mov	r1, r3
 8002932:	4610      	mov	r0, r2
 8002934:	f7fe f8ac 	bl	8000a90 <__aeabi_fsub>
 8002938:	4603      	mov	r3, r0
 800293a:	461a      	mov	r2, r3
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	619a      	str	r2, [r3, #24]
 8002940:	e000      	b.n	8002944 <HX711_weight_read_fast+0x44>
	if(val == IS_NOT_READY) return;
 8002942:	bf00      	nop

}
 8002944:	3710      	adds	r7, #16
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	80000003 	.word	0x80000003
 8002950:	44754000 	.word	0x44754000

08002954 <JoystickInit>:
void JoystickInit(Joystick* J, GPIO_TypeDef* up_port, uint16_t up_pin,
		GPIO_TypeDef* right_port, uint16_t right_pin,
		GPIO_TypeDef* down_port, uint16_t down_pin,
		GPIO_TypeDef* left_port, uint16_t left_pin,
		GPIO_TypeDef* click_port, uint16_t click_pin)
{
 8002954:	b480      	push	{r7}
 8002956:	b085      	sub	sp, #20
 8002958:	af00      	add	r7, sp, #0
 800295a:	60f8      	str	r0, [r7, #12]
 800295c:	60b9      	str	r1, [r7, #8]
 800295e:	603b      	str	r3, [r7, #0]
 8002960:	4613      	mov	r3, r2
 8002962:	80fb      	strh	r3, [r7, #6]
	J->up.GPIO_PORT = up_port;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	68ba      	ldr	r2, [r7, #8]
 8002968:	601a      	str	r2, [r3, #0]
	J->up.GPIO_PIN = up_pin;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	88fa      	ldrh	r2, [r7, #6]
 800296e:	809a      	strh	r2, [r3, #4]
	J->left.GPIO_PORT = left_port;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002974:	619a      	str	r2, [r3, #24]
	J->left.GPIO_PIN = left_pin;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800297a:	839a      	strh	r2, [r3, #28]
	J->down.GPIO_PORT = down_port;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	69fa      	ldr	r2, [r7, #28]
 8002980:	609a      	str	r2, [r3, #8]
	J->down.GPIO_PIN = down_pin;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	8c3a      	ldrh	r2, [r7, #32]
 8002986:	819a      	strh	r2, [r3, #12]
	J->right.GPIO_PORT = right_port;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	683a      	ldr	r2, [r7, #0]
 800298c:	611a      	str	r2, [r3, #16]
	J->right.GPIO_PIN = right_pin;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	8b3a      	ldrh	r2, [r7, #24]
 8002992:	829a      	strh	r2, [r3, #20]
	J->click.GPIO_PORT = click_port;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002998:	621a      	str	r2, [r3, #32]
	J->click.GPIO_PIN = click_pin;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800299e:	849a      	strh	r2, [r3, #36]	@ 0x24
}
 80029a0:	bf00      	nop
 80029a2:	3714      	adds	r7, #20
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bc80      	pop	{r7}
 80029a8:	4770      	bx	lr

080029aa <is_up_pressed>:

bool is_up_pressed(Joystick* J)
{
 80029aa:	b580      	push	{r7, lr}
 80029ac:	b082      	sub	sp, #8
 80029ae:	af00      	add	r7, sp, #0
 80029b0:	6078      	str	r0, [r7, #4]
	if(HAL_GPIO_ReadPin(J->up.GPIO_PORT, J->up.GPIO_PIN) == GPIO_PIN_RESET) return true;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	889b      	ldrh	r3, [r3, #4]
 80029ba:	4619      	mov	r1, r3
 80029bc:	4610      	mov	r0, r2
 80029be:	f001 fca7 	bl	8004310 <HAL_GPIO_ReadPin>
 80029c2:	4603      	mov	r3, r0
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d101      	bne.n	80029cc <is_up_pressed+0x22>
 80029c8:	2301      	movs	r3, #1
 80029ca:	e000      	b.n	80029ce <is_up_pressed+0x24>
	else return false;
 80029cc:	2300      	movs	r3, #0
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3708      	adds	r7, #8
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}

080029d6 <is_right_pressed>:
bool is_right_pressed(Joystick* J)
{
 80029d6:	b580      	push	{r7, lr}
 80029d8:	b082      	sub	sp, #8
 80029da:	af00      	add	r7, sp, #0
 80029dc:	6078      	str	r0, [r7, #4]
	if(HAL_GPIO_ReadPin(J->right.GPIO_PORT, J->right.GPIO_PIN) == GPIO_PIN_RESET) return true;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	691a      	ldr	r2, [r3, #16]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	8a9b      	ldrh	r3, [r3, #20]
 80029e6:	4619      	mov	r1, r3
 80029e8:	4610      	mov	r0, r2
 80029ea:	f001 fc91 	bl	8004310 <HAL_GPIO_ReadPin>
 80029ee:	4603      	mov	r3, r0
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d101      	bne.n	80029f8 <is_right_pressed+0x22>
 80029f4:	2301      	movs	r3, #1
 80029f6:	e000      	b.n	80029fa <is_right_pressed+0x24>
	else return false;
 80029f8:	2300      	movs	r3, #0
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	3708      	adds	r7, #8
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}

08002a02 <is_down_pressed>:
bool is_down_pressed(Joystick* J)
{
 8002a02:	b580      	push	{r7, lr}
 8002a04:	b082      	sub	sp, #8
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	6078      	str	r0, [r7, #4]
	if(HAL_GPIO_ReadPin(J->down.GPIO_PORT, J->down.GPIO_PIN) == GPIO_PIN_RESET) return true;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	689a      	ldr	r2, [r3, #8]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	899b      	ldrh	r3, [r3, #12]
 8002a12:	4619      	mov	r1, r3
 8002a14:	4610      	mov	r0, r2
 8002a16:	f001 fc7b 	bl	8004310 <HAL_GPIO_ReadPin>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d101      	bne.n	8002a24 <is_down_pressed+0x22>
 8002a20:	2301      	movs	r3, #1
 8002a22:	e000      	b.n	8002a26 <is_down_pressed+0x24>
	else return false;
 8002a24:	2300      	movs	r3, #0
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	3708      	adds	r7, #8
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}

08002a2e <is_left_pressed>:
bool is_left_pressed(Joystick* J)
{
 8002a2e:	b580      	push	{r7, lr}
 8002a30:	b082      	sub	sp, #8
 8002a32:	af00      	add	r7, sp, #0
 8002a34:	6078      	str	r0, [r7, #4]
	if(HAL_GPIO_ReadPin(J->left.GPIO_PORT, J->left.GPIO_PIN) == GPIO_PIN_RESET) return true;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	699a      	ldr	r2, [r3, #24]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	8b9b      	ldrh	r3, [r3, #28]
 8002a3e:	4619      	mov	r1, r3
 8002a40:	4610      	mov	r0, r2
 8002a42:	f001 fc65 	bl	8004310 <HAL_GPIO_ReadPin>
 8002a46:	4603      	mov	r3, r0
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d101      	bne.n	8002a50 <is_left_pressed+0x22>
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	e000      	b.n	8002a52 <is_left_pressed+0x24>
	else return false;
 8002a50:	2300      	movs	r3, #0
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	3708      	adds	r7, #8
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}

08002a5a <is_click_pressed>:

bool is_click_pressed(Joystick* J)
{
 8002a5a:	b580      	push	{r7, lr}
 8002a5c:	b082      	sub	sp, #8
 8002a5e:	af00      	add	r7, sp, #0
 8002a60:	6078      	str	r0, [r7, #4]
	if(HAL_GPIO_ReadPin(J->click.GPIO_PORT, J->click.GPIO_PIN) == GPIO_PIN_RESET) return true;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6a1a      	ldr	r2, [r3, #32]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8002a6a:	4619      	mov	r1, r3
 8002a6c:	4610      	mov	r0, r2
 8002a6e:	f001 fc4f 	bl	8004310 <HAL_GPIO_ReadPin>
 8002a72:	4603      	mov	r3, r0
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d101      	bne.n	8002a7c <is_click_pressed+0x22>
 8002a78:	2301      	movs	r3, #1
 8002a7a:	e000      	b.n	8002a7e <is_click_pressed+0x24>
	else return false;
 8002a7c:	2300      	movs	r3, #0
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	3708      	adds	r7, #8
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}
	...

08002a88 <pool_joystick>:

void pool_joystick(Joystick* J)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b086      	sub	sp, #24
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
	bool reading[5];
	reading[0] = is_up_pressed(J);
 8002a90:	6878      	ldr	r0, [r7, #4]
 8002a92:	f7ff ff8a 	bl	80029aa <is_up_pressed>
 8002a96:	4603      	mov	r3, r0
 8002a98:	733b      	strb	r3, [r7, #12]
	reading[1] = is_right_pressed(J);
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	f7ff ff9b 	bl	80029d6 <is_right_pressed>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	737b      	strb	r3, [r7, #13]
	reading[2] = is_down_pressed(J);
 8002aa4:	6878      	ldr	r0, [r7, #4]
 8002aa6:	f7ff ffac 	bl	8002a02 <is_down_pressed>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	73bb      	strb	r3, [r7, #14]
	reading[3] = is_left_pressed(J);
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	f7ff ffbd 	bl	8002a2e <is_left_pressed>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	73fb      	strb	r3, [r7, #15]
	reading[4] = is_click_pressed(J);
 8002ab8:	6878      	ldr	r0, [r7, #4]
 8002aba:	f7ff ffce 	bl	8002a5a <is_click_pressed>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	743b      	strb	r3, [r7, #16]

	for(int i = 0; i < 5; i ++)
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	617b      	str	r3, [r7, #20]
 8002ac6:	e04c      	b.n	8002b62 <pool_joystick+0xda>
	{
		if(J->last_read[i] != reading[i])
 8002ac8:	687a      	ldr	r2, [r7, #4]
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	4413      	add	r3, r2
 8002ace:	333c      	adds	r3, #60	@ 0x3c
 8002ad0:	781a      	ldrb	r2, [r3, #0]
 8002ad2:	f107 010c 	add.w	r1, r7, #12
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	440b      	add	r3, r1
 8002ada:	781b      	ldrb	r3, [r3, #0]
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d006      	beq.n	8002aee <pool_joystick+0x66>
			J->last_debounce[i] = SysTicks;
 8002ae0:	4b24      	ldr	r3, [pc, #144]	@ (8002b74 <pool_joystick+0xec>)
 8002ae2:	6819      	ldr	r1, [r3, #0]
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	697a      	ldr	r2, [r7, #20]
 8002ae8:	320a      	adds	r2, #10
 8002aea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

		if((SysTicks - J->last_debounce[i]) > DEBOUNCE_DELAY)
 8002aee:	4b21      	ldr	r3, [pc, #132]	@ (8002b74 <pool_joystick+0xec>)
 8002af0:	681a      	ldr	r2, [r3, #0]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6979      	ldr	r1, [r7, #20]
 8002af6:	310a      	adds	r1, #10
 8002af8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002afc:	1ad3      	subs	r3, r2, r3
 8002afe:	2b14      	cmp	r3, #20
 8002b00:	d921      	bls.n	8002b46 <pool_joystick+0xbe>
		{

			if(!J->stable[i] && reading[i])
 8002b02:	687a      	ldr	r2, [r7, #4]
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	4413      	add	r3, r2
 8002b08:	3346      	adds	r3, #70	@ 0x46
 8002b0a:	781b      	ldrb	r3, [r3, #0]
 8002b0c:	f083 0301 	eor.w	r3, r3, #1
 8002b10:	b2db      	uxtb	r3, r3
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d00c      	beq.n	8002b30 <pool_joystick+0xa8>
 8002b16:	f107 020c 	add.w	r2, r7, #12
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	4413      	add	r3, r2
 8002b1e:	781b      	ldrb	r3, [r3, #0]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d005      	beq.n	8002b30 <pool_joystick+0xa8>
				J->pressed[i] = true;
 8002b24:	687a      	ldr	r2, [r7, #4]
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	4413      	add	r3, r2
 8002b2a:	3341      	adds	r3, #65	@ 0x41
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	701a      	strb	r2, [r3, #0]

			J->stable[i] = reading[i];
 8002b30:	f107 020c 	add.w	r2, r7, #12
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	4413      	add	r3, r2
 8002b38:	7819      	ldrb	r1, [r3, #0]
 8002b3a:	687a      	ldr	r2, [r7, #4]
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	4413      	add	r3, r2
 8002b40:	3346      	adds	r3, #70	@ 0x46
 8002b42:	460a      	mov	r2, r1
 8002b44:	701a      	strb	r2, [r3, #0]
		}
		J->last_read[i] = reading[i];
 8002b46:	f107 020c 	add.w	r2, r7, #12
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	4413      	add	r3, r2
 8002b4e:	7819      	ldrb	r1, [r3, #0]
 8002b50:	687a      	ldr	r2, [r7, #4]
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	4413      	add	r3, r2
 8002b56:	333c      	adds	r3, #60	@ 0x3c
 8002b58:	460a      	mov	r2, r1
 8002b5a:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 5; i ++)
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	3301      	adds	r3, #1
 8002b60:	617b      	str	r3, [r7, #20]
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	2b04      	cmp	r3, #4
 8002b66:	ddaf      	ble.n	8002ac8 <pool_joystick+0x40>
	}

}
 8002b68:	bf00      	nop
 8002b6a:	bf00      	nop
 8002b6c:	3718      	adds	r7, #24
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	200002b4 	.word	0x200002b4

08002b78 <key_next_pressed>:
void (*key_back_fun)(HD44780* HD) = NULL;
void (*key_on_fun)(HD44780* HD) = NULL;


void key_next_pressed(HD44780* HD, Joystick* J)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b082      	sub	sp, #8
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
 8002b80:	6039      	str	r1, [r7, #0]
	if(J->pressed[2])
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d00b      	beq.n	8002ba4 <key_next_pressed+0x2c>
	{
		J->pressed[2] = false;
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
		if(key_next_fun) (*key_next_fun)(HD);
 8002b94:	4b05      	ldr	r3, [pc, #20]	@ (8002bac <key_next_pressed+0x34>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d003      	beq.n	8002ba4 <key_next_pressed+0x2c>
 8002b9c:	4b03      	ldr	r3, [pc, #12]	@ (8002bac <key_next_pressed+0x34>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	6878      	ldr	r0, [r7, #4]
 8002ba2:	4798      	blx	r3
	}
}
 8002ba4:	bf00      	nop
 8002ba6:	3708      	adds	r7, #8
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}
 8002bac:	200002a0 	.word	0x200002a0

08002bb0 <key_prev_pressed>:

void key_prev_pressed(HD44780* HD, Joystick* J)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b082      	sub	sp, #8
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
 8002bb8:	6039      	str	r1, [r7, #0]
	if(J->pressed[0])
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d00b      	beq.n	8002bdc <key_prev_pressed+0x2c>
	{
		J->pressed[0] = false;
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
		if(key_prev_fun) (*key_prev_fun)(HD);
 8002bcc:	4b05      	ldr	r3, [pc, #20]	@ (8002be4 <key_prev_pressed+0x34>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d003      	beq.n	8002bdc <key_prev_pressed+0x2c>
 8002bd4:	4b03      	ldr	r3, [pc, #12]	@ (8002be4 <key_prev_pressed+0x34>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	4798      	blx	r3

	}
}
 8002bdc:	bf00      	nop
 8002bde:	3708      	adds	r7, #8
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}
 8002be4:	200002a4 	.word	0x200002a4

08002be8 <key_enter_pressed>:

void key_enter_pressed(HD44780* HD, Joystick* J)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b082      	sub	sp, #8
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
 8002bf0:	6039      	str	r1, [r7, #0]
	if(J->pressed[1])
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d00b      	beq.n	8002c14 <key_enter_pressed+0x2c>
	{
		J->pressed[1] = false;
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
		if(key_enter_fun) (*key_enter_fun)(HD);
 8002c04:	4b05      	ldr	r3, [pc, #20]	@ (8002c1c <key_enter_pressed+0x34>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d003      	beq.n	8002c14 <key_enter_pressed+0x2c>
 8002c0c:	4b03      	ldr	r3, [pc, #12]	@ (8002c1c <key_enter_pressed+0x34>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	6878      	ldr	r0, [r7, #4]
 8002c12:	4798      	blx	r3

	}
}
 8002c14:	bf00      	nop
 8002c16:	3708      	adds	r7, #8
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}
 8002c1c:	200002a8 	.word	0x200002a8

08002c20 <key_back_pressed>:

void key_back_pressed(HD44780* HD, Joystick* J)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b082      	sub	sp, #8
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
 8002c28:	6039      	str	r1, [r7, #0]
	if(J->pressed[3])
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d00b      	beq.n	8002c4c <key_back_pressed+0x2c>
	{
		J->pressed[3] = false;
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	2200      	movs	r2, #0
 8002c38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		if(key_back_fun) (*key_back_fun)(HD);
 8002c3c:	4b05      	ldr	r3, [pc, #20]	@ (8002c54 <key_back_pressed+0x34>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d003      	beq.n	8002c4c <key_back_pressed+0x2c>
 8002c44:	4b03      	ldr	r3, [pc, #12]	@ (8002c54 <key_back_pressed+0x34>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	6878      	ldr	r0, [r7, #4]
 8002c4a:	4798      	blx	r3

	}
}
 8002c4c:	bf00      	nop
 8002c4e:	3708      	adds	r7, #8
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	200002ac 	.word	0x200002ac

08002c58 <key_on_pressed>:

void key_on_pressed(HD44780* HD, Joystick* J)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b082      	sub	sp, #8
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
 8002c60:	6039      	str	r1, [r7, #0]
	if(J->pressed[4])
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d00b      	beq.n	8002c84 <key_on_pressed+0x2c>
	{
		J->pressed[4] = false;
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	2200      	movs	r2, #0
 8002c70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
		if(key_on_fun) (*key_on_fun)(HD);
 8002c74:	4b05      	ldr	r3, [pc, #20]	@ (8002c8c <key_on_pressed+0x34>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d003      	beq.n	8002c84 <key_on_pressed+0x2c>
 8002c7c:	4b03      	ldr	r3, [pc, #12]	@ (8002c8c <key_on_pressed+0x34>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	6878      	ldr	r0, [r7, #4]
 8002c82:	4798      	blx	r3


	}

}
 8002c84:	bf00      	nop
 8002c86:	3708      	adds	r7, #8
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	200002b0 	.word	0x200002b0

08002c90 <Keypad_init>:
#define DEBOUNCE_DELAY 2



void Keypad_init(Keypad* keypad, pin_t* R_pins, pin_t* C_pins, uint8_t rows, uint8_t columns, char* keymap)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b086      	sub	sp, #24
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	60f8      	str	r0, [r7, #12]
 8002c98:	60b9      	str	r1, [r7, #8]
 8002c9a:	607a      	str	r2, [r7, #4]
 8002c9c:	70fb      	strb	r3, [r7, #3]

	keypad->rows = rows;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	78fa      	ldrb	r2, [r7, #3]
 8002ca2:	f883 2020 	strb.w	r2, [r3, #32]
	keypad->columns = columns;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002cac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
	keypad-> key_map = malloc(rows*columns*sizeof(char));
 8002cb0:	78fb      	ldrb	r3, [r7, #3]
 8002cb2:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002cb6:	fb02 f303 	mul.w	r3, r2, r3
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f002 ffd4 	bl	8005c68 <malloc>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	461a      	mov	r2, r3
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	601a      	str	r2, [r3, #0]

	for(int i = 0; i < rows * columns; i++) {
 8002cc8:	2300      	movs	r3, #0
 8002cca:	617b      	str	r3, [r7, #20]
 8002ccc:	e00b      	b.n	8002ce6 <Keypad_init+0x56>
	    keypad->key_map[i] = keymap[i];
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002cd2:	441a      	add	r2, r3
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	6819      	ldr	r1, [r3, #0]
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	440b      	add	r3, r1
 8002cdc:	7812      	ldrb	r2, [r2, #0]
 8002cde:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < rows * columns; i++) {
 8002ce0:	697b      	ldr	r3, [r7, #20]
 8002ce2:	3301      	adds	r3, #1
 8002ce4:	617b      	str	r3, [r7, #20]
 8002ce6:	78fb      	ldrb	r3, [r7, #3]
 8002ce8:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002cec:	fb02 f303 	mul.w	r3, r2, r3
 8002cf0:	697a      	ldr	r2, [r7, #20]
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	dbeb      	blt.n	8002cce <Keypad_init+0x3e>
	}

	keypad->R = R_pins;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	68ba      	ldr	r2, [r7, #8]
 8002cfa:	619a      	str	r2, [r3, #24]
	keypad->C = C_pins;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	687a      	ldr	r2, [r7, #4]
 8002d00:	61da      	str	r2, [r3, #28]

	keypad->read = malloc(rows*columns*sizeof(bool));
 8002d02:	78fb      	ldrb	r3, [r7, #3]
 8002d04:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002d08:	fb02 f303 	mul.w	r3, r2, r3
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f002 ffab 	bl	8005c68 <malloc>
 8002d12:	4603      	mov	r3, r0
 8002d14:	461a      	mov	r2, r3
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	605a      	str	r2, [r3, #4]
	keypad->stable = malloc(rows*columns*sizeof(bool));
 8002d1a:	78fb      	ldrb	r3, [r7, #3]
 8002d1c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002d20:	fb02 f303 	mul.w	r3, r2, r3
 8002d24:	4618      	mov	r0, r3
 8002d26:	f002 ff9f 	bl	8005c68 <malloc>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	461a      	mov	r2, r3
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	609a      	str	r2, [r3, #8]
	keypad->last_read = malloc(rows*columns*sizeof(bool));
 8002d32:	78fb      	ldrb	r3, [r7, #3]
 8002d34:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002d38:	fb02 f303 	mul.w	r3, r2, r3
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f002 ff93 	bl	8005c68 <malloc>
 8002d42:	4603      	mov	r3, r0
 8002d44:	461a      	mov	r2, r3
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	60da      	str	r2, [r3, #12]
	keypad->pressed = malloc(rows*columns*sizeof(bool));
 8002d4a:	78fb      	ldrb	r3, [r7, #3]
 8002d4c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002d50:	fb02 f303 	mul.w	r3, r2, r3
 8002d54:	4618      	mov	r0, r3
 8002d56:	f002 ff87 	bl	8005c68 <malloc>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	611a      	str	r2, [r3, #16]
	keypad->last_debounce = malloc(rows*columns*sizeof(uint32_t));
 8002d62:	78fb      	ldrb	r3, [r7, #3]
 8002d64:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002d68:	fb02 f303 	mul.w	r3, r2, r3
 8002d6c:	009b      	lsls	r3, r3, #2
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f002 ff7a 	bl	8005c68 <malloc>
 8002d74:	4603      	mov	r3, r0
 8002d76:	461a      	mov	r2, r3
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	615a      	str	r2, [r3, #20]

	for(uint8_t r = 0; r< rows; r++)
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	74fb      	strb	r3, [r7, #19]
 8002d80:	e03e      	b.n	8002e00 <Keypad_init+0x170>
	{
		for(uint8_t c = 0; c < columns; c++)
 8002d82:	2300      	movs	r3, #0
 8002d84:	74bb      	strb	r3, [r7, #18]
 8002d86:	e033      	b.n	8002df0 <Keypad_init+0x160>
		{
			keypad->stable[r*columns + c] = false;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	7cfa      	ldrb	r2, [r7, #19]
 8002d8e:	f897 1020 	ldrb.w	r1, [r7, #32]
 8002d92:	fb02 f101 	mul.w	r1, r2, r1
 8002d96:	7cba      	ldrb	r2, [r7, #18]
 8002d98:	440a      	add	r2, r1
 8002d9a:	4413      	add	r3, r2
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	701a      	strb	r2, [r3, #0]
			keypad->read[r*columns + c] = false;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	7cfa      	ldrb	r2, [r7, #19]
 8002da6:	f897 1020 	ldrb.w	r1, [r7, #32]
 8002daa:	fb02 f101 	mul.w	r1, r2, r1
 8002dae:	7cba      	ldrb	r2, [r7, #18]
 8002db0:	440a      	add	r2, r1
 8002db2:	4413      	add	r3, r2
 8002db4:	2200      	movs	r2, #0
 8002db6:	701a      	strb	r2, [r3, #0]
			keypad->last_read[r*columns + c] = false;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	68db      	ldr	r3, [r3, #12]
 8002dbc:	7cfa      	ldrb	r2, [r7, #19]
 8002dbe:	f897 1020 	ldrb.w	r1, [r7, #32]
 8002dc2:	fb02 f101 	mul.w	r1, r2, r1
 8002dc6:	7cba      	ldrb	r2, [r7, #18]
 8002dc8:	440a      	add	r2, r1
 8002dca:	4413      	add	r3, r2
 8002dcc:	2200      	movs	r2, #0
 8002dce:	701a      	strb	r2, [r3, #0]
			keypad->last_debounce[r*columns + c] = 0;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	695a      	ldr	r2, [r3, #20]
 8002dd4:	7cfb      	ldrb	r3, [r7, #19]
 8002dd6:	f897 1020 	ldrb.w	r1, [r7, #32]
 8002dda:	fb03 f101 	mul.w	r1, r3, r1
 8002dde:	7cbb      	ldrb	r3, [r7, #18]
 8002de0:	440b      	add	r3, r1
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	4413      	add	r3, r2
 8002de6:	2200      	movs	r2, #0
 8002de8:	601a      	str	r2, [r3, #0]
		for(uint8_t c = 0; c < columns; c++)
 8002dea:	7cbb      	ldrb	r3, [r7, #18]
 8002dec:	3301      	adds	r3, #1
 8002dee:	74bb      	strb	r3, [r7, #18]
 8002df0:	7cba      	ldrb	r2, [r7, #18]
 8002df2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002df6:	429a      	cmp	r2, r3
 8002df8:	d3c6      	bcc.n	8002d88 <Keypad_init+0xf8>
	for(uint8_t r = 0; r< rows; r++)
 8002dfa:	7cfb      	ldrb	r3, [r7, #19]
 8002dfc:	3301      	adds	r3, #1
 8002dfe:	74fb      	strb	r3, [r7, #19]
 8002e00:	7cfa      	ldrb	r2, [r7, #19]
 8002e02:	78fb      	ldrb	r3, [r7, #3]
 8002e04:	429a      	cmp	r2, r3
 8002e06:	d3bc      	bcc.n	8002d82 <Keypad_init+0xf2>
		}
	}
}
 8002e08:	bf00      	nop
 8002e0a:	bf00      	nop
 8002e0c:	3718      	adds	r7, #24
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd80      	pop	{r7, pc}

08002e12 <Keypad_scan>:

void Keypad_scan(Keypad* keypad)
{
 8002e12:	b580      	push	{r7, lr}
 8002e14:	b084      	sub	sp, #16
 8002e16:	af00      	add	r7, sp, #0
 8002e18:	6078      	str	r0, [r7, #4]
	for(uint8_t r = 0; r < keypad->rows; r++ )
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	73fb      	strb	r3, [r7, #15]
 8002e1e:	e051      	b.n	8002ec4 <Keypad_scan+0xb2>
	{

		HAL_GPIO_WritePin(keypad->R[r].GPIO_PORT, keypad->R[r].GPIO_PIN, GPIO_PIN_RESET);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	699a      	ldr	r2, [r3, #24]
 8002e24:	7bfb      	ldrb	r3, [r7, #15]
 8002e26:	00db      	lsls	r3, r3, #3
 8002e28:	4413      	add	r3, r2
 8002e2a:	6818      	ldr	r0, [r3, #0]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	699a      	ldr	r2, [r3, #24]
 8002e30:	7bfb      	ldrb	r3, [r7, #15]
 8002e32:	00db      	lsls	r3, r3, #3
 8002e34:	4413      	add	r3, r2
 8002e36:	889b      	ldrh	r3, [r3, #4]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	4619      	mov	r1, r3
 8002e3c:	f001 fa7f 	bl	800433e <HAL_GPIO_WritePin>


		for(uint8_t c = 0; c<keypad->columns; c++)
 8002e40:	2300      	movs	r3, #0
 8002e42:	73bb      	strb	r3, [r7, #14]
 8002e44:	e025      	b.n	8002e92 <Keypad_scan+0x80>
		{
            GPIO_PinState state = HAL_GPIO_ReadPin(keypad->C[c].GPIO_PORT, keypad->C[c].GPIO_PIN);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	69da      	ldr	r2, [r3, #28]
 8002e4a:	7bbb      	ldrb	r3, [r7, #14]
 8002e4c:	00db      	lsls	r3, r3, #3
 8002e4e:	4413      	add	r3, r2
 8002e50:	6818      	ldr	r0, [r3, #0]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	69da      	ldr	r2, [r3, #28]
 8002e56:	7bbb      	ldrb	r3, [r7, #14]
 8002e58:	00db      	lsls	r3, r3, #3
 8002e5a:	4413      	add	r3, r2
 8002e5c:	889b      	ldrh	r3, [r3, #4]
 8002e5e:	4619      	mov	r1, r3
 8002e60:	f001 fa56 	bl	8004310 <HAL_GPIO_ReadPin>
 8002e64:	4603      	mov	r3, r0
 8002e66:	737b      	strb	r3, [r7, #13]


            keypad->read[r*keypad->columns + c] = (state == GPIO_PIN_RESET);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	7bfa      	ldrb	r2, [r7, #15]
 8002e6e:	6879      	ldr	r1, [r7, #4]
 8002e70:	f891 1021 	ldrb.w	r1, [r1, #33]	@ 0x21
 8002e74:	fb02 f101 	mul.w	r1, r2, r1
 8002e78:	7bba      	ldrb	r2, [r7, #14]
 8002e7a:	440a      	add	r2, r1
 8002e7c:	4413      	add	r3, r2
 8002e7e:	7b7a      	ldrb	r2, [r7, #13]
 8002e80:	2a00      	cmp	r2, #0
 8002e82:	bf0c      	ite	eq
 8002e84:	2201      	moveq	r2, #1
 8002e86:	2200      	movne	r2, #0
 8002e88:	b2d2      	uxtb	r2, r2
 8002e8a:	701a      	strb	r2, [r3, #0]
		for(uint8_t c = 0; c<keypad->columns; c++)
 8002e8c:	7bbb      	ldrb	r3, [r7, #14]
 8002e8e:	3301      	adds	r3, #1
 8002e90:	73bb      	strb	r3, [r7, #14]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002e98:	7bba      	ldrb	r2, [r7, #14]
 8002e9a:	429a      	cmp	r2, r3
 8002e9c:	d3d3      	bcc.n	8002e46 <Keypad_scan+0x34>
		}
		HAL_GPIO_WritePin(keypad->R[r].GPIO_PORT, keypad->R[r].GPIO_PIN, GPIO_PIN_SET);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	699a      	ldr	r2, [r3, #24]
 8002ea2:	7bfb      	ldrb	r3, [r7, #15]
 8002ea4:	00db      	lsls	r3, r3, #3
 8002ea6:	4413      	add	r3, r2
 8002ea8:	6818      	ldr	r0, [r3, #0]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	699a      	ldr	r2, [r3, #24]
 8002eae:	7bfb      	ldrb	r3, [r7, #15]
 8002eb0:	00db      	lsls	r3, r3, #3
 8002eb2:	4413      	add	r3, r2
 8002eb4:	889b      	ldrh	r3, [r3, #4]
 8002eb6:	2201      	movs	r2, #1
 8002eb8:	4619      	mov	r1, r3
 8002eba:	f001 fa40 	bl	800433e <HAL_GPIO_WritePin>
	for(uint8_t r = 0; r < keypad->rows; r++ )
 8002ebe:	7bfb      	ldrb	r3, [r7, #15]
 8002ec0:	3301      	adds	r3, #1
 8002ec2:	73fb      	strb	r3, [r7, #15]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002eca:	7bfa      	ldrb	r2, [r7, #15]
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d3a7      	bcc.n	8002e20 <Keypad_scan+0xe>

	}
}
 8002ed0:	bf00      	nop
 8002ed2:	bf00      	nop
 8002ed4:	3710      	adds	r7, #16
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}
	...

08002edc <Keypad_get_pressed>:

void Keypad_get_pressed(Keypad* keypad)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b084      	sub	sp, #16
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
	Keypad_scan(keypad);
 8002ee4:	6878      	ldr	r0, [r7, #4]
 8002ee6:	f7ff ff94 	bl	8002e12 <Keypad_scan>


	for(uint8_t r = 0; r < keypad->rows; r++)
 8002eea:	2300      	movs	r3, #0
 8002eec:	73fb      	strb	r3, [r7, #15]
 8002eee:	e062      	b.n	8002fb6 <Keypad_get_pressed+0xda>
	{
		for(uint8_t c = 0; c < keypad->columns; c++){
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	73bb      	strb	r3, [r7, #14]
 8002ef4:	e056      	b.n	8002fa4 <Keypad_get_pressed+0xc8>
			///
			uint8_t index = r*keypad->columns + c;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002efc:	7bfa      	ldrb	r2, [r7, #15]
 8002efe:	fb02 f303 	mul.w	r3, r2, r3
 8002f02:	b2da      	uxtb	r2, r3
 8002f04:	7bbb      	ldrb	r3, [r7, #14]
 8002f06:	4413      	add	r3, r2
 8002f08:	737b      	strb	r3, [r7, #13]
			if(keypad->last_read[index] != keypad->read[index])
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	68da      	ldr	r2, [r3, #12]
 8002f0e:	7b7b      	ldrb	r3, [r7, #13]
 8002f10:	4413      	add	r3, r2
 8002f12:	781a      	ldrb	r2, [r3, #0]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6859      	ldr	r1, [r3, #4]
 8002f18:	7b7b      	ldrb	r3, [r7, #13]
 8002f1a:	440b      	add	r3, r1
 8002f1c:	781b      	ldrb	r3, [r3, #0]
 8002f1e:	429a      	cmp	r2, r3
 8002f20:	d007      	beq.n	8002f32 <Keypad_get_pressed+0x56>
				keypad->last_debounce[index] = SysTicks;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	695a      	ldr	r2, [r3, #20]
 8002f26:	7b7b      	ldrb	r3, [r7, #13]
 8002f28:	009b      	lsls	r3, r3, #2
 8002f2a:	4413      	add	r3, r2
 8002f2c:	4a27      	ldr	r2, [pc, #156]	@ (8002fcc <Keypad_get_pressed+0xf0>)
 8002f2e:	6812      	ldr	r2, [r2, #0]
 8002f30:	601a      	str	r2, [r3, #0]

			if((SysTicks - keypad->last_debounce[index]) > DEBOUNCE_DELAY)
 8002f32:	4b26      	ldr	r3, [pc, #152]	@ (8002fcc <Keypad_get_pressed+0xf0>)
 8002f34:	681a      	ldr	r2, [r3, #0]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6959      	ldr	r1, [r3, #20]
 8002f3a:	7b7b      	ldrb	r3, [r7, #13]
 8002f3c:	009b      	lsls	r3, r3, #2
 8002f3e:	440b      	add	r3, r1
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	1ad3      	subs	r3, r2, r3
 8002f44:	2b02      	cmp	r3, #2
 8002f46:	d920      	bls.n	8002f8a <Keypad_get_pressed+0xae>
			{
				if(!keypad->stable[index] && keypad->read[index])
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	689a      	ldr	r2, [r3, #8]
 8002f4c:	7b7b      	ldrb	r3, [r7, #13]
 8002f4e:	4413      	add	r3, r2
 8002f50:	781b      	ldrb	r3, [r3, #0]
 8002f52:	f083 0301 	eor.w	r3, r3, #1
 8002f56:	b2db      	uxtb	r3, r3
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d00c      	beq.n	8002f76 <Keypad_get_pressed+0x9a>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	685a      	ldr	r2, [r3, #4]
 8002f60:	7b7b      	ldrb	r3, [r7, #13]
 8002f62:	4413      	add	r3, r2
 8002f64:	781b      	ldrb	r3, [r3, #0]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d005      	beq.n	8002f76 <Keypad_get_pressed+0x9a>
					keypad->pressed[index] = true;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	691a      	ldr	r2, [r3, #16]
 8002f6e:	7b7b      	ldrb	r3, [r7, #13]
 8002f70:	4413      	add	r3, r2
 8002f72:	2201      	movs	r2, #1
 8002f74:	701a      	strb	r2, [r3, #0]


				keypad->stable[index] = keypad->read[index];
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	685a      	ldr	r2, [r3, #4]
 8002f7a:	7b7b      	ldrb	r3, [r7, #13]
 8002f7c:	441a      	add	r2, r3
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6899      	ldr	r1, [r3, #8]
 8002f82:	7b7b      	ldrb	r3, [r7, #13]
 8002f84:	440b      	add	r3, r1
 8002f86:	7812      	ldrb	r2, [r2, #0]
 8002f88:	701a      	strb	r2, [r3, #0]
			}
			keypad->last_read[index] = keypad->read[index];
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	685a      	ldr	r2, [r3, #4]
 8002f8e:	7b7b      	ldrb	r3, [r7, #13]
 8002f90:	441a      	add	r2, r3
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	68d9      	ldr	r1, [r3, #12]
 8002f96:	7b7b      	ldrb	r3, [r7, #13]
 8002f98:	440b      	add	r3, r1
 8002f9a:	7812      	ldrb	r2, [r2, #0]
 8002f9c:	701a      	strb	r2, [r3, #0]
		for(uint8_t c = 0; c < keypad->columns; c++){
 8002f9e:	7bbb      	ldrb	r3, [r7, #14]
 8002fa0:	3301      	adds	r3, #1
 8002fa2:	73bb      	strb	r3, [r7, #14]
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002faa:	7bba      	ldrb	r2, [r7, #14]
 8002fac:	429a      	cmp	r2, r3
 8002fae:	d3a2      	bcc.n	8002ef6 <Keypad_get_pressed+0x1a>
	for(uint8_t r = 0; r < keypad->rows; r++)
 8002fb0:	7bfb      	ldrb	r3, [r7, #15]
 8002fb2:	3301      	adds	r3, #1
 8002fb4:	73fb      	strb	r3, [r7, #15]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fbc:	7bfa      	ldrb	r2, [r7, #15]
 8002fbe:	429a      	cmp	r2, r3
 8002fc0:	d396      	bcc.n	8002ef0 <Keypad_get_pressed+0x14>

		}

	}

}
 8002fc2:	bf00      	nop
 8002fc4:	bf00      	nop
 8002fc6:	3710      	adds	r7, #16
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	200002b4 	.word	0x200002b4

08002fd0 <Keypad_return_val>:


char Keypad_return_val(Keypad* keypad)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b085      	sub	sp, #20
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
	char c ='\0';
 8002fd8:	2300      	movs	r3, #0
 8002fda:	73fb      	strb	r3, [r7, #15]
	for(int r = 0; r < keypad->rows * keypad->columns; r++)
 8002fdc:	2300      	movs	r3, #0
 8002fde:	60bb      	str	r3, [r7, #8]
 8002fe0:	e015      	b.n	800300e <Keypad_return_val+0x3e>
		{


				if(keypad->pressed[r])
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	691a      	ldr	r2, [r3, #16]
 8002fe6:	68bb      	ldr	r3, [r7, #8]
 8002fe8:	4413      	add	r3, r2
 8002fea:	781b      	ldrb	r3, [r3, #0]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d00b      	beq.n	8003008 <Keypad_return_val+0x38>
				{
					keypad->pressed[r] = false;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	691a      	ldr	r2, [r3, #16]
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	4413      	add	r3, r2
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	701a      	strb	r2, [r3, #0]
					c = keypad->key_map[r];
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	4413      	add	r3, r2
 8003004:	781b      	ldrb	r3, [r3, #0]
 8003006:	73fb      	strb	r3, [r7, #15]
	for(int r = 0; r < keypad->rows * keypad->columns; r++)
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	3301      	adds	r3, #1
 800300c:	60bb      	str	r3, [r7, #8]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003014:	461a      	mov	r2, r3
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800301c:	fb02 f303 	mul.w	r3, r2, r3
 8003020:	68ba      	ldr	r2, [r7, #8]
 8003022:	429a      	cmp	r2, r3
 8003024:	dbdd      	blt.n	8002fe2 <Keypad_return_val+0x12>

				}
		}
	return c;
 8003026:	7bfb      	ldrb	r3, [r7, #15]
}
 8003028:	4618      	mov	r0, r3
 800302a:	3714      	adds	r7, #20
 800302c:	46bd      	mov	sp, r7
 800302e:	bc80      	pop	{r7}
 8003030:	4770      	bx	lr

08003032 <Keypad_digit_control>:
 */
#include "Keypad_control.h"


void Keypad_digit_control(HD44780* HD, Keypad_control* Kc, char minus_plus, int digits, void (*Keypad_enter_fun)(HD44780* HD))
{
 8003032:	b580      	push	{r7, lr}
 8003034:	b086      	sub	sp, #24
 8003036:	af00      	add	r7, sp, #0
 8003038:	60f8      	str	r0, [r7, #12]
 800303a:	60b9      	str	r1, [r7, #8]
 800303c:	603b      	str	r3, [r7, #0]
 800303e:	4613      	mov	r3, r2
 8003040:	71fb      	strb	r3, [r7, #7]
	char c = Keypad_return_val(Kc->K);
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4618      	mov	r0, r3
 8003048:	f7ff ffc2 	bl	8002fd0 <Keypad_return_val>
 800304c:	4603      	mov	r3, r0
 800304e:	74fb      	strb	r3, [r7, #19]

		if (c != '\0') {
 8003050:	7cfb      	ldrb	r3, [r7, #19]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d060      	beq.n	8003118 <Keypad_digit_control+0xe6>
				switch (c) {
 8003056:	7cfb      	ldrb	r3, [r7, #19]
 8003058:	2b23      	cmp	r3, #35	@ 0x23
 800305a:	d030      	beq.n	80030be <Keypad_digit_control+0x8c>
 800305c:	2b2a      	cmp	r3, #42	@ 0x2a
 800305e:	d132      	bne.n	80030c6 <Keypad_digit_control+0x94>
				case '*':
					if (Kc->K_offset > 0) {
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	791b      	ldrb	r3, [r3, #4]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d014      	beq.n	8003092 <Keypad_digit_control+0x60>
						Kc->K_str[Kc->K_offset] = NULL;
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	689b      	ldr	r3, [r3, #8]
 800306c:	68ba      	ldr	r2, [r7, #8]
 800306e:	7912      	ldrb	r2, [r2, #4]
 8003070:	4413      	add	r3, r2
 8003072:	2200      	movs	r2, #0
 8003074:	701a      	strb	r2, [r3, #0]
						Kc->K_str[--Kc->K_offset] = '\0';
 8003076:	68bb      	ldr	r3, [r7, #8]
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	68ba      	ldr	r2, [r7, #8]
 800307c:	7912      	ldrb	r2, [r2, #4]
 800307e:	3a01      	subs	r2, #1
 8003080:	b2d1      	uxtb	r1, r2
 8003082:	68ba      	ldr	r2, [r7, #8]
 8003084:	7111      	strb	r1, [r2, #4]
 8003086:	68ba      	ldr	r2, [r7, #8]
 8003088:	7912      	ldrb	r2, [r2, #4]
 800308a:	4413      	add	r3, r2
 800308c:	2200      	movs	r2, #0
 800308e:	701a      	strb	r2, [r3, #0]
					{
						if(minus_plus == '-')
							Kc->K_str[Kc->K_offset++] = '-';
						Kc->K_str[Kc->K_offset] = '\0';
					}
					break;
 8003090:	e042      	b.n	8003118 <Keypad_digit_control+0xe6>
						if(minus_plus == '-')
 8003092:	79fb      	ldrb	r3, [r7, #7]
 8003094:	2b2d      	cmp	r3, #45	@ 0x2d
 8003096:	d10a      	bne.n	80030ae <Keypad_digit_control+0x7c>
							Kc->K_str[Kc->K_offset++] = '-';
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	689a      	ldr	r2, [r3, #8]
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	791b      	ldrb	r3, [r3, #4]
 80030a0:	1c59      	adds	r1, r3, #1
 80030a2:	b2c8      	uxtb	r0, r1
 80030a4:	68b9      	ldr	r1, [r7, #8]
 80030a6:	7108      	strb	r0, [r1, #4]
 80030a8:	4413      	add	r3, r2
 80030aa:	222d      	movs	r2, #45	@ 0x2d
 80030ac:	701a      	strb	r2, [r3, #0]
						Kc->K_str[Kc->K_offset] = '\0';
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	68ba      	ldr	r2, [r7, #8]
 80030b4:	7912      	ldrb	r2, [r2, #4]
 80030b6:	4413      	add	r3, r2
 80030b8:	2200      	movs	r2, #0
 80030ba:	701a      	strb	r2, [r3, #0]
					break;
 80030bc:	e02c      	b.n	8003118 <Keypad_digit_control+0xe6>
				case '#':
						Keypad_enter_fun(HD);
 80030be:	6a3b      	ldr	r3, [r7, #32]
 80030c0:	68f8      	ldr	r0, [r7, #12]
 80030c2:	4798      	blx	r3
					break;
 80030c4:	e028      	b.n	8003118 <Keypad_digit_control+0xe6>
				default:
					int max_offset = minus_plus == '-' ? digits - 1 : digits;
 80030c6:	79fb      	ldrb	r3, [r7, #7]
 80030c8:	2b2d      	cmp	r3, #45	@ 0x2d
 80030ca:	d102      	bne.n	80030d2 <Keypad_digit_control+0xa0>
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	3b01      	subs	r3, #1
 80030d0:	e000      	b.n	80030d4 <Keypad_digit_control+0xa2>
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	617b      	str	r3, [r7, #20]
					if(Kc->K_str[0] == '-') max_offset++;
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	689b      	ldr	r3, [r3, #8]
 80030da:	781b      	ldrb	r3, [r3, #0]
 80030dc:	2b2d      	cmp	r3, #45	@ 0x2d
 80030de:	d102      	bne.n	80030e6 <Keypad_digit_control+0xb4>
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	3301      	adds	r3, #1
 80030e4:	617b      	str	r3, [r7, #20]

					if (Kc->K_offset < max_offset) {
 80030e6:	68bb      	ldr	r3, [r7, #8]
 80030e8:	791b      	ldrb	r3, [r3, #4]
 80030ea:	461a      	mov	r2, r3
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	4293      	cmp	r3, r2
 80030f0:	dd11      	ble.n	8003116 <Keypad_digit_control+0xe4>
						Kc->K_str[Kc->K_offset++] = c;
 80030f2:	68bb      	ldr	r3, [r7, #8]
 80030f4:	689a      	ldr	r2, [r3, #8]
 80030f6:	68bb      	ldr	r3, [r7, #8]
 80030f8:	791b      	ldrb	r3, [r3, #4]
 80030fa:	1c59      	adds	r1, r3, #1
 80030fc:	b2c8      	uxtb	r0, r1
 80030fe:	68b9      	ldr	r1, [r7, #8]
 8003100:	7108      	strb	r0, [r1, #4]
 8003102:	4413      	add	r3, r2
 8003104:	7cfa      	ldrb	r2, [r7, #19]
 8003106:	701a      	strb	r2, [r3, #0]
						Kc->K_str[Kc->K_offset] = '\0';
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	68ba      	ldr	r2, [r7, #8]
 800310e:	7912      	ldrb	r2, [r2, #4]
 8003110:	4413      	add	r3, r2
 8003112:	2200      	movs	r2, #0
 8003114:	701a      	strb	r2, [r3, #0]
					}
					break;
 8003116:	bf00      	nop
				}
			}
}
 8003118:	bf00      	nop
 800311a:	3718      	adds	r7, #24
 800311c:	46bd      	mov	sp, r7
 800311e:	bd80      	pop	{r7, pc}

08003120 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b088      	sub	sp, #32
 8003124:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003126:	f107 0310 	add.w	r3, r7, #16
 800312a:	2200      	movs	r2, #0
 800312c:	601a      	str	r2, [r3, #0]
 800312e:	605a      	str	r2, [r3, #4]
 8003130:	609a      	str	r2, [r3, #8]
 8003132:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003134:	4b5c      	ldr	r3, [pc, #368]	@ (80032a8 <MX_GPIO_Init+0x188>)
 8003136:	699b      	ldr	r3, [r3, #24]
 8003138:	4a5b      	ldr	r2, [pc, #364]	@ (80032a8 <MX_GPIO_Init+0x188>)
 800313a:	f043 0310 	orr.w	r3, r3, #16
 800313e:	6193      	str	r3, [r2, #24]
 8003140:	4b59      	ldr	r3, [pc, #356]	@ (80032a8 <MX_GPIO_Init+0x188>)
 8003142:	699b      	ldr	r3, [r3, #24]
 8003144:	f003 0310 	and.w	r3, r3, #16
 8003148:	60fb      	str	r3, [r7, #12]
 800314a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800314c:	4b56      	ldr	r3, [pc, #344]	@ (80032a8 <MX_GPIO_Init+0x188>)
 800314e:	699b      	ldr	r3, [r3, #24]
 8003150:	4a55      	ldr	r2, [pc, #340]	@ (80032a8 <MX_GPIO_Init+0x188>)
 8003152:	f043 0304 	orr.w	r3, r3, #4
 8003156:	6193      	str	r3, [r2, #24]
 8003158:	4b53      	ldr	r3, [pc, #332]	@ (80032a8 <MX_GPIO_Init+0x188>)
 800315a:	699b      	ldr	r3, [r3, #24]
 800315c:	f003 0304 	and.w	r3, r3, #4
 8003160:	60bb      	str	r3, [r7, #8]
 8003162:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003164:	4b50      	ldr	r3, [pc, #320]	@ (80032a8 <MX_GPIO_Init+0x188>)
 8003166:	699b      	ldr	r3, [r3, #24]
 8003168:	4a4f      	ldr	r2, [pc, #316]	@ (80032a8 <MX_GPIO_Init+0x188>)
 800316a:	f043 0308 	orr.w	r3, r3, #8
 800316e:	6193      	str	r3, [r2, #24]
 8003170:	4b4d      	ldr	r3, [pc, #308]	@ (80032a8 <MX_GPIO_Init+0x188>)
 8003172:	699b      	ldr	r3, [r3, #24]
 8003174:	f003 0308 	and.w	r3, r3, #8
 8003178:	607b      	str	r3, [r7, #4]
 800317a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800317c:	4b4a      	ldr	r3, [pc, #296]	@ (80032a8 <MX_GPIO_Init+0x188>)
 800317e:	699b      	ldr	r3, [r3, #24]
 8003180:	4a49      	ldr	r2, [pc, #292]	@ (80032a8 <MX_GPIO_Init+0x188>)
 8003182:	f043 0320 	orr.w	r3, r3, #32
 8003186:	6193      	str	r3, [r2, #24]
 8003188:	4b47      	ldr	r3, [pc, #284]	@ (80032a8 <MX_GPIO_Init+0x188>)
 800318a:	699b      	ldr	r3, [r3, #24]
 800318c:	f003 0320 	and.w	r3, r3, #32
 8003190:	603b      	str	r3, [r7, #0]
 8003192:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, KEYPAD_R3_Pin|KEYPAD_R2_Pin|KEYPAD_R1_Pin|KEYPAD_R4_Pin, GPIO_PIN_SET);
 8003194:	2201      	movs	r2, #1
 8003196:	f642 0188 	movw	r1, #10376	@ 0x2888
 800319a:	4844      	ldr	r0, [pc, #272]	@ (80032ac <MX_GPIO_Init+0x18c>)
 800319c:	f001 f8cf 	bl	800433e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HX711_CLK_GPIO_Port, HX711_CLK_Pin, GPIO_PIN_RESET);
 80031a0:	2200      	movs	r2, #0
 80031a2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80031a6:	4842      	ldr	r0, [pc, #264]	@ (80032b0 <MX_GPIO_Init+0x190>)
 80031a8:	f001 f8c9 	bl	800433e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LCD1602_E_Pin|LCD1602_RW_Pin|LCD1602_RS_Pin, GPIO_PIN_RESET);
 80031ac:	2200      	movs	r2, #0
 80031ae:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
 80031b2:	4840      	ldr	r0, [pc, #256]	@ (80032b4 <MX_GPIO_Init+0x194>)
 80031b4:	f001 f8c3 	bl	800433e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80031b8:	2200      	movs	r2, #0
 80031ba:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80031be:	483e      	ldr	r0, [pc, #248]	@ (80032b8 <MX_GPIO_Init+0x198>)
 80031c0:	f001 f8bd 	bl	800433e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LCD1602_D7_Pin LCD1602_D6_Pin LCD1602_D5_Pin LCD1602_D4_Pin
                           J_CLICK_Pin */
  GPIO_InitStruct.Pin = LCD1602_D7_Pin|LCD1602_D6_Pin|LCD1602_D5_Pin|LCD1602_D4_Pin
 80031c4:	232f      	movs	r3, #47	@ 0x2f
 80031c6:	613b      	str	r3, [r7, #16]
                          |J_CLICK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80031c8:	2300      	movs	r3, #0
 80031ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80031cc:	2302      	movs	r3, #2
 80031ce:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80031d0:	f107 0310 	add.w	r3, r7, #16
 80031d4:	4619      	mov	r1, r3
 80031d6:	4837      	ldr	r0, [pc, #220]	@ (80032b4 <MX_GPIO_Init+0x194>)
 80031d8:	f000 fe5a 	bl	8003e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : J_UP_Pin J_DOWN_Pin J_RIGHT_Pin J_LEFT_Pin */
  GPIO_InitStruct.Pin = J_UP_Pin|J_DOWN_Pin|J_RIGHT_Pin|J_LEFT_Pin;
 80031dc:	230f      	movs	r3, #15
 80031de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80031e0:	2300      	movs	r3, #0
 80031e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031e4:	2300      	movs	r3, #0
 80031e6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031e8:	f107 0310 	add.w	r3, r7, #16
 80031ec:	4619      	mov	r1, r3
 80031ee:	4830      	ldr	r0, [pc, #192]	@ (80032b0 <MX_GPIO_Init+0x190>)
 80031f0:	f000 fe4e 	bl	8003e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEYPAD_C3_Pin KEYPAD_C2_Pin KEYPAD_C1_Pin */
  GPIO_InitStruct.Pin = KEYPAD_C3_Pin|KEYPAD_C2_Pin|KEYPAD_C1_Pin;
 80031f4:	f240 2322 	movw	r3, #546	@ 0x222
 80031f8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80031fa:	2300      	movs	r3, #0
 80031fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80031fe:	2301      	movs	r3, #1
 8003200:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003202:	f107 0310 	add.w	r3, r7, #16
 8003206:	4619      	mov	r1, r3
 8003208:	4828      	ldr	r0, [pc, #160]	@ (80032ac <MX_GPIO_Init+0x18c>)
 800320a:	f000 fe41 	bl	8003e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEYPAD_R3_Pin KEYPAD_R2_Pin KEYPAD_R1_Pin KEYPAD_R4_Pin */
  GPIO_InitStruct.Pin = KEYPAD_R3_Pin|KEYPAD_R2_Pin|KEYPAD_R1_Pin|KEYPAD_R4_Pin;
 800320e:	f642 0388 	movw	r3, #10376	@ 0x2888
 8003212:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003214:	2301      	movs	r3, #1
 8003216:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003218:	2300      	movs	r3, #0
 800321a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800321c:	2302      	movs	r3, #2
 800321e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003220:	f107 0310 	add.w	r3, r7, #16
 8003224:	4619      	mov	r1, r3
 8003226:	4821      	ldr	r0, [pc, #132]	@ (80032ac <MX_GPIO_Init+0x18c>)
 8003228:	f000 fe32 	bl	8003e90 <HAL_GPIO_Init>

  /*Configure GPIO pin : HX711_DATA_Pin */
  GPIO_InitStruct.Pin = HX711_DATA_Pin;
 800322c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003230:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003232:	2300      	movs	r3, #0
 8003234:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003236:	2301      	movs	r3, #1
 8003238:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HX711_DATA_GPIO_Port, &GPIO_InitStruct);
 800323a:	f107 0310 	add.w	r3, r7, #16
 800323e:	4619      	mov	r1, r3
 8003240:	481b      	ldr	r0, [pc, #108]	@ (80032b0 <MX_GPIO_Init+0x190>)
 8003242:	f000 fe25 	bl	8003e90 <HAL_GPIO_Init>

  /*Configure GPIO pin : HX711_CLK_Pin */
  GPIO_InitStruct.Pin = HX711_CLK_Pin;
 8003246:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800324a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800324c:	2301      	movs	r3, #1
 800324e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003250:	2300      	movs	r3, #0
 8003252:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003254:	2302      	movs	r3, #2
 8003256:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(HX711_CLK_GPIO_Port, &GPIO_InitStruct);
 8003258:	f107 0310 	add.w	r3, r7, #16
 800325c:	4619      	mov	r1, r3
 800325e:	4814      	ldr	r0, [pc, #80]	@ (80032b0 <MX_GPIO_Init+0x190>)
 8003260:	f000 fe16 	bl	8003e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD1602_E_Pin LCD1602_RW_Pin LCD1602_RS_Pin */
  GPIO_InitStruct.Pin = LCD1602_E_Pin|LCD1602_RW_Pin|LCD1602_RS_Pin;
 8003264:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8003268:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800326a:	2301      	movs	r3, #1
 800326c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800326e:	2300      	movs	r3, #0
 8003270:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003272:	2302      	movs	r3, #2
 8003274:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003276:	f107 0310 	add.w	r3, r7, #16
 800327a:	4619      	mov	r1, r3
 800327c:	480d      	ldr	r0, [pc, #52]	@ (80032b4 <MX_GPIO_Init+0x194>)
 800327e:	f000 fe07 	bl	8003e90 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8003282:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003286:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003288:	2301      	movs	r3, #1
 800328a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800328c:	2300      	movs	r3, #0
 800328e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003290:	2302      	movs	r3, #2
 8003292:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8003294:	f107 0310 	add.w	r3, r7, #16
 8003298:	4619      	mov	r1, r3
 800329a:	4807      	ldr	r0, [pc, #28]	@ (80032b8 <MX_GPIO_Init+0x198>)
 800329c:	f000 fdf8 	bl	8003e90 <HAL_GPIO_Init>

}
 80032a0:	bf00      	nop
 80032a2:	3720      	adds	r7, #32
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	40021000 	.word	0x40021000
 80032ac:	40011400 	.word	0x40011400
 80032b0:	40010800 	.word	0x40010800
 80032b4:	40011000 	.word	0x40011000
 80032b8:	40010c00 	.word	0x40010c00

080032bc <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b082      	sub	sp, #8
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  if (ch == '\n') {
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2b0a      	cmp	r3, #10
 80032c8:	d102      	bne.n	80032d0 <__io_putchar+0x14>
    __io_putchar('\r');
 80032ca:	200d      	movs	r0, #13
 80032cc:	f7ff fff6 	bl	80032bc <__io_putchar>
  }
  HAL_UART_Transmit(&huart3, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80032d0:	1d39      	adds	r1, r7, #4
 80032d2:	f04f 33ff 	mov.w	r3, #4294967295
 80032d6:	2201      	movs	r2, #1
 80032d8:	4803      	ldr	r0, [pc, #12]	@ (80032e8 <__io_putchar+0x2c>)
 80032da:	f002 faed 	bl	80058b8 <HAL_UART_Transmit>
  return 1;
 80032de:	2301      	movs	r3, #1
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	3708      	adds	r7, #8
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}
 80032e8:	2000034c 	.word	0x2000034c

080032ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80032ec:	b5b0      	push	{r4, r5, r7, lr}
 80032ee:	b0e2      	sub	sp, #392	@ 0x188
 80032f0:	af0c      	add	r7, sp, #48	@ 0x30
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80032f2:	f000 fc63 	bl	8003bbc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80032f6:	f000 f915 	bl	8003524 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80032fa:	f7ff ff11 	bl	8003120 <MX_GPIO_Init>
  MX_TIM1_Init();
 80032fe:	f000 fa87 	bl	8003810 <MX_TIM1_Init>
  MX_USART3_UART_Init();
 8003302:	f000 fbbf 	bl	8003a84 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8003306:	f000 fad3 	bl	80038b0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  char tmp[] = {
 800330a:	4a72      	ldr	r2, [pc, #456]	@ (80034d4 <main+0x1e8>)
 800330c:	f507 73a6 	add.w	r3, r7, #332	@ 0x14c
 8003310:	ca07      	ldmia	r2, {r0, r1, r2}
 8003312:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  HX711 hx711_weight;
  HD44780 hd44780_lcd1602;
  Joystick J;
  Keypad K;

  pin_t K_r_pins[] = {
 8003316:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800331a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800331e:	4a6e      	ldr	r2, [pc, #440]	@ (80034d8 <main+0x1ec>)
 8003320:	461c      	mov	r4, r3
 8003322:	4615      	mov	r5, r2
 8003324:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003326:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003328:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800332c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      {KEYPAD_R3_GPIO_Port, KEYPAD_R3_Pin},
      {KEYPAD_R4_GPIO_Port, KEYPAD_R4_Pin}
  };


  pin_t K_c_pins[] = {
 8003330:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8003334:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003338:	4a68      	ldr	r2, [pc, #416]	@ (80034dc <main+0x1f0>)
 800333a:	461c      	mov	r4, r3
 800333c:	4615      	mov	r5, r2
 800333e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003340:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003342:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003346:	e884 0003 	stmia.w	r4, {r0, r1}
      {KEYPAD_C1_GPIO_Port, KEYPAD_C1_Pin},
      {KEYPAD_C2_GPIO_Port, KEYPAD_C2_Pin},
      {KEYPAD_C3_GPIO_Port, KEYPAD_C3_Pin}
  };

  HAL_TIM_Base_Start(&htim2);
 800334a:	4865      	ldr	r0, [pc, #404]	@ (80034e0 <main+0x1f4>)
 800334c:	f001 fc88 	bl	8004c60 <HAL_TIM_Base_Start>
  Gen_libary_Timer_init(&htim1);
 8003350:	4864      	ldr	r0, [pc, #400]	@ (80034e4 <main+0x1f8>)
 8003352:	f7fd fe1d 	bl	8000f90 <Gen_libary_Timer_init>

  Keypad_init(&K, K_r_pins, K_c_pins, 4, 3, tmp);
 8003356:	1d3a      	adds	r2, r7, #4
 8003358:	f107 011c 	add.w	r1, r7, #28
 800335c:	f107 003c 	add.w	r0, r7, #60	@ 0x3c
 8003360:	f507 73a6 	add.w	r3, r7, #332	@ 0x14c
 8003364:	9301      	str	r3, [sp, #4]
 8003366:	2303      	movs	r3, #3
 8003368:	9300      	str	r3, [sp, #0]
 800336a:	2304      	movs	r3, #4
 800336c:	f7ff fc90 	bl	8002c90 <Keypad_init>
  HX711_default_init(&hx711_weight, HX711_CLK_GPIO_Port, HX711_CLK_Pin, HX711_DATA_GPIO_Port, HX711_DATA_Pin);
 8003370:	f507 7098 	add.w	r0, r7, #304	@ 0x130
 8003374:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003378:	9300      	str	r3, [sp, #0]
 800337a:	4b5b      	ldr	r3, [pc, #364]	@ (80034e8 <main+0x1fc>)
 800337c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003380:	4959      	ldr	r1, [pc, #356]	@ (80034e8 <main+0x1fc>)
 8003382:	f7ff f865 	bl	8002450 <HX711_default_init>
  HX711_set_gain(&hx711_weight, 128);
 8003386:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800338a:	2180      	movs	r1, #128	@ 0x80
 800338c:	4618      	mov	r0, r3
 800338e:	f7ff f8e3 	bl	8002558 <HX711_set_gain>


  HD44780_init(&hd44780_lcd1602, LCD1602_RS_GPIO_Port, LCD1602_RS_Pin, LCD1602_RW_GPIO_Port, LCD1602_RW_Pin,
 8003392:	f107 00ac 	add.w	r0, r7, #172	@ 0xac
 8003396:	2301      	movs	r3, #1
 8003398:	930a      	str	r3, [sp, #40]	@ 0x28
 800339a:	4b54      	ldr	r3, [pc, #336]	@ (80034ec <main+0x200>)
 800339c:	9309      	str	r3, [sp, #36]	@ 0x24
 800339e:	2302      	movs	r3, #2
 80033a0:	9308      	str	r3, [sp, #32]
 80033a2:	4b52      	ldr	r3, [pc, #328]	@ (80034ec <main+0x200>)
 80033a4:	9307      	str	r3, [sp, #28]
 80033a6:	2304      	movs	r3, #4
 80033a8:	9306      	str	r3, [sp, #24]
 80033aa:	4b50      	ldr	r3, [pc, #320]	@ (80034ec <main+0x200>)
 80033ac:	9305      	str	r3, [sp, #20]
 80033ae:	2308      	movs	r3, #8
 80033b0:	9304      	str	r3, [sp, #16]
 80033b2:	4b4e      	ldr	r3, [pc, #312]	@ (80034ec <main+0x200>)
 80033b4:	9303      	str	r3, [sp, #12]
 80033b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80033ba:	9302      	str	r3, [sp, #8]
 80033bc:	4b4b      	ldr	r3, [pc, #300]	@ (80034ec <main+0x200>)
 80033be:	9301      	str	r3, [sp, #4]
 80033c0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80033c4:	9300      	str	r3, [sp, #0]
 80033c6:	4b49      	ldr	r3, [pc, #292]	@ (80034ec <main+0x200>)
 80033c8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80033cc:	4947      	ldr	r1, [pc, #284]	@ (80034ec <main+0x200>)
 80033ce:	f7fd fee1 	bl	8001194 <HD44780_init>
		  LCD1602_E_GPIO_Port, LCD1602_E_Pin, LCD1602_D4_GPIO_Port,  LCD1602_D4_Pin, LCD1602_D5_GPIO_Port,
		  LCD1602_D5_Pin, LCD1602_D6_GPIO_Port, LCD1602_D6_Pin, LCD1602_D7_GPIO_Port, LCD1602_D7_Pin);
  HD44780_init_brightness(&hd44780_lcd1602, &htim2, &TIM2->CCR1, &TIM2->ARR, TIM_CHANNEL_1);
 80033d2:	f107 00ac 	add.w	r0, r7, #172	@ 0xac
 80033d6:	2300      	movs	r3, #0
 80033d8:	9300      	str	r3, [sp, #0]
 80033da:	4b45      	ldr	r3, [pc, #276]	@ (80034f0 <main+0x204>)
 80033dc:	4a45      	ldr	r2, [pc, #276]	@ (80034f4 <main+0x208>)
 80033de:	4940      	ldr	r1, [pc, #256]	@ (80034e0 <main+0x1f4>)
 80033e0:	f7fd ffd0 	bl	8001384 <HD44780_init_brightness>
  HD44780_init_keypad(&hd44780_lcd1602, &K);
 80033e4:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 80033e8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80033ec:	4611      	mov	r1, r2
 80033ee:	4618      	mov	r0, r3
 80033f0:	f7fd fff0 	bl	80013d4 <HD44780_init_keypad>
  HD44780_init_menu(&hd44780_lcd1602, &menu_1);
 80033f4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80033f8:	493f      	ldr	r1, [pc, #252]	@ (80034f8 <main+0x20c>)
 80033fa:	4618      	mov	r0, r3
 80033fc:	f7fe fdae 	bl	8001f5c <HD44780_init_menu>
  HD44780_init_weight(&hd44780_lcd1602, &hx711_weight);
 8003400:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8003404:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003408:	4611      	mov	r1, r2
 800340a:	4618      	mov	r0, r3
 800340c:	f7fd ffd5 	bl	80013ba <HD44780_init_weight>
  JoystickInit(&J, J_UP_GPIO_Port, J_UP_Pin,
 8003410:	f107 0060 	add.w	r0, r7, #96	@ 0x60
 8003414:	2320      	movs	r3, #32
 8003416:	9306      	str	r3, [sp, #24]
 8003418:	4b34      	ldr	r3, [pc, #208]	@ (80034ec <main+0x200>)
 800341a:	9305      	str	r3, [sp, #20]
 800341c:	2308      	movs	r3, #8
 800341e:	9304      	str	r3, [sp, #16]
 8003420:	4b31      	ldr	r3, [pc, #196]	@ (80034e8 <main+0x1fc>)
 8003422:	9303      	str	r3, [sp, #12]
 8003424:	2302      	movs	r3, #2
 8003426:	9302      	str	r3, [sp, #8]
 8003428:	4b2f      	ldr	r3, [pc, #188]	@ (80034e8 <main+0x1fc>)
 800342a:	9301      	str	r3, [sp, #4]
 800342c:	2304      	movs	r3, #4
 800342e:	9300      	str	r3, [sp, #0]
 8003430:	4b2d      	ldr	r3, [pc, #180]	@ (80034e8 <main+0x1fc>)
 8003432:	2201      	movs	r2, #1
 8003434:	492c      	ldr	r1, [pc, #176]	@ (80034e8 <main+0x1fc>)
 8003436:	f7ff fa8d 	bl	8002954 <JoystickInit>
		  J_DOWN_GPIO_Port, J_DOWN_Pin, J_LEFT_GPIO_Port,
		  J_LEFT_Pin, J_CLICK_GPIO_Port, J_CLICK_Pin);



   key_next_fun = HD44780_next_m;
 800343a:	4b30      	ldr	r3, [pc, #192]	@ (80034fc <main+0x210>)
 800343c:	4a30      	ldr	r2, [pc, #192]	@ (8003500 <main+0x214>)
 800343e:	601a      	str	r2, [r3, #0]
   key_prev_fun = HD44780_prev_m;
 8003440:	4b30      	ldr	r3, [pc, #192]	@ (8003504 <main+0x218>)
 8003442:	4a31      	ldr	r2, [pc, #196]	@ (8003508 <main+0x21c>)
 8003444:	601a      	str	r2, [r3, #0]
   key_enter_fun = HD44780_enter_m;
 8003446:	4b31      	ldr	r3, [pc, #196]	@ (800350c <main+0x220>)
 8003448:	4a31      	ldr	r2, [pc, #196]	@ (8003510 <main+0x224>)
 800344a:	601a      	str	r2, [r3, #0]
   key_back_fun = HD44780_get_back_m;
 800344c:	4b31      	ldr	r3, [pc, #196]	@ (8003514 <main+0x228>)
 800344e:	4a32      	ldr	r2, [pc, #200]	@ (8003518 <main+0x22c>)
 8003450:	601a      	str	r2, [r3, #0]
   key_on_fun = HD44780_on_m;
 8003452:	4b32      	ldr	r3, [pc, #200]	@ (800351c <main+0x230>)
 8003454:	4a32      	ldr	r2, [pc, #200]	@ (8003520 <main+0x234>)
 8003456:	601a      	str	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  disp_menu_fun_callbacks_state_machine(&hd44780_lcd1602);
 8003458:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800345c:	4618      	mov	r0, r3
 800345e:	f7fe fcd9 	bl	8001e14 <disp_menu_fun_callbacks_state_machine>

	 HX711_weight_read_fast(&hx711_weight);
 8003462:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003466:	4618      	mov	r0, r3
 8003468:	f7ff fa4a 	bl	8002900 <HX711_weight_read_fast>

	 pool_joystick(&J);
 800346c:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8003470:	4618      	mov	r0, r3
 8003472:	f7ff fb09 	bl	8002a88 <pool_joystick>
	 Keypad_get_pressed(&K);
 8003476:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800347a:	4618      	mov	r0, r3
 800347c:	f7ff fd2e 	bl	8002edc <Keypad_get_pressed>
	 key_next_pressed(&hd44780_lcd1602, &J);
 8003480:	f107 0260 	add.w	r2, r7, #96	@ 0x60
 8003484:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003488:	4611      	mov	r1, r2
 800348a:	4618      	mov	r0, r3
 800348c:	f7ff fb74 	bl	8002b78 <key_next_pressed>
	 key_prev_pressed(&hd44780_lcd1602, &J);
 8003490:	f107 0260 	add.w	r2, r7, #96	@ 0x60
 8003494:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003498:	4611      	mov	r1, r2
 800349a:	4618      	mov	r0, r3
 800349c:	f7ff fb88 	bl	8002bb0 <key_prev_pressed>
	 key_enter_pressed(&hd44780_lcd1602, &J);
 80034a0:	f107 0260 	add.w	r2, r7, #96	@ 0x60
 80034a4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80034a8:	4611      	mov	r1, r2
 80034aa:	4618      	mov	r0, r3
 80034ac:	f7ff fb9c 	bl	8002be8 <key_enter_pressed>
	 key_back_pressed(&hd44780_lcd1602, &J);
 80034b0:	f107 0260 	add.w	r2, r7, #96	@ 0x60
 80034b4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80034b8:	4611      	mov	r1, r2
 80034ba:	4618      	mov	r0, r3
 80034bc:	f7ff fbb0 	bl	8002c20 <key_back_pressed>
	 key_on_pressed(&hd44780_lcd1602, &J);
 80034c0:	f107 0260 	add.w	r2, r7, #96	@ 0x60
 80034c4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80034c8:	4611      	mov	r1, r2
 80034ca:	4618      	mov	r0, r3
 80034cc:	f7ff fbc4 	bl	8002c58 <key_on_pressed>
	  disp_menu_fun_callbacks_state_machine(&hd44780_lcd1602);
 80034d0:	bf00      	nop
 80034d2:	e7c1      	b.n	8003458 <main+0x16c>
 80034d4:	08008b40 	.word	0x08008b40
 80034d8:	08008b4c 	.word	0x08008b4c
 80034dc:	08008b6c 	.word	0x08008b6c
 80034e0:	20000304 	.word	0x20000304
 80034e4:	200002bc 	.word	0x200002bc
 80034e8:	40010800 	.word	0x40010800
 80034ec:	40011000 	.word	0x40011000
 80034f0:	4000002c 	.word	0x4000002c
 80034f4:	40000034 	.word	0x40000034
 80034f8:	20000000 	.word	0x20000000
 80034fc:	200002a0 	.word	0x200002a0
 8003500:	08001fb7 	.word	0x08001fb7
 8003504:	200002a4 	.word	0x200002a4
 8003508:	0800205b 	.word	0x0800205b
 800350c:	200002a8 	.word	0x200002a8
 8003510:	08002101 	.word	0x08002101
 8003514:	200002ac 	.word	0x200002ac
 8003518:	08002169 	.word	0x08002169
 800351c:	200002b0 	.word	0x200002b0
 8003520:	080021d3 	.word	0x080021d3

08003524 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b090      	sub	sp, #64	@ 0x40
 8003528:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800352a:	f107 0318 	add.w	r3, r7, #24
 800352e:	2228      	movs	r2, #40	@ 0x28
 8003530:	2100      	movs	r1, #0
 8003532:	4618      	mov	r0, r3
 8003534:	f003 fa67 	bl	8006a06 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003538:	1d3b      	adds	r3, r7, #4
 800353a:	2200      	movs	r2, #0
 800353c:	601a      	str	r2, [r3, #0]
 800353e:	605a      	str	r2, [r3, #4]
 8003540:	609a      	str	r2, [r3, #8]
 8003542:	60da      	str	r2, [r3, #12]
 8003544:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003546:	2302      	movs	r3, #2
 8003548:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800354a:	2301      	movs	r3, #1
 800354c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800354e:	2310      	movs	r3, #16
 8003550:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003552:	2302      	movs	r3, #2
 8003554:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8003556:	2300      	movs	r3, #0
 8003558:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800355a:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 800355e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003560:	f107 0318 	add.w	r3, r7, #24
 8003564:	4618      	mov	r0, r3
 8003566:	f000 ff1b 	bl	80043a0 <HAL_RCC_OscConfig>
 800356a:	4603      	mov	r3, r0
 800356c:	2b00      	cmp	r3, #0
 800356e:	d001      	beq.n	8003574 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8003570:	f000 f819 	bl	80035a6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003574:	230f      	movs	r3, #15
 8003576:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003578:	2302      	movs	r3, #2
 800357a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800357c:	2300      	movs	r3, #0
 800357e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003580:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003584:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003586:	2300      	movs	r3, #0
 8003588:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800358a:	1d3b      	adds	r3, r7, #4
 800358c:	2102      	movs	r1, #2
 800358e:	4618      	mov	r0, r3
 8003590:	f001 f988 	bl	80048a4 <HAL_RCC_ClockConfig>
 8003594:	4603      	mov	r3, r0
 8003596:	2b00      	cmp	r3, #0
 8003598:	d001      	beq.n	800359e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800359a:	f000 f804 	bl	80035a6 <Error_Handler>
  }
}
 800359e:	bf00      	nop
 80035a0:	3740      	adds	r7, #64	@ 0x40
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}

080035a6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80035a6:	b480      	push	{r7}
 80035a8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80035aa:	b672      	cpsid	i
}
 80035ac:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80035ae:	bf00      	nop
 80035b0:	e7fd      	b.n	80035ae <Error_Handler+0x8>
	...

080035b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b085      	sub	sp, #20
 80035b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80035ba:	4b15      	ldr	r3, [pc, #84]	@ (8003610 <HAL_MspInit+0x5c>)
 80035bc:	699b      	ldr	r3, [r3, #24]
 80035be:	4a14      	ldr	r2, [pc, #80]	@ (8003610 <HAL_MspInit+0x5c>)
 80035c0:	f043 0301 	orr.w	r3, r3, #1
 80035c4:	6193      	str	r3, [r2, #24]
 80035c6:	4b12      	ldr	r3, [pc, #72]	@ (8003610 <HAL_MspInit+0x5c>)
 80035c8:	699b      	ldr	r3, [r3, #24]
 80035ca:	f003 0301 	and.w	r3, r3, #1
 80035ce:	60bb      	str	r3, [r7, #8]
 80035d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80035d2:	4b0f      	ldr	r3, [pc, #60]	@ (8003610 <HAL_MspInit+0x5c>)
 80035d4:	69db      	ldr	r3, [r3, #28]
 80035d6:	4a0e      	ldr	r2, [pc, #56]	@ (8003610 <HAL_MspInit+0x5c>)
 80035d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80035dc:	61d3      	str	r3, [r2, #28]
 80035de:	4b0c      	ldr	r3, [pc, #48]	@ (8003610 <HAL_MspInit+0x5c>)
 80035e0:	69db      	ldr	r3, [r3, #28]
 80035e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035e6:	607b      	str	r3, [r7, #4]
 80035e8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80035ea:	4b0a      	ldr	r3, [pc, #40]	@ (8003614 <HAL_MspInit+0x60>)
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	60fb      	str	r3, [r7, #12]
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80035f6:	60fb      	str	r3, [r7, #12]
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80035fe:	60fb      	str	r3, [r7, #12]
 8003600:	4a04      	ldr	r2, [pc, #16]	@ (8003614 <HAL_MspInit+0x60>)
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003606:	bf00      	nop
 8003608:	3714      	adds	r7, #20
 800360a:	46bd      	mov	sp, r7
 800360c:	bc80      	pop	{r7}
 800360e:	4770      	bx	lr
 8003610:	40021000 	.word	0x40021000
 8003614:	40010000 	.word	0x40010000

08003618 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003618:	b480      	push	{r7}
 800361a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800361c:	bf00      	nop
 800361e:	e7fd      	b.n	800361c <NMI_Handler+0x4>

08003620 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003620:	b480      	push	{r7}
 8003622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003624:	bf00      	nop
 8003626:	e7fd      	b.n	8003624 <HardFault_Handler+0x4>

08003628 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003628:	b480      	push	{r7}
 800362a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800362c:	bf00      	nop
 800362e:	e7fd      	b.n	800362c <MemManage_Handler+0x4>

08003630 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003630:	b480      	push	{r7}
 8003632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003634:	bf00      	nop
 8003636:	e7fd      	b.n	8003634 <BusFault_Handler+0x4>

08003638 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003638:	b480      	push	{r7}
 800363a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800363c:	bf00      	nop
 800363e:	e7fd      	b.n	800363c <UsageFault_Handler+0x4>

08003640 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003640:	b480      	push	{r7}
 8003642:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003644:	bf00      	nop
 8003646:	46bd      	mov	sp, r7
 8003648:	bc80      	pop	{r7}
 800364a:	4770      	bx	lr

0800364c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800364c:	b480      	push	{r7}
 800364e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003650:	bf00      	nop
 8003652:	46bd      	mov	sp, r7
 8003654:	bc80      	pop	{r7}
 8003656:	4770      	bx	lr

08003658 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003658:	b480      	push	{r7}
 800365a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800365c:	bf00      	nop
 800365e:	46bd      	mov	sp, r7
 8003660:	bc80      	pop	{r7}
 8003662:	4770      	bx	lr

08003664 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	SysTicks++;
 8003668:	4b04      	ldr	r3, [pc, #16]	@ (800367c <SysTick_Handler+0x18>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	3301      	adds	r3, #1
 800366e:	4a03      	ldr	r2, [pc, #12]	@ (800367c <SysTick_Handler+0x18>)
 8003670:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003672:	f000 fae9 	bl	8003c48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003676:	bf00      	nop
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	200002b4 	.word	0x200002b4

08003680 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003680:	b480      	push	{r7}
 8003682:	af00      	add	r7, sp, #0
  return 1;
 8003684:	2301      	movs	r3, #1
}
 8003686:	4618      	mov	r0, r3
 8003688:	46bd      	mov	sp, r7
 800368a:	bc80      	pop	{r7}
 800368c:	4770      	bx	lr

0800368e <_kill>:

int _kill(int pid, int sig)
{
 800368e:	b580      	push	{r7, lr}
 8003690:	b082      	sub	sp, #8
 8003692:	af00      	add	r7, sp, #0
 8003694:	6078      	str	r0, [r7, #4]
 8003696:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003698:	f003 fa18 	bl	8006acc <__errno>
 800369c:	4603      	mov	r3, r0
 800369e:	2216      	movs	r2, #22
 80036a0:	601a      	str	r2, [r3, #0]
  return -1;
 80036a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80036a6:	4618      	mov	r0, r3
 80036a8:	3708      	adds	r7, #8
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bd80      	pop	{r7, pc}

080036ae <_exit>:

void _exit (int status)
{
 80036ae:	b580      	push	{r7, lr}
 80036b0:	b082      	sub	sp, #8
 80036b2:	af00      	add	r7, sp, #0
 80036b4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80036b6:	f04f 31ff 	mov.w	r1, #4294967295
 80036ba:	6878      	ldr	r0, [r7, #4]
 80036bc:	f7ff ffe7 	bl	800368e <_kill>
  while (1) {}    /* Make sure we hang here */
 80036c0:	bf00      	nop
 80036c2:	e7fd      	b.n	80036c0 <_exit+0x12>

080036c4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b086      	sub	sp, #24
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	60f8      	str	r0, [r7, #12]
 80036cc:	60b9      	str	r1, [r7, #8]
 80036ce:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036d0:	2300      	movs	r3, #0
 80036d2:	617b      	str	r3, [r7, #20]
 80036d4:	e00a      	b.n	80036ec <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80036d6:	f3af 8000 	nop.w
 80036da:	4601      	mov	r1, r0
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	1c5a      	adds	r2, r3, #1
 80036e0:	60ba      	str	r2, [r7, #8]
 80036e2:	b2ca      	uxtb	r2, r1
 80036e4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	3301      	adds	r3, #1
 80036ea:	617b      	str	r3, [r7, #20]
 80036ec:	697a      	ldr	r2, [r7, #20]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	429a      	cmp	r2, r3
 80036f2:	dbf0      	blt.n	80036d6 <_read+0x12>
  }

  return len;
 80036f4:	687b      	ldr	r3, [r7, #4]
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	3718      	adds	r7, #24
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}

080036fe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80036fe:	b580      	push	{r7, lr}
 8003700:	b086      	sub	sp, #24
 8003702:	af00      	add	r7, sp, #0
 8003704:	60f8      	str	r0, [r7, #12]
 8003706:	60b9      	str	r1, [r7, #8]
 8003708:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800370a:	2300      	movs	r3, #0
 800370c:	617b      	str	r3, [r7, #20]
 800370e:	e009      	b.n	8003724 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	1c5a      	adds	r2, r3, #1
 8003714:	60ba      	str	r2, [r7, #8]
 8003716:	781b      	ldrb	r3, [r3, #0]
 8003718:	4618      	mov	r0, r3
 800371a:	f7ff fdcf 	bl	80032bc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	3301      	adds	r3, #1
 8003722:	617b      	str	r3, [r7, #20]
 8003724:	697a      	ldr	r2, [r7, #20]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	429a      	cmp	r2, r3
 800372a:	dbf1      	blt.n	8003710 <_write+0x12>
  }
  return len;
 800372c:	687b      	ldr	r3, [r7, #4]
}
 800372e:	4618      	mov	r0, r3
 8003730:	3718      	adds	r7, #24
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}

08003736 <_close>:

int _close(int file)
{
 8003736:	b480      	push	{r7}
 8003738:	b083      	sub	sp, #12
 800373a:	af00      	add	r7, sp, #0
 800373c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800373e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003742:	4618      	mov	r0, r3
 8003744:	370c      	adds	r7, #12
 8003746:	46bd      	mov	sp, r7
 8003748:	bc80      	pop	{r7}
 800374a:	4770      	bx	lr

0800374c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800374c:	b480      	push	{r7}
 800374e:	b083      	sub	sp, #12
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
 8003754:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800375c:	605a      	str	r2, [r3, #4]
  return 0;
 800375e:	2300      	movs	r3, #0
}
 8003760:	4618      	mov	r0, r3
 8003762:	370c      	adds	r7, #12
 8003764:	46bd      	mov	sp, r7
 8003766:	bc80      	pop	{r7}
 8003768:	4770      	bx	lr

0800376a <_isatty>:

int _isatty(int file)
{
 800376a:	b480      	push	{r7}
 800376c:	b083      	sub	sp, #12
 800376e:	af00      	add	r7, sp, #0
 8003770:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003772:	2301      	movs	r3, #1
}
 8003774:	4618      	mov	r0, r3
 8003776:	370c      	adds	r7, #12
 8003778:	46bd      	mov	sp, r7
 800377a:	bc80      	pop	{r7}
 800377c:	4770      	bx	lr

0800377e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800377e:	b480      	push	{r7}
 8003780:	b085      	sub	sp, #20
 8003782:	af00      	add	r7, sp, #0
 8003784:	60f8      	str	r0, [r7, #12]
 8003786:	60b9      	str	r1, [r7, #8]
 8003788:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800378a:	2300      	movs	r3, #0
}
 800378c:	4618      	mov	r0, r3
 800378e:	3714      	adds	r7, #20
 8003790:	46bd      	mov	sp, r7
 8003792:	bc80      	pop	{r7}
 8003794:	4770      	bx	lr
	...

08003798 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b086      	sub	sp, #24
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80037a0:	4a14      	ldr	r2, [pc, #80]	@ (80037f4 <_sbrk+0x5c>)
 80037a2:	4b15      	ldr	r3, [pc, #84]	@ (80037f8 <_sbrk+0x60>)
 80037a4:	1ad3      	subs	r3, r2, r3
 80037a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80037a8:	697b      	ldr	r3, [r7, #20]
 80037aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80037ac:	4b13      	ldr	r3, [pc, #76]	@ (80037fc <_sbrk+0x64>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d102      	bne.n	80037ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80037b4:	4b11      	ldr	r3, [pc, #68]	@ (80037fc <_sbrk+0x64>)
 80037b6:	4a12      	ldr	r2, [pc, #72]	@ (8003800 <_sbrk+0x68>)
 80037b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80037ba:	4b10      	ldr	r3, [pc, #64]	@ (80037fc <_sbrk+0x64>)
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	4413      	add	r3, r2
 80037c2:	693a      	ldr	r2, [r7, #16]
 80037c4:	429a      	cmp	r2, r3
 80037c6:	d207      	bcs.n	80037d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80037c8:	f003 f980 	bl	8006acc <__errno>
 80037cc:	4603      	mov	r3, r0
 80037ce:	220c      	movs	r2, #12
 80037d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80037d2:	f04f 33ff 	mov.w	r3, #4294967295
 80037d6:	e009      	b.n	80037ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80037d8:	4b08      	ldr	r3, [pc, #32]	@ (80037fc <_sbrk+0x64>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80037de:	4b07      	ldr	r3, [pc, #28]	@ (80037fc <_sbrk+0x64>)
 80037e0:	681a      	ldr	r2, [r3, #0]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	4413      	add	r3, r2
 80037e6:	4a05      	ldr	r2, [pc, #20]	@ (80037fc <_sbrk+0x64>)
 80037e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80037ea:	68fb      	ldr	r3, [r7, #12]
}
 80037ec:	4618      	mov	r0, r3
 80037ee:	3718      	adds	r7, #24
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bd80      	pop	{r7, pc}
 80037f4:	20005000 	.word	0x20005000
 80037f8:	00000400 	.word	0x00000400
 80037fc:	200002b8 	.word	0x200002b8
 8003800:	200004e8 	.word	0x200004e8

08003804 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003804:	b480      	push	{r7}
 8003806:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003808:	bf00      	nop
 800380a:	46bd      	mov	sp, r7
 800380c:	bc80      	pop	{r7}
 800380e:	4770      	bx	lr

08003810 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b086      	sub	sp, #24
 8003814:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003816:	f107 0308 	add.w	r3, r7, #8
 800381a:	2200      	movs	r2, #0
 800381c:	601a      	str	r2, [r3, #0]
 800381e:	605a      	str	r2, [r3, #4]
 8003820:	609a      	str	r2, [r3, #8]
 8003822:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003824:	463b      	mov	r3, r7
 8003826:	2200      	movs	r2, #0
 8003828:	601a      	str	r2, [r3, #0]
 800382a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800382c:	4b1e      	ldr	r3, [pc, #120]	@ (80038a8 <MX_TIM1_Init+0x98>)
 800382e:	4a1f      	ldr	r2, [pc, #124]	@ (80038ac <MX_TIM1_Init+0x9c>)
 8003830:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 63;
 8003832:	4b1d      	ldr	r3, [pc, #116]	@ (80038a8 <MX_TIM1_Init+0x98>)
 8003834:	223f      	movs	r2, #63	@ 0x3f
 8003836:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003838:	4b1b      	ldr	r3, [pc, #108]	@ (80038a8 <MX_TIM1_Init+0x98>)
 800383a:	2200      	movs	r2, #0
 800383c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800383e:	4b1a      	ldr	r3, [pc, #104]	@ (80038a8 <MX_TIM1_Init+0x98>)
 8003840:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003844:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003846:	4b18      	ldr	r3, [pc, #96]	@ (80038a8 <MX_TIM1_Init+0x98>)
 8003848:	2200      	movs	r2, #0
 800384a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800384c:	4b16      	ldr	r3, [pc, #88]	@ (80038a8 <MX_TIM1_Init+0x98>)
 800384e:	2200      	movs	r2, #0
 8003850:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003852:	4b15      	ldr	r3, [pc, #84]	@ (80038a8 <MX_TIM1_Init+0x98>)
 8003854:	2200      	movs	r2, #0
 8003856:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003858:	4813      	ldr	r0, [pc, #76]	@ (80038a8 <MX_TIM1_Init+0x98>)
 800385a:	f001 f9b1 	bl	8004bc0 <HAL_TIM_Base_Init>
 800385e:	4603      	mov	r3, r0
 8003860:	2b00      	cmp	r3, #0
 8003862:	d001      	beq.n	8003868 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8003864:	f7ff fe9f 	bl	80035a6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003868:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800386c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800386e:	f107 0308 	add.w	r3, r7, #8
 8003872:	4619      	mov	r1, r3
 8003874:	480c      	ldr	r0, [pc, #48]	@ (80038a8 <MX_TIM1_Init+0x98>)
 8003876:	f001 fbf9 	bl	800506c <HAL_TIM_ConfigClockSource>
 800387a:	4603      	mov	r3, r0
 800387c:	2b00      	cmp	r3, #0
 800387e:	d001      	beq.n	8003884 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8003880:	f7ff fe91 	bl	80035a6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003884:	2300      	movs	r3, #0
 8003886:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003888:	2300      	movs	r3, #0
 800388a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800388c:	463b      	mov	r3, r7
 800388e:	4619      	mov	r1, r3
 8003890:	4805      	ldr	r0, [pc, #20]	@ (80038a8 <MX_TIM1_Init+0x98>)
 8003892:	f001 ff63 	bl	800575c <HAL_TIMEx_MasterConfigSynchronization>
 8003896:	4603      	mov	r3, r0
 8003898:	2b00      	cmp	r3, #0
 800389a:	d001      	beq.n	80038a0 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800389c:	f7ff fe83 	bl	80035a6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80038a0:	bf00      	nop
 80038a2:	3718      	adds	r7, #24
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd80      	pop	{r7, pc}
 80038a8:	200002bc 	.word	0x200002bc
 80038ac:	40012c00 	.word	0x40012c00

080038b0 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b08e      	sub	sp, #56	@ 0x38
 80038b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80038b6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80038ba:	2200      	movs	r2, #0
 80038bc:	601a      	str	r2, [r3, #0]
 80038be:	605a      	str	r2, [r3, #4]
 80038c0:	609a      	str	r2, [r3, #8]
 80038c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038c4:	f107 0320 	add.w	r3, r7, #32
 80038c8:	2200      	movs	r2, #0
 80038ca:	601a      	str	r2, [r3, #0]
 80038cc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80038ce:	1d3b      	adds	r3, r7, #4
 80038d0:	2200      	movs	r2, #0
 80038d2:	601a      	str	r2, [r3, #0]
 80038d4:	605a      	str	r2, [r3, #4]
 80038d6:	609a      	str	r2, [r3, #8]
 80038d8:	60da      	str	r2, [r3, #12]
 80038da:	611a      	str	r2, [r3, #16]
 80038dc:	615a      	str	r2, [r3, #20]
 80038de:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80038e0:	4b2c      	ldr	r3, [pc, #176]	@ (8003994 <MX_TIM2_Init+0xe4>)
 80038e2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80038e6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 63;
 80038e8:	4b2a      	ldr	r3, [pc, #168]	@ (8003994 <MX_TIM2_Init+0xe4>)
 80038ea:	223f      	movs	r2, #63	@ 0x3f
 80038ec:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038ee:	4b29      	ldr	r3, [pc, #164]	@ (8003994 <MX_TIM2_Init+0xe4>)
 80038f0:	2200      	movs	r2, #0
 80038f2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100;
 80038f4:	4b27      	ldr	r3, [pc, #156]	@ (8003994 <MX_TIM2_Init+0xe4>)
 80038f6:	2264      	movs	r2, #100	@ 0x64
 80038f8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038fa:	4b26      	ldr	r3, [pc, #152]	@ (8003994 <MX_TIM2_Init+0xe4>)
 80038fc:	2200      	movs	r2, #0
 80038fe:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003900:	4b24      	ldr	r3, [pc, #144]	@ (8003994 <MX_TIM2_Init+0xe4>)
 8003902:	2200      	movs	r2, #0
 8003904:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003906:	4823      	ldr	r0, [pc, #140]	@ (8003994 <MX_TIM2_Init+0xe4>)
 8003908:	f001 f95a 	bl	8004bc0 <HAL_TIM_Base_Init>
 800390c:	4603      	mov	r3, r0
 800390e:	2b00      	cmp	r3, #0
 8003910:	d001      	beq.n	8003916 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8003912:	f7ff fe48 	bl	80035a6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003916:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800391a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800391c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003920:	4619      	mov	r1, r3
 8003922:	481c      	ldr	r0, [pc, #112]	@ (8003994 <MX_TIM2_Init+0xe4>)
 8003924:	f001 fba2 	bl	800506c <HAL_TIM_ConfigClockSource>
 8003928:	4603      	mov	r3, r0
 800392a:	2b00      	cmp	r3, #0
 800392c:	d001      	beq.n	8003932 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 800392e:	f7ff fe3a 	bl	80035a6 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003932:	4818      	ldr	r0, [pc, #96]	@ (8003994 <MX_TIM2_Init+0xe4>)
 8003934:	f001 f9de 	bl	8004cf4 <HAL_TIM_PWM_Init>
 8003938:	4603      	mov	r3, r0
 800393a:	2b00      	cmp	r3, #0
 800393c:	d001      	beq.n	8003942 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 800393e:	f7ff fe32 	bl	80035a6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003942:	2300      	movs	r3, #0
 8003944:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003946:	2300      	movs	r3, #0
 8003948:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800394a:	f107 0320 	add.w	r3, r7, #32
 800394e:	4619      	mov	r1, r3
 8003950:	4810      	ldr	r0, [pc, #64]	@ (8003994 <MX_TIM2_Init+0xe4>)
 8003952:	f001 ff03 	bl	800575c <HAL_TIMEx_MasterConfigSynchronization>
 8003956:	4603      	mov	r3, r0
 8003958:	2b00      	cmp	r3, #0
 800395a:	d001      	beq.n	8003960 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 800395c:	f7ff fe23 	bl	80035a6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003960:	2360      	movs	r3, #96	@ 0x60
 8003962:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 70;
 8003964:	2346      	movs	r3, #70	@ 0x46
 8003966:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003968:	2300      	movs	r3, #0
 800396a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800396c:	2300      	movs	r3, #0
 800396e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003970:	1d3b      	adds	r3, r7, #4
 8003972:	2200      	movs	r2, #0
 8003974:	4619      	mov	r1, r3
 8003976:	4807      	ldr	r0, [pc, #28]	@ (8003994 <MX_TIM2_Init+0xe4>)
 8003978:	f001 fab6 	bl	8004ee8 <HAL_TIM_PWM_ConfigChannel>
 800397c:	4603      	mov	r3, r0
 800397e:	2b00      	cmp	r3, #0
 8003980:	d001      	beq.n	8003986 <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8003982:	f7ff fe10 	bl	80035a6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003986:	4803      	ldr	r0, [pc, #12]	@ (8003994 <MX_TIM2_Init+0xe4>)
 8003988:	f000 f836 	bl	80039f8 <HAL_TIM_MspPostInit>

}
 800398c:	bf00      	nop
 800398e:	3738      	adds	r7, #56	@ 0x38
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}
 8003994:	20000304 	.word	0x20000304

08003998 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003998:	b480      	push	{r7}
 800399a:	b085      	sub	sp, #20
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a12      	ldr	r2, [pc, #72]	@ (80039f0 <HAL_TIM_Base_MspInit+0x58>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d10c      	bne.n	80039c4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80039aa:	4b12      	ldr	r3, [pc, #72]	@ (80039f4 <HAL_TIM_Base_MspInit+0x5c>)
 80039ac:	699b      	ldr	r3, [r3, #24]
 80039ae:	4a11      	ldr	r2, [pc, #68]	@ (80039f4 <HAL_TIM_Base_MspInit+0x5c>)
 80039b0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80039b4:	6193      	str	r3, [r2, #24]
 80039b6:	4b0f      	ldr	r3, [pc, #60]	@ (80039f4 <HAL_TIM_Base_MspInit+0x5c>)
 80039b8:	699b      	ldr	r3, [r3, #24]
 80039ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039be:	60fb      	str	r3, [r7, #12]
 80039c0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80039c2:	e010      	b.n	80039e6 <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM2)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039cc:	d10b      	bne.n	80039e6 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80039ce:	4b09      	ldr	r3, [pc, #36]	@ (80039f4 <HAL_TIM_Base_MspInit+0x5c>)
 80039d0:	69db      	ldr	r3, [r3, #28]
 80039d2:	4a08      	ldr	r2, [pc, #32]	@ (80039f4 <HAL_TIM_Base_MspInit+0x5c>)
 80039d4:	f043 0301 	orr.w	r3, r3, #1
 80039d8:	61d3      	str	r3, [r2, #28]
 80039da:	4b06      	ldr	r3, [pc, #24]	@ (80039f4 <HAL_TIM_Base_MspInit+0x5c>)
 80039dc:	69db      	ldr	r3, [r3, #28]
 80039de:	f003 0301 	and.w	r3, r3, #1
 80039e2:	60bb      	str	r3, [r7, #8]
 80039e4:	68bb      	ldr	r3, [r7, #8]
}
 80039e6:	bf00      	nop
 80039e8:	3714      	adds	r7, #20
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bc80      	pop	{r7}
 80039ee:	4770      	bx	lr
 80039f0:	40012c00 	.word	0x40012c00
 80039f4:	40021000 	.word	0x40021000

080039f8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b088      	sub	sp, #32
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a00:	f107 030c 	add.w	r3, r7, #12
 8003a04:	2200      	movs	r2, #0
 8003a06:	601a      	str	r2, [r3, #0]
 8003a08:	605a      	str	r2, [r3, #4]
 8003a0a:	609a      	str	r2, [r3, #8]
 8003a0c:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM2)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a16:	d12a      	bne.n	8003a6e <HAL_TIM_MspPostInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a18:	4b17      	ldr	r3, [pc, #92]	@ (8003a78 <HAL_TIM_MspPostInit+0x80>)
 8003a1a:	699b      	ldr	r3, [r3, #24]
 8003a1c:	4a16      	ldr	r2, [pc, #88]	@ (8003a78 <HAL_TIM_MspPostInit+0x80>)
 8003a1e:	f043 0304 	orr.w	r3, r3, #4
 8003a22:	6193      	str	r3, [r2, #24]
 8003a24:	4b14      	ldr	r3, [pc, #80]	@ (8003a78 <HAL_TIM_MspPostInit+0x80>)
 8003a26:	699b      	ldr	r3, [r3, #24]
 8003a28:	f003 0304 	and.w	r3, r3, #4
 8003a2c:	60bb      	str	r3, [r7, #8]
 8003a2e:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = TIM2_PWM_Pin;
 8003a30:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003a34:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a36:	2302      	movs	r3, #2
 8003a38:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a3a:	2302      	movs	r3, #2
 8003a3c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(TIM2_PWM_GPIO_Port, &GPIO_InitStruct);
 8003a3e:	f107 030c 	add.w	r3, r7, #12
 8003a42:	4619      	mov	r1, r3
 8003a44:	480d      	ldr	r0, [pc, #52]	@ (8003a7c <HAL_TIM_MspPostInit+0x84>)
 8003a46:	f000 fa23 	bl	8003e90 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8003a4a:	4b0d      	ldr	r3, [pc, #52]	@ (8003a80 <HAL_TIM_MspPostInit+0x88>)
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	61fb      	str	r3, [r7, #28]
 8003a50:	69fb      	ldr	r3, [r7, #28]
 8003a52:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a56:	61fb      	str	r3, [r7, #28]
 8003a58:	69fb      	ldr	r3, [r7, #28]
 8003a5a:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8003a5e:	61fb      	str	r3, [r7, #28]
 8003a60:	69fb      	ldr	r3, [r7, #28]
 8003a62:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a66:	61fb      	str	r3, [r7, #28]
 8003a68:	4a05      	ldr	r2, [pc, #20]	@ (8003a80 <HAL_TIM_MspPostInit+0x88>)
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003a6e:	bf00      	nop
 8003a70:	3720      	adds	r7, #32
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	bf00      	nop
 8003a78:	40021000 	.word	0x40021000
 8003a7c:	40010800 	.word	0x40010800
 8003a80:	40010000 	.word	0x40010000

08003a84 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003a88:	4b11      	ldr	r3, [pc, #68]	@ (8003ad0 <MX_USART3_UART_Init+0x4c>)
 8003a8a:	4a12      	ldr	r2, [pc, #72]	@ (8003ad4 <MX_USART3_UART_Init+0x50>)
 8003a8c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003a8e:	4b10      	ldr	r3, [pc, #64]	@ (8003ad0 <MX_USART3_UART_Init+0x4c>)
 8003a90:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003a94:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003a96:	4b0e      	ldr	r3, [pc, #56]	@ (8003ad0 <MX_USART3_UART_Init+0x4c>)
 8003a98:	2200      	movs	r2, #0
 8003a9a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003a9c:	4b0c      	ldr	r3, [pc, #48]	@ (8003ad0 <MX_USART3_UART_Init+0x4c>)
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003aa2:	4b0b      	ldr	r3, [pc, #44]	@ (8003ad0 <MX_USART3_UART_Init+0x4c>)
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003aa8:	4b09      	ldr	r3, [pc, #36]	@ (8003ad0 <MX_USART3_UART_Init+0x4c>)
 8003aaa:	220c      	movs	r2, #12
 8003aac:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003aae:	4b08      	ldr	r3, [pc, #32]	@ (8003ad0 <MX_USART3_UART_Init+0x4c>)
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ab4:	4b06      	ldr	r3, [pc, #24]	@ (8003ad0 <MX_USART3_UART_Init+0x4c>)
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003aba:	4805      	ldr	r0, [pc, #20]	@ (8003ad0 <MX_USART3_UART_Init+0x4c>)
 8003abc:	f001 feac 	bl	8005818 <HAL_UART_Init>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d001      	beq.n	8003aca <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8003ac6:	f7ff fd6e 	bl	80035a6 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003aca:	bf00      	nop
 8003acc:	bd80      	pop	{r7, pc}
 8003ace:	bf00      	nop
 8003ad0:	2000034c 	.word	0x2000034c
 8003ad4:	40004800 	.word	0x40004800

08003ad8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b088      	sub	sp, #32
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ae0:	f107 0310 	add.w	r3, r7, #16
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	601a      	str	r2, [r3, #0]
 8003ae8:	605a      	str	r2, [r3, #4]
 8003aea:	609a      	str	r2, [r3, #8]
 8003aec:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART3)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4a1c      	ldr	r2, [pc, #112]	@ (8003b64 <HAL_UART_MspInit+0x8c>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d131      	bne.n	8003b5c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003af8:	4b1b      	ldr	r3, [pc, #108]	@ (8003b68 <HAL_UART_MspInit+0x90>)
 8003afa:	69db      	ldr	r3, [r3, #28]
 8003afc:	4a1a      	ldr	r2, [pc, #104]	@ (8003b68 <HAL_UART_MspInit+0x90>)
 8003afe:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b02:	61d3      	str	r3, [r2, #28]
 8003b04:	4b18      	ldr	r3, [pc, #96]	@ (8003b68 <HAL_UART_MspInit+0x90>)
 8003b06:	69db      	ldr	r3, [r3, #28]
 8003b08:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003b0c:	60fb      	str	r3, [r7, #12]
 8003b0e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b10:	4b15      	ldr	r3, [pc, #84]	@ (8003b68 <HAL_UART_MspInit+0x90>)
 8003b12:	699b      	ldr	r3, [r3, #24]
 8003b14:	4a14      	ldr	r2, [pc, #80]	@ (8003b68 <HAL_UART_MspInit+0x90>)
 8003b16:	f043 0308 	orr.w	r3, r3, #8
 8003b1a:	6193      	str	r3, [r2, #24]
 8003b1c:	4b12      	ldr	r3, [pc, #72]	@ (8003b68 <HAL_UART_MspInit+0x90>)
 8003b1e:	699b      	ldr	r3, [r3, #24]
 8003b20:	f003 0308 	and.w	r3, r3, #8
 8003b24:	60bb      	str	r3, [r7, #8]
 8003b26:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003b28:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003b2c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b2e:	2302      	movs	r3, #2
 8003b30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003b32:	2303      	movs	r3, #3
 8003b34:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b36:	f107 0310 	add.w	r3, r7, #16
 8003b3a:	4619      	mov	r1, r3
 8003b3c:	480b      	ldr	r0, [pc, #44]	@ (8003b6c <HAL_UART_MspInit+0x94>)
 8003b3e:	f000 f9a7 	bl	8003e90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003b42:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003b46:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003b48:	2300      	movs	r3, #0
 8003b4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b50:	f107 0310 	add.w	r3, r7, #16
 8003b54:	4619      	mov	r1, r3
 8003b56:	4805      	ldr	r0, [pc, #20]	@ (8003b6c <HAL_UART_MspInit+0x94>)
 8003b58:	f000 f99a 	bl	8003e90 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003b5c:	bf00      	nop
 8003b5e:	3720      	adds	r7, #32
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}
 8003b64:	40004800 	.word	0x40004800
 8003b68:	40021000 	.word	0x40021000
 8003b6c:	40010c00 	.word	0x40010c00

08003b70 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003b70:	f7ff fe48 	bl	8003804 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003b74:	480b      	ldr	r0, [pc, #44]	@ (8003ba4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8003b76:	490c      	ldr	r1, [pc, #48]	@ (8003ba8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003b78:	4a0c      	ldr	r2, [pc, #48]	@ (8003bac <LoopFillZerobss+0x16>)
  movs r3, #0
 8003b7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003b7c:	e002      	b.n	8003b84 <LoopCopyDataInit>

08003b7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003b7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003b80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003b82:	3304      	adds	r3, #4

08003b84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003b84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003b86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003b88:	d3f9      	bcc.n	8003b7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003b8a:	4a09      	ldr	r2, [pc, #36]	@ (8003bb0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8003b8c:	4c09      	ldr	r4, [pc, #36]	@ (8003bb4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003b8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003b90:	e001      	b.n	8003b96 <LoopFillZerobss>

08003b92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003b92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003b94:	3204      	adds	r2, #4

08003b96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003b96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003b98:	d3fb      	bcc.n	8003b92 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003b9a:	f002 ff9d 	bl	8006ad8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003b9e:	f7ff fba5 	bl	80032ec <main>
  bx lr
 8003ba2:	4770      	bx	lr
  ldr r0, =_sdata
 8003ba4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003ba8:	2000027c 	.word	0x2000027c
  ldr r2, =_sidata
 8003bac:	08008f30 	.word	0x08008f30
  ldr r2, =_sbss
 8003bb0:	2000027c 	.word	0x2000027c
  ldr r4, =_ebss
 8003bb4:	200004e4 	.word	0x200004e4

08003bb8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003bb8:	e7fe      	b.n	8003bb8 <ADC1_2_IRQHandler>
	...

08003bbc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003bc0:	4b08      	ldr	r3, [pc, #32]	@ (8003be4 <HAL_Init+0x28>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a07      	ldr	r2, [pc, #28]	@ (8003be4 <HAL_Init+0x28>)
 8003bc6:	f043 0310 	orr.w	r3, r3, #16
 8003bca:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003bcc:	2003      	movs	r0, #3
 8003bce:	f000 f92b 	bl	8003e28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003bd2:	2006      	movs	r0, #6
 8003bd4:	f000 f808 	bl	8003be8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003bd8:	f7ff fcec 	bl	80035b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003bdc:	2300      	movs	r3, #0
}
 8003bde:	4618      	mov	r0, r3
 8003be0:	bd80      	pop	{r7, pc}
 8003be2:	bf00      	nop
 8003be4:	40022000 	.word	0x40022000

08003be8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b082      	sub	sp, #8
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003bf0:	4b12      	ldr	r3, [pc, #72]	@ (8003c3c <HAL_InitTick+0x54>)
 8003bf2:	681a      	ldr	r2, [r3, #0]
 8003bf4:	4b12      	ldr	r3, [pc, #72]	@ (8003c40 <HAL_InitTick+0x58>)
 8003bf6:	781b      	ldrb	r3, [r3, #0]
 8003bf8:	4619      	mov	r1, r3
 8003bfa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003bfe:	fbb3 f3f1 	udiv	r3, r3, r1
 8003c02:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c06:	4618      	mov	r0, r3
 8003c08:	f000 f935 	bl	8003e76 <HAL_SYSTICK_Config>
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d001      	beq.n	8003c16 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	e00e      	b.n	8003c34 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2b0f      	cmp	r3, #15
 8003c1a:	d80a      	bhi.n	8003c32 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	6879      	ldr	r1, [r7, #4]
 8003c20:	f04f 30ff 	mov.w	r0, #4294967295
 8003c24:	f000 f90b 	bl	8003e3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003c28:	4a06      	ldr	r2, [pc, #24]	@ (8003c44 <HAL_InitTick+0x5c>)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	e000      	b.n	8003c34 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
}
 8003c34:	4618      	mov	r0, r3
 8003c36:	3708      	adds	r7, #8
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bd80      	pop	{r7, pc}
 8003c3c:	200000a8 	.word	0x200000a8
 8003c40:	200000b0 	.word	0x200000b0
 8003c44:	200000ac 	.word	0x200000ac

08003c48 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003c4c:	4b05      	ldr	r3, [pc, #20]	@ (8003c64 <HAL_IncTick+0x1c>)
 8003c4e:	781b      	ldrb	r3, [r3, #0]
 8003c50:	461a      	mov	r2, r3
 8003c52:	4b05      	ldr	r3, [pc, #20]	@ (8003c68 <HAL_IncTick+0x20>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4413      	add	r3, r2
 8003c58:	4a03      	ldr	r2, [pc, #12]	@ (8003c68 <HAL_IncTick+0x20>)
 8003c5a:	6013      	str	r3, [r2, #0]
}
 8003c5c:	bf00      	nop
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bc80      	pop	{r7}
 8003c62:	4770      	bx	lr
 8003c64:	200000b0 	.word	0x200000b0
 8003c68:	20000394 	.word	0x20000394

08003c6c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	af00      	add	r7, sp, #0
  return uwTick;
 8003c70:	4b02      	ldr	r3, [pc, #8]	@ (8003c7c <HAL_GetTick+0x10>)
 8003c72:	681b      	ldr	r3, [r3, #0]
}
 8003c74:	4618      	mov	r0, r3
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bc80      	pop	{r7}
 8003c7a:	4770      	bx	lr
 8003c7c:	20000394 	.word	0x20000394

08003c80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b084      	sub	sp, #16
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003c88:	f7ff fff0 	bl	8003c6c <HAL_GetTick>
 8003c8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c98:	d005      	beq.n	8003ca6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003c9a:	4b0a      	ldr	r3, [pc, #40]	@ (8003cc4 <HAL_Delay+0x44>)
 8003c9c:	781b      	ldrb	r3, [r3, #0]
 8003c9e:	461a      	mov	r2, r3
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	4413      	add	r3, r2
 8003ca4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003ca6:	bf00      	nop
 8003ca8:	f7ff ffe0 	bl	8003c6c <HAL_GetTick>
 8003cac:	4602      	mov	r2, r0
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	1ad3      	subs	r3, r2, r3
 8003cb2:	68fa      	ldr	r2, [r7, #12]
 8003cb4:	429a      	cmp	r2, r3
 8003cb6:	d8f7      	bhi.n	8003ca8 <HAL_Delay+0x28>
  {
  }
}
 8003cb8:	bf00      	nop
 8003cba:	bf00      	nop
 8003cbc:	3710      	adds	r7, #16
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd80      	pop	{r7, pc}
 8003cc2:	bf00      	nop
 8003cc4:	200000b0 	.word	0x200000b0

08003cc8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b085      	sub	sp, #20
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	f003 0307 	and.w	r3, r3, #7
 8003cd6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003cd8:	4b0c      	ldr	r3, [pc, #48]	@ (8003d0c <__NVIC_SetPriorityGrouping+0x44>)
 8003cda:	68db      	ldr	r3, [r3, #12]
 8003cdc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003cde:	68ba      	ldr	r2, [r7, #8]
 8003ce0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003ce4:	4013      	ands	r3, r2
 8003ce6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003cf0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003cf4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003cf8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003cfa:	4a04      	ldr	r2, [pc, #16]	@ (8003d0c <__NVIC_SetPriorityGrouping+0x44>)
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	60d3      	str	r3, [r2, #12]
}
 8003d00:	bf00      	nop
 8003d02:	3714      	adds	r7, #20
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bc80      	pop	{r7}
 8003d08:	4770      	bx	lr
 8003d0a:	bf00      	nop
 8003d0c:	e000ed00 	.word	0xe000ed00

08003d10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d10:	b480      	push	{r7}
 8003d12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d14:	4b04      	ldr	r3, [pc, #16]	@ (8003d28 <__NVIC_GetPriorityGrouping+0x18>)
 8003d16:	68db      	ldr	r3, [r3, #12]
 8003d18:	0a1b      	lsrs	r3, r3, #8
 8003d1a:	f003 0307 	and.w	r3, r3, #7
}
 8003d1e:	4618      	mov	r0, r3
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bc80      	pop	{r7}
 8003d24:	4770      	bx	lr
 8003d26:	bf00      	nop
 8003d28:	e000ed00 	.word	0xe000ed00

08003d2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b083      	sub	sp, #12
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	4603      	mov	r3, r0
 8003d34:	6039      	str	r1, [r7, #0]
 8003d36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	db0a      	blt.n	8003d56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	b2da      	uxtb	r2, r3
 8003d44:	490c      	ldr	r1, [pc, #48]	@ (8003d78 <__NVIC_SetPriority+0x4c>)
 8003d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d4a:	0112      	lsls	r2, r2, #4
 8003d4c:	b2d2      	uxtb	r2, r2
 8003d4e:	440b      	add	r3, r1
 8003d50:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d54:	e00a      	b.n	8003d6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	b2da      	uxtb	r2, r3
 8003d5a:	4908      	ldr	r1, [pc, #32]	@ (8003d7c <__NVIC_SetPriority+0x50>)
 8003d5c:	79fb      	ldrb	r3, [r7, #7]
 8003d5e:	f003 030f 	and.w	r3, r3, #15
 8003d62:	3b04      	subs	r3, #4
 8003d64:	0112      	lsls	r2, r2, #4
 8003d66:	b2d2      	uxtb	r2, r2
 8003d68:	440b      	add	r3, r1
 8003d6a:	761a      	strb	r2, [r3, #24]
}
 8003d6c:	bf00      	nop
 8003d6e:	370c      	adds	r7, #12
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bc80      	pop	{r7}
 8003d74:	4770      	bx	lr
 8003d76:	bf00      	nop
 8003d78:	e000e100 	.word	0xe000e100
 8003d7c:	e000ed00 	.word	0xe000ed00

08003d80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b089      	sub	sp, #36	@ 0x24
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	60f8      	str	r0, [r7, #12]
 8003d88:	60b9      	str	r1, [r7, #8]
 8003d8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	f003 0307 	and.w	r3, r3, #7
 8003d92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d94:	69fb      	ldr	r3, [r7, #28]
 8003d96:	f1c3 0307 	rsb	r3, r3, #7
 8003d9a:	2b04      	cmp	r3, #4
 8003d9c:	bf28      	it	cs
 8003d9e:	2304      	movcs	r3, #4
 8003da0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003da2:	69fb      	ldr	r3, [r7, #28]
 8003da4:	3304      	adds	r3, #4
 8003da6:	2b06      	cmp	r3, #6
 8003da8:	d902      	bls.n	8003db0 <NVIC_EncodePriority+0x30>
 8003daa:	69fb      	ldr	r3, [r7, #28]
 8003dac:	3b03      	subs	r3, #3
 8003dae:	e000      	b.n	8003db2 <NVIC_EncodePriority+0x32>
 8003db0:	2300      	movs	r3, #0
 8003db2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003db4:	f04f 32ff 	mov.w	r2, #4294967295
 8003db8:	69bb      	ldr	r3, [r7, #24]
 8003dba:	fa02 f303 	lsl.w	r3, r2, r3
 8003dbe:	43da      	mvns	r2, r3
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	401a      	ands	r2, r3
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003dc8:	f04f 31ff 	mov.w	r1, #4294967295
 8003dcc:	697b      	ldr	r3, [r7, #20]
 8003dce:	fa01 f303 	lsl.w	r3, r1, r3
 8003dd2:	43d9      	mvns	r1, r3
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003dd8:	4313      	orrs	r3, r2
         );
}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	3724      	adds	r7, #36	@ 0x24
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bc80      	pop	{r7}
 8003de2:	4770      	bx	lr

08003de4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b082      	sub	sp, #8
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	3b01      	subs	r3, #1
 8003df0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003df4:	d301      	bcc.n	8003dfa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003df6:	2301      	movs	r3, #1
 8003df8:	e00f      	b.n	8003e1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003dfa:	4a0a      	ldr	r2, [pc, #40]	@ (8003e24 <SysTick_Config+0x40>)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	3b01      	subs	r3, #1
 8003e00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e02:	210f      	movs	r1, #15
 8003e04:	f04f 30ff 	mov.w	r0, #4294967295
 8003e08:	f7ff ff90 	bl	8003d2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e0c:	4b05      	ldr	r3, [pc, #20]	@ (8003e24 <SysTick_Config+0x40>)
 8003e0e:	2200      	movs	r2, #0
 8003e10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e12:	4b04      	ldr	r3, [pc, #16]	@ (8003e24 <SysTick_Config+0x40>)
 8003e14:	2207      	movs	r2, #7
 8003e16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e18:	2300      	movs	r3, #0
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	3708      	adds	r7, #8
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}
 8003e22:	bf00      	nop
 8003e24:	e000e010 	.word	0xe000e010

08003e28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b082      	sub	sp, #8
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e30:	6878      	ldr	r0, [r7, #4]
 8003e32:	f7ff ff49 	bl	8003cc8 <__NVIC_SetPriorityGrouping>
}
 8003e36:	bf00      	nop
 8003e38:	3708      	adds	r7, #8
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bd80      	pop	{r7, pc}

08003e3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003e3e:	b580      	push	{r7, lr}
 8003e40:	b086      	sub	sp, #24
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	4603      	mov	r3, r0
 8003e46:	60b9      	str	r1, [r7, #8]
 8003e48:	607a      	str	r2, [r7, #4]
 8003e4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003e50:	f7ff ff5e 	bl	8003d10 <__NVIC_GetPriorityGrouping>
 8003e54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e56:	687a      	ldr	r2, [r7, #4]
 8003e58:	68b9      	ldr	r1, [r7, #8]
 8003e5a:	6978      	ldr	r0, [r7, #20]
 8003e5c:	f7ff ff90 	bl	8003d80 <NVIC_EncodePriority>
 8003e60:	4602      	mov	r2, r0
 8003e62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e66:	4611      	mov	r1, r2
 8003e68:	4618      	mov	r0, r3
 8003e6a:	f7ff ff5f 	bl	8003d2c <__NVIC_SetPriority>
}
 8003e6e:	bf00      	nop
 8003e70:	3718      	adds	r7, #24
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bd80      	pop	{r7, pc}

08003e76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003e76:	b580      	push	{r7, lr}
 8003e78:	b082      	sub	sp, #8
 8003e7a:	af00      	add	r7, sp, #0
 8003e7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003e7e:	6878      	ldr	r0, [r7, #4]
 8003e80:	f7ff ffb0 	bl	8003de4 <SysTick_Config>
 8003e84:	4603      	mov	r3, r0
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3708      	adds	r7, #8
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}
	...

08003e90 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e90:	b480      	push	{r7}
 8003e92:	b08b      	sub	sp, #44	@ 0x2c
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
 8003e98:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ea2:	e169      	b.n	8004178 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003ea4:	2201      	movs	r2, #1
 8003ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8003eac:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	69fa      	ldr	r2, [r7, #28]
 8003eb4:	4013      	ands	r3, r2
 8003eb6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003eb8:	69ba      	ldr	r2, [r7, #24]
 8003eba:	69fb      	ldr	r3, [r7, #28]
 8003ebc:	429a      	cmp	r2, r3
 8003ebe:	f040 8158 	bne.w	8004172 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	4a9a      	ldr	r2, [pc, #616]	@ (8004130 <HAL_GPIO_Init+0x2a0>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d05e      	beq.n	8003f8a <HAL_GPIO_Init+0xfa>
 8003ecc:	4a98      	ldr	r2, [pc, #608]	@ (8004130 <HAL_GPIO_Init+0x2a0>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d875      	bhi.n	8003fbe <HAL_GPIO_Init+0x12e>
 8003ed2:	4a98      	ldr	r2, [pc, #608]	@ (8004134 <HAL_GPIO_Init+0x2a4>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d058      	beq.n	8003f8a <HAL_GPIO_Init+0xfa>
 8003ed8:	4a96      	ldr	r2, [pc, #600]	@ (8004134 <HAL_GPIO_Init+0x2a4>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d86f      	bhi.n	8003fbe <HAL_GPIO_Init+0x12e>
 8003ede:	4a96      	ldr	r2, [pc, #600]	@ (8004138 <HAL_GPIO_Init+0x2a8>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d052      	beq.n	8003f8a <HAL_GPIO_Init+0xfa>
 8003ee4:	4a94      	ldr	r2, [pc, #592]	@ (8004138 <HAL_GPIO_Init+0x2a8>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d869      	bhi.n	8003fbe <HAL_GPIO_Init+0x12e>
 8003eea:	4a94      	ldr	r2, [pc, #592]	@ (800413c <HAL_GPIO_Init+0x2ac>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d04c      	beq.n	8003f8a <HAL_GPIO_Init+0xfa>
 8003ef0:	4a92      	ldr	r2, [pc, #584]	@ (800413c <HAL_GPIO_Init+0x2ac>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d863      	bhi.n	8003fbe <HAL_GPIO_Init+0x12e>
 8003ef6:	4a92      	ldr	r2, [pc, #584]	@ (8004140 <HAL_GPIO_Init+0x2b0>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d046      	beq.n	8003f8a <HAL_GPIO_Init+0xfa>
 8003efc:	4a90      	ldr	r2, [pc, #576]	@ (8004140 <HAL_GPIO_Init+0x2b0>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d85d      	bhi.n	8003fbe <HAL_GPIO_Init+0x12e>
 8003f02:	2b12      	cmp	r3, #18
 8003f04:	d82a      	bhi.n	8003f5c <HAL_GPIO_Init+0xcc>
 8003f06:	2b12      	cmp	r3, #18
 8003f08:	d859      	bhi.n	8003fbe <HAL_GPIO_Init+0x12e>
 8003f0a:	a201      	add	r2, pc, #4	@ (adr r2, 8003f10 <HAL_GPIO_Init+0x80>)
 8003f0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f10:	08003f8b 	.word	0x08003f8b
 8003f14:	08003f65 	.word	0x08003f65
 8003f18:	08003f77 	.word	0x08003f77
 8003f1c:	08003fb9 	.word	0x08003fb9
 8003f20:	08003fbf 	.word	0x08003fbf
 8003f24:	08003fbf 	.word	0x08003fbf
 8003f28:	08003fbf 	.word	0x08003fbf
 8003f2c:	08003fbf 	.word	0x08003fbf
 8003f30:	08003fbf 	.word	0x08003fbf
 8003f34:	08003fbf 	.word	0x08003fbf
 8003f38:	08003fbf 	.word	0x08003fbf
 8003f3c:	08003fbf 	.word	0x08003fbf
 8003f40:	08003fbf 	.word	0x08003fbf
 8003f44:	08003fbf 	.word	0x08003fbf
 8003f48:	08003fbf 	.word	0x08003fbf
 8003f4c:	08003fbf 	.word	0x08003fbf
 8003f50:	08003fbf 	.word	0x08003fbf
 8003f54:	08003f6d 	.word	0x08003f6d
 8003f58:	08003f81 	.word	0x08003f81
 8003f5c:	4a79      	ldr	r2, [pc, #484]	@ (8004144 <HAL_GPIO_Init+0x2b4>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d013      	beq.n	8003f8a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003f62:	e02c      	b.n	8003fbe <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	68db      	ldr	r3, [r3, #12]
 8003f68:	623b      	str	r3, [r7, #32]
          break;
 8003f6a:	e029      	b.n	8003fc0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	68db      	ldr	r3, [r3, #12]
 8003f70:	3304      	adds	r3, #4
 8003f72:	623b      	str	r3, [r7, #32]
          break;
 8003f74:	e024      	b.n	8003fc0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	68db      	ldr	r3, [r3, #12]
 8003f7a:	3308      	adds	r3, #8
 8003f7c:	623b      	str	r3, [r7, #32]
          break;
 8003f7e:	e01f      	b.n	8003fc0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	68db      	ldr	r3, [r3, #12]
 8003f84:	330c      	adds	r3, #12
 8003f86:	623b      	str	r3, [r7, #32]
          break;
 8003f88:	e01a      	b.n	8003fc0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d102      	bne.n	8003f98 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003f92:	2304      	movs	r3, #4
 8003f94:	623b      	str	r3, [r7, #32]
          break;
 8003f96:	e013      	b.n	8003fc0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	2b01      	cmp	r3, #1
 8003f9e:	d105      	bne.n	8003fac <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003fa0:	2308      	movs	r3, #8
 8003fa2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	69fa      	ldr	r2, [r7, #28]
 8003fa8:	611a      	str	r2, [r3, #16]
          break;
 8003faa:	e009      	b.n	8003fc0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003fac:	2308      	movs	r3, #8
 8003fae:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	69fa      	ldr	r2, [r7, #28]
 8003fb4:	615a      	str	r2, [r3, #20]
          break;
 8003fb6:	e003      	b.n	8003fc0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	623b      	str	r3, [r7, #32]
          break;
 8003fbc:	e000      	b.n	8003fc0 <HAL_GPIO_Init+0x130>
          break;
 8003fbe:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003fc0:	69bb      	ldr	r3, [r7, #24]
 8003fc2:	2bff      	cmp	r3, #255	@ 0xff
 8003fc4:	d801      	bhi.n	8003fca <HAL_GPIO_Init+0x13a>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	e001      	b.n	8003fce <HAL_GPIO_Init+0x13e>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	3304      	adds	r3, #4
 8003fce:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003fd0:	69bb      	ldr	r3, [r7, #24]
 8003fd2:	2bff      	cmp	r3, #255	@ 0xff
 8003fd4:	d802      	bhi.n	8003fdc <HAL_GPIO_Init+0x14c>
 8003fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fd8:	009b      	lsls	r3, r3, #2
 8003fda:	e002      	b.n	8003fe2 <HAL_GPIO_Init+0x152>
 8003fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fde:	3b08      	subs	r3, #8
 8003fe0:	009b      	lsls	r3, r3, #2
 8003fe2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003fe4:	697b      	ldr	r3, [r7, #20]
 8003fe6:	681a      	ldr	r2, [r3, #0]
 8003fe8:	210f      	movs	r1, #15
 8003fea:	693b      	ldr	r3, [r7, #16]
 8003fec:	fa01 f303 	lsl.w	r3, r1, r3
 8003ff0:	43db      	mvns	r3, r3
 8003ff2:	401a      	ands	r2, r3
 8003ff4:	6a39      	ldr	r1, [r7, #32]
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	fa01 f303 	lsl.w	r3, r1, r3
 8003ffc:	431a      	orrs	r2, r3
 8003ffe:	697b      	ldr	r3, [r7, #20]
 8004000:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800400a:	2b00      	cmp	r3, #0
 800400c:	f000 80b1 	beq.w	8004172 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004010:	4b4d      	ldr	r3, [pc, #308]	@ (8004148 <HAL_GPIO_Init+0x2b8>)
 8004012:	699b      	ldr	r3, [r3, #24]
 8004014:	4a4c      	ldr	r2, [pc, #304]	@ (8004148 <HAL_GPIO_Init+0x2b8>)
 8004016:	f043 0301 	orr.w	r3, r3, #1
 800401a:	6193      	str	r3, [r2, #24]
 800401c:	4b4a      	ldr	r3, [pc, #296]	@ (8004148 <HAL_GPIO_Init+0x2b8>)
 800401e:	699b      	ldr	r3, [r3, #24]
 8004020:	f003 0301 	and.w	r3, r3, #1
 8004024:	60bb      	str	r3, [r7, #8]
 8004026:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004028:	4a48      	ldr	r2, [pc, #288]	@ (800414c <HAL_GPIO_Init+0x2bc>)
 800402a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800402c:	089b      	lsrs	r3, r3, #2
 800402e:	3302      	adds	r3, #2
 8004030:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004034:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004038:	f003 0303 	and.w	r3, r3, #3
 800403c:	009b      	lsls	r3, r3, #2
 800403e:	220f      	movs	r2, #15
 8004040:	fa02 f303 	lsl.w	r3, r2, r3
 8004044:	43db      	mvns	r3, r3
 8004046:	68fa      	ldr	r2, [r7, #12]
 8004048:	4013      	ands	r3, r2
 800404a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	4a40      	ldr	r2, [pc, #256]	@ (8004150 <HAL_GPIO_Init+0x2c0>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d013      	beq.n	800407c <HAL_GPIO_Init+0x1ec>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	4a3f      	ldr	r2, [pc, #252]	@ (8004154 <HAL_GPIO_Init+0x2c4>)
 8004058:	4293      	cmp	r3, r2
 800405a:	d00d      	beq.n	8004078 <HAL_GPIO_Init+0x1e8>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	4a3e      	ldr	r2, [pc, #248]	@ (8004158 <HAL_GPIO_Init+0x2c8>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d007      	beq.n	8004074 <HAL_GPIO_Init+0x1e4>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	4a3d      	ldr	r2, [pc, #244]	@ (800415c <HAL_GPIO_Init+0x2cc>)
 8004068:	4293      	cmp	r3, r2
 800406a:	d101      	bne.n	8004070 <HAL_GPIO_Init+0x1e0>
 800406c:	2303      	movs	r3, #3
 800406e:	e006      	b.n	800407e <HAL_GPIO_Init+0x1ee>
 8004070:	2304      	movs	r3, #4
 8004072:	e004      	b.n	800407e <HAL_GPIO_Init+0x1ee>
 8004074:	2302      	movs	r3, #2
 8004076:	e002      	b.n	800407e <HAL_GPIO_Init+0x1ee>
 8004078:	2301      	movs	r3, #1
 800407a:	e000      	b.n	800407e <HAL_GPIO_Init+0x1ee>
 800407c:	2300      	movs	r3, #0
 800407e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004080:	f002 0203 	and.w	r2, r2, #3
 8004084:	0092      	lsls	r2, r2, #2
 8004086:	4093      	lsls	r3, r2
 8004088:	68fa      	ldr	r2, [r7, #12]
 800408a:	4313      	orrs	r3, r2
 800408c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800408e:	492f      	ldr	r1, [pc, #188]	@ (800414c <HAL_GPIO_Init+0x2bc>)
 8004090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004092:	089b      	lsrs	r3, r3, #2
 8004094:	3302      	adds	r3, #2
 8004096:	68fa      	ldr	r2, [r7, #12]
 8004098:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d006      	beq.n	80040b6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80040a8:	4b2d      	ldr	r3, [pc, #180]	@ (8004160 <HAL_GPIO_Init+0x2d0>)
 80040aa:	689a      	ldr	r2, [r3, #8]
 80040ac:	492c      	ldr	r1, [pc, #176]	@ (8004160 <HAL_GPIO_Init+0x2d0>)
 80040ae:	69bb      	ldr	r3, [r7, #24]
 80040b0:	4313      	orrs	r3, r2
 80040b2:	608b      	str	r3, [r1, #8]
 80040b4:	e006      	b.n	80040c4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80040b6:	4b2a      	ldr	r3, [pc, #168]	@ (8004160 <HAL_GPIO_Init+0x2d0>)
 80040b8:	689a      	ldr	r2, [r3, #8]
 80040ba:	69bb      	ldr	r3, [r7, #24]
 80040bc:	43db      	mvns	r3, r3
 80040be:	4928      	ldr	r1, [pc, #160]	@ (8004160 <HAL_GPIO_Init+0x2d0>)
 80040c0:	4013      	ands	r3, r2
 80040c2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d006      	beq.n	80040de <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80040d0:	4b23      	ldr	r3, [pc, #140]	@ (8004160 <HAL_GPIO_Init+0x2d0>)
 80040d2:	68da      	ldr	r2, [r3, #12]
 80040d4:	4922      	ldr	r1, [pc, #136]	@ (8004160 <HAL_GPIO_Init+0x2d0>)
 80040d6:	69bb      	ldr	r3, [r7, #24]
 80040d8:	4313      	orrs	r3, r2
 80040da:	60cb      	str	r3, [r1, #12]
 80040dc:	e006      	b.n	80040ec <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80040de:	4b20      	ldr	r3, [pc, #128]	@ (8004160 <HAL_GPIO_Init+0x2d0>)
 80040e0:	68da      	ldr	r2, [r3, #12]
 80040e2:	69bb      	ldr	r3, [r7, #24]
 80040e4:	43db      	mvns	r3, r3
 80040e6:	491e      	ldr	r1, [pc, #120]	@ (8004160 <HAL_GPIO_Init+0x2d0>)
 80040e8:	4013      	ands	r3, r2
 80040ea:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d006      	beq.n	8004106 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80040f8:	4b19      	ldr	r3, [pc, #100]	@ (8004160 <HAL_GPIO_Init+0x2d0>)
 80040fa:	685a      	ldr	r2, [r3, #4]
 80040fc:	4918      	ldr	r1, [pc, #96]	@ (8004160 <HAL_GPIO_Init+0x2d0>)
 80040fe:	69bb      	ldr	r3, [r7, #24]
 8004100:	4313      	orrs	r3, r2
 8004102:	604b      	str	r3, [r1, #4]
 8004104:	e006      	b.n	8004114 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004106:	4b16      	ldr	r3, [pc, #88]	@ (8004160 <HAL_GPIO_Init+0x2d0>)
 8004108:	685a      	ldr	r2, [r3, #4]
 800410a:	69bb      	ldr	r3, [r7, #24]
 800410c:	43db      	mvns	r3, r3
 800410e:	4914      	ldr	r1, [pc, #80]	@ (8004160 <HAL_GPIO_Init+0x2d0>)
 8004110:	4013      	ands	r3, r2
 8004112:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800411c:	2b00      	cmp	r3, #0
 800411e:	d021      	beq.n	8004164 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004120:	4b0f      	ldr	r3, [pc, #60]	@ (8004160 <HAL_GPIO_Init+0x2d0>)
 8004122:	681a      	ldr	r2, [r3, #0]
 8004124:	490e      	ldr	r1, [pc, #56]	@ (8004160 <HAL_GPIO_Init+0x2d0>)
 8004126:	69bb      	ldr	r3, [r7, #24]
 8004128:	4313      	orrs	r3, r2
 800412a:	600b      	str	r3, [r1, #0]
 800412c:	e021      	b.n	8004172 <HAL_GPIO_Init+0x2e2>
 800412e:	bf00      	nop
 8004130:	10320000 	.word	0x10320000
 8004134:	10310000 	.word	0x10310000
 8004138:	10220000 	.word	0x10220000
 800413c:	10210000 	.word	0x10210000
 8004140:	10120000 	.word	0x10120000
 8004144:	10110000 	.word	0x10110000
 8004148:	40021000 	.word	0x40021000
 800414c:	40010000 	.word	0x40010000
 8004150:	40010800 	.word	0x40010800
 8004154:	40010c00 	.word	0x40010c00
 8004158:	40011000 	.word	0x40011000
 800415c:	40011400 	.word	0x40011400
 8004160:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004164:	4b0b      	ldr	r3, [pc, #44]	@ (8004194 <HAL_GPIO_Init+0x304>)
 8004166:	681a      	ldr	r2, [r3, #0]
 8004168:	69bb      	ldr	r3, [r7, #24]
 800416a:	43db      	mvns	r3, r3
 800416c:	4909      	ldr	r1, [pc, #36]	@ (8004194 <HAL_GPIO_Init+0x304>)
 800416e:	4013      	ands	r3, r2
 8004170:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8004172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004174:	3301      	adds	r3, #1
 8004176:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800417e:	fa22 f303 	lsr.w	r3, r2, r3
 8004182:	2b00      	cmp	r3, #0
 8004184:	f47f ae8e 	bne.w	8003ea4 <HAL_GPIO_Init+0x14>
  }
}
 8004188:	bf00      	nop
 800418a:	bf00      	nop
 800418c:	372c      	adds	r7, #44	@ 0x2c
 800418e:	46bd      	mov	sp, r7
 8004190:	bc80      	pop	{r7}
 8004192:	4770      	bx	lr
 8004194:	40010400 	.word	0x40010400

08004198 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004198:	b480      	push	{r7}
 800419a:	b089      	sub	sp, #36	@ 0x24
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
 80041a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80041a2:	2300      	movs	r3, #0
 80041a4:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 80041a6:	e09a      	b.n	80042de <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80041a8:	2201      	movs	r2, #1
 80041aa:	69fb      	ldr	r3, [r7, #28]
 80041ac:	fa02 f303 	lsl.w	r3, r2, r3
 80041b0:	683a      	ldr	r2, [r7, #0]
 80041b2:	4013      	ands	r3, r2
 80041b4:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 80041b6:	69bb      	ldr	r3, [r7, #24]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	f000 808d 	beq.w	80042d8 <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 80041be:	4a4e      	ldr	r2, [pc, #312]	@ (80042f8 <HAL_GPIO_DeInit+0x160>)
 80041c0:	69fb      	ldr	r3, [r7, #28]
 80041c2:	089b      	lsrs	r3, r3, #2
 80041c4:	3302      	adds	r3, #2
 80041c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041ca:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 80041cc:	69fb      	ldr	r3, [r7, #28]
 80041ce:	f003 0303 	and.w	r3, r3, #3
 80041d2:	009b      	lsls	r3, r3, #2
 80041d4:	220f      	movs	r2, #15
 80041d6:	fa02 f303 	lsl.w	r3, r2, r3
 80041da:	697a      	ldr	r2, [r7, #20]
 80041dc:	4013      	ands	r3, r2
 80041de:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	4a46      	ldr	r2, [pc, #280]	@ (80042fc <HAL_GPIO_DeInit+0x164>)
 80041e4:	4293      	cmp	r3, r2
 80041e6:	d013      	beq.n	8004210 <HAL_GPIO_DeInit+0x78>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	4a45      	ldr	r2, [pc, #276]	@ (8004300 <HAL_GPIO_DeInit+0x168>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d00d      	beq.n	800420c <HAL_GPIO_DeInit+0x74>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	4a44      	ldr	r2, [pc, #272]	@ (8004304 <HAL_GPIO_DeInit+0x16c>)
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d007      	beq.n	8004208 <HAL_GPIO_DeInit+0x70>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	4a43      	ldr	r2, [pc, #268]	@ (8004308 <HAL_GPIO_DeInit+0x170>)
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d101      	bne.n	8004204 <HAL_GPIO_DeInit+0x6c>
 8004200:	2303      	movs	r3, #3
 8004202:	e006      	b.n	8004212 <HAL_GPIO_DeInit+0x7a>
 8004204:	2304      	movs	r3, #4
 8004206:	e004      	b.n	8004212 <HAL_GPIO_DeInit+0x7a>
 8004208:	2302      	movs	r3, #2
 800420a:	e002      	b.n	8004212 <HAL_GPIO_DeInit+0x7a>
 800420c:	2301      	movs	r3, #1
 800420e:	e000      	b.n	8004212 <HAL_GPIO_DeInit+0x7a>
 8004210:	2300      	movs	r3, #0
 8004212:	69fa      	ldr	r2, [r7, #28]
 8004214:	f002 0203 	and.w	r2, r2, #3
 8004218:	0092      	lsls	r2, r2, #2
 800421a:	4093      	lsls	r3, r2
 800421c:	697a      	ldr	r2, [r7, #20]
 800421e:	429a      	cmp	r2, r3
 8004220:	d132      	bne.n	8004288 <HAL_GPIO_DeInit+0xf0>
      {
        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8004222:	4b3a      	ldr	r3, [pc, #232]	@ (800430c <HAL_GPIO_DeInit+0x174>)
 8004224:	681a      	ldr	r2, [r3, #0]
 8004226:	69bb      	ldr	r3, [r7, #24]
 8004228:	43db      	mvns	r3, r3
 800422a:	4938      	ldr	r1, [pc, #224]	@ (800430c <HAL_GPIO_DeInit+0x174>)
 800422c:	4013      	ands	r3, r2
 800422e:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8004230:	4b36      	ldr	r3, [pc, #216]	@ (800430c <HAL_GPIO_DeInit+0x174>)
 8004232:	685a      	ldr	r2, [r3, #4]
 8004234:	69bb      	ldr	r3, [r7, #24]
 8004236:	43db      	mvns	r3, r3
 8004238:	4934      	ldr	r1, [pc, #208]	@ (800430c <HAL_GPIO_DeInit+0x174>)
 800423a:	4013      	ands	r3, r2
 800423c:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 800423e:	4b33      	ldr	r3, [pc, #204]	@ (800430c <HAL_GPIO_DeInit+0x174>)
 8004240:	68da      	ldr	r2, [r3, #12]
 8004242:	69bb      	ldr	r3, [r7, #24]
 8004244:	43db      	mvns	r3, r3
 8004246:	4931      	ldr	r1, [pc, #196]	@ (800430c <HAL_GPIO_DeInit+0x174>)
 8004248:	4013      	ands	r3, r2
 800424a:	60cb      	str	r3, [r1, #12]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 800424c:	4b2f      	ldr	r3, [pc, #188]	@ (800430c <HAL_GPIO_DeInit+0x174>)
 800424e:	689a      	ldr	r2, [r3, #8]
 8004250:	69bb      	ldr	r3, [r7, #24]
 8004252:	43db      	mvns	r3, r3
 8004254:	492d      	ldr	r1, [pc, #180]	@ (800430c <HAL_GPIO_DeInit+0x174>)
 8004256:	4013      	ands	r3, r2
 8004258:	608b      	str	r3, [r1, #8]
        
        tmp = 0x0FuL << (4u * (position & 0x03u));
 800425a:	69fb      	ldr	r3, [r7, #28]
 800425c:	f003 0303 	and.w	r3, r3, #3
 8004260:	009b      	lsls	r3, r3, #2
 8004262:	220f      	movs	r2, #15
 8004264:	fa02 f303 	lsl.w	r3, r2, r3
 8004268:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 800426a:	4a23      	ldr	r2, [pc, #140]	@ (80042f8 <HAL_GPIO_DeInit+0x160>)
 800426c:	69fb      	ldr	r3, [r7, #28]
 800426e:	089b      	lsrs	r3, r3, #2
 8004270:	3302      	adds	r3, #2
 8004272:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	43da      	mvns	r2, r3
 800427a:	481f      	ldr	r0, [pc, #124]	@ (80042f8 <HAL_GPIO_DeInit+0x160>)
 800427c:	69fb      	ldr	r3, [r7, #28]
 800427e:	089b      	lsrs	r3, r3, #2
 8004280:	400a      	ands	r2, r1
 8004282:	3302      	adds	r3, #2
 8004284:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004288:	69bb      	ldr	r3, [r7, #24]
 800428a:	2bff      	cmp	r3, #255	@ 0xff
 800428c:	d801      	bhi.n	8004292 <HAL_GPIO_DeInit+0xfa>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	e001      	b.n	8004296 <HAL_GPIO_DeInit+0xfe>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	3304      	adds	r3, #4
 8004296:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004298:	69bb      	ldr	r3, [r7, #24]
 800429a:	2bff      	cmp	r3, #255	@ 0xff
 800429c:	d802      	bhi.n	80042a4 <HAL_GPIO_DeInit+0x10c>
 800429e:	69fb      	ldr	r3, [r7, #28]
 80042a0:	009b      	lsls	r3, r3, #2
 80042a2:	e002      	b.n	80042aa <HAL_GPIO_DeInit+0x112>
 80042a4:	69fb      	ldr	r3, [r7, #28]
 80042a6:	3b08      	subs	r3, #8
 80042a8:	009b      	lsls	r3, r3, #2
 80042aa:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	210f      	movs	r1, #15
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	fa01 f303 	lsl.w	r3, r1, r3
 80042b8:	43db      	mvns	r3, r3
 80042ba:	401a      	ands	r2, r3
 80042bc:	2104      	movs	r1, #4
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	fa01 f303 	lsl.w	r3, r1, r3
 80042c4:	431a      	orrs	r2, r3
 80042c6:	693b      	ldr	r3, [r7, #16]
 80042c8:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	68da      	ldr	r2, [r3, #12]
 80042ce:	69bb      	ldr	r3, [r7, #24]
 80042d0:	43db      	mvns	r3, r3
 80042d2:	401a      	ands	r2, r3
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	60da      	str	r2, [r3, #12]
    }

    position++;
 80042d8:	69fb      	ldr	r3, [r7, #28]
 80042da:	3301      	adds	r3, #1
 80042dc:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 80042de:	683a      	ldr	r2, [r7, #0]
 80042e0:	69fb      	ldr	r3, [r7, #28]
 80042e2:	fa22 f303 	lsr.w	r3, r2, r3
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	f47f af5e 	bne.w	80041a8 <HAL_GPIO_DeInit+0x10>
  }
}
 80042ec:	bf00      	nop
 80042ee:	bf00      	nop
 80042f0:	3724      	adds	r7, #36	@ 0x24
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bc80      	pop	{r7}
 80042f6:	4770      	bx	lr
 80042f8:	40010000 	.word	0x40010000
 80042fc:	40010800 	.word	0x40010800
 8004300:	40010c00 	.word	0x40010c00
 8004304:	40011000 	.word	0x40011000
 8004308:	40011400 	.word	0x40011400
 800430c:	40010400 	.word	0x40010400

08004310 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004310:	b480      	push	{r7}
 8004312:	b085      	sub	sp, #20
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
 8004318:	460b      	mov	r3, r1
 800431a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	689a      	ldr	r2, [r3, #8]
 8004320:	887b      	ldrh	r3, [r7, #2]
 8004322:	4013      	ands	r3, r2
 8004324:	2b00      	cmp	r3, #0
 8004326:	d002      	beq.n	800432e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004328:	2301      	movs	r3, #1
 800432a:	73fb      	strb	r3, [r7, #15]
 800432c:	e001      	b.n	8004332 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800432e:	2300      	movs	r3, #0
 8004330:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004332:	7bfb      	ldrb	r3, [r7, #15]
}
 8004334:	4618      	mov	r0, r3
 8004336:	3714      	adds	r7, #20
 8004338:	46bd      	mov	sp, r7
 800433a:	bc80      	pop	{r7}
 800433c:	4770      	bx	lr

0800433e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800433e:	b480      	push	{r7}
 8004340:	b083      	sub	sp, #12
 8004342:	af00      	add	r7, sp, #0
 8004344:	6078      	str	r0, [r7, #4]
 8004346:	460b      	mov	r3, r1
 8004348:	807b      	strh	r3, [r7, #2]
 800434a:	4613      	mov	r3, r2
 800434c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800434e:	787b      	ldrb	r3, [r7, #1]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d003      	beq.n	800435c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004354:	887a      	ldrh	r2, [r7, #2]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800435a:	e003      	b.n	8004364 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800435c:	887b      	ldrh	r3, [r7, #2]
 800435e:	041a      	lsls	r2, r3, #16
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	611a      	str	r2, [r3, #16]
}
 8004364:	bf00      	nop
 8004366:	370c      	adds	r7, #12
 8004368:	46bd      	mov	sp, r7
 800436a:	bc80      	pop	{r7}
 800436c:	4770      	bx	lr

0800436e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800436e:	b480      	push	{r7}
 8004370:	b085      	sub	sp, #20
 8004372:	af00      	add	r7, sp, #0
 8004374:	6078      	str	r0, [r7, #4]
 8004376:	460b      	mov	r3, r1
 8004378:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	68db      	ldr	r3, [r3, #12]
 800437e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004380:	887a      	ldrh	r2, [r7, #2]
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	4013      	ands	r3, r2
 8004386:	041a      	lsls	r2, r3, #16
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	43d9      	mvns	r1, r3
 800438c:	887b      	ldrh	r3, [r7, #2]
 800438e:	400b      	ands	r3, r1
 8004390:	431a      	orrs	r2, r3
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	611a      	str	r2, [r3, #16]
}
 8004396:	bf00      	nop
 8004398:	3714      	adds	r7, #20
 800439a:	46bd      	mov	sp, r7
 800439c:	bc80      	pop	{r7}
 800439e:	4770      	bx	lr

080043a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b086      	sub	sp, #24
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d101      	bne.n	80043b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80043ae:	2301      	movs	r3, #1
 80043b0:	e272      	b.n	8004898 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f003 0301 	and.w	r3, r3, #1
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	f000 8087 	beq.w	80044ce <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80043c0:	4b92      	ldr	r3, [pc, #584]	@ (800460c <HAL_RCC_OscConfig+0x26c>)
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	f003 030c 	and.w	r3, r3, #12
 80043c8:	2b04      	cmp	r3, #4
 80043ca:	d00c      	beq.n	80043e6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80043cc:	4b8f      	ldr	r3, [pc, #572]	@ (800460c <HAL_RCC_OscConfig+0x26c>)
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	f003 030c 	and.w	r3, r3, #12
 80043d4:	2b08      	cmp	r3, #8
 80043d6:	d112      	bne.n	80043fe <HAL_RCC_OscConfig+0x5e>
 80043d8:	4b8c      	ldr	r3, [pc, #560]	@ (800460c <HAL_RCC_OscConfig+0x26c>)
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043e4:	d10b      	bne.n	80043fe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043e6:	4b89      	ldr	r3, [pc, #548]	@ (800460c <HAL_RCC_OscConfig+0x26c>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d06c      	beq.n	80044cc <HAL_RCC_OscConfig+0x12c>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d168      	bne.n	80044cc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80043fa:	2301      	movs	r3, #1
 80043fc:	e24c      	b.n	8004898 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004406:	d106      	bne.n	8004416 <HAL_RCC_OscConfig+0x76>
 8004408:	4b80      	ldr	r3, [pc, #512]	@ (800460c <HAL_RCC_OscConfig+0x26c>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a7f      	ldr	r2, [pc, #508]	@ (800460c <HAL_RCC_OscConfig+0x26c>)
 800440e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004412:	6013      	str	r3, [r2, #0]
 8004414:	e02e      	b.n	8004474 <HAL_RCC_OscConfig+0xd4>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d10c      	bne.n	8004438 <HAL_RCC_OscConfig+0x98>
 800441e:	4b7b      	ldr	r3, [pc, #492]	@ (800460c <HAL_RCC_OscConfig+0x26c>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a7a      	ldr	r2, [pc, #488]	@ (800460c <HAL_RCC_OscConfig+0x26c>)
 8004424:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004428:	6013      	str	r3, [r2, #0]
 800442a:	4b78      	ldr	r3, [pc, #480]	@ (800460c <HAL_RCC_OscConfig+0x26c>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a77      	ldr	r2, [pc, #476]	@ (800460c <HAL_RCC_OscConfig+0x26c>)
 8004430:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004434:	6013      	str	r3, [r2, #0]
 8004436:	e01d      	b.n	8004474 <HAL_RCC_OscConfig+0xd4>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004440:	d10c      	bne.n	800445c <HAL_RCC_OscConfig+0xbc>
 8004442:	4b72      	ldr	r3, [pc, #456]	@ (800460c <HAL_RCC_OscConfig+0x26c>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4a71      	ldr	r2, [pc, #452]	@ (800460c <HAL_RCC_OscConfig+0x26c>)
 8004448:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800444c:	6013      	str	r3, [r2, #0]
 800444e:	4b6f      	ldr	r3, [pc, #444]	@ (800460c <HAL_RCC_OscConfig+0x26c>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a6e      	ldr	r2, [pc, #440]	@ (800460c <HAL_RCC_OscConfig+0x26c>)
 8004454:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004458:	6013      	str	r3, [r2, #0]
 800445a:	e00b      	b.n	8004474 <HAL_RCC_OscConfig+0xd4>
 800445c:	4b6b      	ldr	r3, [pc, #428]	@ (800460c <HAL_RCC_OscConfig+0x26c>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a6a      	ldr	r2, [pc, #424]	@ (800460c <HAL_RCC_OscConfig+0x26c>)
 8004462:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004466:	6013      	str	r3, [r2, #0]
 8004468:	4b68      	ldr	r3, [pc, #416]	@ (800460c <HAL_RCC_OscConfig+0x26c>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a67      	ldr	r2, [pc, #412]	@ (800460c <HAL_RCC_OscConfig+0x26c>)
 800446e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004472:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d013      	beq.n	80044a4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800447c:	f7ff fbf6 	bl	8003c6c <HAL_GetTick>
 8004480:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004482:	e008      	b.n	8004496 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004484:	f7ff fbf2 	bl	8003c6c <HAL_GetTick>
 8004488:	4602      	mov	r2, r0
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	1ad3      	subs	r3, r2, r3
 800448e:	2b64      	cmp	r3, #100	@ 0x64
 8004490:	d901      	bls.n	8004496 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004492:	2303      	movs	r3, #3
 8004494:	e200      	b.n	8004898 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004496:	4b5d      	ldr	r3, [pc, #372]	@ (800460c <HAL_RCC_OscConfig+0x26c>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d0f0      	beq.n	8004484 <HAL_RCC_OscConfig+0xe4>
 80044a2:	e014      	b.n	80044ce <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044a4:	f7ff fbe2 	bl	8003c6c <HAL_GetTick>
 80044a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044aa:	e008      	b.n	80044be <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044ac:	f7ff fbde 	bl	8003c6c <HAL_GetTick>
 80044b0:	4602      	mov	r2, r0
 80044b2:	693b      	ldr	r3, [r7, #16]
 80044b4:	1ad3      	subs	r3, r2, r3
 80044b6:	2b64      	cmp	r3, #100	@ 0x64
 80044b8:	d901      	bls.n	80044be <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80044ba:	2303      	movs	r3, #3
 80044bc:	e1ec      	b.n	8004898 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044be:	4b53      	ldr	r3, [pc, #332]	@ (800460c <HAL_RCC_OscConfig+0x26c>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d1f0      	bne.n	80044ac <HAL_RCC_OscConfig+0x10c>
 80044ca:	e000      	b.n	80044ce <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f003 0302 	and.w	r3, r3, #2
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d063      	beq.n	80045a2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80044da:	4b4c      	ldr	r3, [pc, #304]	@ (800460c <HAL_RCC_OscConfig+0x26c>)
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	f003 030c 	and.w	r3, r3, #12
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d00b      	beq.n	80044fe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80044e6:	4b49      	ldr	r3, [pc, #292]	@ (800460c <HAL_RCC_OscConfig+0x26c>)
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	f003 030c 	and.w	r3, r3, #12
 80044ee:	2b08      	cmp	r3, #8
 80044f0:	d11c      	bne.n	800452c <HAL_RCC_OscConfig+0x18c>
 80044f2:	4b46      	ldr	r3, [pc, #280]	@ (800460c <HAL_RCC_OscConfig+0x26c>)
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d116      	bne.n	800452c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044fe:	4b43      	ldr	r3, [pc, #268]	@ (800460c <HAL_RCC_OscConfig+0x26c>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f003 0302 	and.w	r3, r3, #2
 8004506:	2b00      	cmp	r3, #0
 8004508:	d005      	beq.n	8004516 <HAL_RCC_OscConfig+0x176>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	691b      	ldr	r3, [r3, #16]
 800450e:	2b01      	cmp	r3, #1
 8004510:	d001      	beq.n	8004516 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	e1c0      	b.n	8004898 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004516:	4b3d      	ldr	r3, [pc, #244]	@ (800460c <HAL_RCC_OscConfig+0x26c>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	695b      	ldr	r3, [r3, #20]
 8004522:	00db      	lsls	r3, r3, #3
 8004524:	4939      	ldr	r1, [pc, #228]	@ (800460c <HAL_RCC_OscConfig+0x26c>)
 8004526:	4313      	orrs	r3, r2
 8004528:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800452a:	e03a      	b.n	80045a2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	691b      	ldr	r3, [r3, #16]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d020      	beq.n	8004576 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004534:	4b36      	ldr	r3, [pc, #216]	@ (8004610 <HAL_RCC_OscConfig+0x270>)
 8004536:	2201      	movs	r2, #1
 8004538:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800453a:	f7ff fb97 	bl	8003c6c <HAL_GetTick>
 800453e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004540:	e008      	b.n	8004554 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004542:	f7ff fb93 	bl	8003c6c <HAL_GetTick>
 8004546:	4602      	mov	r2, r0
 8004548:	693b      	ldr	r3, [r7, #16]
 800454a:	1ad3      	subs	r3, r2, r3
 800454c:	2b02      	cmp	r3, #2
 800454e:	d901      	bls.n	8004554 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004550:	2303      	movs	r3, #3
 8004552:	e1a1      	b.n	8004898 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004554:	4b2d      	ldr	r3, [pc, #180]	@ (800460c <HAL_RCC_OscConfig+0x26c>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f003 0302 	and.w	r3, r3, #2
 800455c:	2b00      	cmp	r3, #0
 800455e:	d0f0      	beq.n	8004542 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004560:	4b2a      	ldr	r3, [pc, #168]	@ (800460c <HAL_RCC_OscConfig+0x26c>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	695b      	ldr	r3, [r3, #20]
 800456c:	00db      	lsls	r3, r3, #3
 800456e:	4927      	ldr	r1, [pc, #156]	@ (800460c <HAL_RCC_OscConfig+0x26c>)
 8004570:	4313      	orrs	r3, r2
 8004572:	600b      	str	r3, [r1, #0]
 8004574:	e015      	b.n	80045a2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004576:	4b26      	ldr	r3, [pc, #152]	@ (8004610 <HAL_RCC_OscConfig+0x270>)
 8004578:	2200      	movs	r2, #0
 800457a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800457c:	f7ff fb76 	bl	8003c6c <HAL_GetTick>
 8004580:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004582:	e008      	b.n	8004596 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004584:	f7ff fb72 	bl	8003c6c <HAL_GetTick>
 8004588:	4602      	mov	r2, r0
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	1ad3      	subs	r3, r2, r3
 800458e:	2b02      	cmp	r3, #2
 8004590:	d901      	bls.n	8004596 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004592:	2303      	movs	r3, #3
 8004594:	e180      	b.n	8004898 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004596:	4b1d      	ldr	r3, [pc, #116]	@ (800460c <HAL_RCC_OscConfig+0x26c>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f003 0302 	and.w	r3, r3, #2
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d1f0      	bne.n	8004584 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f003 0308 	and.w	r3, r3, #8
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d03a      	beq.n	8004624 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	699b      	ldr	r3, [r3, #24]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d019      	beq.n	80045ea <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045b6:	4b17      	ldr	r3, [pc, #92]	@ (8004614 <HAL_RCC_OscConfig+0x274>)
 80045b8:	2201      	movs	r2, #1
 80045ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045bc:	f7ff fb56 	bl	8003c6c <HAL_GetTick>
 80045c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045c2:	e008      	b.n	80045d6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045c4:	f7ff fb52 	bl	8003c6c <HAL_GetTick>
 80045c8:	4602      	mov	r2, r0
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	1ad3      	subs	r3, r2, r3
 80045ce:	2b02      	cmp	r3, #2
 80045d0:	d901      	bls.n	80045d6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80045d2:	2303      	movs	r3, #3
 80045d4:	e160      	b.n	8004898 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045d6:	4b0d      	ldr	r3, [pc, #52]	@ (800460c <HAL_RCC_OscConfig+0x26c>)
 80045d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045da:	f003 0302 	and.w	r3, r3, #2
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d0f0      	beq.n	80045c4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80045e2:	2001      	movs	r0, #1
 80045e4:	f000 face 	bl	8004b84 <RCC_Delay>
 80045e8:	e01c      	b.n	8004624 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045ea:	4b0a      	ldr	r3, [pc, #40]	@ (8004614 <HAL_RCC_OscConfig+0x274>)
 80045ec:	2200      	movs	r2, #0
 80045ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045f0:	f7ff fb3c 	bl	8003c6c <HAL_GetTick>
 80045f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045f6:	e00f      	b.n	8004618 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045f8:	f7ff fb38 	bl	8003c6c <HAL_GetTick>
 80045fc:	4602      	mov	r2, r0
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	1ad3      	subs	r3, r2, r3
 8004602:	2b02      	cmp	r3, #2
 8004604:	d908      	bls.n	8004618 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004606:	2303      	movs	r3, #3
 8004608:	e146      	b.n	8004898 <HAL_RCC_OscConfig+0x4f8>
 800460a:	bf00      	nop
 800460c:	40021000 	.word	0x40021000
 8004610:	42420000 	.word	0x42420000
 8004614:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004618:	4b92      	ldr	r3, [pc, #584]	@ (8004864 <HAL_RCC_OscConfig+0x4c4>)
 800461a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800461c:	f003 0302 	and.w	r3, r3, #2
 8004620:	2b00      	cmp	r3, #0
 8004622:	d1e9      	bne.n	80045f8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f003 0304 	and.w	r3, r3, #4
 800462c:	2b00      	cmp	r3, #0
 800462e:	f000 80a6 	beq.w	800477e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004632:	2300      	movs	r3, #0
 8004634:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004636:	4b8b      	ldr	r3, [pc, #556]	@ (8004864 <HAL_RCC_OscConfig+0x4c4>)
 8004638:	69db      	ldr	r3, [r3, #28]
 800463a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800463e:	2b00      	cmp	r3, #0
 8004640:	d10d      	bne.n	800465e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004642:	4b88      	ldr	r3, [pc, #544]	@ (8004864 <HAL_RCC_OscConfig+0x4c4>)
 8004644:	69db      	ldr	r3, [r3, #28]
 8004646:	4a87      	ldr	r2, [pc, #540]	@ (8004864 <HAL_RCC_OscConfig+0x4c4>)
 8004648:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800464c:	61d3      	str	r3, [r2, #28]
 800464e:	4b85      	ldr	r3, [pc, #532]	@ (8004864 <HAL_RCC_OscConfig+0x4c4>)
 8004650:	69db      	ldr	r3, [r3, #28]
 8004652:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004656:	60bb      	str	r3, [r7, #8]
 8004658:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800465a:	2301      	movs	r3, #1
 800465c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800465e:	4b82      	ldr	r3, [pc, #520]	@ (8004868 <HAL_RCC_OscConfig+0x4c8>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004666:	2b00      	cmp	r3, #0
 8004668:	d118      	bne.n	800469c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800466a:	4b7f      	ldr	r3, [pc, #508]	@ (8004868 <HAL_RCC_OscConfig+0x4c8>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a7e      	ldr	r2, [pc, #504]	@ (8004868 <HAL_RCC_OscConfig+0x4c8>)
 8004670:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004674:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004676:	f7ff faf9 	bl	8003c6c <HAL_GetTick>
 800467a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800467c:	e008      	b.n	8004690 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800467e:	f7ff faf5 	bl	8003c6c <HAL_GetTick>
 8004682:	4602      	mov	r2, r0
 8004684:	693b      	ldr	r3, [r7, #16]
 8004686:	1ad3      	subs	r3, r2, r3
 8004688:	2b64      	cmp	r3, #100	@ 0x64
 800468a:	d901      	bls.n	8004690 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800468c:	2303      	movs	r3, #3
 800468e:	e103      	b.n	8004898 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004690:	4b75      	ldr	r3, [pc, #468]	@ (8004868 <HAL_RCC_OscConfig+0x4c8>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004698:	2b00      	cmp	r3, #0
 800469a:	d0f0      	beq.n	800467e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	68db      	ldr	r3, [r3, #12]
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d106      	bne.n	80046b2 <HAL_RCC_OscConfig+0x312>
 80046a4:	4b6f      	ldr	r3, [pc, #444]	@ (8004864 <HAL_RCC_OscConfig+0x4c4>)
 80046a6:	6a1b      	ldr	r3, [r3, #32]
 80046a8:	4a6e      	ldr	r2, [pc, #440]	@ (8004864 <HAL_RCC_OscConfig+0x4c4>)
 80046aa:	f043 0301 	orr.w	r3, r3, #1
 80046ae:	6213      	str	r3, [r2, #32]
 80046b0:	e02d      	b.n	800470e <HAL_RCC_OscConfig+0x36e>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	68db      	ldr	r3, [r3, #12]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d10c      	bne.n	80046d4 <HAL_RCC_OscConfig+0x334>
 80046ba:	4b6a      	ldr	r3, [pc, #424]	@ (8004864 <HAL_RCC_OscConfig+0x4c4>)
 80046bc:	6a1b      	ldr	r3, [r3, #32]
 80046be:	4a69      	ldr	r2, [pc, #420]	@ (8004864 <HAL_RCC_OscConfig+0x4c4>)
 80046c0:	f023 0301 	bic.w	r3, r3, #1
 80046c4:	6213      	str	r3, [r2, #32]
 80046c6:	4b67      	ldr	r3, [pc, #412]	@ (8004864 <HAL_RCC_OscConfig+0x4c4>)
 80046c8:	6a1b      	ldr	r3, [r3, #32]
 80046ca:	4a66      	ldr	r2, [pc, #408]	@ (8004864 <HAL_RCC_OscConfig+0x4c4>)
 80046cc:	f023 0304 	bic.w	r3, r3, #4
 80046d0:	6213      	str	r3, [r2, #32]
 80046d2:	e01c      	b.n	800470e <HAL_RCC_OscConfig+0x36e>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	68db      	ldr	r3, [r3, #12]
 80046d8:	2b05      	cmp	r3, #5
 80046da:	d10c      	bne.n	80046f6 <HAL_RCC_OscConfig+0x356>
 80046dc:	4b61      	ldr	r3, [pc, #388]	@ (8004864 <HAL_RCC_OscConfig+0x4c4>)
 80046de:	6a1b      	ldr	r3, [r3, #32]
 80046e0:	4a60      	ldr	r2, [pc, #384]	@ (8004864 <HAL_RCC_OscConfig+0x4c4>)
 80046e2:	f043 0304 	orr.w	r3, r3, #4
 80046e6:	6213      	str	r3, [r2, #32]
 80046e8:	4b5e      	ldr	r3, [pc, #376]	@ (8004864 <HAL_RCC_OscConfig+0x4c4>)
 80046ea:	6a1b      	ldr	r3, [r3, #32]
 80046ec:	4a5d      	ldr	r2, [pc, #372]	@ (8004864 <HAL_RCC_OscConfig+0x4c4>)
 80046ee:	f043 0301 	orr.w	r3, r3, #1
 80046f2:	6213      	str	r3, [r2, #32]
 80046f4:	e00b      	b.n	800470e <HAL_RCC_OscConfig+0x36e>
 80046f6:	4b5b      	ldr	r3, [pc, #364]	@ (8004864 <HAL_RCC_OscConfig+0x4c4>)
 80046f8:	6a1b      	ldr	r3, [r3, #32]
 80046fa:	4a5a      	ldr	r2, [pc, #360]	@ (8004864 <HAL_RCC_OscConfig+0x4c4>)
 80046fc:	f023 0301 	bic.w	r3, r3, #1
 8004700:	6213      	str	r3, [r2, #32]
 8004702:	4b58      	ldr	r3, [pc, #352]	@ (8004864 <HAL_RCC_OscConfig+0x4c4>)
 8004704:	6a1b      	ldr	r3, [r3, #32]
 8004706:	4a57      	ldr	r2, [pc, #348]	@ (8004864 <HAL_RCC_OscConfig+0x4c4>)
 8004708:	f023 0304 	bic.w	r3, r3, #4
 800470c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	68db      	ldr	r3, [r3, #12]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d015      	beq.n	8004742 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004716:	f7ff faa9 	bl	8003c6c <HAL_GetTick>
 800471a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800471c:	e00a      	b.n	8004734 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800471e:	f7ff faa5 	bl	8003c6c <HAL_GetTick>
 8004722:	4602      	mov	r2, r0
 8004724:	693b      	ldr	r3, [r7, #16]
 8004726:	1ad3      	subs	r3, r2, r3
 8004728:	f241 3288 	movw	r2, #5000	@ 0x1388
 800472c:	4293      	cmp	r3, r2
 800472e:	d901      	bls.n	8004734 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004730:	2303      	movs	r3, #3
 8004732:	e0b1      	b.n	8004898 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004734:	4b4b      	ldr	r3, [pc, #300]	@ (8004864 <HAL_RCC_OscConfig+0x4c4>)
 8004736:	6a1b      	ldr	r3, [r3, #32]
 8004738:	f003 0302 	and.w	r3, r3, #2
 800473c:	2b00      	cmp	r3, #0
 800473e:	d0ee      	beq.n	800471e <HAL_RCC_OscConfig+0x37e>
 8004740:	e014      	b.n	800476c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004742:	f7ff fa93 	bl	8003c6c <HAL_GetTick>
 8004746:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004748:	e00a      	b.n	8004760 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800474a:	f7ff fa8f 	bl	8003c6c <HAL_GetTick>
 800474e:	4602      	mov	r2, r0
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	1ad3      	subs	r3, r2, r3
 8004754:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004758:	4293      	cmp	r3, r2
 800475a:	d901      	bls.n	8004760 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800475c:	2303      	movs	r3, #3
 800475e:	e09b      	b.n	8004898 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004760:	4b40      	ldr	r3, [pc, #256]	@ (8004864 <HAL_RCC_OscConfig+0x4c4>)
 8004762:	6a1b      	ldr	r3, [r3, #32]
 8004764:	f003 0302 	and.w	r3, r3, #2
 8004768:	2b00      	cmp	r3, #0
 800476a:	d1ee      	bne.n	800474a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800476c:	7dfb      	ldrb	r3, [r7, #23]
 800476e:	2b01      	cmp	r3, #1
 8004770:	d105      	bne.n	800477e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004772:	4b3c      	ldr	r3, [pc, #240]	@ (8004864 <HAL_RCC_OscConfig+0x4c4>)
 8004774:	69db      	ldr	r3, [r3, #28]
 8004776:	4a3b      	ldr	r2, [pc, #236]	@ (8004864 <HAL_RCC_OscConfig+0x4c4>)
 8004778:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800477c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	69db      	ldr	r3, [r3, #28]
 8004782:	2b00      	cmp	r3, #0
 8004784:	f000 8087 	beq.w	8004896 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004788:	4b36      	ldr	r3, [pc, #216]	@ (8004864 <HAL_RCC_OscConfig+0x4c4>)
 800478a:	685b      	ldr	r3, [r3, #4]
 800478c:	f003 030c 	and.w	r3, r3, #12
 8004790:	2b08      	cmp	r3, #8
 8004792:	d061      	beq.n	8004858 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	69db      	ldr	r3, [r3, #28]
 8004798:	2b02      	cmp	r3, #2
 800479a:	d146      	bne.n	800482a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800479c:	4b33      	ldr	r3, [pc, #204]	@ (800486c <HAL_RCC_OscConfig+0x4cc>)
 800479e:	2200      	movs	r2, #0
 80047a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047a2:	f7ff fa63 	bl	8003c6c <HAL_GetTick>
 80047a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047a8:	e008      	b.n	80047bc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047aa:	f7ff fa5f 	bl	8003c6c <HAL_GetTick>
 80047ae:	4602      	mov	r2, r0
 80047b0:	693b      	ldr	r3, [r7, #16]
 80047b2:	1ad3      	subs	r3, r2, r3
 80047b4:	2b02      	cmp	r3, #2
 80047b6:	d901      	bls.n	80047bc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80047b8:	2303      	movs	r3, #3
 80047ba:	e06d      	b.n	8004898 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047bc:	4b29      	ldr	r3, [pc, #164]	@ (8004864 <HAL_RCC_OscConfig+0x4c4>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d1f0      	bne.n	80047aa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6a1b      	ldr	r3, [r3, #32]
 80047cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047d0:	d108      	bne.n	80047e4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80047d2:	4b24      	ldr	r3, [pc, #144]	@ (8004864 <HAL_RCC_OscConfig+0x4c4>)
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	689b      	ldr	r3, [r3, #8]
 80047de:	4921      	ldr	r1, [pc, #132]	@ (8004864 <HAL_RCC_OscConfig+0x4c4>)
 80047e0:	4313      	orrs	r3, r2
 80047e2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80047e4:	4b1f      	ldr	r3, [pc, #124]	@ (8004864 <HAL_RCC_OscConfig+0x4c4>)
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6a19      	ldr	r1, [r3, #32]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047f4:	430b      	orrs	r3, r1
 80047f6:	491b      	ldr	r1, [pc, #108]	@ (8004864 <HAL_RCC_OscConfig+0x4c4>)
 80047f8:	4313      	orrs	r3, r2
 80047fa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047fc:	4b1b      	ldr	r3, [pc, #108]	@ (800486c <HAL_RCC_OscConfig+0x4cc>)
 80047fe:	2201      	movs	r2, #1
 8004800:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004802:	f7ff fa33 	bl	8003c6c <HAL_GetTick>
 8004806:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004808:	e008      	b.n	800481c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800480a:	f7ff fa2f 	bl	8003c6c <HAL_GetTick>
 800480e:	4602      	mov	r2, r0
 8004810:	693b      	ldr	r3, [r7, #16]
 8004812:	1ad3      	subs	r3, r2, r3
 8004814:	2b02      	cmp	r3, #2
 8004816:	d901      	bls.n	800481c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004818:	2303      	movs	r3, #3
 800481a:	e03d      	b.n	8004898 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800481c:	4b11      	ldr	r3, [pc, #68]	@ (8004864 <HAL_RCC_OscConfig+0x4c4>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004824:	2b00      	cmp	r3, #0
 8004826:	d0f0      	beq.n	800480a <HAL_RCC_OscConfig+0x46a>
 8004828:	e035      	b.n	8004896 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800482a:	4b10      	ldr	r3, [pc, #64]	@ (800486c <HAL_RCC_OscConfig+0x4cc>)
 800482c:	2200      	movs	r2, #0
 800482e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004830:	f7ff fa1c 	bl	8003c6c <HAL_GetTick>
 8004834:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004836:	e008      	b.n	800484a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004838:	f7ff fa18 	bl	8003c6c <HAL_GetTick>
 800483c:	4602      	mov	r2, r0
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	1ad3      	subs	r3, r2, r3
 8004842:	2b02      	cmp	r3, #2
 8004844:	d901      	bls.n	800484a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004846:	2303      	movs	r3, #3
 8004848:	e026      	b.n	8004898 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800484a:	4b06      	ldr	r3, [pc, #24]	@ (8004864 <HAL_RCC_OscConfig+0x4c4>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004852:	2b00      	cmp	r3, #0
 8004854:	d1f0      	bne.n	8004838 <HAL_RCC_OscConfig+0x498>
 8004856:	e01e      	b.n	8004896 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	69db      	ldr	r3, [r3, #28]
 800485c:	2b01      	cmp	r3, #1
 800485e:	d107      	bne.n	8004870 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004860:	2301      	movs	r3, #1
 8004862:	e019      	b.n	8004898 <HAL_RCC_OscConfig+0x4f8>
 8004864:	40021000 	.word	0x40021000
 8004868:	40007000 	.word	0x40007000
 800486c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004870:	4b0b      	ldr	r3, [pc, #44]	@ (80048a0 <HAL_RCC_OscConfig+0x500>)
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6a1b      	ldr	r3, [r3, #32]
 8004880:	429a      	cmp	r2, r3
 8004882:	d106      	bne.n	8004892 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800488e:	429a      	cmp	r2, r3
 8004890:	d001      	beq.n	8004896 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	e000      	b.n	8004898 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004896:	2300      	movs	r3, #0
}
 8004898:	4618      	mov	r0, r3
 800489a:	3718      	adds	r7, #24
 800489c:	46bd      	mov	sp, r7
 800489e:	bd80      	pop	{r7, pc}
 80048a0:	40021000 	.word	0x40021000

080048a4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b084      	sub	sp, #16
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
 80048ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d101      	bne.n	80048b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80048b4:	2301      	movs	r3, #1
 80048b6:	e0d0      	b.n	8004a5a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80048b8:	4b6a      	ldr	r3, [pc, #424]	@ (8004a64 <HAL_RCC_ClockConfig+0x1c0>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f003 0307 	and.w	r3, r3, #7
 80048c0:	683a      	ldr	r2, [r7, #0]
 80048c2:	429a      	cmp	r2, r3
 80048c4:	d910      	bls.n	80048e8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048c6:	4b67      	ldr	r3, [pc, #412]	@ (8004a64 <HAL_RCC_ClockConfig+0x1c0>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f023 0207 	bic.w	r2, r3, #7
 80048ce:	4965      	ldr	r1, [pc, #404]	@ (8004a64 <HAL_RCC_ClockConfig+0x1c0>)
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	4313      	orrs	r3, r2
 80048d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048d6:	4b63      	ldr	r3, [pc, #396]	@ (8004a64 <HAL_RCC_ClockConfig+0x1c0>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f003 0307 	and.w	r3, r3, #7
 80048de:	683a      	ldr	r2, [r7, #0]
 80048e0:	429a      	cmp	r2, r3
 80048e2:	d001      	beq.n	80048e8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80048e4:	2301      	movs	r3, #1
 80048e6:	e0b8      	b.n	8004a5a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f003 0302 	and.w	r3, r3, #2
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d020      	beq.n	8004936 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f003 0304 	and.w	r3, r3, #4
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d005      	beq.n	800490c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004900:	4b59      	ldr	r3, [pc, #356]	@ (8004a68 <HAL_RCC_ClockConfig+0x1c4>)
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	4a58      	ldr	r2, [pc, #352]	@ (8004a68 <HAL_RCC_ClockConfig+0x1c4>)
 8004906:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800490a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f003 0308 	and.w	r3, r3, #8
 8004914:	2b00      	cmp	r3, #0
 8004916:	d005      	beq.n	8004924 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004918:	4b53      	ldr	r3, [pc, #332]	@ (8004a68 <HAL_RCC_ClockConfig+0x1c4>)
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	4a52      	ldr	r2, [pc, #328]	@ (8004a68 <HAL_RCC_ClockConfig+0x1c4>)
 800491e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004922:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004924:	4b50      	ldr	r3, [pc, #320]	@ (8004a68 <HAL_RCC_ClockConfig+0x1c4>)
 8004926:	685b      	ldr	r3, [r3, #4]
 8004928:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	494d      	ldr	r1, [pc, #308]	@ (8004a68 <HAL_RCC_ClockConfig+0x1c4>)
 8004932:	4313      	orrs	r3, r2
 8004934:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f003 0301 	and.w	r3, r3, #1
 800493e:	2b00      	cmp	r3, #0
 8004940:	d040      	beq.n	80049c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	2b01      	cmp	r3, #1
 8004948:	d107      	bne.n	800495a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800494a:	4b47      	ldr	r3, [pc, #284]	@ (8004a68 <HAL_RCC_ClockConfig+0x1c4>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004952:	2b00      	cmp	r3, #0
 8004954:	d115      	bne.n	8004982 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004956:	2301      	movs	r3, #1
 8004958:	e07f      	b.n	8004a5a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	2b02      	cmp	r3, #2
 8004960:	d107      	bne.n	8004972 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004962:	4b41      	ldr	r3, [pc, #260]	@ (8004a68 <HAL_RCC_ClockConfig+0x1c4>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800496a:	2b00      	cmp	r3, #0
 800496c:	d109      	bne.n	8004982 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800496e:	2301      	movs	r3, #1
 8004970:	e073      	b.n	8004a5a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004972:	4b3d      	ldr	r3, [pc, #244]	@ (8004a68 <HAL_RCC_ClockConfig+0x1c4>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f003 0302 	and.w	r3, r3, #2
 800497a:	2b00      	cmp	r3, #0
 800497c:	d101      	bne.n	8004982 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800497e:	2301      	movs	r3, #1
 8004980:	e06b      	b.n	8004a5a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004982:	4b39      	ldr	r3, [pc, #228]	@ (8004a68 <HAL_RCC_ClockConfig+0x1c4>)
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	f023 0203 	bic.w	r2, r3, #3
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	4936      	ldr	r1, [pc, #216]	@ (8004a68 <HAL_RCC_ClockConfig+0x1c4>)
 8004990:	4313      	orrs	r3, r2
 8004992:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004994:	f7ff f96a 	bl	8003c6c <HAL_GetTick>
 8004998:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800499a:	e00a      	b.n	80049b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800499c:	f7ff f966 	bl	8003c6c <HAL_GetTick>
 80049a0:	4602      	mov	r2, r0
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	1ad3      	subs	r3, r2, r3
 80049a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d901      	bls.n	80049b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80049ae:	2303      	movs	r3, #3
 80049b0:	e053      	b.n	8004a5a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049b2:	4b2d      	ldr	r3, [pc, #180]	@ (8004a68 <HAL_RCC_ClockConfig+0x1c4>)
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	f003 020c 	and.w	r2, r3, #12
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	685b      	ldr	r3, [r3, #4]
 80049be:	009b      	lsls	r3, r3, #2
 80049c0:	429a      	cmp	r2, r3
 80049c2:	d1eb      	bne.n	800499c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80049c4:	4b27      	ldr	r3, [pc, #156]	@ (8004a64 <HAL_RCC_ClockConfig+0x1c0>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f003 0307 	and.w	r3, r3, #7
 80049cc:	683a      	ldr	r2, [r7, #0]
 80049ce:	429a      	cmp	r2, r3
 80049d0:	d210      	bcs.n	80049f4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049d2:	4b24      	ldr	r3, [pc, #144]	@ (8004a64 <HAL_RCC_ClockConfig+0x1c0>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f023 0207 	bic.w	r2, r3, #7
 80049da:	4922      	ldr	r1, [pc, #136]	@ (8004a64 <HAL_RCC_ClockConfig+0x1c0>)
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	4313      	orrs	r3, r2
 80049e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049e2:	4b20      	ldr	r3, [pc, #128]	@ (8004a64 <HAL_RCC_ClockConfig+0x1c0>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f003 0307 	and.w	r3, r3, #7
 80049ea:	683a      	ldr	r2, [r7, #0]
 80049ec:	429a      	cmp	r2, r3
 80049ee:	d001      	beq.n	80049f4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80049f0:	2301      	movs	r3, #1
 80049f2:	e032      	b.n	8004a5a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f003 0304 	and.w	r3, r3, #4
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d008      	beq.n	8004a12 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a00:	4b19      	ldr	r3, [pc, #100]	@ (8004a68 <HAL_RCC_ClockConfig+0x1c4>)
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	68db      	ldr	r3, [r3, #12]
 8004a0c:	4916      	ldr	r1, [pc, #88]	@ (8004a68 <HAL_RCC_ClockConfig+0x1c4>)
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f003 0308 	and.w	r3, r3, #8
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d009      	beq.n	8004a32 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004a1e:	4b12      	ldr	r3, [pc, #72]	@ (8004a68 <HAL_RCC_ClockConfig+0x1c4>)
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	691b      	ldr	r3, [r3, #16]
 8004a2a:	00db      	lsls	r3, r3, #3
 8004a2c:	490e      	ldr	r1, [pc, #56]	@ (8004a68 <HAL_RCC_ClockConfig+0x1c4>)
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004a32:	f000 f821 	bl	8004a78 <HAL_RCC_GetSysClockFreq>
 8004a36:	4602      	mov	r2, r0
 8004a38:	4b0b      	ldr	r3, [pc, #44]	@ (8004a68 <HAL_RCC_ClockConfig+0x1c4>)
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	091b      	lsrs	r3, r3, #4
 8004a3e:	f003 030f 	and.w	r3, r3, #15
 8004a42:	490a      	ldr	r1, [pc, #40]	@ (8004a6c <HAL_RCC_ClockConfig+0x1c8>)
 8004a44:	5ccb      	ldrb	r3, [r1, r3]
 8004a46:	fa22 f303 	lsr.w	r3, r2, r3
 8004a4a:	4a09      	ldr	r2, [pc, #36]	@ (8004a70 <HAL_RCC_ClockConfig+0x1cc>)
 8004a4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004a4e:	4b09      	ldr	r3, [pc, #36]	@ (8004a74 <HAL_RCC_ClockConfig+0x1d0>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4618      	mov	r0, r3
 8004a54:	f7ff f8c8 	bl	8003be8 <HAL_InitTick>

  return HAL_OK;
 8004a58:	2300      	movs	r3, #0
}
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	3710      	adds	r7, #16
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bd80      	pop	{r7, pc}
 8004a62:	bf00      	nop
 8004a64:	40022000 	.word	0x40022000
 8004a68:	40021000 	.word	0x40021000
 8004a6c:	08008b84 	.word	0x08008b84
 8004a70:	200000a8 	.word	0x200000a8
 8004a74:	200000ac 	.word	0x200000ac

08004a78 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b087      	sub	sp, #28
 8004a7c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004a7e:	2300      	movs	r3, #0
 8004a80:	60fb      	str	r3, [r7, #12]
 8004a82:	2300      	movs	r3, #0
 8004a84:	60bb      	str	r3, [r7, #8]
 8004a86:	2300      	movs	r3, #0
 8004a88:	617b      	str	r3, [r7, #20]
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004a8e:	2300      	movs	r3, #0
 8004a90:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004a92:	4b1e      	ldr	r3, [pc, #120]	@ (8004b0c <HAL_RCC_GetSysClockFreq+0x94>)
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	f003 030c 	and.w	r3, r3, #12
 8004a9e:	2b04      	cmp	r3, #4
 8004aa0:	d002      	beq.n	8004aa8 <HAL_RCC_GetSysClockFreq+0x30>
 8004aa2:	2b08      	cmp	r3, #8
 8004aa4:	d003      	beq.n	8004aae <HAL_RCC_GetSysClockFreq+0x36>
 8004aa6:	e027      	b.n	8004af8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004aa8:	4b19      	ldr	r3, [pc, #100]	@ (8004b10 <HAL_RCC_GetSysClockFreq+0x98>)
 8004aaa:	613b      	str	r3, [r7, #16]
      break;
 8004aac:	e027      	b.n	8004afe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	0c9b      	lsrs	r3, r3, #18
 8004ab2:	f003 030f 	and.w	r3, r3, #15
 8004ab6:	4a17      	ldr	r2, [pc, #92]	@ (8004b14 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004ab8:	5cd3      	ldrb	r3, [r2, r3]
 8004aba:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d010      	beq.n	8004ae8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004ac6:	4b11      	ldr	r3, [pc, #68]	@ (8004b0c <HAL_RCC_GetSysClockFreq+0x94>)
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	0c5b      	lsrs	r3, r3, #17
 8004acc:	f003 0301 	and.w	r3, r3, #1
 8004ad0:	4a11      	ldr	r2, [pc, #68]	@ (8004b18 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004ad2:	5cd3      	ldrb	r3, [r2, r3]
 8004ad4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	4a0d      	ldr	r2, [pc, #52]	@ (8004b10 <HAL_RCC_GetSysClockFreq+0x98>)
 8004ada:	fb03 f202 	mul.w	r2, r3, r2
 8004ade:	68bb      	ldr	r3, [r7, #8]
 8004ae0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ae4:	617b      	str	r3, [r7, #20]
 8004ae6:	e004      	b.n	8004af2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	4a0c      	ldr	r2, [pc, #48]	@ (8004b1c <HAL_RCC_GetSysClockFreq+0xa4>)
 8004aec:	fb02 f303 	mul.w	r3, r2, r3
 8004af0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	613b      	str	r3, [r7, #16]
      break;
 8004af6:	e002      	b.n	8004afe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004af8:	4b05      	ldr	r3, [pc, #20]	@ (8004b10 <HAL_RCC_GetSysClockFreq+0x98>)
 8004afa:	613b      	str	r3, [r7, #16]
      break;
 8004afc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004afe:	693b      	ldr	r3, [r7, #16]
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	371c      	adds	r7, #28
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bc80      	pop	{r7}
 8004b08:	4770      	bx	lr
 8004b0a:	bf00      	nop
 8004b0c:	40021000 	.word	0x40021000
 8004b10:	007a1200 	.word	0x007a1200
 8004b14:	08008b9c 	.word	0x08008b9c
 8004b18:	08008bac 	.word	0x08008bac
 8004b1c:	003d0900 	.word	0x003d0900

08004b20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b20:	b480      	push	{r7}
 8004b22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b24:	4b02      	ldr	r3, [pc, #8]	@ (8004b30 <HAL_RCC_GetHCLKFreq+0x10>)
 8004b26:	681b      	ldr	r3, [r3, #0]
}
 8004b28:	4618      	mov	r0, r3
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bc80      	pop	{r7}
 8004b2e:	4770      	bx	lr
 8004b30:	200000a8 	.word	0x200000a8

08004b34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004b38:	f7ff fff2 	bl	8004b20 <HAL_RCC_GetHCLKFreq>
 8004b3c:	4602      	mov	r2, r0
 8004b3e:	4b05      	ldr	r3, [pc, #20]	@ (8004b54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	0a1b      	lsrs	r3, r3, #8
 8004b44:	f003 0307 	and.w	r3, r3, #7
 8004b48:	4903      	ldr	r1, [pc, #12]	@ (8004b58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b4a:	5ccb      	ldrb	r3, [r1, r3]
 8004b4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b50:	4618      	mov	r0, r3
 8004b52:	bd80      	pop	{r7, pc}
 8004b54:	40021000 	.word	0x40021000
 8004b58:	08008b94 	.word	0x08008b94

08004b5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004b60:	f7ff ffde 	bl	8004b20 <HAL_RCC_GetHCLKFreq>
 8004b64:	4602      	mov	r2, r0
 8004b66:	4b05      	ldr	r3, [pc, #20]	@ (8004b7c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	0adb      	lsrs	r3, r3, #11
 8004b6c:	f003 0307 	and.w	r3, r3, #7
 8004b70:	4903      	ldr	r1, [pc, #12]	@ (8004b80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b72:	5ccb      	ldrb	r3, [r1, r3]
 8004b74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	bd80      	pop	{r7, pc}
 8004b7c:	40021000 	.word	0x40021000
 8004b80:	08008b94 	.word	0x08008b94

08004b84 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004b84:	b480      	push	{r7}
 8004b86:	b085      	sub	sp, #20
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004b8c:	4b0a      	ldr	r3, [pc, #40]	@ (8004bb8 <RCC_Delay+0x34>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a0a      	ldr	r2, [pc, #40]	@ (8004bbc <RCC_Delay+0x38>)
 8004b92:	fba2 2303 	umull	r2, r3, r2, r3
 8004b96:	0a5b      	lsrs	r3, r3, #9
 8004b98:	687a      	ldr	r2, [r7, #4]
 8004b9a:	fb02 f303 	mul.w	r3, r2, r3
 8004b9e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004ba0:	bf00      	nop
  }
  while (Delay --);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	1e5a      	subs	r2, r3, #1
 8004ba6:	60fa      	str	r2, [r7, #12]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d1f9      	bne.n	8004ba0 <RCC_Delay+0x1c>
}
 8004bac:	bf00      	nop
 8004bae:	bf00      	nop
 8004bb0:	3714      	adds	r7, #20
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bc80      	pop	{r7}
 8004bb6:	4770      	bx	lr
 8004bb8:	200000a8 	.word	0x200000a8
 8004bbc:	10624dd3 	.word	0x10624dd3

08004bc0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b082      	sub	sp, #8
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d101      	bne.n	8004bd2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004bce:	2301      	movs	r3, #1
 8004bd0:	e041      	b.n	8004c56 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bd8:	b2db      	uxtb	r3, r3
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d106      	bne.n	8004bec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2200      	movs	r2, #0
 8004be2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f7fe fed6 	bl	8003998 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2202      	movs	r2, #2
 8004bf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	3304      	adds	r3, #4
 8004bfc:	4619      	mov	r1, r3
 8004bfe:	4610      	mov	r0, r2
 8004c00:	f000 fafc 	bl	80051fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2201      	movs	r2, #1
 8004c08:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2201      	movs	r2, #1
 8004c10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2201      	movs	r2, #1
 8004c18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2201      	movs	r2, #1
 8004c20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2201      	movs	r2, #1
 8004c28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2201      	movs	r2, #1
 8004c30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2201      	movs	r2, #1
 8004c38:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2201      	movs	r2, #1
 8004c40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2201      	movs	r2, #1
 8004c48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2201      	movs	r2, #1
 8004c50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004c54:	2300      	movs	r3, #0
}
 8004c56:	4618      	mov	r0, r3
 8004c58:	3708      	adds	r7, #8
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bd80      	pop	{r7, pc}
	...

08004c60 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004c60:	b480      	push	{r7}
 8004c62:	b085      	sub	sp, #20
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c6e:	b2db      	uxtb	r3, r3
 8004c70:	2b01      	cmp	r3, #1
 8004c72:	d001      	beq.n	8004c78 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004c74:	2301      	movs	r3, #1
 8004c76:	e032      	b.n	8004cde <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2202      	movs	r2, #2
 8004c7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a18      	ldr	r2, [pc, #96]	@ (8004ce8 <HAL_TIM_Base_Start+0x88>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d00e      	beq.n	8004ca8 <HAL_TIM_Base_Start+0x48>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c92:	d009      	beq.n	8004ca8 <HAL_TIM_Base_Start+0x48>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4a14      	ldr	r2, [pc, #80]	@ (8004cec <HAL_TIM_Base_Start+0x8c>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d004      	beq.n	8004ca8 <HAL_TIM_Base_Start+0x48>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	4a13      	ldr	r2, [pc, #76]	@ (8004cf0 <HAL_TIM_Base_Start+0x90>)
 8004ca4:	4293      	cmp	r3, r2
 8004ca6:	d111      	bne.n	8004ccc <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	689b      	ldr	r3, [r3, #8]
 8004cae:	f003 0307 	and.w	r3, r3, #7
 8004cb2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2b06      	cmp	r3, #6
 8004cb8:	d010      	beq.n	8004cdc <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	681a      	ldr	r2, [r3, #0]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f042 0201 	orr.w	r2, r2, #1
 8004cc8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cca:	e007      	b.n	8004cdc <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	681a      	ldr	r2, [r3, #0]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f042 0201 	orr.w	r2, r2, #1
 8004cda:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004cdc:	2300      	movs	r3, #0
}
 8004cde:	4618      	mov	r0, r3
 8004ce0:	3714      	adds	r7, #20
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bc80      	pop	{r7}
 8004ce6:	4770      	bx	lr
 8004ce8:	40012c00 	.word	0x40012c00
 8004cec:	40000400 	.word	0x40000400
 8004cf0:	40000800 	.word	0x40000800

08004cf4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b082      	sub	sp, #8
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d101      	bne.n	8004d06 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	e041      	b.n	8004d8a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d0c:	b2db      	uxtb	r3, r3
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d106      	bne.n	8004d20 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2200      	movs	r2, #0
 8004d16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004d1a:	6878      	ldr	r0, [r7, #4]
 8004d1c:	f000 f839 	bl	8004d92 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2202      	movs	r2, #2
 8004d24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681a      	ldr	r2, [r3, #0]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	3304      	adds	r3, #4
 8004d30:	4619      	mov	r1, r3
 8004d32:	4610      	mov	r0, r2
 8004d34:	f000 fa62 	bl	80051fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2201      	movs	r2, #1
 8004d3c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2201      	movs	r2, #1
 8004d44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2201      	movs	r2, #1
 8004d4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2201      	movs	r2, #1
 8004d54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2201      	movs	r2, #1
 8004d64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2201      	movs	r2, #1
 8004d74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2201      	movs	r2, #1
 8004d84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004d88:	2300      	movs	r3, #0
}
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	3708      	adds	r7, #8
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}

08004d92 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004d92:	b480      	push	{r7}
 8004d94:	b083      	sub	sp, #12
 8004d96:	af00      	add	r7, sp, #0
 8004d98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004d9a:	bf00      	nop
 8004d9c:	370c      	adds	r7, #12
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bc80      	pop	{r7}
 8004da2:	4770      	bx	lr

08004da4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b084      	sub	sp, #16
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
 8004dac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d109      	bne.n	8004dc8 <HAL_TIM_PWM_Start+0x24>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004dba:	b2db      	uxtb	r3, r3
 8004dbc:	2b01      	cmp	r3, #1
 8004dbe:	bf14      	ite	ne
 8004dc0:	2301      	movne	r3, #1
 8004dc2:	2300      	moveq	r3, #0
 8004dc4:	b2db      	uxtb	r3, r3
 8004dc6:	e022      	b.n	8004e0e <HAL_TIM_PWM_Start+0x6a>
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	2b04      	cmp	r3, #4
 8004dcc:	d109      	bne.n	8004de2 <HAL_TIM_PWM_Start+0x3e>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004dd4:	b2db      	uxtb	r3, r3
 8004dd6:	2b01      	cmp	r3, #1
 8004dd8:	bf14      	ite	ne
 8004dda:	2301      	movne	r3, #1
 8004ddc:	2300      	moveq	r3, #0
 8004dde:	b2db      	uxtb	r3, r3
 8004de0:	e015      	b.n	8004e0e <HAL_TIM_PWM_Start+0x6a>
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	2b08      	cmp	r3, #8
 8004de6:	d109      	bne.n	8004dfc <HAL_TIM_PWM_Start+0x58>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004dee:	b2db      	uxtb	r3, r3
 8004df0:	2b01      	cmp	r3, #1
 8004df2:	bf14      	ite	ne
 8004df4:	2301      	movne	r3, #1
 8004df6:	2300      	moveq	r3, #0
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	e008      	b.n	8004e0e <HAL_TIM_PWM_Start+0x6a>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e02:	b2db      	uxtb	r3, r3
 8004e04:	2b01      	cmp	r3, #1
 8004e06:	bf14      	ite	ne
 8004e08:	2301      	movne	r3, #1
 8004e0a:	2300      	moveq	r3, #0
 8004e0c:	b2db      	uxtb	r3, r3
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d001      	beq.n	8004e16 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	e05e      	b.n	8004ed4 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d104      	bne.n	8004e26 <HAL_TIM_PWM_Start+0x82>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2202      	movs	r2, #2
 8004e20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e24:	e013      	b.n	8004e4e <HAL_TIM_PWM_Start+0xaa>
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	2b04      	cmp	r3, #4
 8004e2a:	d104      	bne.n	8004e36 <HAL_TIM_PWM_Start+0x92>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2202      	movs	r2, #2
 8004e30:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e34:	e00b      	b.n	8004e4e <HAL_TIM_PWM_Start+0xaa>
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	2b08      	cmp	r3, #8
 8004e3a:	d104      	bne.n	8004e46 <HAL_TIM_PWM_Start+0xa2>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2202      	movs	r2, #2
 8004e40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e44:	e003      	b.n	8004e4e <HAL_TIM_PWM_Start+0xaa>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2202      	movs	r2, #2
 8004e4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	2201      	movs	r2, #1
 8004e54:	6839      	ldr	r1, [r7, #0]
 8004e56:	4618      	mov	r0, r3
 8004e58:	f000 fc5c 	bl	8005714 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4a1e      	ldr	r2, [pc, #120]	@ (8004edc <HAL_TIM_PWM_Start+0x138>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d107      	bne.n	8004e76 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004e74:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4a18      	ldr	r2, [pc, #96]	@ (8004edc <HAL_TIM_PWM_Start+0x138>)
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d00e      	beq.n	8004e9e <HAL_TIM_PWM_Start+0xfa>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e88:	d009      	beq.n	8004e9e <HAL_TIM_PWM_Start+0xfa>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4a14      	ldr	r2, [pc, #80]	@ (8004ee0 <HAL_TIM_PWM_Start+0x13c>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d004      	beq.n	8004e9e <HAL_TIM_PWM_Start+0xfa>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a12      	ldr	r2, [pc, #72]	@ (8004ee4 <HAL_TIM_PWM_Start+0x140>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d111      	bne.n	8004ec2 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	689b      	ldr	r3, [r3, #8]
 8004ea4:	f003 0307 	and.w	r3, r3, #7
 8004ea8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	2b06      	cmp	r3, #6
 8004eae:	d010      	beq.n	8004ed2 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	681a      	ldr	r2, [r3, #0]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f042 0201 	orr.w	r2, r2, #1
 8004ebe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ec0:	e007      	b.n	8004ed2 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	681a      	ldr	r2, [r3, #0]
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f042 0201 	orr.w	r2, r2, #1
 8004ed0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004ed2:	2300      	movs	r3, #0
}
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	3710      	adds	r7, #16
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bd80      	pop	{r7, pc}
 8004edc:	40012c00 	.word	0x40012c00
 8004ee0:	40000400 	.word	0x40000400
 8004ee4:	40000800 	.word	0x40000800

08004ee8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b086      	sub	sp, #24
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	60f8      	str	r0, [r7, #12]
 8004ef0:	60b9      	str	r1, [r7, #8]
 8004ef2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004efe:	2b01      	cmp	r3, #1
 8004f00:	d101      	bne.n	8004f06 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004f02:	2302      	movs	r3, #2
 8004f04:	e0ae      	b.n	8005064 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	2201      	movs	r2, #1
 8004f0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2b0c      	cmp	r3, #12
 8004f12:	f200 809f 	bhi.w	8005054 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004f16:	a201      	add	r2, pc, #4	@ (adr r2, 8004f1c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004f18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f1c:	08004f51 	.word	0x08004f51
 8004f20:	08005055 	.word	0x08005055
 8004f24:	08005055 	.word	0x08005055
 8004f28:	08005055 	.word	0x08005055
 8004f2c:	08004f91 	.word	0x08004f91
 8004f30:	08005055 	.word	0x08005055
 8004f34:	08005055 	.word	0x08005055
 8004f38:	08005055 	.word	0x08005055
 8004f3c:	08004fd3 	.word	0x08004fd3
 8004f40:	08005055 	.word	0x08005055
 8004f44:	08005055 	.word	0x08005055
 8004f48:	08005055 	.word	0x08005055
 8004f4c:	08005013 	.word	0x08005013
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	68b9      	ldr	r1, [r7, #8]
 8004f56:	4618      	mov	r0, r3
 8004f58:	f000 f9be 	bl	80052d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	699a      	ldr	r2, [r3, #24]
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f042 0208 	orr.w	r2, r2, #8
 8004f6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	699a      	ldr	r2, [r3, #24]
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f022 0204 	bic.w	r2, r2, #4
 8004f7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	6999      	ldr	r1, [r3, #24]
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	691a      	ldr	r2, [r3, #16]
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	430a      	orrs	r2, r1
 8004f8c:	619a      	str	r2, [r3, #24]
      break;
 8004f8e:	e064      	b.n	800505a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	68b9      	ldr	r1, [r7, #8]
 8004f96:	4618      	mov	r0, r3
 8004f98:	f000 fa04 	bl	80053a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	699a      	ldr	r2, [r3, #24]
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004faa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	699a      	ldr	r2, [r3, #24]
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	6999      	ldr	r1, [r3, #24]
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	691b      	ldr	r3, [r3, #16]
 8004fc6:	021a      	lsls	r2, r3, #8
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	430a      	orrs	r2, r1
 8004fce:	619a      	str	r2, [r3, #24]
      break;
 8004fd0:	e043      	b.n	800505a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	68b9      	ldr	r1, [r7, #8]
 8004fd8:	4618      	mov	r0, r3
 8004fda:	f000 fa4d 	bl	8005478 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	69da      	ldr	r2, [r3, #28]
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f042 0208 	orr.w	r2, r2, #8
 8004fec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	69da      	ldr	r2, [r3, #28]
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f022 0204 	bic.w	r2, r2, #4
 8004ffc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	69d9      	ldr	r1, [r3, #28]
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	691a      	ldr	r2, [r3, #16]
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	430a      	orrs	r2, r1
 800500e:	61da      	str	r2, [r3, #28]
      break;
 8005010:	e023      	b.n	800505a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	68b9      	ldr	r1, [r7, #8]
 8005018:	4618      	mov	r0, r3
 800501a:	f000 fa97 	bl	800554c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	69da      	ldr	r2, [r3, #28]
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800502c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	69da      	ldr	r2, [r3, #28]
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800503c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	69d9      	ldr	r1, [r3, #28]
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	691b      	ldr	r3, [r3, #16]
 8005048:	021a      	lsls	r2, r3, #8
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	430a      	orrs	r2, r1
 8005050:	61da      	str	r2, [r3, #28]
      break;
 8005052:	e002      	b.n	800505a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005054:	2301      	movs	r3, #1
 8005056:	75fb      	strb	r3, [r7, #23]
      break;
 8005058:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	2200      	movs	r2, #0
 800505e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005062:	7dfb      	ldrb	r3, [r7, #23]
}
 8005064:	4618      	mov	r0, r3
 8005066:	3718      	adds	r7, #24
 8005068:	46bd      	mov	sp, r7
 800506a:	bd80      	pop	{r7, pc}

0800506c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b084      	sub	sp, #16
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005076:	2300      	movs	r3, #0
 8005078:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005080:	2b01      	cmp	r3, #1
 8005082:	d101      	bne.n	8005088 <HAL_TIM_ConfigClockSource+0x1c>
 8005084:	2302      	movs	r3, #2
 8005086:	e0b4      	b.n	80051f2 <HAL_TIM_ConfigClockSource+0x186>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2201      	movs	r2, #1
 800508c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2202      	movs	r2, #2
 8005094:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	689b      	ldr	r3, [r3, #8]
 800509e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80050a0:	68bb      	ldr	r3, [r7, #8]
 80050a2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80050a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80050ae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	68ba      	ldr	r2, [r7, #8]
 80050b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050c0:	d03e      	beq.n	8005140 <HAL_TIM_ConfigClockSource+0xd4>
 80050c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050c6:	f200 8087 	bhi.w	80051d8 <HAL_TIM_ConfigClockSource+0x16c>
 80050ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050ce:	f000 8086 	beq.w	80051de <HAL_TIM_ConfigClockSource+0x172>
 80050d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050d6:	d87f      	bhi.n	80051d8 <HAL_TIM_ConfigClockSource+0x16c>
 80050d8:	2b70      	cmp	r3, #112	@ 0x70
 80050da:	d01a      	beq.n	8005112 <HAL_TIM_ConfigClockSource+0xa6>
 80050dc:	2b70      	cmp	r3, #112	@ 0x70
 80050de:	d87b      	bhi.n	80051d8 <HAL_TIM_ConfigClockSource+0x16c>
 80050e0:	2b60      	cmp	r3, #96	@ 0x60
 80050e2:	d050      	beq.n	8005186 <HAL_TIM_ConfigClockSource+0x11a>
 80050e4:	2b60      	cmp	r3, #96	@ 0x60
 80050e6:	d877      	bhi.n	80051d8 <HAL_TIM_ConfigClockSource+0x16c>
 80050e8:	2b50      	cmp	r3, #80	@ 0x50
 80050ea:	d03c      	beq.n	8005166 <HAL_TIM_ConfigClockSource+0xfa>
 80050ec:	2b50      	cmp	r3, #80	@ 0x50
 80050ee:	d873      	bhi.n	80051d8 <HAL_TIM_ConfigClockSource+0x16c>
 80050f0:	2b40      	cmp	r3, #64	@ 0x40
 80050f2:	d058      	beq.n	80051a6 <HAL_TIM_ConfigClockSource+0x13a>
 80050f4:	2b40      	cmp	r3, #64	@ 0x40
 80050f6:	d86f      	bhi.n	80051d8 <HAL_TIM_ConfigClockSource+0x16c>
 80050f8:	2b30      	cmp	r3, #48	@ 0x30
 80050fa:	d064      	beq.n	80051c6 <HAL_TIM_ConfigClockSource+0x15a>
 80050fc:	2b30      	cmp	r3, #48	@ 0x30
 80050fe:	d86b      	bhi.n	80051d8 <HAL_TIM_ConfigClockSource+0x16c>
 8005100:	2b20      	cmp	r3, #32
 8005102:	d060      	beq.n	80051c6 <HAL_TIM_ConfigClockSource+0x15a>
 8005104:	2b20      	cmp	r3, #32
 8005106:	d867      	bhi.n	80051d8 <HAL_TIM_ConfigClockSource+0x16c>
 8005108:	2b00      	cmp	r3, #0
 800510a:	d05c      	beq.n	80051c6 <HAL_TIM_ConfigClockSource+0x15a>
 800510c:	2b10      	cmp	r3, #16
 800510e:	d05a      	beq.n	80051c6 <HAL_TIM_ConfigClockSource+0x15a>
 8005110:	e062      	b.n	80051d8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005122:	f000 fad8 	bl	80056d6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	689b      	ldr	r3, [r3, #8]
 800512c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005134:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	68ba      	ldr	r2, [r7, #8]
 800513c:	609a      	str	r2, [r3, #8]
      break;
 800513e:	e04f      	b.n	80051e0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005150:	f000 fac1 	bl	80056d6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	689a      	ldr	r2, [r3, #8]
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005162:	609a      	str	r2, [r3, #8]
      break;
 8005164:	e03c      	b.n	80051e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005172:	461a      	mov	r2, r3
 8005174:	f000 fa38 	bl	80055e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	2150      	movs	r1, #80	@ 0x50
 800517e:	4618      	mov	r0, r3
 8005180:	f000 fa8f 	bl	80056a2 <TIM_ITRx_SetConfig>
      break;
 8005184:	e02c      	b.n	80051e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005192:	461a      	mov	r2, r3
 8005194:	f000 fa56 	bl	8005644 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	2160      	movs	r1, #96	@ 0x60
 800519e:	4618      	mov	r0, r3
 80051a0:	f000 fa7f 	bl	80056a2 <TIM_ITRx_SetConfig>
      break;
 80051a4:	e01c      	b.n	80051e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80051b2:	461a      	mov	r2, r3
 80051b4:	f000 fa18 	bl	80055e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	2140      	movs	r1, #64	@ 0x40
 80051be:	4618      	mov	r0, r3
 80051c0:	f000 fa6f 	bl	80056a2 <TIM_ITRx_SetConfig>
      break;
 80051c4:	e00c      	b.n	80051e0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681a      	ldr	r2, [r3, #0]
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4619      	mov	r1, r3
 80051d0:	4610      	mov	r0, r2
 80051d2:	f000 fa66 	bl	80056a2 <TIM_ITRx_SetConfig>
      break;
 80051d6:	e003      	b.n	80051e0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80051d8:	2301      	movs	r3, #1
 80051da:	73fb      	strb	r3, [r7, #15]
      break;
 80051dc:	e000      	b.n	80051e0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80051de:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2201      	movs	r2, #1
 80051e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2200      	movs	r2, #0
 80051ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80051f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80051f2:	4618      	mov	r0, r3
 80051f4:	3710      	adds	r7, #16
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bd80      	pop	{r7, pc}
	...

080051fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80051fc:	b480      	push	{r7}
 80051fe:	b085      	sub	sp, #20
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
 8005204:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	4a2f      	ldr	r2, [pc, #188]	@ (80052cc <TIM_Base_SetConfig+0xd0>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d00b      	beq.n	800522c <TIM_Base_SetConfig+0x30>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800521a:	d007      	beq.n	800522c <TIM_Base_SetConfig+0x30>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	4a2c      	ldr	r2, [pc, #176]	@ (80052d0 <TIM_Base_SetConfig+0xd4>)
 8005220:	4293      	cmp	r3, r2
 8005222:	d003      	beq.n	800522c <TIM_Base_SetConfig+0x30>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	4a2b      	ldr	r2, [pc, #172]	@ (80052d4 <TIM_Base_SetConfig+0xd8>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d108      	bne.n	800523e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005232:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	68fa      	ldr	r2, [r7, #12]
 800523a:	4313      	orrs	r3, r2
 800523c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	4a22      	ldr	r2, [pc, #136]	@ (80052cc <TIM_Base_SetConfig+0xd0>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d00b      	beq.n	800525e <TIM_Base_SetConfig+0x62>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800524c:	d007      	beq.n	800525e <TIM_Base_SetConfig+0x62>
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	4a1f      	ldr	r2, [pc, #124]	@ (80052d0 <TIM_Base_SetConfig+0xd4>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d003      	beq.n	800525e <TIM_Base_SetConfig+0x62>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	4a1e      	ldr	r2, [pc, #120]	@ (80052d4 <TIM_Base_SetConfig+0xd8>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d108      	bne.n	8005270 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005264:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	68db      	ldr	r3, [r3, #12]
 800526a:	68fa      	ldr	r2, [r7, #12]
 800526c:	4313      	orrs	r3, r2
 800526e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	695b      	ldr	r3, [r3, #20]
 800527a:	4313      	orrs	r3, r2
 800527c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	68fa      	ldr	r2, [r7, #12]
 8005282:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	689a      	ldr	r2, [r3, #8]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	681a      	ldr	r2, [r3, #0]
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	4a0d      	ldr	r2, [pc, #52]	@ (80052cc <TIM_Base_SetConfig+0xd0>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d103      	bne.n	80052a4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	691a      	ldr	r2, [r3, #16]
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2201      	movs	r2, #1
 80052a8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	691b      	ldr	r3, [r3, #16]
 80052ae:	f003 0301 	and.w	r3, r3, #1
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d005      	beq.n	80052c2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	691b      	ldr	r3, [r3, #16]
 80052ba:	f023 0201 	bic.w	r2, r3, #1
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	611a      	str	r2, [r3, #16]
  }
}
 80052c2:	bf00      	nop
 80052c4:	3714      	adds	r7, #20
 80052c6:	46bd      	mov	sp, r7
 80052c8:	bc80      	pop	{r7}
 80052ca:	4770      	bx	lr
 80052cc:	40012c00 	.word	0x40012c00
 80052d0:	40000400 	.word	0x40000400
 80052d4:	40000800 	.word	0x40000800

080052d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80052d8:	b480      	push	{r7}
 80052da:	b087      	sub	sp, #28
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
 80052e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6a1b      	ldr	r3, [r3, #32]
 80052e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6a1b      	ldr	r3, [r3, #32]
 80052ec:	f023 0201 	bic.w	r2, r3, #1
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	699b      	ldr	r3, [r3, #24]
 80052fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005306:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	f023 0303 	bic.w	r3, r3, #3
 800530e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	68fa      	ldr	r2, [r7, #12]
 8005316:	4313      	orrs	r3, r2
 8005318:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800531a:	697b      	ldr	r3, [r7, #20]
 800531c:	f023 0302 	bic.w	r3, r3, #2
 8005320:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	689b      	ldr	r3, [r3, #8]
 8005326:	697a      	ldr	r2, [r7, #20]
 8005328:	4313      	orrs	r3, r2
 800532a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	4a1c      	ldr	r2, [pc, #112]	@ (80053a0 <TIM_OC1_SetConfig+0xc8>)
 8005330:	4293      	cmp	r3, r2
 8005332:	d10c      	bne.n	800534e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	f023 0308 	bic.w	r3, r3, #8
 800533a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	68db      	ldr	r3, [r3, #12]
 8005340:	697a      	ldr	r2, [r7, #20]
 8005342:	4313      	orrs	r3, r2
 8005344:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	f023 0304 	bic.w	r3, r3, #4
 800534c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	4a13      	ldr	r2, [pc, #76]	@ (80053a0 <TIM_OC1_SetConfig+0xc8>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d111      	bne.n	800537a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800535c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800535e:	693b      	ldr	r3, [r7, #16]
 8005360:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005364:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	695b      	ldr	r3, [r3, #20]
 800536a:	693a      	ldr	r2, [r7, #16]
 800536c:	4313      	orrs	r3, r2
 800536e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	699b      	ldr	r3, [r3, #24]
 8005374:	693a      	ldr	r2, [r7, #16]
 8005376:	4313      	orrs	r3, r2
 8005378:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	693a      	ldr	r2, [r7, #16]
 800537e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	68fa      	ldr	r2, [r7, #12]
 8005384:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	685a      	ldr	r2, [r3, #4]
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	697a      	ldr	r2, [r7, #20]
 8005392:	621a      	str	r2, [r3, #32]
}
 8005394:	bf00      	nop
 8005396:	371c      	adds	r7, #28
 8005398:	46bd      	mov	sp, r7
 800539a:	bc80      	pop	{r7}
 800539c:	4770      	bx	lr
 800539e:	bf00      	nop
 80053a0:	40012c00 	.word	0x40012c00

080053a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053a4:	b480      	push	{r7}
 80053a6:	b087      	sub	sp, #28
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
 80053ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6a1b      	ldr	r3, [r3, #32]
 80053b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6a1b      	ldr	r3, [r3, #32]
 80053b8:	f023 0210 	bic.w	r2, r3, #16
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	699b      	ldr	r3, [r3, #24]
 80053ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80053d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	021b      	lsls	r3, r3, #8
 80053e2:	68fa      	ldr	r2, [r7, #12]
 80053e4:	4313      	orrs	r3, r2
 80053e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80053e8:	697b      	ldr	r3, [r7, #20]
 80053ea:	f023 0320 	bic.w	r3, r3, #32
 80053ee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	689b      	ldr	r3, [r3, #8]
 80053f4:	011b      	lsls	r3, r3, #4
 80053f6:	697a      	ldr	r2, [r7, #20]
 80053f8:	4313      	orrs	r3, r2
 80053fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	4a1d      	ldr	r2, [pc, #116]	@ (8005474 <TIM_OC2_SetConfig+0xd0>)
 8005400:	4293      	cmp	r3, r2
 8005402:	d10d      	bne.n	8005420 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005404:	697b      	ldr	r3, [r7, #20]
 8005406:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800540a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	68db      	ldr	r3, [r3, #12]
 8005410:	011b      	lsls	r3, r3, #4
 8005412:	697a      	ldr	r2, [r7, #20]
 8005414:	4313      	orrs	r3, r2
 8005416:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800541e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	4a14      	ldr	r2, [pc, #80]	@ (8005474 <TIM_OC2_SetConfig+0xd0>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d113      	bne.n	8005450 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005428:	693b      	ldr	r3, [r7, #16]
 800542a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800542e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005430:	693b      	ldr	r3, [r7, #16]
 8005432:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005436:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	695b      	ldr	r3, [r3, #20]
 800543c:	009b      	lsls	r3, r3, #2
 800543e:	693a      	ldr	r2, [r7, #16]
 8005440:	4313      	orrs	r3, r2
 8005442:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	699b      	ldr	r3, [r3, #24]
 8005448:	009b      	lsls	r3, r3, #2
 800544a:	693a      	ldr	r2, [r7, #16]
 800544c:	4313      	orrs	r3, r2
 800544e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	693a      	ldr	r2, [r7, #16]
 8005454:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	68fa      	ldr	r2, [r7, #12]
 800545a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	685a      	ldr	r2, [r3, #4]
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	697a      	ldr	r2, [r7, #20]
 8005468:	621a      	str	r2, [r3, #32]
}
 800546a:	bf00      	nop
 800546c:	371c      	adds	r7, #28
 800546e:	46bd      	mov	sp, r7
 8005470:	bc80      	pop	{r7}
 8005472:	4770      	bx	lr
 8005474:	40012c00 	.word	0x40012c00

08005478 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005478:	b480      	push	{r7}
 800547a:	b087      	sub	sp, #28
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
 8005480:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6a1b      	ldr	r3, [r3, #32]
 8005486:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6a1b      	ldr	r3, [r3, #32]
 800548c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	685b      	ldr	r3, [r3, #4]
 8005498:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	69db      	ldr	r3, [r3, #28]
 800549e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	f023 0303 	bic.w	r3, r3, #3
 80054ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	68fa      	ldr	r2, [r7, #12]
 80054b6:	4313      	orrs	r3, r2
 80054b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80054ba:	697b      	ldr	r3, [r7, #20]
 80054bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80054c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	689b      	ldr	r3, [r3, #8]
 80054c6:	021b      	lsls	r3, r3, #8
 80054c8:	697a      	ldr	r2, [r7, #20]
 80054ca:	4313      	orrs	r3, r2
 80054cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	4a1d      	ldr	r2, [pc, #116]	@ (8005548 <TIM_OC3_SetConfig+0xd0>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d10d      	bne.n	80054f2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80054d6:	697b      	ldr	r3, [r7, #20]
 80054d8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80054dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	68db      	ldr	r3, [r3, #12]
 80054e2:	021b      	lsls	r3, r3, #8
 80054e4:	697a      	ldr	r2, [r7, #20]
 80054e6:	4313      	orrs	r3, r2
 80054e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80054f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	4a14      	ldr	r2, [pc, #80]	@ (8005548 <TIM_OC3_SetConfig+0xd0>)
 80054f6:	4293      	cmp	r3, r2
 80054f8:	d113      	bne.n	8005522 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80054fa:	693b      	ldr	r3, [r7, #16]
 80054fc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005500:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005502:	693b      	ldr	r3, [r7, #16]
 8005504:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005508:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	695b      	ldr	r3, [r3, #20]
 800550e:	011b      	lsls	r3, r3, #4
 8005510:	693a      	ldr	r2, [r7, #16]
 8005512:	4313      	orrs	r3, r2
 8005514:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	699b      	ldr	r3, [r3, #24]
 800551a:	011b      	lsls	r3, r3, #4
 800551c:	693a      	ldr	r2, [r7, #16]
 800551e:	4313      	orrs	r3, r2
 8005520:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	693a      	ldr	r2, [r7, #16]
 8005526:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	68fa      	ldr	r2, [r7, #12]
 800552c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	685a      	ldr	r2, [r3, #4]
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	697a      	ldr	r2, [r7, #20]
 800553a:	621a      	str	r2, [r3, #32]
}
 800553c:	bf00      	nop
 800553e:	371c      	adds	r7, #28
 8005540:	46bd      	mov	sp, r7
 8005542:	bc80      	pop	{r7}
 8005544:	4770      	bx	lr
 8005546:	bf00      	nop
 8005548:	40012c00 	.word	0x40012c00

0800554c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800554c:	b480      	push	{r7}
 800554e:	b087      	sub	sp, #28
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
 8005554:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6a1b      	ldr	r3, [r3, #32]
 800555a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6a1b      	ldr	r3, [r3, #32]
 8005560:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	685b      	ldr	r3, [r3, #4]
 800556c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	69db      	ldr	r3, [r3, #28]
 8005572:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800557a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005582:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	021b      	lsls	r3, r3, #8
 800558a:	68fa      	ldr	r2, [r7, #12]
 800558c:	4313      	orrs	r3, r2
 800558e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005590:	693b      	ldr	r3, [r7, #16]
 8005592:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005596:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	031b      	lsls	r3, r3, #12
 800559e:	693a      	ldr	r2, [r7, #16]
 80055a0:	4313      	orrs	r3, r2
 80055a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	4a0f      	ldr	r2, [pc, #60]	@ (80055e4 <TIM_OC4_SetConfig+0x98>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d109      	bne.n	80055c0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80055ac:	697b      	ldr	r3, [r7, #20]
 80055ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80055b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	695b      	ldr	r3, [r3, #20]
 80055b8:	019b      	lsls	r3, r3, #6
 80055ba:	697a      	ldr	r2, [r7, #20]
 80055bc:	4313      	orrs	r3, r2
 80055be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	697a      	ldr	r2, [r7, #20]
 80055c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	68fa      	ldr	r2, [r7, #12]
 80055ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	685a      	ldr	r2, [r3, #4]
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	693a      	ldr	r2, [r7, #16]
 80055d8:	621a      	str	r2, [r3, #32]
}
 80055da:	bf00      	nop
 80055dc:	371c      	adds	r7, #28
 80055de:	46bd      	mov	sp, r7
 80055e0:	bc80      	pop	{r7}
 80055e2:	4770      	bx	lr
 80055e4:	40012c00 	.word	0x40012c00

080055e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b087      	sub	sp, #28
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	60f8      	str	r0, [r7, #12]
 80055f0:	60b9      	str	r1, [r7, #8]
 80055f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	6a1b      	ldr	r3, [r3, #32]
 80055f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	6a1b      	ldr	r3, [r3, #32]
 80055fe:	f023 0201 	bic.w	r2, r3, #1
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	699b      	ldr	r3, [r3, #24]
 800560a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800560c:	693b      	ldr	r3, [r7, #16]
 800560e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005612:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	011b      	lsls	r3, r3, #4
 8005618:	693a      	ldr	r2, [r7, #16]
 800561a:	4313      	orrs	r3, r2
 800561c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	f023 030a 	bic.w	r3, r3, #10
 8005624:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005626:	697a      	ldr	r2, [r7, #20]
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	4313      	orrs	r3, r2
 800562c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	693a      	ldr	r2, [r7, #16]
 8005632:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	697a      	ldr	r2, [r7, #20]
 8005638:	621a      	str	r2, [r3, #32]
}
 800563a:	bf00      	nop
 800563c:	371c      	adds	r7, #28
 800563e:	46bd      	mov	sp, r7
 8005640:	bc80      	pop	{r7}
 8005642:	4770      	bx	lr

08005644 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005644:	b480      	push	{r7}
 8005646:	b087      	sub	sp, #28
 8005648:	af00      	add	r7, sp, #0
 800564a:	60f8      	str	r0, [r7, #12]
 800564c:	60b9      	str	r1, [r7, #8]
 800564e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	6a1b      	ldr	r3, [r3, #32]
 8005654:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	6a1b      	ldr	r3, [r3, #32]
 800565a:	f023 0210 	bic.w	r2, r3, #16
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	699b      	ldr	r3, [r3, #24]
 8005666:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005668:	693b      	ldr	r3, [r7, #16]
 800566a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800566e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	031b      	lsls	r3, r3, #12
 8005674:	693a      	ldr	r2, [r7, #16]
 8005676:	4313      	orrs	r3, r2
 8005678:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005680:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005682:	68bb      	ldr	r3, [r7, #8]
 8005684:	011b      	lsls	r3, r3, #4
 8005686:	697a      	ldr	r2, [r7, #20]
 8005688:	4313      	orrs	r3, r2
 800568a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	693a      	ldr	r2, [r7, #16]
 8005690:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	697a      	ldr	r2, [r7, #20]
 8005696:	621a      	str	r2, [r3, #32]
}
 8005698:	bf00      	nop
 800569a:	371c      	adds	r7, #28
 800569c:	46bd      	mov	sp, r7
 800569e:	bc80      	pop	{r7}
 80056a0:	4770      	bx	lr

080056a2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80056a2:	b480      	push	{r7}
 80056a4:	b085      	sub	sp, #20
 80056a6:	af00      	add	r7, sp, #0
 80056a8:	6078      	str	r0, [r7, #4]
 80056aa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	689b      	ldr	r3, [r3, #8]
 80056b0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056b8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80056ba:	683a      	ldr	r2, [r7, #0]
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	4313      	orrs	r3, r2
 80056c0:	f043 0307 	orr.w	r3, r3, #7
 80056c4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	68fa      	ldr	r2, [r7, #12]
 80056ca:	609a      	str	r2, [r3, #8]
}
 80056cc:	bf00      	nop
 80056ce:	3714      	adds	r7, #20
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bc80      	pop	{r7}
 80056d4:	4770      	bx	lr

080056d6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80056d6:	b480      	push	{r7}
 80056d8:	b087      	sub	sp, #28
 80056da:	af00      	add	r7, sp, #0
 80056dc:	60f8      	str	r0, [r7, #12]
 80056de:	60b9      	str	r1, [r7, #8]
 80056e0:	607a      	str	r2, [r7, #4]
 80056e2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	689b      	ldr	r3, [r3, #8]
 80056e8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80056ea:	697b      	ldr	r3, [r7, #20]
 80056ec:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80056f0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	021a      	lsls	r2, r3, #8
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	431a      	orrs	r2, r3
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	4313      	orrs	r3, r2
 80056fe:	697a      	ldr	r2, [r7, #20]
 8005700:	4313      	orrs	r3, r2
 8005702:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	697a      	ldr	r2, [r7, #20]
 8005708:	609a      	str	r2, [r3, #8]
}
 800570a:	bf00      	nop
 800570c:	371c      	adds	r7, #28
 800570e:	46bd      	mov	sp, r7
 8005710:	bc80      	pop	{r7}
 8005712:	4770      	bx	lr

08005714 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005714:	b480      	push	{r7}
 8005716:	b087      	sub	sp, #28
 8005718:	af00      	add	r7, sp, #0
 800571a:	60f8      	str	r0, [r7, #12]
 800571c:	60b9      	str	r1, [r7, #8]
 800571e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	f003 031f 	and.w	r3, r3, #31
 8005726:	2201      	movs	r2, #1
 8005728:	fa02 f303 	lsl.w	r3, r2, r3
 800572c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	6a1a      	ldr	r2, [r3, #32]
 8005732:	697b      	ldr	r3, [r7, #20]
 8005734:	43db      	mvns	r3, r3
 8005736:	401a      	ands	r2, r3
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	6a1a      	ldr	r2, [r3, #32]
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	f003 031f 	and.w	r3, r3, #31
 8005746:	6879      	ldr	r1, [r7, #4]
 8005748:	fa01 f303 	lsl.w	r3, r1, r3
 800574c:	431a      	orrs	r2, r3
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	621a      	str	r2, [r3, #32]
}
 8005752:	bf00      	nop
 8005754:	371c      	adds	r7, #28
 8005756:	46bd      	mov	sp, r7
 8005758:	bc80      	pop	{r7}
 800575a:	4770      	bx	lr

0800575c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800575c:	b480      	push	{r7}
 800575e:	b085      	sub	sp, #20
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
 8005764:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800576c:	2b01      	cmp	r3, #1
 800576e:	d101      	bne.n	8005774 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005770:	2302      	movs	r3, #2
 8005772:	e046      	b.n	8005802 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2201      	movs	r2, #1
 8005778:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2202      	movs	r2, #2
 8005780:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	685b      	ldr	r3, [r3, #4]
 800578a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	689b      	ldr	r3, [r3, #8]
 8005792:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800579a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	68fa      	ldr	r2, [r7, #12]
 80057a2:	4313      	orrs	r3, r2
 80057a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	68fa      	ldr	r2, [r7, #12]
 80057ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4a16      	ldr	r2, [pc, #88]	@ (800580c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d00e      	beq.n	80057d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057c0:	d009      	beq.n	80057d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	4a12      	ldr	r2, [pc, #72]	@ (8005810 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d004      	beq.n	80057d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	4a10      	ldr	r2, [pc, #64]	@ (8005814 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d10c      	bne.n	80057f0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80057dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	68ba      	ldr	r2, [r7, #8]
 80057e4:	4313      	orrs	r3, r2
 80057e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	68ba      	ldr	r2, [r7, #8]
 80057ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2201      	movs	r2, #1
 80057f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2200      	movs	r2, #0
 80057fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005800:	2300      	movs	r3, #0
}
 8005802:	4618      	mov	r0, r3
 8005804:	3714      	adds	r7, #20
 8005806:	46bd      	mov	sp, r7
 8005808:	bc80      	pop	{r7}
 800580a:	4770      	bx	lr
 800580c:	40012c00 	.word	0x40012c00
 8005810:	40000400 	.word	0x40000400
 8005814:	40000800 	.word	0x40000800

08005818 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b082      	sub	sp, #8
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d101      	bne.n	800582a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005826:	2301      	movs	r3, #1
 8005828:	e042      	b.n	80058b0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005830:	b2db      	uxtb	r3, r3
 8005832:	2b00      	cmp	r3, #0
 8005834:	d106      	bne.n	8005844 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2200      	movs	r2, #0
 800583a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800583e:	6878      	ldr	r0, [r7, #4]
 8005840:	f7fe f94a 	bl	8003ad8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2224      	movs	r2, #36	@ 0x24
 8005848:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	68da      	ldr	r2, [r3, #12]
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800585a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800585c:	6878      	ldr	r0, [r7, #4]
 800585e:	f000 f971 	bl	8005b44 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	691a      	ldr	r2, [r3, #16]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005870:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	695a      	ldr	r2, [r3, #20]
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005880:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	68da      	ldr	r2, [r3, #12]
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005890:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2200      	movs	r2, #0
 8005896:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2220      	movs	r2, #32
 800589c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2220      	movs	r2, #32
 80058a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2200      	movs	r2, #0
 80058ac:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80058ae:	2300      	movs	r3, #0
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	3708      	adds	r7, #8
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}

080058b8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b08a      	sub	sp, #40	@ 0x28
 80058bc:	af02      	add	r7, sp, #8
 80058be:	60f8      	str	r0, [r7, #12]
 80058c0:	60b9      	str	r1, [r7, #8]
 80058c2:	603b      	str	r3, [r7, #0]
 80058c4:	4613      	mov	r3, r2
 80058c6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80058c8:	2300      	movs	r3, #0
 80058ca:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80058d2:	b2db      	uxtb	r3, r3
 80058d4:	2b20      	cmp	r3, #32
 80058d6:	d175      	bne.n	80059c4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d002      	beq.n	80058e4 <HAL_UART_Transmit+0x2c>
 80058de:	88fb      	ldrh	r3, [r7, #6]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d101      	bne.n	80058e8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80058e4:	2301      	movs	r3, #1
 80058e6:	e06e      	b.n	80059c6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2200      	movs	r2, #0
 80058ec:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	2221      	movs	r2, #33	@ 0x21
 80058f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80058f6:	f7fe f9b9 	bl	8003c6c <HAL_GetTick>
 80058fa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	88fa      	ldrh	r2, [r7, #6]
 8005900:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	88fa      	ldrh	r2, [r7, #6]
 8005906:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	689b      	ldr	r3, [r3, #8]
 800590c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005910:	d108      	bne.n	8005924 <HAL_UART_Transmit+0x6c>
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	691b      	ldr	r3, [r3, #16]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d104      	bne.n	8005924 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800591a:	2300      	movs	r3, #0
 800591c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800591e:	68bb      	ldr	r3, [r7, #8]
 8005920:	61bb      	str	r3, [r7, #24]
 8005922:	e003      	b.n	800592c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005928:	2300      	movs	r3, #0
 800592a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800592c:	e02e      	b.n	800598c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	9300      	str	r3, [sp, #0]
 8005932:	697b      	ldr	r3, [r7, #20]
 8005934:	2200      	movs	r2, #0
 8005936:	2180      	movs	r1, #128	@ 0x80
 8005938:	68f8      	ldr	r0, [r7, #12]
 800593a:	f000 f848 	bl	80059ce <UART_WaitOnFlagUntilTimeout>
 800593e:	4603      	mov	r3, r0
 8005940:	2b00      	cmp	r3, #0
 8005942:	d005      	beq.n	8005950 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2220      	movs	r2, #32
 8005948:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800594c:	2303      	movs	r3, #3
 800594e:	e03a      	b.n	80059c6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005950:	69fb      	ldr	r3, [r7, #28]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d10b      	bne.n	800596e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005956:	69bb      	ldr	r3, [r7, #24]
 8005958:	881b      	ldrh	r3, [r3, #0]
 800595a:	461a      	mov	r2, r3
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005964:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005966:	69bb      	ldr	r3, [r7, #24]
 8005968:	3302      	adds	r3, #2
 800596a:	61bb      	str	r3, [r7, #24]
 800596c:	e007      	b.n	800597e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800596e:	69fb      	ldr	r3, [r7, #28]
 8005970:	781a      	ldrb	r2, [r3, #0]
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005978:	69fb      	ldr	r3, [r7, #28]
 800597a:	3301      	adds	r3, #1
 800597c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005982:	b29b      	uxth	r3, r3
 8005984:	3b01      	subs	r3, #1
 8005986:	b29a      	uxth	r2, r3
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005990:	b29b      	uxth	r3, r3
 8005992:	2b00      	cmp	r3, #0
 8005994:	d1cb      	bne.n	800592e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	9300      	str	r3, [sp, #0]
 800599a:	697b      	ldr	r3, [r7, #20]
 800599c:	2200      	movs	r2, #0
 800599e:	2140      	movs	r1, #64	@ 0x40
 80059a0:	68f8      	ldr	r0, [r7, #12]
 80059a2:	f000 f814 	bl	80059ce <UART_WaitOnFlagUntilTimeout>
 80059a6:	4603      	mov	r3, r0
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d005      	beq.n	80059b8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	2220      	movs	r2, #32
 80059b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80059b4:	2303      	movs	r3, #3
 80059b6:	e006      	b.n	80059c6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	2220      	movs	r2, #32
 80059bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80059c0:	2300      	movs	r3, #0
 80059c2:	e000      	b.n	80059c6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80059c4:	2302      	movs	r3, #2
  }
}
 80059c6:	4618      	mov	r0, r3
 80059c8:	3720      	adds	r7, #32
 80059ca:	46bd      	mov	sp, r7
 80059cc:	bd80      	pop	{r7, pc}

080059ce <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80059ce:	b580      	push	{r7, lr}
 80059d0:	b086      	sub	sp, #24
 80059d2:	af00      	add	r7, sp, #0
 80059d4:	60f8      	str	r0, [r7, #12]
 80059d6:	60b9      	str	r1, [r7, #8]
 80059d8:	603b      	str	r3, [r7, #0]
 80059da:	4613      	mov	r3, r2
 80059dc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059de:	e03b      	b.n	8005a58 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059e0:	6a3b      	ldr	r3, [r7, #32]
 80059e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059e6:	d037      	beq.n	8005a58 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059e8:	f7fe f940 	bl	8003c6c <HAL_GetTick>
 80059ec:	4602      	mov	r2, r0
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	1ad3      	subs	r3, r2, r3
 80059f2:	6a3a      	ldr	r2, [r7, #32]
 80059f4:	429a      	cmp	r2, r3
 80059f6:	d302      	bcc.n	80059fe <UART_WaitOnFlagUntilTimeout+0x30>
 80059f8:	6a3b      	ldr	r3, [r7, #32]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d101      	bne.n	8005a02 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80059fe:	2303      	movs	r3, #3
 8005a00:	e03a      	b.n	8005a78 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	68db      	ldr	r3, [r3, #12]
 8005a08:	f003 0304 	and.w	r3, r3, #4
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d023      	beq.n	8005a58 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	2b80      	cmp	r3, #128	@ 0x80
 8005a14:	d020      	beq.n	8005a58 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005a16:	68bb      	ldr	r3, [r7, #8]
 8005a18:	2b40      	cmp	r3, #64	@ 0x40
 8005a1a:	d01d      	beq.n	8005a58 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f003 0308 	and.w	r3, r3, #8
 8005a26:	2b08      	cmp	r3, #8
 8005a28:	d116      	bne.n	8005a58 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	617b      	str	r3, [r7, #20]
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	617b      	str	r3, [r7, #20]
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	617b      	str	r3, [r7, #20]
 8005a3e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005a40:	68f8      	ldr	r0, [r7, #12]
 8005a42:	f000 f81d 	bl	8005a80 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	2208      	movs	r2, #8
 8005a4a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005a54:	2301      	movs	r3, #1
 8005a56:	e00f      	b.n	8005a78 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	681a      	ldr	r2, [r3, #0]
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	4013      	ands	r3, r2
 8005a62:	68ba      	ldr	r2, [r7, #8]
 8005a64:	429a      	cmp	r2, r3
 8005a66:	bf0c      	ite	eq
 8005a68:	2301      	moveq	r3, #1
 8005a6a:	2300      	movne	r3, #0
 8005a6c:	b2db      	uxtb	r3, r3
 8005a6e:	461a      	mov	r2, r3
 8005a70:	79fb      	ldrb	r3, [r7, #7]
 8005a72:	429a      	cmp	r2, r3
 8005a74:	d0b4      	beq.n	80059e0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005a76:	2300      	movs	r3, #0
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	3718      	adds	r7, #24
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bd80      	pop	{r7, pc}

08005a80 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a80:	b480      	push	{r7}
 8005a82:	b095      	sub	sp, #84	@ 0x54
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	330c      	adds	r3, #12
 8005a8e:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a92:	e853 3f00 	ldrex	r3, [r3]
 8005a96:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005a98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a9a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	330c      	adds	r3, #12
 8005aa6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005aa8:	643a      	str	r2, [r7, #64]	@ 0x40
 8005aaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005aae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005ab0:	e841 2300 	strex	r3, r2, [r1]
 8005ab4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005ab6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d1e5      	bne.n	8005a88 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	3314      	adds	r3, #20
 8005ac2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ac4:	6a3b      	ldr	r3, [r7, #32]
 8005ac6:	e853 3f00 	ldrex	r3, [r3]
 8005aca:	61fb      	str	r3, [r7, #28]
   return(result);
 8005acc:	69fb      	ldr	r3, [r7, #28]
 8005ace:	f023 0301 	bic.w	r3, r3, #1
 8005ad2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	3314      	adds	r3, #20
 8005ada:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005adc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005ade:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ae0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ae2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ae4:	e841 2300 	strex	r3, r2, [r1]
 8005ae8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d1e5      	bne.n	8005abc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005af4:	2b01      	cmp	r3, #1
 8005af6:	d119      	bne.n	8005b2c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	330c      	adds	r3, #12
 8005afe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	e853 3f00 	ldrex	r3, [r3]
 8005b06:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	f023 0310 	bic.w	r3, r3, #16
 8005b0e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	330c      	adds	r3, #12
 8005b16:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005b18:	61ba      	str	r2, [r7, #24]
 8005b1a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b1c:	6979      	ldr	r1, [r7, #20]
 8005b1e:	69ba      	ldr	r2, [r7, #24]
 8005b20:	e841 2300 	strex	r3, r2, [r1]
 8005b24:	613b      	str	r3, [r7, #16]
   return(result);
 8005b26:	693b      	ldr	r3, [r7, #16]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d1e5      	bne.n	8005af8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2220      	movs	r2, #32
 8005b30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2200      	movs	r2, #0
 8005b38:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005b3a:	bf00      	nop
 8005b3c:	3754      	adds	r7, #84	@ 0x54
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	bc80      	pop	{r7}
 8005b42:	4770      	bx	lr

08005b44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b084      	sub	sp, #16
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	691b      	ldr	r3, [r3, #16]
 8005b52:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	68da      	ldr	r2, [r3, #12]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	430a      	orrs	r2, r1
 8005b60:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	689a      	ldr	r2, [r3, #8]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	691b      	ldr	r3, [r3, #16]
 8005b6a:	431a      	orrs	r2, r3
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	695b      	ldr	r3, [r3, #20]
 8005b70:	4313      	orrs	r3, r2
 8005b72:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	68db      	ldr	r3, [r3, #12]
 8005b7a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005b7e:	f023 030c 	bic.w	r3, r3, #12
 8005b82:	687a      	ldr	r2, [r7, #4]
 8005b84:	6812      	ldr	r2, [r2, #0]
 8005b86:	68b9      	ldr	r1, [r7, #8]
 8005b88:	430b      	orrs	r3, r1
 8005b8a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	695b      	ldr	r3, [r3, #20]
 8005b92:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	699a      	ldr	r2, [r3, #24]
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	430a      	orrs	r2, r1
 8005ba0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4a2c      	ldr	r2, [pc, #176]	@ (8005c58 <UART_SetConfig+0x114>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d103      	bne.n	8005bb4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005bac:	f7fe ffd6 	bl	8004b5c <HAL_RCC_GetPCLK2Freq>
 8005bb0:	60f8      	str	r0, [r7, #12]
 8005bb2:	e002      	b.n	8005bba <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005bb4:	f7fe ffbe 	bl	8004b34 <HAL_RCC_GetPCLK1Freq>
 8005bb8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005bba:	68fa      	ldr	r2, [r7, #12]
 8005bbc:	4613      	mov	r3, r2
 8005bbe:	009b      	lsls	r3, r3, #2
 8005bc0:	4413      	add	r3, r2
 8005bc2:	009a      	lsls	r2, r3, #2
 8005bc4:	441a      	add	r2, r3
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	009b      	lsls	r3, r3, #2
 8005bcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bd0:	4a22      	ldr	r2, [pc, #136]	@ (8005c5c <UART_SetConfig+0x118>)
 8005bd2:	fba2 2303 	umull	r2, r3, r2, r3
 8005bd6:	095b      	lsrs	r3, r3, #5
 8005bd8:	0119      	lsls	r1, r3, #4
 8005bda:	68fa      	ldr	r2, [r7, #12]
 8005bdc:	4613      	mov	r3, r2
 8005bde:	009b      	lsls	r3, r3, #2
 8005be0:	4413      	add	r3, r2
 8005be2:	009a      	lsls	r2, r3, #2
 8005be4:	441a      	add	r2, r3
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	009b      	lsls	r3, r3, #2
 8005bec:	fbb2 f2f3 	udiv	r2, r2, r3
 8005bf0:	4b1a      	ldr	r3, [pc, #104]	@ (8005c5c <UART_SetConfig+0x118>)
 8005bf2:	fba3 0302 	umull	r0, r3, r3, r2
 8005bf6:	095b      	lsrs	r3, r3, #5
 8005bf8:	2064      	movs	r0, #100	@ 0x64
 8005bfa:	fb00 f303 	mul.w	r3, r0, r3
 8005bfe:	1ad3      	subs	r3, r2, r3
 8005c00:	011b      	lsls	r3, r3, #4
 8005c02:	3332      	adds	r3, #50	@ 0x32
 8005c04:	4a15      	ldr	r2, [pc, #84]	@ (8005c5c <UART_SetConfig+0x118>)
 8005c06:	fba2 2303 	umull	r2, r3, r2, r3
 8005c0a:	095b      	lsrs	r3, r3, #5
 8005c0c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005c10:	4419      	add	r1, r3
 8005c12:	68fa      	ldr	r2, [r7, #12]
 8005c14:	4613      	mov	r3, r2
 8005c16:	009b      	lsls	r3, r3, #2
 8005c18:	4413      	add	r3, r2
 8005c1a:	009a      	lsls	r2, r3, #2
 8005c1c:	441a      	add	r2, r3
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	009b      	lsls	r3, r3, #2
 8005c24:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c28:	4b0c      	ldr	r3, [pc, #48]	@ (8005c5c <UART_SetConfig+0x118>)
 8005c2a:	fba3 0302 	umull	r0, r3, r3, r2
 8005c2e:	095b      	lsrs	r3, r3, #5
 8005c30:	2064      	movs	r0, #100	@ 0x64
 8005c32:	fb00 f303 	mul.w	r3, r0, r3
 8005c36:	1ad3      	subs	r3, r2, r3
 8005c38:	011b      	lsls	r3, r3, #4
 8005c3a:	3332      	adds	r3, #50	@ 0x32
 8005c3c:	4a07      	ldr	r2, [pc, #28]	@ (8005c5c <UART_SetConfig+0x118>)
 8005c3e:	fba2 2303 	umull	r2, r3, r2, r3
 8005c42:	095b      	lsrs	r3, r3, #5
 8005c44:	f003 020f 	and.w	r2, r3, #15
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	440a      	add	r2, r1
 8005c4e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005c50:	bf00      	nop
 8005c52:	3710      	adds	r7, #16
 8005c54:	46bd      	mov	sp, r7
 8005c56:	bd80      	pop	{r7, pc}
 8005c58:	40013800 	.word	0x40013800
 8005c5c:	51eb851f 	.word	0x51eb851f

08005c60 <atoi>:
 8005c60:	220a      	movs	r2, #10
 8005c62:	2100      	movs	r1, #0
 8005c64:	f000 b930 	b.w	8005ec8 <strtol>

08005c68 <malloc>:
 8005c68:	4b02      	ldr	r3, [pc, #8]	@ (8005c74 <malloc+0xc>)
 8005c6a:	4601      	mov	r1, r0
 8005c6c:	6818      	ldr	r0, [r3, #0]
 8005c6e:	f000 b825 	b.w	8005cbc <_malloc_r>
 8005c72:	bf00      	nop
 8005c74:	200000c0 	.word	0x200000c0

08005c78 <sbrk_aligned>:
 8005c78:	b570      	push	{r4, r5, r6, lr}
 8005c7a:	4e0f      	ldr	r6, [pc, #60]	@ (8005cb8 <sbrk_aligned+0x40>)
 8005c7c:	460c      	mov	r4, r1
 8005c7e:	6831      	ldr	r1, [r6, #0]
 8005c80:	4605      	mov	r5, r0
 8005c82:	b911      	cbnz	r1, 8005c8a <sbrk_aligned+0x12>
 8005c84:	f000 ff00 	bl	8006a88 <_sbrk_r>
 8005c88:	6030      	str	r0, [r6, #0]
 8005c8a:	4621      	mov	r1, r4
 8005c8c:	4628      	mov	r0, r5
 8005c8e:	f000 fefb 	bl	8006a88 <_sbrk_r>
 8005c92:	1c43      	adds	r3, r0, #1
 8005c94:	d103      	bne.n	8005c9e <sbrk_aligned+0x26>
 8005c96:	f04f 34ff 	mov.w	r4, #4294967295
 8005c9a:	4620      	mov	r0, r4
 8005c9c:	bd70      	pop	{r4, r5, r6, pc}
 8005c9e:	1cc4      	adds	r4, r0, #3
 8005ca0:	f024 0403 	bic.w	r4, r4, #3
 8005ca4:	42a0      	cmp	r0, r4
 8005ca6:	d0f8      	beq.n	8005c9a <sbrk_aligned+0x22>
 8005ca8:	1a21      	subs	r1, r4, r0
 8005caa:	4628      	mov	r0, r5
 8005cac:	f000 feec 	bl	8006a88 <_sbrk_r>
 8005cb0:	3001      	adds	r0, #1
 8005cb2:	d1f2      	bne.n	8005c9a <sbrk_aligned+0x22>
 8005cb4:	e7ef      	b.n	8005c96 <sbrk_aligned+0x1e>
 8005cb6:	bf00      	nop
 8005cb8:	20000398 	.word	0x20000398

08005cbc <_malloc_r>:
 8005cbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005cc0:	1ccd      	adds	r5, r1, #3
 8005cc2:	f025 0503 	bic.w	r5, r5, #3
 8005cc6:	3508      	adds	r5, #8
 8005cc8:	2d0c      	cmp	r5, #12
 8005cca:	bf38      	it	cc
 8005ccc:	250c      	movcc	r5, #12
 8005cce:	2d00      	cmp	r5, #0
 8005cd0:	4606      	mov	r6, r0
 8005cd2:	db01      	blt.n	8005cd8 <_malloc_r+0x1c>
 8005cd4:	42a9      	cmp	r1, r5
 8005cd6:	d904      	bls.n	8005ce2 <_malloc_r+0x26>
 8005cd8:	230c      	movs	r3, #12
 8005cda:	6033      	str	r3, [r6, #0]
 8005cdc:	2000      	movs	r0, #0
 8005cde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ce2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005db8 <_malloc_r+0xfc>
 8005ce6:	f000 f869 	bl	8005dbc <__malloc_lock>
 8005cea:	f8d8 3000 	ldr.w	r3, [r8]
 8005cee:	461c      	mov	r4, r3
 8005cf0:	bb44      	cbnz	r4, 8005d44 <_malloc_r+0x88>
 8005cf2:	4629      	mov	r1, r5
 8005cf4:	4630      	mov	r0, r6
 8005cf6:	f7ff ffbf 	bl	8005c78 <sbrk_aligned>
 8005cfa:	1c43      	adds	r3, r0, #1
 8005cfc:	4604      	mov	r4, r0
 8005cfe:	d158      	bne.n	8005db2 <_malloc_r+0xf6>
 8005d00:	f8d8 4000 	ldr.w	r4, [r8]
 8005d04:	4627      	mov	r7, r4
 8005d06:	2f00      	cmp	r7, #0
 8005d08:	d143      	bne.n	8005d92 <_malloc_r+0xd6>
 8005d0a:	2c00      	cmp	r4, #0
 8005d0c:	d04b      	beq.n	8005da6 <_malloc_r+0xea>
 8005d0e:	6823      	ldr	r3, [r4, #0]
 8005d10:	4639      	mov	r1, r7
 8005d12:	4630      	mov	r0, r6
 8005d14:	eb04 0903 	add.w	r9, r4, r3
 8005d18:	f000 feb6 	bl	8006a88 <_sbrk_r>
 8005d1c:	4581      	cmp	r9, r0
 8005d1e:	d142      	bne.n	8005da6 <_malloc_r+0xea>
 8005d20:	6821      	ldr	r1, [r4, #0]
 8005d22:	4630      	mov	r0, r6
 8005d24:	1a6d      	subs	r5, r5, r1
 8005d26:	4629      	mov	r1, r5
 8005d28:	f7ff ffa6 	bl	8005c78 <sbrk_aligned>
 8005d2c:	3001      	adds	r0, #1
 8005d2e:	d03a      	beq.n	8005da6 <_malloc_r+0xea>
 8005d30:	6823      	ldr	r3, [r4, #0]
 8005d32:	442b      	add	r3, r5
 8005d34:	6023      	str	r3, [r4, #0]
 8005d36:	f8d8 3000 	ldr.w	r3, [r8]
 8005d3a:	685a      	ldr	r2, [r3, #4]
 8005d3c:	bb62      	cbnz	r2, 8005d98 <_malloc_r+0xdc>
 8005d3e:	f8c8 7000 	str.w	r7, [r8]
 8005d42:	e00f      	b.n	8005d64 <_malloc_r+0xa8>
 8005d44:	6822      	ldr	r2, [r4, #0]
 8005d46:	1b52      	subs	r2, r2, r5
 8005d48:	d420      	bmi.n	8005d8c <_malloc_r+0xd0>
 8005d4a:	2a0b      	cmp	r2, #11
 8005d4c:	d917      	bls.n	8005d7e <_malloc_r+0xc2>
 8005d4e:	1961      	adds	r1, r4, r5
 8005d50:	42a3      	cmp	r3, r4
 8005d52:	6025      	str	r5, [r4, #0]
 8005d54:	bf18      	it	ne
 8005d56:	6059      	strne	r1, [r3, #4]
 8005d58:	6863      	ldr	r3, [r4, #4]
 8005d5a:	bf08      	it	eq
 8005d5c:	f8c8 1000 	streq.w	r1, [r8]
 8005d60:	5162      	str	r2, [r4, r5]
 8005d62:	604b      	str	r3, [r1, #4]
 8005d64:	4630      	mov	r0, r6
 8005d66:	f000 f82f 	bl	8005dc8 <__malloc_unlock>
 8005d6a:	f104 000b 	add.w	r0, r4, #11
 8005d6e:	1d23      	adds	r3, r4, #4
 8005d70:	f020 0007 	bic.w	r0, r0, #7
 8005d74:	1ac2      	subs	r2, r0, r3
 8005d76:	bf1c      	itt	ne
 8005d78:	1a1b      	subne	r3, r3, r0
 8005d7a:	50a3      	strne	r3, [r4, r2]
 8005d7c:	e7af      	b.n	8005cde <_malloc_r+0x22>
 8005d7e:	6862      	ldr	r2, [r4, #4]
 8005d80:	42a3      	cmp	r3, r4
 8005d82:	bf0c      	ite	eq
 8005d84:	f8c8 2000 	streq.w	r2, [r8]
 8005d88:	605a      	strne	r2, [r3, #4]
 8005d8a:	e7eb      	b.n	8005d64 <_malloc_r+0xa8>
 8005d8c:	4623      	mov	r3, r4
 8005d8e:	6864      	ldr	r4, [r4, #4]
 8005d90:	e7ae      	b.n	8005cf0 <_malloc_r+0x34>
 8005d92:	463c      	mov	r4, r7
 8005d94:	687f      	ldr	r7, [r7, #4]
 8005d96:	e7b6      	b.n	8005d06 <_malloc_r+0x4a>
 8005d98:	461a      	mov	r2, r3
 8005d9a:	685b      	ldr	r3, [r3, #4]
 8005d9c:	42a3      	cmp	r3, r4
 8005d9e:	d1fb      	bne.n	8005d98 <_malloc_r+0xdc>
 8005da0:	2300      	movs	r3, #0
 8005da2:	6053      	str	r3, [r2, #4]
 8005da4:	e7de      	b.n	8005d64 <_malloc_r+0xa8>
 8005da6:	230c      	movs	r3, #12
 8005da8:	4630      	mov	r0, r6
 8005daa:	6033      	str	r3, [r6, #0]
 8005dac:	f000 f80c 	bl	8005dc8 <__malloc_unlock>
 8005db0:	e794      	b.n	8005cdc <_malloc_r+0x20>
 8005db2:	6005      	str	r5, [r0, #0]
 8005db4:	e7d6      	b.n	8005d64 <_malloc_r+0xa8>
 8005db6:	bf00      	nop
 8005db8:	2000039c 	.word	0x2000039c

08005dbc <__malloc_lock>:
 8005dbc:	4801      	ldr	r0, [pc, #4]	@ (8005dc4 <__malloc_lock+0x8>)
 8005dbe:	f000 beb0 	b.w	8006b22 <__retarget_lock_acquire_recursive>
 8005dc2:	bf00      	nop
 8005dc4:	200004e0 	.word	0x200004e0

08005dc8 <__malloc_unlock>:
 8005dc8:	4801      	ldr	r0, [pc, #4]	@ (8005dd0 <__malloc_unlock+0x8>)
 8005dca:	f000 beab 	b.w	8006b24 <__retarget_lock_release_recursive>
 8005dce:	bf00      	nop
 8005dd0:	200004e0 	.word	0x200004e0

08005dd4 <_strtol_l.isra.0>:
 8005dd4:	2b24      	cmp	r3, #36	@ 0x24
 8005dd6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005dda:	4686      	mov	lr, r0
 8005ddc:	4690      	mov	r8, r2
 8005dde:	d801      	bhi.n	8005de4 <_strtol_l.isra.0+0x10>
 8005de0:	2b01      	cmp	r3, #1
 8005de2:	d106      	bne.n	8005df2 <_strtol_l.isra.0+0x1e>
 8005de4:	f000 fe72 	bl	8006acc <__errno>
 8005de8:	2316      	movs	r3, #22
 8005dea:	6003      	str	r3, [r0, #0]
 8005dec:	2000      	movs	r0, #0
 8005dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005df2:	460d      	mov	r5, r1
 8005df4:	4833      	ldr	r0, [pc, #204]	@ (8005ec4 <_strtol_l.isra.0+0xf0>)
 8005df6:	462a      	mov	r2, r5
 8005df8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005dfc:	5d06      	ldrb	r6, [r0, r4]
 8005dfe:	f016 0608 	ands.w	r6, r6, #8
 8005e02:	d1f8      	bne.n	8005df6 <_strtol_l.isra.0+0x22>
 8005e04:	2c2d      	cmp	r4, #45	@ 0x2d
 8005e06:	d110      	bne.n	8005e2a <_strtol_l.isra.0+0x56>
 8005e08:	2601      	movs	r6, #1
 8005e0a:	782c      	ldrb	r4, [r5, #0]
 8005e0c:	1c95      	adds	r5, r2, #2
 8005e0e:	f033 0210 	bics.w	r2, r3, #16
 8005e12:	d115      	bne.n	8005e40 <_strtol_l.isra.0+0x6c>
 8005e14:	2c30      	cmp	r4, #48	@ 0x30
 8005e16:	d10d      	bne.n	8005e34 <_strtol_l.isra.0+0x60>
 8005e18:	782a      	ldrb	r2, [r5, #0]
 8005e1a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005e1e:	2a58      	cmp	r2, #88	@ 0x58
 8005e20:	d108      	bne.n	8005e34 <_strtol_l.isra.0+0x60>
 8005e22:	786c      	ldrb	r4, [r5, #1]
 8005e24:	3502      	adds	r5, #2
 8005e26:	2310      	movs	r3, #16
 8005e28:	e00a      	b.n	8005e40 <_strtol_l.isra.0+0x6c>
 8005e2a:	2c2b      	cmp	r4, #43	@ 0x2b
 8005e2c:	bf04      	itt	eq
 8005e2e:	782c      	ldrbeq	r4, [r5, #0]
 8005e30:	1c95      	addeq	r5, r2, #2
 8005e32:	e7ec      	b.n	8005e0e <_strtol_l.isra.0+0x3a>
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d1f6      	bne.n	8005e26 <_strtol_l.isra.0+0x52>
 8005e38:	2c30      	cmp	r4, #48	@ 0x30
 8005e3a:	bf14      	ite	ne
 8005e3c:	230a      	movne	r3, #10
 8005e3e:	2308      	moveq	r3, #8
 8005e40:	2200      	movs	r2, #0
 8005e42:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8005e46:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005e4a:	fbbc f9f3 	udiv	r9, ip, r3
 8005e4e:	4610      	mov	r0, r2
 8005e50:	fb03 ca19 	mls	sl, r3, r9, ip
 8005e54:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8005e58:	2f09      	cmp	r7, #9
 8005e5a:	d80f      	bhi.n	8005e7c <_strtol_l.isra.0+0xa8>
 8005e5c:	463c      	mov	r4, r7
 8005e5e:	42a3      	cmp	r3, r4
 8005e60:	dd1b      	ble.n	8005e9a <_strtol_l.isra.0+0xc6>
 8005e62:	1c57      	adds	r7, r2, #1
 8005e64:	d007      	beq.n	8005e76 <_strtol_l.isra.0+0xa2>
 8005e66:	4581      	cmp	r9, r0
 8005e68:	d314      	bcc.n	8005e94 <_strtol_l.isra.0+0xc0>
 8005e6a:	d101      	bne.n	8005e70 <_strtol_l.isra.0+0x9c>
 8005e6c:	45a2      	cmp	sl, r4
 8005e6e:	db11      	blt.n	8005e94 <_strtol_l.isra.0+0xc0>
 8005e70:	2201      	movs	r2, #1
 8005e72:	fb00 4003 	mla	r0, r0, r3, r4
 8005e76:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005e7a:	e7eb      	b.n	8005e54 <_strtol_l.isra.0+0x80>
 8005e7c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8005e80:	2f19      	cmp	r7, #25
 8005e82:	d801      	bhi.n	8005e88 <_strtol_l.isra.0+0xb4>
 8005e84:	3c37      	subs	r4, #55	@ 0x37
 8005e86:	e7ea      	b.n	8005e5e <_strtol_l.isra.0+0x8a>
 8005e88:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8005e8c:	2f19      	cmp	r7, #25
 8005e8e:	d804      	bhi.n	8005e9a <_strtol_l.isra.0+0xc6>
 8005e90:	3c57      	subs	r4, #87	@ 0x57
 8005e92:	e7e4      	b.n	8005e5e <_strtol_l.isra.0+0x8a>
 8005e94:	f04f 32ff 	mov.w	r2, #4294967295
 8005e98:	e7ed      	b.n	8005e76 <_strtol_l.isra.0+0xa2>
 8005e9a:	1c53      	adds	r3, r2, #1
 8005e9c:	d108      	bne.n	8005eb0 <_strtol_l.isra.0+0xdc>
 8005e9e:	2322      	movs	r3, #34	@ 0x22
 8005ea0:	4660      	mov	r0, ip
 8005ea2:	f8ce 3000 	str.w	r3, [lr]
 8005ea6:	f1b8 0f00 	cmp.w	r8, #0
 8005eaa:	d0a0      	beq.n	8005dee <_strtol_l.isra.0+0x1a>
 8005eac:	1e69      	subs	r1, r5, #1
 8005eae:	e006      	b.n	8005ebe <_strtol_l.isra.0+0xea>
 8005eb0:	b106      	cbz	r6, 8005eb4 <_strtol_l.isra.0+0xe0>
 8005eb2:	4240      	negs	r0, r0
 8005eb4:	f1b8 0f00 	cmp.w	r8, #0
 8005eb8:	d099      	beq.n	8005dee <_strtol_l.isra.0+0x1a>
 8005eba:	2a00      	cmp	r2, #0
 8005ebc:	d1f6      	bne.n	8005eac <_strtol_l.isra.0+0xd8>
 8005ebe:	f8c8 1000 	str.w	r1, [r8]
 8005ec2:	e794      	b.n	8005dee <_strtol_l.isra.0+0x1a>
 8005ec4:	08008baf 	.word	0x08008baf

08005ec8 <strtol>:
 8005ec8:	4613      	mov	r3, r2
 8005eca:	460a      	mov	r2, r1
 8005ecc:	4601      	mov	r1, r0
 8005ece:	4802      	ldr	r0, [pc, #8]	@ (8005ed8 <strtol+0x10>)
 8005ed0:	6800      	ldr	r0, [r0, #0]
 8005ed2:	f7ff bf7f 	b.w	8005dd4 <_strtol_l.isra.0>
 8005ed6:	bf00      	nop
 8005ed8:	200000c0 	.word	0x200000c0

08005edc <__cvt>:
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ee2:	461d      	mov	r5, r3
 8005ee4:	bfbb      	ittet	lt
 8005ee6:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8005eea:	461d      	movlt	r5, r3
 8005eec:	2300      	movge	r3, #0
 8005eee:	232d      	movlt	r3, #45	@ 0x2d
 8005ef0:	b088      	sub	sp, #32
 8005ef2:	4614      	mov	r4, r2
 8005ef4:	bfb8      	it	lt
 8005ef6:	4614      	movlt	r4, r2
 8005ef8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005efa:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8005efc:	7013      	strb	r3, [r2, #0]
 8005efe:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005f00:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8005f04:	f023 0820 	bic.w	r8, r3, #32
 8005f08:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005f0c:	d005      	beq.n	8005f1a <__cvt+0x3e>
 8005f0e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005f12:	d100      	bne.n	8005f16 <__cvt+0x3a>
 8005f14:	3601      	adds	r6, #1
 8005f16:	2302      	movs	r3, #2
 8005f18:	e000      	b.n	8005f1c <__cvt+0x40>
 8005f1a:	2303      	movs	r3, #3
 8005f1c:	aa07      	add	r2, sp, #28
 8005f1e:	9204      	str	r2, [sp, #16]
 8005f20:	aa06      	add	r2, sp, #24
 8005f22:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005f26:	e9cd 3600 	strd	r3, r6, [sp]
 8005f2a:	4622      	mov	r2, r4
 8005f2c:	462b      	mov	r3, r5
 8005f2e:	f000 fe93 	bl	8006c58 <_dtoa_r>
 8005f32:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005f36:	4607      	mov	r7, r0
 8005f38:	d119      	bne.n	8005f6e <__cvt+0x92>
 8005f3a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005f3c:	07db      	lsls	r3, r3, #31
 8005f3e:	d50e      	bpl.n	8005f5e <__cvt+0x82>
 8005f40:	eb00 0906 	add.w	r9, r0, r6
 8005f44:	2200      	movs	r2, #0
 8005f46:	2300      	movs	r3, #0
 8005f48:	4620      	mov	r0, r4
 8005f4a:	4629      	mov	r1, r5
 8005f4c:	f7fa fd2c 	bl	80009a8 <__aeabi_dcmpeq>
 8005f50:	b108      	cbz	r0, 8005f56 <__cvt+0x7a>
 8005f52:	f8cd 901c 	str.w	r9, [sp, #28]
 8005f56:	2230      	movs	r2, #48	@ 0x30
 8005f58:	9b07      	ldr	r3, [sp, #28]
 8005f5a:	454b      	cmp	r3, r9
 8005f5c:	d31e      	bcc.n	8005f9c <__cvt+0xc0>
 8005f5e:	4638      	mov	r0, r7
 8005f60:	9b07      	ldr	r3, [sp, #28]
 8005f62:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005f64:	1bdb      	subs	r3, r3, r7
 8005f66:	6013      	str	r3, [r2, #0]
 8005f68:	b008      	add	sp, #32
 8005f6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f6e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005f72:	eb00 0906 	add.w	r9, r0, r6
 8005f76:	d1e5      	bne.n	8005f44 <__cvt+0x68>
 8005f78:	7803      	ldrb	r3, [r0, #0]
 8005f7a:	2b30      	cmp	r3, #48	@ 0x30
 8005f7c:	d10a      	bne.n	8005f94 <__cvt+0xb8>
 8005f7e:	2200      	movs	r2, #0
 8005f80:	2300      	movs	r3, #0
 8005f82:	4620      	mov	r0, r4
 8005f84:	4629      	mov	r1, r5
 8005f86:	f7fa fd0f 	bl	80009a8 <__aeabi_dcmpeq>
 8005f8a:	b918      	cbnz	r0, 8005f94 <__cvt+0xb8>
 8005f8c:	f1c6 0601 	rsb	r6, r6, #1
 8005f90:	f8ca 6000 	str.w	r6, [sl]
 8005f94:	f8da 3000 	ldr.w	r3, [sl]
 8005f98:	4499      	add	r9, r3
 8005f9a:	e7d3      	b.n	8005f44 <__cvt+0x68>
 8005f9c:	1c59      	adds	r1, r3, #1
 8005f9e:	9107      	str	r1, [sp, #28]
 8005fa0:	701a      	strb	r2, [r3, #0]
 8005fa2:	e7d9      	b.n	8005f58 <__cvt+0x7c>

08005fa4 <__exponent>:
 8005fa4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005fa6:	2900      	cmp	r1, #0
 8005fa8:	bfb6      	itet	lt
 8005faa:	232d      	movlt	r3, #45	@ 0x2d
 8005fac:	232b      	movge	r3, #43	@ 0x2b
 8005fae:	4249      	neglt	r1, r1
 8005fb0:	2909      	cmp	r1, #9
 8005fb2:	7002      	strb	r2, [r0, #0]
 8005fb4:	7043      	strb	r3, [r0, #1]
 8005fb6:	dd29      	ble.n	800600c <__exponent+0x68>
 8005fb8:	f10d 0307 	add.w	r3, sp, #7
 8005fbc:	461d      	mov	r5, r3
 8005fbe:	270a      	movs	r7, #10
 8005fc0:	fbb1 f6f7 	udiv	r6, r1, r7
 8005fc4:	461a      	mov	r2, r3
 8005fc6:	fb07 1416 	mls	r4, r7, r6, r1
 8005fca:	3430      	adds	r4, #48	@ 0x30
 8005fcc:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005fd0:	460c      	mov	r4, r1
 8005fd2:	2c63      	cmp	r4, #99	@ 0x63
 8005fd4:	4631      	mov	r1, r6
 8005fd6:	f103 33ff 	add.w	r3, r3, #4294967295
 8005fda:	dcf1      	bgt.n	8005fc0 <__exponent+0x1c>
 8005fdc:	3130      	adds	r1, #48	@ 0x30
 8005fde:	1e94      	subs	r4, r2, #2
 8005fe0:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005fe4:	4623      	mov	r3, r4
 8005fe6:	1c41      	adds	r1, r0, #1
 8005fe8:	42ab      	cmp	r3, r5
 8005fea:	d30a      	bcc.n	8006002 <__exponent+0x5e>
 8005fec:	f10d 0309 	add.w	r3, sp, #9
 8005ff0:	1a9b      	subs	r3, r3, r2
 8005ff2:	42ac      	cmp	r4, r5
 8005ff4:	bf88      	it	hi
 8005ff6:	2300      	movhi	r3, #0
 8005ff8:	3302      	adds	r3, #2
 8005ffa:	4403      	add	r3, r0
 8005ffc:	1a18      	subs	r0, r3, r0
 8005ffe:	b003      	add	sp, #12
 8006000:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006002:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006006:	f801 6f01 	strb.w	r6, [r1, #1]!
 800600a:	e7ed      	b.n	8005fe8 <__exponent+0x44>
 800600c:	2330      	movs	r3, #48	@ 0x30
 800600e:	3130      	adds	r1, #48	@ 0x30
 8006010:	7083      	strb	r3, [r0, #2]
 8006012:	70c1      	strb	r1, [r0, #3]
 8006014:	1d03      	adds	r3, r0, #4
 8006016:	e7f1      	b.n	8005ffc <__exponent+0x58>

08006018 <_printf_float>:
 8006018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800601c:	b091      	sub	sp, #68	@ 0x44
 800601e:	460c      	mov	r4, r1
 8006020:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8006024:	4616      	mov	r6, r2
 8006026:	461f      	mov	r7, r3
 8006028:	4605      	mov	r5, r0
 800602a:	f000 fcf5 	bl	8006a18 <_localeconv_r>
 800602e:	6803      	ldr	r3, [r0, #0]
 8006030:	4618      	mov	r0, r3
 8006032:	9308      	str	r3, [sp, #32]
 8006034:	f7fa f88c 	bl	8000150 <strlen>
 8006038:	2300      	movs	r3, #0
 800603a:	930e      	str	r3, [sp, #56]	@ 0x38
 800603c:	f8d8 3000 	ldr.w	r3, [r8]
 8006040:	9009      	str	r0, [sp, #36]	@ 0x24
 8006042:	3307      	adds	r3, #7
 8006044:	f023 0307 	bic.w	r3, r3, #7
 8006048:	f103 0208 	add.w	r2, r3, #8
 800604c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006050:	f8d4 b000 	ldr.w	fp, [r4]
 8006054:	f8c8 2000 	str.w	r2, [r8]
 8006058:	e9d3 8900 	ldrd	r8, r9, [r3]
 800605c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006060:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006062:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8006066:	f04f 32ff 	mov.w	r2, #4294967295
 800606a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800606e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006072:	4b9c      	ldr	r3, [pc, #624]	@ (80062e4 <_printf_float+0x2cc>)
 8006074:	f7fa fcca 	bl	8000a0c <__aeabi_dcmpun>
 8006078:	bb70      	cbnz	r0, 80060d8 <_printf_float+0xc0>
 800607a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800607e:	f04f 32ff 	mov.w	r2, #4294967295
 8006082:	4b98      	ldr	r3, [pc, #608]	@ (80062e4 <_printf_float+0x2cc>)
 8006084:	f7fa fca4 	bl	80009d0 <__aeabi_dcmple>
 8006088:	bb30      	cbnz	r0, 80060d8 <_printf_float+0xc0>
 800608a:	2200      	movs	r2, #0
 800608c:	2300      	movs	r3, #0
 800608e:	4640      	mov	r0, r8
 8006090:	4649      	mov	r1, r9
 8006092:	f7fa fc93 	bl	80009bc <__aeabi_dcmplt>
 8006096:	b110      	cbz	r0, 800609e <_printf_float+0x86>
 8006098:	232d      	movs	r3, #45	@ 0x2d
 800609a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800609e:	4a92      	ldr	r2, [pc, #584]	@ (80062e8 <_printf_float+0x2d0>)
 80060a0:	4b92      	ldr	r3, [pc, #584]	@ (80062ec <_printf_float+0x2d4>)
 80060a2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80060a6:	bf8c      	ite	hi
 80060a8:	4690      	movhi	r8, r2
 80060aa:	4698      	movls	r8, r3
 80060ac:	2303      	movs	r3, #3
 80060ae:	f04f 0900 	mov.w	r9, #0
 80060b2:	6123      	str	r3, [r4, #16]
 80060b4:	f02b 0304 	bic.w	r3, fp, #4
 80060b8:	6023      	str	r3, [r4, #0]
 80060ba:	4633      	mov	r3, r6
 80060bc:	4621      	mov	r1, r4
 80060be:	4628      	mov	r0, r5
 80060c0:	9700      	str	r7, [sp, #0]
 80060c2:	aa0f      	add	r2, sp, #60	@ 0x3c
 80060c4:	f000 f9d4 	bl	8006470 <_printf_common>
 80060c8:	3001      	adds	r0, #1
 80060ca:	f040 8090 	bne.w	80061ee <_printf_float+0x1d6>
 80060ce:	f04f 30ff 	mov.w	r0, #4294967295
 80060d2:	b011      	add	sp, #68	@ 0x44
 80060d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060d8:	4642      	mov	r2, r8
 80060da:	464b      	mov	r3, r9
 80060dc:	4640      	mov	r0, r8
 80060de:	4649      	mov	r1, r9
 80060e0:	f7fa fc94 	bl	8000a0c <__aeabi_dcmpun>
 80060e4:	b148      	cbz	r0, 80060fa <_printf_float+0xe2>
 80060e6:	464b      	mov	r3, r9
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	bfb8      	it	lt
 80060ec:	232d      	movlt	r3, #45	@ 0x2d
 80060ee:	4a80      	ldr	r2, [pc, #512]	@ (80062f0 <_printf_float+0x2d8>)
 80060f0:	bfb8      	it	lt
 80060f2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80060f6:	4b7f      	ldr	r3, [pc, #508]	@ (80062f4 <_printf_float+0x2dc>)
 80060f8:	e7d3      	b.n	80060a2 <_printf_float+0x8a>
 80060fa:	6863      	ldr	r3, [r4, #4]
 80060fc:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8006100:	1c5a      	adds	r2, r3, #1
 8006102:	d13f      	bne.n	8006184 <_printf_float+0x16c>
 8006104:	2306      	movs	r3, #6
 8006106:	6063      	str	r3, [r4, #4]
 8006108:	2200      	movs	r2, #0
 800610a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800610e:	6023      	str	r3, [r4, #0]
 8006110:	9206      	str	r2, [sp, #24]
 8006112:	aa0e      	add	r2, sp, #56	@ 0x38
 8006114:	e9cd a204 	strd	sl, r2, [sp, #16]
 8006118:	aa0d      	add	r2, sp, #52	@ 0x34
 800611a:	9203      	str	r2, [sp, #12]
 800611c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8006120:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006124:	6863      	ldr	r3, [r4, #4]
 8006126:	4642      	mov	r2, r8
 8006128:	9300      	str	r3, [sp, #0]
 800612a:	4628      	mov	r0, r5
 800612c:	464b      	mov	r3, r9
 800612e:	910a      	str	r1, [sp, #40]	@ 0x28
 8006130:	f7ff fed4 	bl	8005edc <__cvt>
 8006134:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006136:	4680      	mov	r8, r0
 8006138:	2947      	cmp	r1, #71	@ 0x47
 800613a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800613c:	d128      	bne.n	8006190 <_printf_float+0x178>
 800613e:	1cc8      	adds	r0, r1, #3
 8006140:	db02      	blt.n	8006148 <_printf_float+0x130>
 8006142:	6863      	ldr	r3, [r4, #4]
 8006144:	4299      	cmp	r1, r3
 8006146:	dd40      	ble.n	80061ca <_printf_float+0x1b2>
 8006148:	f1aa 0a02 	sub.w	sl, sl, #2
 800614c:	fa5f fa8a 	uxtb.w	sl, sl
 8006150:	4652      	mov	r2, sl
 8006152:	3901      	subs	r1, #1
 8006154:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006158:	910d      	str	r1, [sp, #52]	@ 0x34
 800615a:	f7ff ff23 	bl	8005fa4 <__exponent>
 800615e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006160:	4681      	mov	r9, r0
 8006162:	1813      	adds	r3, r2, r0
 8006164:	2a01      	cmp	r2, #1
 8006166:	6123      	str	r3, [r4, #16]
 8006168:	dc02      	bgt.n	8006170 <_printf_float+0x158>
 800616a:	6822      	ldr	r2, [r4, #0]
 800616c:	07d2      	lsls	r2, r2, #31
 800616e:	d501      	bpl.n	8006174 <_printf_float+0x15c>
 8006170:	3301      	adds	r3, #1
 8006172:	6123      	str	r3, [r4, #16]
 8006174:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8006178:	2b00      	cmp	r3, #0
 800617a:	d09e      	beq.n	80060ba <_printf_float+0xa2>
 800617c:	232d      	movs	r3, #45	@ 0x2d
 800617e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006182:	e79a      	b.n	80060ba <_printf_float+0xa2>
 8006184:	2947      	cmp	r1, #71	@ 0x47
 8006186:	d1bf      	bne.n	8006108 <_printf_float+0xf0>
 8006188:	2b00      	cmp	r3, #0
 800618a:	d1bd      	bne.n	8006108 <_printf_float+0xf0>
 800618c:	2301      	movs	r3, #1
 800618e:	e7ba      	b.n	8006106 <_printf_float+0xee>
 8006190:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006194:	d9dc      	bls.n	8006150 <_printf_float+0x138>
 8006196:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800619a:	d118      	bne.n	80061ce <_printf_float+0x1b6>
 800619c:	2900      	cmp	r1, #0
 800619e:	6863      	ldr	r3, [r4, #4]
 80061a0:	dd0b      	ble.n	80061ba <_printf_float+0x1a2>
 80061a2:	6121      	str	r1, [r4, #16]
 80061a4:	b913      	cbnz	r3, 80061ac <_printf_float+0x194>
 80061a6:	6822      	ldr	r2, [r4, #0]
 80061a8:	07d0      	lsls	r0, r2, #31
 80061aa:	d502      	bpl.n	80061b2 <_printf_float+0x19a>
 80061ac:	3301      	adds	r3, #1
 80061ae:	440b      	add	r3, r1
 80061b0:	6123      	str	r3, [r4, #16]
 80061b2:	f04f 0900 	mov.w	r9, #0
 80061b6:	65a1      	str	r1, [r4, #88]	@ 0x58
 80061b8:	e7dc      	b.n	8006174 <_printf_float+0x15c>
 80061ba:	b913      	cbnz	r3, 80061c2 <_printf_float+0x1aa>
 80061bc:	6822      	ldr	r2, [r4, #0]
 80061be:	07d2      	lsls	r2, r2, #31
 80061c0:	d501      	bpl.n	80061c6 <_printf_float+0x1ae>
 80061c2:	3302      	adds	r3, #2
 80061c4:	e7f4      	b.n	80061b0 <_printf_float+0x198>
 80061c6:	2301      	movs	r3, #1
 80061c8:	e7f2      	b.n	80061b0 <_printf_float+0x198>
 80061ca:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80061ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80061d0:	4299      	cmp	r1, r3
 80061d2:	db05      	blt.n	80061e0 <_printf_float+0x1c8>
 80061d4:	6823      	ldr	r3, [r4, #0]
 80061d6:	6121      	str	r1, [r4, #16]
 80061d8:	07d8      	lsls	r0, r3, #31
 80061da:	d5ea      	bpl.n	80061b2 <_printf_float+0x19a>
 80061dc:	1c4b      	adds	r3, r1, #1
 80061de:	e7e7      	b.n	80061b0 <_printf_float+0x198>
 80061e0:	2900      	cmp	r1, #0
 80061e2:	bfcc      	ite	gt
 80061e4:	2201      	movgt	r2, #1
 80061e6:	f1c1 0202 	rsble	r2, r1, #2
 80061ea:	4413      	add	r3, r2
 80061ec:	e7e0      	b.n	80061b0 <_printf_float+0x198>
 80061ee:	6823      	ldr	r3, [r4, #0]
 80061f0:	055a      	lsls	r2, r3, #21
 80061f2:	d407      	bmi.n	8006204 <_printf_float+0x1ec>
 80061f4:	6923      	ldr	r3, [r4, #16]
 80061f6:	4642      	mov	r2, r8
 80061f8:	4631      	mov	r1, r6
 80061fa:	4628      	mov	r0, r5
 80061fc:	47b8      	blx	r7
 80061fe:	3001      	adds	r0, #1
 8006200:	d12b      	bne.n	800625a <_printf_float+0x242>
 8006202:	e764      	b.n	80060ce <_printf_float+0xb6>
 8006204:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006208:	f240 80dc 	bls.w	80063c4 <_printf_float+0x3ac>
 800620c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006210:	2200      	movs	r2, #0
 8006212:	2300      	movs	r3, #0
 8006214:	f7fa fbc8 	bl	80009a8 <__aeabi_dcmpeq>
 8006218:	2800      	cmp	r0, #0
 800621a:	d033      	beq.n	8006284 <_printf_float+0x26c>
 800621c:	2301      	movs	r3, #1
 800621e:	4631      	mov	r1, r6
 8006220:	4628      	mov	r0, r5
 8006222:	4a35      	ldr	r2, [pc, #212]	@ (80062f8 <_printf_float+0x2e0>)
 8006224:	47b8      	blx	r7
 8006226:	3001      	adds	r0, #1
 8006228:	f43f af51 	beq.w	80060ce <_printf_float+0xb6>
 800622c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8006230:	4543      	cmp	r3, r8
 8006232:	db02      	blt.n	800623a <_printf_float+0x222>
 8006234:	6823      	ldr	r3, [r4, #0]
 8006236:	07d8      	lsls	r0, r3, #31
 8006238:	d50f      	bpl.n	800625a <_printf_float+0x242>
 800623a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800623e:	4631      	mov	r1, r6
 8006240:	4628      	mov	r0, r5
 8006242:	47b8      	blx	r7
 8006244:	3001      	adds	r0, #1
 8006246:	f43f af42 	beq.w	80060ce <_printf_float+0xb6>
 800624a:	f04f 0900 	mov.w	r9, #0
 800624e:	f108 38ff 	add.w	r8, r8, #4294967295
 8006252:	f104 0a1a 	add.w	sl, r4, #26
 8006256:	45c8      	cmp	r8, r9
 8006258:	dc09      	bgt.n	800626e <_printf_float+0x256>
 800625a:	6823      	ldr	r3, [r4, #0]
 800625c:	079b      	lsls	r3, r3, #30
 800625e:	f100 8102 	bmi.w	8006466 <_printf_float+0x44e>
 8006262:	68e0      	ldr	r0, [r4, #12]
 8006264:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006266:	4298      	cmp	r0, r3
 8006268:	bfb8      	it	lt
 800626a:	4618      	movlt	r0, r3
 800626c:	e731      	b.n	80060d2 <_printf_float+0xba>
 800626e:	2301      	movs	r3, #1
 8006270:	4652      	mov	r2, sl
 8006272:	4631      	mov	r1, r6
 8006274:	4628      	mov	r0, r5
 8006276:	47b8      	blx	r7
 8006278:	3001      	adds	r0, #1
 800627a:	f43f af28 	beq.w	80060ce <_printf_float+0xb6>
 800627e:	f109 0901 	add.w	r9, r9, #1
 8006282:	e7e8      	b.n	8006256 <_printf_float+0x23e>
 8006284:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006286:	2b00      	cmp	r3, #0
 8006288:	dc38      	bgt.n	80062fc <_printf_float+0x2e4>
 800628a:	2301      	movs	r3, #1
 800628c:	4631      	mov	r1, r6
 800628e:	4628      	mov	r0, r5
 8006290:	4a19      	ldr	r2, [pc, #100]	@ (80062f8 <_printf_float+0x2e0>)
 8006292:	47b8      	blx	r7
 8006294:	3001      	adds	r0, #1
 8006296:	f43f af1a 	beq.w	80060ce <_printf_float+0xb6>
 800629a:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800629e:	ea59 0303 	orrs.w	r3, r9, r3
 80062a2:	d102      	bne.n	80062aa <_printf_float+0x292>
 80062a4:	6823      	ldr	r3, [r4, #0]
 80062a6:	07d9      	lsls	r1, r3, #31
 80062a8:	d5d7      	bpl.n	800625a <_printf_float+0x242>
 80062aa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80062ae:	4631      	mov	r1, r6
 80062b0:	4628      	mov	r0, r5
 80062b2:	47b8      	blx	r7
 80062b4:	3001      	adds	r0, #1
 80062b6:	f43f af0a 	beq.w	80060ce <_printf_float+0xb6>
 80062ba:	f04f 0a00 	mov.w	sl, #0
 80062be:	f104 0b1a 	add.w	fp, r4, #26
 80062c2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80062c4:	425b      	negs	r3, r3
 80062c6:	4553      	cmp	r3, sl
 80062c8:	dc01      	bgt.n	80062ce <_printf_float+0x2b6>
 80062ca:	464b      	mov	r3, r9
 80062cc:	e793      	b.n	80061f6 <_printf_float+0x1de>
 80062ce:	2301      	movs	r3, #1
 80062d0:	465a      	mov	r2, fp
 80062d2:	4631      	mov	r1, r6
 80062d4:	4628      	mov	r0, r5
 80062d6:	47b8      	blx	r7
 80062d8:	3001      	adds	r0, #1
 80062da:	f43f aef8 	beq.w	80060ce <_printf_float+0xb6>
 80062de:	f10a 0a01 	add.w	sl, sl, #1
 80062e2:	e7ee      	b.n	80062c2 <_printf_float+0x2aa>
 80062e4:	7fefffff 	.word	0x7fefffff
 80062e8:	08008cb3 	.word	0x08008cb3
 80062ec:	08008caf 	.word	0x08008caf
 80062f0:	08008cbb 	.word	0x08008cbb
 80062f4:	08008cb7 	.word	0x08008cb7
 80062f8:	08008cbf 	.word	0x08008cbf
 80062fc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80062fe:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006302:	4553      	cmp	r3, sl
 8006304:	bfa8      	it	ge
 8006306:	4653      	movge	r3, sl
 8006308:	2b00      	cmp	r3, #0
 800630a:	4699      	mov	r9, r3
 800630c:	dc36      	bgt.n	800637c <_printf_float+0x364>
 800630e:	f04f 0b00 	mov.w	fp, #0
 8006312:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006316:	f104 021a 	add.w	r2, r4, #26
 800631a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800631c:	930a      	str	r3, [sp, #40]	@ 0x28
 800631e:	eba3 0309 	sub.w	r3, r3, r9
 8006322:	455b      	cmp	r3, fp
 8006324:	dc31      	bgt.n	800638a <_printf_float+0x372>
 8006326:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006328:	459a      	cmp	sl, r3
 800632a:	dc3a      	bgt.n	80063a2 <_printf_float+0x38a>
 800632c:	6823      	ldr	r3, [r4, #0]
 800632e:	07da      	lsls	r2, r3, #31
 8006330:	d437      	bmi.n	80063a2 <_printf_float+0x38a>
 8006332:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006334:	ebaa 0903 	sub.w	r9, sl, r3
 8006338:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800633a:	ebaa 0303 	sub.w	r3, sl, r3
 800633e:	4599      	cmp	r9, r3
 8006340:	bfa8      	it	ge
 8006342:	4699      	movge	r9, r3
 8006344:	f1b9 0f00 	cmp.w	r9, #0
 8006348:	dc33      	bgt.n	80063b2 <_printf_float+0x39a>
 800634a:	f04f 0800 	mov.w	r8, #0
 800634e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006352:	f104 0b1a 	add.w	fp, r4, #26
 8006356:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006358:	ebaa 0303 	sub.w	r3, sl, r3
 800635c:	eba3 0309 	sub.w	r3, r3, r9
 8006360:	4543      	cmp	r3, r8
 8006362:	f77f af7a 	ble.w	800625a <_printf_float+0x242>
 8006366:	2301      	movs	r3, #1
 8006368:	465a      	mov	r2, fp
 800636a:	4631      	mov	r1, r6
 800636c:	4628      	mov	r0, r5
 800636e:	47b8      	blx	r7
 8006370:	3001      	adds	r0, #1
 8006372:	f43f aeac 	beq.w	80060ce <_printf_float+0xb6>
 8006376:	f108 0801 	add.w	r8, r8, #1
 800637a:	e7ec      	b.n	8006356 <_printf_float+0x33e>
 800637c:	4642      	mov	r2, r8
 800637e:	4631      	mov	r1, r6
 8006380:	4628      	mov	r0, r5
 8006382:	47b8      	blx	r7
 8006384:	3001      	adds	r0, #1
 8006386:	d1c2      	bne.n	800630e <_printf_float+0x2f6>
 8006388:	e6a1      	b.n	80060ce <_printf_float+0xb6>
 800638a:	2301      	movs	r3, #1
 800638c:	4631      	mov	r1, r6
 800638e:	4628      	mov	r0, r5
 8006390:	920a      	str	r2, [sp, #40]	@ 0x28
 8006392:	47b8      	blx	r7
 8006394:	3001      	adds	r0, #1
 8006396:	f43f ae9a 	beq.w	80060ce <_printf_float+0xb6>
 800639a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800639c:	f10b 0b01 	add.w	fp, fp, #1
 80063a0:	e7bb      	b.n	800631a <_printf_float+0x302>
 80063a2:	4631      	mov	r1, r6
 80063a4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80063a8:	4628      	mov	r0, r5
 80063aa:	47b8      	blx	r7
 80063ac:	3001      	adds	r0, #1
 80063ae:	d1c0      	bne.n	8006332 <_printf_float+0x31a>
 80063b0:	e68d      	b.n	80060ce <_printf_float+0xb6>
 80063b2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80063b4:	464b      	mov	r3, r9
 80063b6:	4631      	mov	r1, r6
 80063b8:	4628      	mov	r0, r5
 80063ba:	4442      	add	r2, r8
 80063bc:	47b8      	blx	r7
 80063be:	3001      	adds	r0, #1
 80063c0:	d1c3      	bne.n	800634a <_printf_float+0x332>
 80063c2:	e684      	b.n	80060ce <_printf_float+0xb6>
 80063c4:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80063c8:	f1ba 0f01 	cmp.w	sl, #1
 80063cc:	dc01      	bgt.n	80063d2 <_printf_float+0x3ba>
 80063ce:	07db      	lsls	r3, r3, #31
 80063d0:	d536      	bpl.n	8006440 <_printf_float+0x428>
 80063d2:	2301      	movs	r3, #1
 80063d4:	4642      	mov	r2, r8
 80063d6:	4631      	mov	r1, r6
 80063d8:	4628      	mov	r0, r5
 80063da:	47b8      	blx	r7
 80063dc:	3001      	adds	r0, #1
 80063de:	f43f ae76 	beq.w	80060ce <_printf_float+0xb6>
 80063e2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80063e6:	4631      	mov	r1, r6
 80063e8:	4628      	mov	r0, r5
 80063ea:	47b8      	blx	r7
 80063ec:	3001      	adds	r0, #1
 80063ee:	f43f ae6e 	beq.w	80060ce <_printf_float+0xb6>
 80063f2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80063f6:	2200      	movs	r2, #0
 80063f8:	2300      	movs	r3, #0
 80063fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80063fe:	f7fa fad3 	bl	80009a8 <__aeabi_dcmpeq>
 8006402:	b9c0      	cbnz	r0, 8006436 <_printf_float+0x41e>
 8006404:	4653      	mov	r3, sl
 8006406:	f108 0201 	add.w	r2, r8, #1
 800640a:	4631      	mov	r1, r6
 800640c:	4628      	mov	r0, r5
 800640e:	47b8      	blx	r7
 8006410:	3001      	adds	r0, #1
 8006412:	d10c      	bne.n	800642e <_printf_float+0x416>
 8006414:	e65b      	b.n	80060ce <_printf_float+0xb6>
 8006416:	2301      	movs	r3, #1
 8006418:	465a      	mov	r2, fp
 800641a:	4631      	mov	r1, r6
 800641c:	4628      	mov	r0, r5
 800641e:	47b8      	blx	r7
 8006420:	3001      	adds	r0, #1
 8006422:	f43f ae54 	beq.w	80060ce <_printf_float+0xb6>
 8006426:	f108 0801 	add.w	r8, r8, #1
 800642a:	45d0      	cmp	r8, sl
 800642c:	dbf3      	blt.n	8006416 <_printf_float+0x3fe>
 800642e:	464b      	mov	r3, r9
 8006430:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006434:	e6e0      	b.n	80061f8 <_printf_float+0x1e0>
 8006436:	f04f 0800 	mov.w	r8, #0
 800643a:	f104 0b1a 	add.w	fp, r4, #26
 800643e:	e7f4      	b.n	800642a <_printf_float+0x412>
 8006440:	2301      	movs	r3, #1
 8006442:	4642      	mov	r2, r8
 8006444:	e7e1      	b.n	800640a <_printf_float+0x3f2>
 8006446:	2301      	movs	r3, #1
 8006448:	464a      	mov	r2, r9
 800644a:	4631      	mov	r1, r6
 800644c:	4628      	mov	r0, r5
 800644e:	47b8      	blx	r7
 8006450:	3001      	adds	r0, #1
 8006452:	f43f ae3c 	beq.w	80060ce <_printf_float+0xb6>
 8006456:	f108 0801 	add.w	r8, r8, #1
 800645a:	68e3      	ldr	r3, [r4, #12]
 800645c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800645e:	1a5b      	subs	r3, r3, r1
 8006460:	4543      	cmp	r3, r8
 8006462:	dcf0      	bgt.n	8006446 <_printf_float+0x42e>
 8006464:	e6fd      	b.n	8006262 <_printf_float+0x24a>
 8006466:	f04f 0800 	mov.w	r8, #0
 800646a:	f104 0919 	add.w	r9, r4, #25
 800646e:	e7f4      	b.n	800645a <_printf_float+0x442>

08006470 <_printf_common>:
 8006470:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006474:	4616      	mov	r6, r2
 8006476:	4698      	mov	r8, r3
 8006478:	688a      	ldr	r2, [r1, #8]
 800647a:	690b      	ldr	r3, [r1, #16]
 800647c:	4607      	mov	r7, r0
 800647e:	4293      	cmp	r3, r2
 8006480:	bfb8      	it	lt
 8006482:	4613      	movlt	r3, r2
 8006484:	6033      	str	r3, [r6, #0]
 8006486:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800648a:	460c      	mov	r4, r1
 800648c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006490:	b10a      	cbz	r2, 8006496 <_printf_common+0x26>
 8006492:	3301      	adds	r3, #1
 8006494:	6033      	str	r3, [r6, #0]
 8006496:	6823      	ldr	r3, [r4, #0]
 8006498:	0699      	lsls	r1, r3, #26
 800649a:	bf42      	ittt	mi
 800649c:	6833      	ldrmi	r3, [r6, #0]
 800649e:	3302      	addmi	r3, #2
 80064a0:	6033      	strmi	r3, [r6, #0]
 80064a2:	6825      	ldr	r5, [r4, #0]
 80064a4:	f015 0506 	ands.w	r5, r5, #6
 80064a8:	d106      	bne.n	80064b8 <_printf_common+0x48>
 80064aa:	f104 0a19 	add.w	sl, r4, #25
 80064ae:	68e3      	ldr	r3, [r4, #12]
 80064b0:	6832      	ldr	r2, [r6, #0]
 80064b2:	1a9b      	subs	r3, r3, r2
 80064b4:	42ab      	cmp	r3, r5
 80064b6:	dc2b      	bgt.n	8006510 <_printf_common+0xa0>
 80064b8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80064bc:	6822      	ldr	r2, [r4, #0]
 80064be:	3b00      	subs	r3, #0
 80064c0:	bf18      	it	ne
 80064c2:	2301      	movne	r3, #1
 80064c4:	0692      	lsls	r2, r2, #26
 80064c6:	d430      	bmi.n	800652a <_printf_common+0xba>
 80064c8:	4641      	mov	r1, r8
 80064ca:	4638      	mov	r0, r7
 80064cc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80064d0:	47c8      	blx	r9
 80064d2:	3001      	adds	r0, #1
 80064d4:	d023      	beq.n	800651e <_printf_common+0xae>
 80064d6:	6823      	ldr	r3, [r4, #0]
 80064d8:	6922      	ldr	r2, [r4, #16]
 80064da:	f003 0306 	and.w	r3, r3, #6
 80064de:	2b04      	cmp	r3, #4
 80064e0:	bf14      	ite	ne
 80064e2:	2500      	movne	r5, #0
 80064e4:	6833      	ldreq	r3, [r6, #0]
 80064e6:	f04f 0600 	mov.w	r6, #0
 80064ea:	bf08      	it	eq
 80064ec:	68e5      	ldreq	r5, [r4, #12]
 80064ee:	f104 041a 	add.w	r4, r4, #26
 80064f2:	bf08      	it	eq
 80064f4:	1aed      	subeq	r5, r5, r3
 80064f6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80064fa:	bf08      	it	eq
 80064fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006500:	4293      	cmp	r3, r2
 8006502:	bfc4      	itt	gt
 8006504:	1a9b      	subgt	r3, r3, r2
 8006506:	18ed      	addgt	r5, r5, r3
 8006508:	42b5      	cmp	r5, r6
 800650a:	d11a      	bne.n	8006542 <_printf_common+0xd2>
 800650c:	2000      	movs	r0, #0
 800650e:	e008      	b.n	8006522 <_printf_common+0xb2>
 8006510:	2301      	movs	r3, #1
 8006512:	4652      	mov	r2, sl
 8006514:	4641      	mov	r1, r8
 8006516:	4638      	mov	r0, r7
 8006518:	47c8      	blx	r9
 800651a:	3001      	adds	r0, #1
 800651c:	d103      	bne.n	8006526 <_printf_common+0xb6>
 800651e:	f04f 30ff 	mov.w	r0, #4294967295
 8006522:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006526:	3501      	adds	r5, #1
 8006528:	e7c1      	b.n	80064ae <_printf_common+0x3e>
 800652a:	2030      	movs	r0, #48	@ 0x30
 800652c:	18e1      	adds	r1, r4, r3
 800652e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006532:	1c5a      	adds	r2, r3, #1
 8006534:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006538:	4422      	add	r2, r4
 800653a:	3302      	adds	r3, #2
 800653c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006540:	e7c2      	b.n	80064c8 <_printf_common+0x58>
 8006542:	2301      	movs	r3, #1
 8006544:	4622      	mov	r2, r4
 8006546:	4641      	mov	r1, r8
 8006548:	4638      	mov	r0, r7
 800654a:	47c8      	blx	r9
 800654c:	3001      	adds	r0, #1
 800654e:	d0e6      	beq.n	800651e <_printf_common+0xae>
 8006550:	3601      	adds	r6, #1
 8006552:	e7d9      	b.n	8006508 <_printf_common+0x98>

08006554 <_printf_i>:
 8006554:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006558:	7e0f      	ldrb	r7, [r1, #24]
 800655a:	4691      	mov	r9, r2
 800655c:	2f78      	cmp	r7, #120	@ 0x78
 800655e:	4680      	mov	r8, r0
 8006560:	460c      	mov	r4, r1
 8006562:	469a      	mov	sl, r3
 8006564:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006566:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800656a:	d807      	bhi.n	800657c <_printf_i+0x28>
 800656c:	2f62      	cmp	r7, #98	@ 0x62
 800656e:	d80a      	bhi.n	8006586 <_printf_i+0x32>
 8006570:	2f00      	cmp	r7, #0
 8006572:	f000 80d1 	beq.w	8006718 <_printf_i+0x1c4>
 8006576:	2f58      	cmp	r7, #88	@ 0x58
 8006578:	f000 80b8 	beq.w	80066ec <_printf_i+0x198>
 800657c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006580:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006584:	e03a      	b.n	80065fc <_printf_i+0xa8>
 8006586:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800658a:	2b15      	cmp	r3, #21
 800658c:	d8f6      	bhi.n	800657c <_printf_i+0x28>
 800658e:	a101      	add	r1, pc, #4	@ (adr r1, 8006594 <_printf_i+0x40>)
 8006590:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006594:	080065ed 	.word	0x080065ed
 8006598:	08006601 	.word	0x08006601
 800659c:	0800657d 	.word	0x0800657d
 80065a0:	0800657d 	.word	0x0800657d
 80065a4:	0800657d 	.word	0x0800657d
 80065a8:	0800657d 	.word	0x0800657d
 80065ac:	08006601 	.word	0x08006601
 80065b0:	0800657d 	.word	0x0800657d
 80065b4:	0800657d 	.word	0x0800657d
 80065b8:	0800657d 	.word	0x0800657d
 80065bc:	0800657d 	.word	0x0800657d
 80065c0:	080066ff 	.word	0x080066ff
 80065c4:	0800662b 	.word	0x0800662b
 80065c8:	080066b9 	.word	0x080066b9
 80065cc:	0800657d 	.word	0x0800657d
 80065d0:	0800657d 	.word	0x0800657d
 80065d4:	08006721 	.word	0x08006721
 80065d8:	0800657d 	.word	0x0800657d
 80065dc:	0800662b 	.word	0x0800662b
 80065e0:	0800657d 	.word	0x0800657d
 80065e4:	0800657d 	.word	0x0800657d
 80065e8:	080066c1 	.word	0x080066c1
 80065ec:	6833      	ldr	r3, [r6, #0]
 80065ee:	1d1a      	adds	r2, r3, #4
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	6032      	str	r2, [r6, #0]
 80065f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80065f8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80065fc:	2301      	movs	r3, #1
 80065fe:	e09c      	b.n	800673a <_printf_i+0x1e6>
 8006600:	6833      	ldr	r3, [r6, #0]
 8006602:	6820      	ldr	r0, [r4, #0]
 8006604:	1d19      	adds	r1, r3, #4
 8006606:	6031      	str	r1, [r6, #0]
 8006608:	0606      	lsls	r6, r0, #24
 800660a:	d501      	bpl.n	8006610 <_printf_i+0xbc>
 800660c:	681d      	ldr	r5, [r3, #0]
 800660e:	e003      	b.n	8006618 <_printf_i+0xc4>
 8006610:	0645      	lsls	r5, r0, #25
 8006612:	d5fb      	bpl.n	800660c <_printf_i+0xb8>
 8006614:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006618:	2d00      	cmp	r5, #0
 800661a:	da03      	bge.n	8006624 <_printf_i+0xd0>
 800661c:	232d      	movs	r3, #45	@ 0x2d
 800661e:	426d      	negs	r5, r5
 8006620:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006624:	230a      	movs	r3, #10
 8006626:	4858      	ldr	r0, [pc, #352]	@ (8006788 <_printf_i+0x234>)
 8006628:	e011      	b.n	800664e <_printf_i+0xfa>
 800662a:	6821      	ldr	r1, [r4, #0]
 800662c:	6833      	ldr	r3, [r6, #0]
 800662e:	0608      	lsls	r0, r1, #24
 8006630:	f853 5b04 	ldr.w	r5, [r3], #4
 8006634:	d402      	bmi.n	800663c <_printf_i+0xe8>
 8006636:	0649      	lsls	r1, r1, #25
 8006638:	bf48      	it	mi
 800663a:	b2ad      	uxthmi	r5, r5
 800663c:	2f6f      	cmp	r7, #111	@ 0x6f
 800663e:	6033      	str	r3, [r6, #0]
 8006640:	bf14      	ite	ne
 8006642:	230a      	movne	r3, #10
 8006644:	2308      	moveq	r3, #8
 8006646:	4850      	ldr	r0, [pc, #320]	@ (8006788 <_printf_i+0x234>)
 8006648:	2100      	movs	r1, #0
 800664a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800664e:	6866      	ldr	r6, [r4, #4]
 8006650:	2e00      	cmp	r6, #0
 8006652:	60a6      	str	r6, [r4, #8]
 8006654:	db05      	blt.n	8006662 <_printf_i+0x10e>
 8006656:	6821      	ldr	r1, [r4, #0]
 8006658:	432e      	orrs	r6, r5
 800665a:	f021 0104 	bic.w	r1, r1, #4
 800665e:	6021      	str	r1, [r4, #0]
 8006660:	d04b      	beq.n	80066fa <_printf_i+0x1a6>
 8006662:	4616      	mov	r6, r2
 8006664:	fbb5 f1f3 	udiv	r1, r5, r3
 8006668:	fb03 5711 	mls	r7, r3, r1, r5
 800666c:	5dc7      	ldrb	r7, [r0, r7]
 800666e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006672:	462f      	mov	r7, r5
 8006674:	42bb      	cmp	r3, r7
 8006676:	460d      	mov	r5, r1
 8006678:	d9f4      	bls.n	8006664 <_printf_i+0x110>
 800667a:	2b08      	cmp	r3, #8
 800667c:	d10b      	bne.n	8006696 <_printf_i+0x142>
 800667e:	6823      	ldr	r3, [r4, #0]
 8006680:	07df      	lsls	r7, r3, #31
 8006682:	d508      	bpl.n	8006696 <_printf_i+0x142>
 8006684:	6923      	ldr	r3, [r4, #16]
 8006686:	6861      	ldr	r1, [r4, #4]
 8006688:	4299      	cmp	r1, r3
 800668a:	bfde      	ittt	le
 800668c:	2330      	movle	r3, #48	@ 0x30
 800668e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006692:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006696:	1b92      	subs	r2, r2, r6
 8006698:	6122      	str	r2, [r4, #16]
 800669a:	464b      	mov	r3, r9
 800669c:	4621      	mov	r1, r4
 800669e:	4640      	mov	r0, r8
 80066a0:	f8cd a000 	str.w	sl, [sp]
 80066a4:	aa03      	add	r2, sp, #12
 80066a6:	f7ff fee3 	bl	8006470 <_printf_common>
 80066aa:	3001      	adds	r0, #1
 80066ac:	d14a      	bne.n	8006744 <_printf_i+0x1f0>
 80066ae:	f04f 30ff 	mov.w	r0, #4294967295
 80066b2:	b004      	add	sp, #16
 80066b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066b8:	6823      	ldr	r3, [r4, #0]
 80066ba:	f043 0320 	orr.w	r3, r3, #32
 80066be:	6023      	str	r3, [r4, #0]
 80066c0:	2778      	movs	r7, #120	@ 0x78
 80066c2:	4832      	ldr	r0, [pc, #200]	@ (800678c <_printf_i+0x238>)
 80066c4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80066c8:	6823      	ldr	r3, [r4, #0]
 80066ca:	6831      	ldr	r1, [r6, #0]
 80066cc:	061f      	lsls	r7, r3, #24
 80066ce:	f851 5b04 	ldr.w	r5, [r1], #4
 80066d2:	d402      	bmi.n	80066da <_printf_i+0x186>
 80066d4:	065f      	lsls	r7, r3, #25
 80066d6:	bf48      	it	mi
 80066d8:	b2ad      	uxthmi	r5, r5
 80066da:	6031      	str	r1, [r6, #0]
 80066dc:	07d9      	lsls	r1, r3, #31
 80066de:	bf44      	itt	mi
 80066e0:	f043 0320 	orrmi.w	r3, r3, #32
 80066e4:	6023      	strmi	r3, [r4, #0]
 80066e6:	b11d      	cbz	r5, 80066f0 <_printf_i+0x19c>
 80066e8:	2310      	movs	r3, #16
 80066ea:	e7ad      	b.n	8006648 <_printf_i+0xf4>
 80066ec:	4826      	ldr	r0, [pc, #152]	@ (8006788 <_printf_i+0x234>)
 80066ee:	e7e9      	b.n	80066c4 <_printf_i+0x170>
 80066f0:	6823      	ldr	r3, [r4, #0]
 80066f2:	f023 0320 	bic.w	r3, r3, #32
 80066f6:	6023      	str	r3, [r4, #0]
 80066f8:	e7f6      	b.n	80066e8 <_printf_i+0x194>
 80066fa:	4616      	mov	r6, r2
 80066fc:	e7bd      	b.n	800667a <_printf_i+0x126>
 80066fe:	6833      	ldr	r3, [r6, #0]
 8006700:	6825      	ldr	r5, [r4, #0]
 8006702:	1d18      	adds	r0, r3, #4
 8006704:	6961      	ldr	r1, [r4, #20]
 8006706:	6030      	str	r0, [r6, #0]
 8006708:	062e      	lsls	r6, r5, #24
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	d501      	bpl.n	8006712 <_printf_i+0x1be>
 800670e:	6019      	str	r1, [r3, #0]
 8006710:	e002      	b.n	8006718 <_printf_i+0x1c4>
 8006712:	0668      	lsls	r0, r5, #25
 8006714:	d5fb      	bpl.n	800670e <_printf_i+0x1ba>
 8006716:	8019      	strh	r1, [r3, #0]
 8006718:	2300      	movs	r3, #0
 800671a:	4616      	mov	r6, r2
 800671c:	6123      	str	r3, [r4, #16]
 800671e:	e7bc      	b.n	800669a <_printf_i+0x146>
 8006720:	6833      	ldr	r3, [r6, #0]
 8006722:	2100      	movs	r1, #0
 8006724:	1d1a      	adds	r2, r3, #4
 8006726:	6032      	str	r2, [r6, #0]
 8006728:	681e      	ldr	r6, [r3, #0]
 800672a:	6862      	ldr	r2, [r4, #4]
 800672c:	4630      	mov	r0, r6
 800672e:	f000 f9fa 	bl	8006b26 <memchr>
 8006732:	b108      	cbz	r0, 8006738 <_printf_i+0x1e4>
 8006734:	1b80      	subs	r0, r0, r6
 8006736:	6060      	str	r0, [r4, #4]
 8006738:	6863      	ldr	r3, [r4, #4]
 800673a:	6123      	str	r3, [r4, #16]
 800673c:	2300      	movs	r3, #0
 800673e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006742:	e7aa      	b.n	800669a <_printf_i+0x146>
 8006744:	4632      	mov	r2, r6
 8006746:	4649      	mov	r1, r9
 8006748:	4640      	mov	r0, r8
 800674a:	6923      	ldr	r3, [r4, #16]
 800674c:	47d0      	blx	sl
 800674e:	3001      	adds	r0, #1
 8006750:	d0ad      	beq.n	80066ae <_printf_i+0x15a>
 8006752:	6823      	ldr	r3, [r4, #0]
 8006754:	079b      	lsls	r3, r3, #30
 8006756:	d413      	bmi.n	8006780 <_printf_i+0x22c>
 8006758:	68e0      	ldr	r0, [r4, #12]
 800675a:	9b03      	ldr	r3, [sp, #12]
 800675c:	4298      	cmp	r0, r3
 800675e:	bfb8      	it	lt
 8006760:	4618      	movlt	r0, r3
 8006762:	e7a6      	b.n	80066b2 <_printf_i+0x15e>
 8006764:	2301      	movs	r3, #1
 8006766:	4632      	mov	r2, r6
 8006768:	4649      	mov	r1, r9
 800676a:	4640      	mov	r0, r8
 800676c:	47d0      	blx	sl
 800676e:	3001      	adds	r0, #1
 8006770:	d09d      	beq.n	80066ae <_printf_i+0x15a>
 8006772:	3501      	adds	r5, #1
 8006774:	68e3      	ldr	r3, [r4, #12]
 8006776:	9903      	ldr	r1, [sp, #12]
 8006778:	1a5b      	subs	r3, r3, r1
 800677a:	42ab      	cmp	r3, r5
 800677c:	dcf2      	bgt.n	8006764 <_printf_i+0x210>
 800677e:	e7eb      	b.n	8006758 <_printf_i+0x204>
 8006780:	2500      	movs	r5, #0
 8006782:	f104 0619 	add.w	r6, r4, #25
 8006786:	e7f5      	b.n	8006774 <_printf_i+0x220>
 8006788:	08008cc1 	.word	0x08008cc1
 800678c:	08008cd2 	.word	0x08008cd2

08006790 <std>:
 8006790:	2300      	movs	r3, #0
 8006792:	b510      	push	{r4, lr}
 8006794:	4604      	mov	r4, r0
 8006796:	e9c0 3300 	strd	r3, r3, [r0]
 800679a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800679e:	6083      	str	r3, [r0, #8]
 80067a0:	8181      	strh	r1, [r0, #12]
 80067a2:	6643      	str	r3, [r0, #100]	@ 0x64
 80067a4:	81c2      	strh	r2, [r0, #14]
 80067a6:	6183      	str	r3, [r0, #24]
 80067a8:	4619      	mov	r1, r3
 80067aa:	2208      	movs	r2, #8
 80067ac:	305c      	adds	r0, #92	@ 0x5c
 80067ae:	f000 f92a 	bl	8006a06 <memset>
 80067b2:	4b0d      	ldr	r3, [pc, #52]	@ (80067e8 <std+0x58>)
 80067b4:	6224      	str	r4, [r4, #32]
 80067b6:	6263      	str	r3, [r4, #36]	@ 0x24
 80067b8:	4b0c      	ldr	r3, [pc, #48]	@ (80067ec <std+0x5c>)
 80067ba:	62a3      	str	r3, [r4, #40]	@ 0x28
 80067bc:	4b0c      	ldr	r3, [pc, #48]	@ (80067f0 <std+0x60>)
 80067be:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80067c0:	4b0c      	ldr	r3, [pc, #48]	@ (80067f4 <std+0x64>)
 80067c2:	6323      	str	r3, [r4, #48]	@ 0x30
 80067c4:	4b0c      	ldr	r3, [pc, #48]	@ (80067f8 <std+0x68>)
 80067c6:	429c      	cmp	r4, r3
 80067c8:	d006      	beq.n	80067d8 <std+0x48>
 80067ca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80067ce:	4294      	cmp	r4, r2
 80067d0:	d002      	beq.n	80067d8 <std+0x48>
 80067d2:	33d0      	adds	r3, #208	@ 0xd0
 80067d4:	429c      	cmp	r4, r3
 80067d6:	d105      	bne.n	80067e4 <std+0x54>
 80067d8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80067dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067e0:	f000 b99e 	b.w	8006b20 <__retarget_lock_init_recursive>
 80067e4:	bd10      	pop	{r4, pc}
 80067e6:	bf00      	nop
 80067e8:	08006981 	.word	0x08006981
 80067ec:	080069a3 	.word	0x080069a3
 80067f0:	080069db 	.word	0x080069db
 80067f4:	080069ff 	.word	0x080069ff
 80067f8:	200003a0 	.word	0x200003a0

080067fc <stdio_exit_handler>:
 80067fc:	4a02      	ldr	r2, [pc, #8]	@ (8006808 <stdio_exit_handler+0xc>)
 80067fe:	4903      	ldr	r1, [pc, #12]	@ (800680c <stdio_exit_handler+0x10>)
 8006800:	4803      	ldr	r0, [pc, #12]	@ (8006810 <stdio_exit_handler+0x14>)
 8006802:	f000 b869 	b.w	80068d8 <_fwalk_sglue>
 8006806:	bf00      	nop
 8006808:	200000b4 	.word	0x200000b4
 800680c:	08008335 	.word	0x08008335
 8006810:	200000c4 	.word	0x200000c4

08006814 <cleanup_stdio>:
 8006814:	6841      	ldr	r1, [r0, #4]
 8006816:	4b0c      	ldr	r3, [pc, #48]	@ (8006848 <cleanup_stdio+0x34>)
 8006818:	b510      	push	{r4, lr}
 800681a:	4299      	cmp	r1, r3
 800681c:	4604      	mov	r4, r0
 800681e:	d001      	beq.n	8006824 <cleanup_stdio+0x10>
 8006820:	f001 fd88 	bl	8008334 <_fflush_r>
 8006824:	68a1      	ldr	r1, [r4, #8]
 8006826:	4b09      	ldr	r3, [pc, #36]	@ (800684c <cleanup_stdio+0x38>)
 8006828:	4299      	cmp	r1, r3
 800682a:	d002      	beq.n	8006832 <cleanup_stdio+0x1e>
 800682c:	4620      	mov	r0, r4
 800682e:	f001 fd81 	bl	8008334 <_fflush_r>
 8006832:	68e1      	ldr	r1, [r4, #12]
 8006834:	4b06      	ldr	r3, [pc, #24]	@ (8006850 <cleanup_stdio+0x3c>)
 8006836:	4299      	cmp	r1, r3
 8006838:	d004      	beq.n	8006844 <cleanup_stdio+0x30>
 800683a:	4620      	mov	r0, r4
 800683c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006840:	f001 bd78 	b.w	8008334 <_fflush_r>
 8006844:	bd10      	pop	{r4, pc}
 8006846:	bf00      	nop
 8006848:	200003a0 	.word	0x200003a0
 800684c:	20000408 	.word	0x20000408
 8006850:	20000470 	.word	0x20000470

08006854 <global_stdio_init.part.0>:
 8006854:	b510      	push	{r4, lr}
 8006856:	4b0b      	ldr	r3, [pc, #44]	@ (8006884 <global_stdio_init.part.0+0x30>)
 8006858:	4c0b      	ldr	r4, [pc, #44]	@ (8006888 <global_stdio_init.part.0+0x34>)
 800685a:	4a0c      	ldr	r2, [pc, #48]	@ (800688c <global_stdio_init.part.0+0x38>)
 800685c:	4620      	mov	r0, r4
 800685e:	601a      	str	r2, [r3, #0]
 8006860:	2104      	movs	r1, #4
 8006862:	2200      	movs	r2, #0
 8006864:	f7ff ff94 	bl	8006790 <std>
 8006868:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800686c:	2201      	movs	r2, #1
 800686e:	2109      	movs	r1, #9
 8006870:	f7ff ff8e 	bl	8006790 <std>
 8006874:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006878:	2202      	movs	r2, #2
 800687a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800687e:	2112      	movs	r1, #18
 8006880:	f7ff bf86 	b.w	8006790 <std>
 8006884:	200004d8 	.word	0x200004d8
 8006888:	200003a0 	.word	0x200003a0
 800688c:	080067fd 	.word	0x080067fd

08006890 <__sfp_lock_acquire>:
 8006890:	4801      	ldr	r0, [pc, #4]	@ (8006898 <__sfp_lock_acquire+0x8>)
 8006892:	f000 b946 	b.w	8006b22 <__retarget_lock_acquire_recursive>
 8006896:	bf00      	nop
 8006898:	200004e1 	.word	0x200004e1

0800689c <__sfp_lock_release>:
 800689c:	4801      	ldr	r0, [pc, #4]	@ (80068a4 <__sfp_lock_release+0x8>)
 800689e:	f000 b941 	b.w	8006b24 <__retarget_lock_release_recursive>
 80068a2:	bf00      	nop
 80068a4:	200004e1 	.word	0x200004e1

080068a8 <__sinit>:
 80068a8:	b510      	push	{r4, lr}
 80068aa:	4604      	mov	r4, r0
 80068ac:	f7ff fff0 	bl	8006890 <__sfp_lock_acquire>
 80068b0:	6a23      	ldr	r3, [r4, #32]
 80068b2:	b11b      	cbz	r3, 80068bc <__sinit+0x14>
 80068b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068b8:	f7ff bff0 	b.w	800689c <__sfp_lock_release>
 80068bc:	4b04      	ldr	r3, [pc, #16]	@ (80068d0 <__sinit+0x28>)
 80068be:	6223      	str	r3, [r4, #32]
 80068c0:	4b04      	ldr	r3, [pc, #16]	@ (80068d4 <__sinit+0x2c>)
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d1f5      	bne.n	80068b4 <__sinit+0xc>
 80068c8:	f7ff ffc4 	bl	8006854 <global_stdio_init.part.0>
 80068cc:	e7f2      	b.n	80068b4 <__sinit+0xc>
 80068ce:	bf00      	nop
 80068d0:	08006815 	.word	0x08006815
 80068d4:	200004d8 	.word	0x200004d8

080068d8 <_fwalk_sglue>:
 80068d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80068dc:	4607      	mov	r7, r0
 80068de:	4688      	mov	r8, r1
 80068e0:	4614      	mov	r4, r2
 80068e2:	2600      	movs	r6, #0
 80068e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80068e8:	f1b9 0901 	subs.w	r9, r9, #1
 80068ec:	d505      	bpl.n	80068fa <_fwalk_sglue+0x22>
 80068ee:	6824      	ldr	r4, [r4, #0]
 80068f0:	2c00      	cmp	r4, #0
 80068f2:	d1f7      	bne.n	80068e4 <_fwalk_sglue+0xc>
 80068f4:	4630      	mov	r0, r6
 80068f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80068fa:	89ab      	ldrh	r3, [r5, #12]
 80068fc:	2b01      	cmp	r3, #1
 80068fe:	d907      	bls.n	8006910 <_fwalk_sglue+0x38>
 8006900:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006904:	3301      	adds	r3, #1
 8006906:	d003      	beq.n	8006910 <_fwalk_sglue+0x38>
 8006908:	4629      	mov	r1, r5
 800690a:	4638      	mov	r0, r7
 800690c:	47c0      	blx	r8
 800690e:	4306      	orrs	r6, r0
 8006910:	3568      	adds	r5, #104	@ 0x68
 8006912:	e7e9      	b.n	80068e8 <_fwalk_sglue+0x10>

08006914 <sniprintf>:
 8006914:	b40c      	push	{r2, r3}
 8006916:	b530      	push	{r4, r5, lr}
 8006918:	4b18      	ldr	r3, [pc, #96]	@ (800697c <sniprintf+0x68>)
 800691a:	1e0c      	subs	r4, r1, #0
 800691c:	681d      	ldr	r5, [r3, #0]
 800691e:	b09d      	sub	sp, #116	@ 0x74
 8006920:	da08      	bge.n	8006934 <sniprintf+0x20>
 8006922:	238b      	movs	r3, #139	@ 0x8b
 8006924:	f04f 30ff 	mov.w	r0, #4294967295
 8006928:	602b      	str	r3, [r5, #0]
 800692a:	b01d      	add	sp, #116	@ 0x74
 800692c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006930:	b002      	add	sp, #8
 8006932:	4770      	bx	lr
 8006934:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006938:	f8ad 3014 	strh.w	r3, [sp, #20]
 800693c:	f04f 0300 	mov.w	r3, #0
 8006940:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006942:	bf0c      	ite	eq
 8006944:	4623      	moveq	r3, r4
 8006946:	f104 33ff 	addne.w	r3, r4, #4294967295
 800694a:	9304      	str	r3, [sp, #16]
 800694c:	9307      	str	r3, [sp, #28]
 800694e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006952:	9002      	str	r0, [sp, #8]
 8006954:	9006      	str	r0, [sp, #24]
 8006956:	f8ad 3016 	strh.w	r3, [sp, #22]
 800695a:	4628      	mov	r0, r5
 800695c:	ab21      	add	r3, sp, #132	@ 0x84
 800695e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006960:	a902      	add	r1, sp, #8
 8006962:	9301      	str	r3, [sp, #4]
 8006964:	f001 fb6a 	bl	800803c <_svfiprintf_r>
 8006968:	1c43      	adds	r3, r0, #1
 800696a:	bfbc      	itt	lt
 800696c:	238b      	movlt	r3, #139	@ 0x8b
 800696e:	602b      	strlt	r3, [r5, #0]
 8006970:	2c00      	cmp	r4, #0
 8006972:	d0da      	beq.n	800692a <sniprintf+0x16>
 8006974:	2200      	movs	r2, #0
 8006976:	9b02      	ldr	r3, [sp, #8]
 8006978:	701a      	strb	r2, [r3, #0]
 800697a:	e7d6      	b.n	800692a <sniprintf+0x16>
 800697c:	200000c0 	.word	0x200000c0

08006980 <__sread>:
 8006980:	b510      	push	{r4, lr}
 8006982:	460c      	mov	r4, r1
 8006984:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006988:	f000 f86c 	bl	8006a64 <_read_r>
 800698c:	2800      	cmp	r0, #0
 800698e:	bfab      	itete	ge
 8006990:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006992:	89a3      	ldrhlt	r3, [r4, #12]
 8006994:	181b      	addge	r3, r3, r0
 8006996:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800699a:	bfac      	ite	ge
 800699c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800699e:	81a3      	strhlt	r3, [r4, #12]
 80069a0:	bd10      	pop	{r4, pc}

080069a2 <__swrite>:
 80069a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069a6:	461f      	mov	r7, r3
 80069a8:	898b      	ldrh	r3, [r1, #12]
 80069aa:	4605      	mov	r5, r0
 80069ac:	05db      	lsls	r3, r3, #23
 80069ae:	460c      	mov	r4, r1
 80069b0:	4616      	mov	r6, r2
 80069b2:	d505      	bpl.n	80069c0 <__swrite+0x1e>
 80069b4:	2302      	movs	r3, #2
 80069b6:	2200      	movs	r2, #0
 80069b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069bc:	f000 f840 	bl	8006a40 <_lseek_r>
 80069c0:	89a3      	ldrh	r3, [r4, #12]
 80069c2:	4632      	mov	r2, r6
 80069c4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80069c8:	81a3      	strh	r3, [r4, #12]
 80069ca:	4628      	mov	r0, r5
 80069cc:	463b      	mov	r3, r7
 80069ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80069d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80069d6:	f000 b867 	b.w	8006aa8 <_write_r>

080069da <__sseek>:
 80069da:	b510      	push	{r4, lr}
 80069dc:	460c      	mov	r4, r1
 80069de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069e2:	f000 f82d 	bl	8006a40 <_lseek_r>
 80069e6:	1c43      	adds	r3, r0, #1
 80069e8:	89a3      	ldrh	r3, [r4, #12]
 80069ea:	bf15      	itete	ne
 80069ec:	6560      	strne	r0, [r4, #84]	@ 0x54
 80069ee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80069f2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80069f6:	81a3      	strheq	r3, [r4, #12]
 80069f8:	bf18      	it	ne
 80069fa:	81a3      	strhne	r3, [r4, #12]
 80069fc:	bd10      	pop	{r4, pc}

080069fe <__sclose>:
 80069fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a02:	f000 b80d 	b.w	8006a20 <_close_r>

08006a06 <memset>:
 8006a06:	4603      	mov	r3, r0
 8006a08:	4402      	add	r2, r0
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d100      	bne.n	8006a10 <memset+0xa>
 8006a0e:	4770      	bx	lr
 8006a10:	f803 1b01 	strb.w	r1, [r3], #1
 8006a14:	e7f9      	b.n	8006a0a <memset+0x4>
	...

08006a18 <_localeconv_r>:
 8006a18:	4800      	ldr	r0, [pc, #0]	@ (8006a1c <_localeconv_r+0x4>)
 8006a1a:	4770      	bx	lr
 8006a1c:	20000200 	.word	0x20000200

08006a20 <_close_r>:
 8006a20:	b538      	push	{r3, r4, r5, lr}
 8006a22:	2300      	movs	r3, #0
 8006a24:	4d05      	ldr	r5, [pc, #20]	@ (8006a3c <_close_r+0x1c>)
 8006a26:	4604      	mov	r4, r0
 8006a28:	4608      	mov	r0, r1
 8006a2a:	602b      	str	r3, [r5, #0]
 8006a2c:	f7fc fe83 	bl	8003736 <_close>
 8006a30:	1c43      	adds	r3, r0, #1
 8006a32:	d102      	bne.n	8006a3a <_close_r+0x1a>
 8006a34:	682b      	ldr	r3, [r5, #0]
 8006a36:	b103      	cbz	r3, 8006a3a <_close_r+0x1a>
 8006a38:	6023      	str	r3, [r4, #0]
 8006a3a:	bd38      	pop	{r3, r4, r5, pc}
 8006a3c:	200004dc 	.word	0x200004dc

08006a40 <_lseek_r>:
 8006a40:	b538      	push	{r3, r4, r5, lr}
 8006a42:	4604      	mov	r4, r0
 8006a44:	4608      	mov	r0, r1
 8006a46:	4611      	mov	r1, r2
 8006a48:	2200      	movs	r2, #0
 8006a4a:	4d05      	ldr	r5, [pc, #20]	@ (8006a60 <_lseek_r+0x20>)
 8006a4c:	602a      	str	r2, [r5, #0]
 8006a4e:	461a      	mov	r2, r3
 8006a50:	f7fc fe95 	bl	800377e <_lseek>
 8006a54:	1c43      	adds	r3, r0, #1
 8006a56:	d102      	bne.n	8006a5e <_lseek_r+0x1e>
 8006a58:	682b      	ldr	r3, [r5, #0]
 8006a5a:	b103      	cbz	r3, 8006a5e <_lseek_r+0x1e>
 8006a5c:	6023      	str	r3, [r4, #0]
 8006a5e:	bd38      	pop	{r3, r4, r5, pc}
 8006a60:	200004dc 	.word	0x200004dc

08006a64 <_read_r>:
 8006a64:	b538      	push	{r3, r4, r5, lr}
 8006a66:	4604      	mov	r4, r0
 8006a68:	4608      	mov	r0, r1
 8006a6a:	4611      	mov	r1, r2
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	4d05      	ldr	r5, [pc, #20]	@ (8006a84 <_read_r+0x20>)
 8006a70:	602a      	str	r2, [r5, #0]
 8006a72:	461a      	mov	r2, r3
 8006a74:	f7fc fe26 	bl	80036c4 <_read>
 8006a78:	1c43      	adds	r3, r0, #1
 8006a7a:	d102      	bne.n	8006a82 <_read_r+0x1e>
 8006a7c:	682b      	ldr	r3, [r5, #0]
 8006a7e:	b103      	cbz	r3, 8006a82 <_read_r+0x1e>
 8006a80:	6023      	str	r3, [r4, #0]
 8006a82:	bd38      	pop	{r3, r4, r5, pc}
 8006a84:	200004dc 	.word	0x200004dc

08006a88 <_sbrk_r>:
 8006a88:	b538      	push	{r3, r4, r5, lr}
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	4d05      	ldr	r5, [pc, #20]	@ (8006aa4 <_sbrk_r+0x1c>)
 8006a8e:	4604      	mov	r4, r0
 8006a90:	4608      	mov	r0, r1
 8006a92:	602b      	str	r3, [r5, #0]
 8006a94:	f7fc fe80 	bl	8003798 <_sbrk>
 8006a98:	1c43      	adds	r3, r0, #1
 8006a9a:	d102      	bne.n	8006aa2 <_sbrk_r+0x1a>
 8006a9c:	682b      	ldr	r3, [r5, #0]
 8006a9e:	b103      	cbz	r3, 8006aa2 <_sbrk_r+0x1a>
 8006aa0:	6023      	str	r3, [r4, #0]
 8006aa2:	bd38      	pop	{r3, r4, r5, pc}
 8006aa4:	200004dc 	.word	0x200004dc

08006aa8 <_write_r>:
 8006aa8:	b538      	push	{r3, r4, r5, lr}
 8006aaa:	4604      	mov	r4, r0
 8006aac:	4608      	mov	r0, r1
 8006aae:	4611      	mov	r1, r2
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	4d05      	ldr	r5, [pc, #20]	@ (8006ac8 <_write_r+0x20>)
 8006ab4:	602a      	str	r2, [r5, #0]
 8006ab6:	461a      	mov	r2, r3
 8006ab8:	f7fc fe21 	bl	80036fe <_write>
 8006abc:	1c43      	adds	r3, r0, #1
 8006abe:	d102      	bne.n	8006ac6 <_write_r+0x1e>
 8006ac0:	682b      	ldr	r3, [r5, #0]
 8006ac2:	b103      	cbz	r3, 8006ac6 <_write_r+0x1e>
 8006ac4:	6023      	str	r3, [r4, #0]
 8006ac6:	bd38      	pop	{r3, r4, r5, pc}
 8006ac8:	200004dc 	.word	0x200004dc

08006acc <__errno>:
 8006acc:	4b01      	ldr	r3, [pc, #4]	@ (8006ad4 <__errno+0x8>)
 8006ace:	6818      	ldr	r0, [r3, #0]
 8006ad0:	4770      	bx	lr
 8006ad2:	bf00      	nop
 8006ad4:	200000c0 	.word	0x200000c0

08006ad8 <__libc_init_array>:
 8006ad8:	b570      	push	{r4, r5, r6, lr}
 8006ada:	2600      	movs	r6, #0
 8006adc:	4d0c      	ldr	r5, [pc, #48]	@ (8006b10 <__libc_init_array+0x38>)
 8006ade:	4c0d      	ldr	r4, [pc, #52]	@ (8006b14 <__libc_init_array+0x3c>)
 8006ae0:	1b64      	subs	r4, r4, r5
 8006ae2:	10a4      	asrs	r4, r4, #2
 8006ae4:	42a6      	cmp	r6, r4
 8006ae6:	d109      	bne.n	8006afc <__libc_init_array+0x24>
 8006ae8:	f001 ffb0 	bl	8008a4c <_init>
 8006aec:	2600      	movs	r6, #0
 8006aee:	4d0a      	ldr	r5, [pc, #40]	@ (8006b18 <__libc_init_array+0x40>)
 8006af0:	4c0a      	ldr	r4, [pc, #40]	@ (8006b1c <__libc_init_array+0x44>)
 8006af2:	1b64      	subs	r4, r4, r5
 8006af4:	10a4      	asrs	r4, r4, #2
 8006af6:	42a6      	cmp	r6, r4
 8006af8:	d105      	bne.n	8006b06 <__libc_init_array+0x2e>
 8006afa:	bd70      	pop	{r4, r5, r6, pc}
 8006afc:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b00:	4798      	blx	r3
 8006b02:	3601      	adds	r6, #1
 8006b04:	e7ee      	b.n	8006ae4 <__libc_init_array+0xc>
 8006b06:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b0a:	4798      	blx	r3
 8006b0c:	3601      	adds	r6, #1
 8006b0e:	e7f2      	b.n	8006af6 <__libc_init_array+0x1e>
 8006b10:	08008f28 	.word	0x08008f28
 8006b14:	08008f28 	.word	0x08008f28
 8006b18:	08008f28 	.word	0x08008f28
 8006b1c:	08008f2c 	.word	0x08008f2c

08006b20 <__retarget_lock_init_recursive>:
 8006b20:	4770      	bx	lr

08006b22 <__retarget_lock_acquire_recursive>:
 8006b22:	4770      	bx	lr

08006b24 <__retarget_lock_release_recursive>:
 8006b24:	4770      	bx	lr

08006b26 <memchr>:
 8006b26:	4603      	mov	r3, r0
 8006b28:	b510      	push	{r4, lr}
 8006b2a:	b2c9      	uxtb	r1, r1
 8006b2c:	4402      	add	r2, r0
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	4618      	mov	r0, r3
 8006b32:	d101      	bne.n	8006b38 <memchr+0x12>
 8006b34:	2000      	movs	r0, #0
 8006b36:	e003      	b.n	8006b40 <memchr+0x1a>
 8006b38:	7804      	ldrb	r4, [r0, #0]
 8006b3a:	3301      	adds	r3, #1
 8006b3c:	428c      	cmp	r4, r1
 8006b3e:	d1f6      	bne.n	8006b2e <memchr+0x8>
 8006b40:	bd10      	pop	{r4, pc}

08006b42 <quorem>:
 8006b42:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b46:	6903      	ldr	r3, [r0, #16]
 8006b48:	690c      	ldr	r4, [r1, #16]
 8006b4a:	4607      	mov	r7, r0
 8006b4c:	42a3      	cmp	r3, r4
 8006b4e:	db7e      	blt.n	8006c4e <quorem+0x10c>
 8006b50:	3c01      	subs	r4, #1
 8006b52:	00a3      	lsls	r3, r4, #2
 8006b54:	f100 0514 	add.w	r5, r0, #20
 8006b58:	f101 0814 	add.w	r8, r1, #20
 8006b5c:	9300      	str	r3, [sp, #0]
 8006b5e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b62:	9301      	str	r3, [sp, #4]
 8006b64:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006b68:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b6c:	3301      	adds	r3, #1
 8006b6e:	429a      	cmp	r2, r3
 8006b70:	fbb2 f6f3 	udiv	r6, r2, r3
 8006b74:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006b78:	d32e      	bcc.n	8006bd8 <quorem+0x96>
 8006b7a:	f04f 0a00 	mov.w	sl, #0
 8006b7e:	46c4      	mov	ip, r8
 8006b80:	46ae      	mov	lr, r5
 8006b82:	46d3      	mov	fp, sl
 8006b84:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006b88:	b298      	uxth	r0, r3
 8006b8a:	fb06 a000 	mla	r0, r6, r0, sl
 8006b8e:	0c1b      	lsrs	r3, r3, #16
 8006b90:	0c02      	lsrs	r2, r0, #16
 8006b92:	fb06 2303 	mla	r3, r6, r3, r2
 8006b96:	f8de 2000 	ldr.w	r2, [lr]
 8006b9a:	b280      	uxth	r0, r0
 8006b9c:	b292      	uxth	r2, r2
 8006b9e:	1a12      	subs	r2, r2, r0
 8006ba0:	445a      	add	r2, fp
 8006ba2:	f8de 0000 	ldr.w	r0, [lr]
 8006ba6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006baa:	b29b      	uxth	r3, r3
 8006bac:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006bb0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006bb4:	b292      	uxth	r2, r2
 8006bb6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006bba:	45e1      	cmp	r9, ip
 8006bbc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006bc0:	f84e 2b04 	str.w	r2, [lr], #4
 8006bc4:	d2de      	bcs.n	8006b84 <quorem+0x42>
 8006bc6:	9b00      	ldr	r3, [sp, #0]
 8006bc8:	58eb      	ldr	r3, [r5, r3]
 8006bca:	b92b      	cbnz	r3, 8006bd8 <quorem+0x96>
 8006bcc:	9b01      	ldr	r3, [sp, #4]
 8006bce:	3b04      	subs	r3, #4
 8006bd0:	429d      	cmp	r5, r3
 8006bd2:	461a      	mov	r2, r3
 8006bd4:	d32f      	bcc.n	8006c36 <quorem+0xf4>
 8006bd6:	613c      	str	r4, [r7, #16]
 8006bd8:	4638      	mov	r0, r7
 8006bda:	f001 f8cb 	bl	8007d74 <__mcmp>
 8006bde:	2800      	cmp	r0, #0
 8006be0:	db25      	blt.n	8006c2e <quorem+0xec>
 8006be2:	4629      	mov	r1, r5
 8006be4:	2000      	movs	r0, #0
 8006be6:	f858 2b04 	ldr.w	r2, [r8], #4
 8006bea:	f8d1 c000 	ldr.w	ip, [r1]
 8006bee:	fa1f fe82 	uxth.w	lr, r2
 8006bf2:	fa1f f38c 	uxth.w	r3, ip
 8006bf6:	eba3 030e 	sub.w	r3, r3, lr
 8006bfa:	4403      	add	r3, r0
 8006bfc:	0c12      	lsrs	r2, r2, #16
 8006bfe:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006c02:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006c06:	b29b      	uxth	r3, r3
 8006c08:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c0c:	45c1      	cmp	r9, r8
 8006c0e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006c12:	f841 3b04 	str.w	r3, [r1], #4
 8006c16:	d2e6      	bcs.n	8006be6 <quorem+0xa4>
 8006c18:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006c1c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006c20:	b922      	cbnz	r2, 8006c2c <quorem+0xea>
 8006c22:	3b04      	subs	r3, #4
 8006c24:	429d      	cmp	r5, r3
 8006c26:	461a      	mov	r2, r3
 8006c28:	d30b      	bcc.n	8006c42 <quorem+0x100>
 8006c2a:	613c      	str	r4, [r7, #16]
 8006c2c:	3601      	adds	r6, #1
 8006c2e:	4630      	mov	r0, r6
 8006c30:	b003      	add	sp, #12
 8006c32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c36:	6812      	ldr	r2, [r2, #0]
 8006c38:	3b04      	subs	r3, #4
 8006c3a:	2a00      	cmp	r2, #0
 8006c3c:	d1cb      	bne.n	8006bd6 <quorem+0x94>
 8006c3e:	3c01      	subs	r4, #1
 8006c40:	e7c6      	b.n	8006bd0 <quorem+0x8e>
 8006c42:	6812      	ldr	r2, [r2, #0]
 8006c44:	3b04      	subs	r3, #4
 8006c46:	2a00      	cmp	r2, #0
 8006c48:	d1ef      	bne.n	8006c2a <quorem+0xe8>
 8006c4a:	3c01      	subs	r4, #1
 8006c4c:	e7ea      	b.n	8006c24 <quorem+0xe2>
 8006c4e:	2000      	movs	r0, #0
 8006c50:	e7ee      	b.n	8006c30 <quorem+0xee>
 8006c52:	0000      	movs	r0, r0
 8006c54:	0000      	movs	r0, r0
	...

08006c58 <_dtoa_r>:
 8006c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c5c:	4614      	mov	r4, r2
 8006c5e:	461d      	mov	r5, r3
 8006c60:	69c7      	ldr	r7, [r0, #28]
 8006c62:	b097      	sub	sp, #92	@ 0x5c
 8006c64:	4681      	mov	r9, r0
 8006c66:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8006c6a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8006c6c:	b97f      	cbnz	r7, 8006c8e <_dtoa_r+0x36>
 8006c6e:	2010      	movs	r0, #16
 8006c70:	f7fe fffa 	bl	8005c68 <malloc>
 8006c74:	4602      	mov	r2, r0
 8006c76:	f8c9 001c 	str.w	r0, [r9, #28]
 8006c7a:	b920      	cbnz	r0, 8006c86 <_dtoa_r+0x2e>
 8006c7c:	21ef      	movs	r1, #239	@ 0xef
 8006c7e:	4bac      	ldr	r3, [pc, #688]	@ (8006f30 <_dtoa_r+0x2d8>)
 8006c80:	48ac      	ldr	r0, [pc, #688]	@ (8006f34 <_dtoa_r+0x2dc>)
 8006c82:	f001 fba7 	bl	80083d4 <__assert_func>
 8006c86:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006c8a:	6007      	str	r7, [r0, #0]
 8006c8c:	60c7      	str	r7, [r0, #12]
 8006c8e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006c92:	6819      	ldr	r1, [r3, #0]
 8006c94:	b159      	cbz	r1, 8006cae <_dtoa_r+0x56>
 8006c96:	685a      	ldr	r2, [r3, #4]
 8006c98:	2301      	movs	r3, #1
 8006c9a:	4093      	lsls	r3, r2
 8006c9c:	604a      	str	r2, [r1, #4]
 8006c9e:	608b      	str	r3, [r1, #8]
 8006ca0:	4648      	mov	r0, r9
 8006ca2:	f000 fe35 	bl	8007910 <_Bfree>
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006cac:	601a      	str	r2, [r3, #0]
 8006cae:	1e2b      	subs	r3, r5, #0
 8006cb0:	bfaf      	iteee	ge
 8006cb2:	2300      	movge	r3, #0
 8006cb4:	2201      	movlt	r2, #1
 8006cb6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006cba:	9307      	strlt	r3, [sp, #28]
 8006cbc:	bfa8      	it	ge
 8006cbe:	6033      	strge	r3, [r6, #0]
 8006cc0:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8006cc4:	4b9c      	ldr	r3, [pc, #624]	@ (8006f38 <_dtoa_r+0x2e0>)
 8006cc6:	bfb8      	it	lt
 8006cc8:	6032      	strlt	r2, [r6, #0]
 8006cca:	ea33 0308 	bics.w	r3, r3, r8
 8006cce:	d112      	bne.n	8006cf6 <_dtoa_r+0x9e>
 8006cd0:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006cd4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006cd6:	6013      	str	r3, [r2, #0]
 8006cd8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006cdc:	4323      	orrs	r3, r4
 8006cde:	f000 855e 	beq.w	800779e <_dtoa_r+0xb46>
 8006ce2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006ce4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006f3c <_dtoa_r+0x2e4>
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	f000 8560 	beq.w	80077ae <_dtoa_r+0xb56>
 8006cee:	f10a 0303 	add.w	r3, sl, #3
 8006cf2:	f000 bd5a 	b.w	80077aa <_dtoa_r+0xb52>
 8006cf6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006cfa:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8006cfe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006d02:	2200      	movs	r2, #0
 8006d04:	2300      	movs	r3, #0
 8006d06:	f7f9 fe4f 	bl	80009a8 <__aeabi_dcmpeq>
 8006d0a:	4607      	mov	r7, r0
 8006d0c:	b158      	cbz	r0, 8006d26 <_dtoa_r+0xce>
 8006d0e:	2301      	movs	r3, #1
 8006d10:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006d12:	6013      	str	r3, [r2, #0]
 8006d14:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006d16:	b113      	cbz	r3, 8006d1e <_dtoa_r+0xc6>
 8006d18:	4b89      	ldr	r3, [pc, #548]	@ (8006f40 <_dtoa_r+0x2e8>)
 8006d1a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006d1c:	6013      	str	r3, [r2, #0]
 8006d1e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8006f44 <_dtoa_r+0x2ec>
 8006d22:	f000 bd44 	b.w	80077ae <_dtoa_r+0xb56>
 8006d26:	ab14      	add	r3, sp, #80	@ 0x50
 8006d28:	9301      	str	r3, [sp, #4]
 8006d2a:	ab15      	add	r3, sp, #84	@ 0x54
 8006d2c:	9300      	str	r3, [sp, #0]
 8006d2e:	4648      	mov	r0, r9
 8006d30:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006d34:	f001 f8ce 	bl	8007ed4 <__d2b>
 8006d38:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8006d3c:	9003      	str	r0, [sp, #12]
 8006d3e:	2e00      	cmp	r6, #0
 8006d40:	d078      	beq.n	8006e34 <_dtoa_r+0x1dc>
 8006d42:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006d46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006d48:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006d4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d50:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006d54:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006d58:	9712      	str	r7, [sp, #72]	@ 0x48
 8006d5a:	4619      	mov	r1, r3
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	4b7a      	ldr	r3, [pc, #488]	@ (8006f48 <_dtoa_r+0x2f0>)
 8006d60:	f7f9 fa02 	bl	8000168 <__aeabi_dsub>
 8006d64:	a36c      	add	r3, pc, #432	@ (adr r3, 8006f18 <_dtoa_r+0x2c0>)
 8006d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d6a:	f7f9 fbb5 	bl	80004d8 <__aeabi_dmul>
 8006d6e:	a36c      	add	r3, pc, #432	@ (adr r3, 8006f20 <_dtoa_r+0x2c8>)
 8006d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d74:	f7f9 f9fa 	bl	800016c <__adddf3>
 8006d78:	4604      	mov	r4, r0
 8006d7a:	4630      	mov	r0, r6
 8006d7c:	460d      	mov	r5, r1
 8006d7e:	f7f9 fb41 	bl	8000404 <__aeabi_i2d>
 8006d82:	a369      	add	r3, pc, #420	@ (adr r3, 8006f28 <_dtoa_r+0x2d0>)
 8006d84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d88:	f7f9 fba6 	bl	80004d8 <__aeabi_dmul>
 8006d8c:	4602      	mov	r2, r0
 8006d8e:	460b      	mov	r3, r1
 8006d90:	4620      	mov	r0, r4
 8006d92:	4629      	mov	r1, r5
 8006d94:	f7f9 f9ea 	bl	800016c <__adddf3>
 8006d98:	4604      	mov	r4, r0
 8006d9a:	460d      	mov	r5, r1
 8006d9c:	f7f9 fe4c 	bl	8000a38 <__aeabi_d2iz>
 8006da0:	2200      	movs	r2, #0
 8006da2:	4607      	mov	r7, r0
 8006da4:	2300      	movs	r3, #0
 8006da6:	4620      	mov	r0, r4
 8006da8:	4629      	mov	r1, r5
 8006daa:	f7f9 fe07 	bl	80009bc <__aeabi_dcmplt>
 8006dae:	b140      	cbz	r0, 8006dc2 <_dtoa_r+0x16a>
 8006db0:	4638      	mov	r0, r7
 8006db2:	f7f9 fb27 	bl	8000404 <__aeabi_i2d>
 8006db6:	4622      	mov	r2, r4
 8006db8:	462b      	mov	r3, r5
 8006dba:	f7f9 fdf5 	bl	80009a8 <__aeabi_dcmpeq>
 8006dbe:	b900      	cbnz	r0, 8006dc2 <_dtoa_r+0x16a>
 8006dc0:	3f01      	subs	r7, #1
 8006dc2:	2f16      	cmp	r7, #22
 8006dc4:	d854      	bhi.n	8006e70 <_dtoa_r+0x218>
 8006dc6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006dca:	4b60      	ldr	r3, [pc, #384]	@ (8006f4c <_dtoa_r+0x2f4>)
 8006dcc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dd4:	f7f9 fdf2 	bl	80009bc <__aeabi_dcmplt>
 8006dd8:	2800      	cmp	r0, #0
 8006dda:	d04b      	beq.n	8006e74 <_dtoa_r+0x21c>
 8006ddc:	2300      	movs	r3, #0
 8006dde:	3f01      	subs	r7, #1
 8006de0:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006de2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006de4:	1b9b      	subs	r3, r3, r6
 8006de6:	1e5a      	subs	r2, r3, #1
 8006de8:	bf49      	itett	mi
 8006dea:	f1c3 0301 	rsbmi	r3, r3, #1
 8006dee:	2300      	movpl	r3, #0
 8006df0:	9304      	strmi	r3, [sp, #16]
 8006df2:	2300      	movmi	r3, #0
 8006df4:	9209      	str	r2, [sp, #36]	@ 0x24
 8006df6:	bf54      	ite	pl
 8006df8:	9304      	strpl	r3, [sp, #16]
 8006dfa:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8006dfc:	2f00      	cmp	r7, #0
 8006dfe:	db3b      	blt.n	8006e78 <_dtoa_r+0x220>
 8006e00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e02:	970e      	str	r7, [sp, #56]	@ 0x38
 8006e04:	443b      	add	r3, r7
 8006e06:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e08:	2300      	movs	r3, #0
 8006e0a:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e0c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006e0e:	2b09      	cmp	r3, #9
 8006e10:	d865      	bhi.n	8006ede <_dtoa_r+0x286>
 8006e12:	2b05      	cmp	r3, #5
 8006e14:	bfc4      	itt	gt
 8006e16:	3b04      	subgt	r3, #4
 8006e18:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8006e1a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006e1c:	bfc8      	it	gt
 8006e1e:	2400      	movgt	r4, #0
 8006e20:	f1a3 0302 	sub.w	r3, r3, #2
 8006e24:	bfd8      	it	le
 8006e26:	2401      	movle	r4, #1
 8006e28:	2b03      	cmp	r3, #3
 8006e2a:	d864      	bhi.n	8006ef6 <_dtoa_r+0x29e>
 8006e2c:	e8df f003 	tbb	[pc, r3]
 8006e30:	2c385553 	.word	0x2c385553
 8006e34:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006e38:	441e      	add	r6, r3
 8006e3a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006e3e:	2b20      	cmp	r3, #32
 8006e40:	bfc1      	itttt	gt
 8006e42:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006e46:	fa08 f803 	lslgt.w	r8, r8, r3
 8006e4a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006e4e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006e52:	bfd6      	itet	le
 8006e54:	f1c3 0320 	rsble	r3, r3, #32
 8006e58:	ea48 0003 	orrgt.w	r0, r8, r3
 8006e5c:	fa04 f003 	lslle.w	r0, r4, r3
 8006e60:	f7f9 fac0 	bl	80003e4 <__aeabi_ui2d>
 8006e64:	2201      	movs	r2, #1
 8006e66:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006e6a:	3e01      	subs	r6, #1
 8006e6c:	9212      	str	r2, [sp, #72]	@ 0x48
 8006e6e:	e774      	b.n	8006d5a <_dtoa_r+0x102>
 8006e70:	2301      	movs	r3, #1
 8006e72:	e7b5      	b.n	8006de0 <_dtoa_r+0x188>
 8006e74:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006e76:	e7b4      	b.n	8006de2 <_dtoa_r+0x18a>
 8006e78:	9b04      	ldr	r3, [sp, #16]
 8006e7a:	1bdb      	subs	r3, r3, r7
 8006e7c:	9304      	str	r3, [sp, #16]
 8006e7e:	427b      	negs	r3, r7
 8006e80:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e82:	2300      	movs	r3, #0
 8006e84:	930e      	str	r3, [sp, #56]	@ 0x38
 8006e86:	e7c1      	b.n	8006e0c <_dtoa_r+0x1b4>
 8006e88:	2301      	movs	r3, #1
 8006e8a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006e8c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006e8e:	eb07 0b03 	add.w	fp, r7, r3
 8006e92:	f10b 0301 	add.w	r3, fp, #1
 8006e96:	2b01      	cmp	r3, #1
 8006e98:	9308      	str	r3, [sp, #32]
 8006e9a:	bfb8      	it	lt
 8006e9c:	2301      	movlt	r3, #1
 8006e9e:	e006      	b.n	8006eae <_dtoa_r+0x256>
 8006ea0:	2301      	movs	r3, #1
 8006ea2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006ea4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	dd28      	ble.n	8006efc <_dtoa_r+0x2a4>
 8006eaa:	469b      	mov	fp, r3
 8006eac:	9308      	str	r3, [sp, #32]
 8006eae:	2100      	movs	r1, #0
 8006eb0:	2204      	movs	r2, #4
 8006eb2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006eb6:	f102 0514 	add.w	r5, r2, #20
 8006eba:	429d      	cmp	r5, r3
 8006ebc:	d926      	bls.n	8006f0c <_dtoa_r+0x2b4>
 8006ebe:	6041      	str	r1, [r0, #4]
 8006ec0:	4648      	mov	r0, r9
 8006ec2:	f000 fce5 	bl	8007890 <_Balloc>
 8006ec6:	4682      	mov	sl, r0
 8006ec8:	2800      	cmp	r0, #0
 8006eca:	d143      	bne.n	8006f54 <_dtoa_r+0x2fc>
 8006ecc:	4602      	mov	r2, r0
 8006ece:	f240 11af 	movw	r1, #431	@ 0x1af
 8006ed2:	4b1f      	ldr	r3, [pc, #124]	@ (8006f50 <_dtoa_r+0x2f8>)
 8006ed4:	e6d4      	b.n	8006c80 <_dtoa_r+0x28>
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	e7e3      	b.n	8006ea2 <_dtoa_r+0x24a>
 8006eda:	2300      	movs	r3, #0
 8006edc:	e7d5      	b.n	8006e8a <_dtoa_r+0x232>
 8006ede:	2401      	movs	r4, #1
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006ee4:	9320      	str	r3, [sp, #128]	@ 0x80
 8006ee6:	f04f 3bff 	mov.w	fp, #4294967295
 8006eea:	2200      	movs	r2, #0
 8006eec:	2312      	movs	r3, #18
 8006eee:	f8cd b020 	str.w	fp, [sp, #32]
 8006ef2:	9221      	str	r2, [sp, #132]	@ 0x84
 8006ef4:	e7db      	b.n	8006eae <_dtoa_r+0x256>
 8006ef6:	2301      	movs	r3, #1
 8006ef8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006efa:	e7f4      	b.n	8006ee6 <_dtoa_r+0x28e>
 8006efc:	f04f 0b01 	mov.w	fp, #1
 8006f00:	465b      	mov	r3, fp
 8006f02:	f8cd b020 	str.w	fp, [sp, #32]
 8006f06:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8006f0a:	e7d0      	b.n	8006eae <_dtoa_r+0x256>
 8006f0c:	3101      	adds	r1, #1
 8006f0e:	0052      	lsls	r2, r2, #1
 8006f10:	e7d1      	b.n	8006eb6 <_dtoa_r+0x25e>
 8006f12:	bf00      	nop
 8006f14:	f3af 8000 	nop.w
 8006f18:	636f4361 	.word	0x636f4361
 8006f1c:	3fd287a7 	.word	0x3fd287a7
 8006f20:	8b60c8b3 	.word	0x8b60c8b3
 8006f24:	3fc68a28 	.word	0x3fc68a28
 8006f28:	509f79fb 	.word	0x509f79fb
 8006f2c:	3fd34413 	.word	0x3fd34413
 8006f30:	08008cf0 	.word	0x08008cf0
 8006f34:	08008d07 	.word	0x08008d07
 8006f38:	7ff00000 	.word	0x7ff00000
 8006f3c:	08008cec 	.word	0x08008cec
 8006f40:	08008cc0 	.word	0x08008cc0
 8006f44:	08008cbf 	.word	0x08008cbf
 8006f48:	3ff80000 	.word	0x3ff80000
 8006f4c:	08008e58 	.word	0x08008e58
 8006f50:	08008d5f 	.word	0x08008d5f
 8006f54:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006f58:	6018      	str	r0, [r3, #0]
 8006f5a:	9b08      	ldr	r3, [sp, #32]
 8006f5c:	2b0e      	cmp	r3, #14
 8006f5e:	f200 80a1 	bhi.w	80070a4 <_dtoa_r+0x44c>
 8006f62:	2c00      	cmp	r4, #0
 8006f64:	f000 809e 	beq.w	80070a4 <_dtoa_r+0x44c>
 8006f68:	2f00      	cmp	r7, #0
 8006f6a:	dd33      	ble.n	8006fd4 <_dtoa_r+0x37c>
 8006f6c:	4b9c      	ldr	r3, [pc, #624]	@ (80071e0 <_dtoa_r+0x588>)
 8006f6e:	f007 020f 	and.w	r2, r7, #15
 8006f72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f76:	05f8      	lsls	r0, r7, #23
 8006f78:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006f7c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8006f80:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006f84:	d516      	bpl.n	8006fb4 <_dtoa_r+0x35c>
 8006f86:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006f8a:	4b96      	ldr	r3, [pc, #600]	@ (80071e4 <_dtoa_r+0x58c>)
 8006f8c:	2603      	movs	r6, #3
 8006f8e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006f92:	f7f9 fbcb 	bl	800072c <__aeabi_ddiv>
 8006f96:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006f9a:	f004 040f 	and.w	r4, r4, #15
 8006f9e:	4d91      	ldr	r5, [pc, #580]	@ (80071e4 <_dtoa_r+0x58c>)
 8006fa0:	b954      	cbnz	r4, 8006fb8 <_dtoa_r+0x360>
 8006fa2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006fa6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006faa:	f7f9 fbbf 	bl	800072c <__aeabi_ddiv>
 8006fae:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006fb2:	e028      	b.n	8007006 <_dtoa_r+0x3ae>
 8006fb4:	2602      	movs	r6, #2
 8006fb6:	e7f2      	b.n	8006f9e <_dtoa_r+0x346>
 8006fb8:	07e1      	lsls	r1, r4, #31
 8006fba:	d508      	bpl.n	8006fce <_dtoa_r+0x376>
 8006fbc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006fc0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006fc4:	f7f9 fa88 	bl	80004d8 <__aeabi_dmul>
 8006fc8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006fcc:	3601      	adds	r6, #1
 8006fce:	1064      	asrs	r4, r4, #1
 8006fd0:	3508      	adds	r5, #8
 8006fd2:	e7e5      	b.n	8006fa0 <_dtoa_r+0x348>
 8006fd4:	f000 80af 	beq.w	8007136 <_dtoa_r+0x4de>
 8006fd8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006fdc:	427c      	negs	r4, r7
 8006fde:	4b80      	ldr	r3, [pc, #512]	@ (80071e0 <_dtoa_r+0x588>)
 8006fe0:	f004 020f 	and.w	r2, r4, #15
 8006fe4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fec:	f7f9 fa74 	bl	80004d8 <__aeabi_dmul>
 8006ff0:	2602      	movs	r6, #2
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006ff8:	4d7a      	ldr	r5, [pc, #488]	@ (80071e4 <_dtoa_r+0x58c>)
 8006ffa:	1124      	asrs	r4, r4, #4
 8006ffc:	2c00      	cmp	r4, #0
 8006ffe:	f040 808f 	bne.w	8007120 <_dtoa_r+0x4c8>
 8007002:	2b00      	cmp	r3, #0
 8007004:	d1d3      	bne.n	8006fae <_dtoa_r+0x356>
 8007006:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800700a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800700c:	2b00      	cmp	r3, #0
 800700e:	f000 8094 	beq.w	800713a <_dtoa_r+0x4e2>
 8007012:	2200      	movs	r2, #0
 8007014:	4620      	mov	r0, r4
 8007016:	4629      	mov	r1, r5
 8007018:	4b73      	ldr	r3, [pc, #460]	@ (80071e8 <_dtoa_r+0x590>)
 800701a:	f7f9 fccf 	bl	80009bc <__aeabi_dcmplt>
 800701e:	2800      	cmp	r0, #0
 8007020:	f000 808b 	beq.w	800713a <_dtoa_r+0x4e2>
 8007024:	9b08      	ldr	r3, [sp, #32]
 8007026:	2b00      	cmp	r3, #0
 8007028:	f000 8087 	beq.w	800713a <_dtoa_r+0x4e2>
 800702c:	f1bb 0f00 	cmp.w	fp, #0
 8007030:	dd34      	ble.n	800709c <_dtoa_r+0x444>
 8007032:	4620      	mov	r0, r4
 8007034:	2200      	movs	r2, #0
 8007036:	4629      	mov	r1, r5
 8007038:	4b6c      	ldr	r3, [pc, #432]	@ (80071ec <_dtoa_r+0x594>)
 800703a:	f7f9 fa4d 	bl	80004d8 <__aeabi_dmul>
 800703e:	465c      	mov	r4, fp
 8007040:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007044:	f107 38ff 	add.w	r8, r7, #4294967295
 8007048:	3601      	adds	r6, #1
 800704a:	4630      	mov	r0, r6
 800704c:	f7f9 f9da 	bl	8000404 <__aeabi_i2d>
 8007050:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007054:	f7f9 fa40 	bl	80004d8 <__aeabi_dmul>
 8007058:	2200      	movs	r2, #0
 800705a:	4b65      	ldr	r3, [pc, #404]	@ (80071f0 <_dtoa_r+0x598>)
 800705c:	f7f9 f886 	bl	800016c <__adddf3>
 8007060:	4605      	mov	r5, r0
 8007062:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007066:	2c00      	cmp	r4, #0
 8007068:	d16a      	bne.n	8007140 <_dtoa_r+0x4e8>
 800706a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800706e:	2200      	movs	r2, #0
 8007070:	4b60      	ldr	r3, [pc, #384]	@ (80071f4 <_dtoa_r+0x59c>)
 8007072:	f7f9 f879 	bl	8000168 <__aeabi_dsub>
 8007076:	4602      	mov	r2, r0
 8007078:	460b      	mov	r3, r1
 800707a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800707e:	462a      	mov	r2, r5
 8007080:	4633      	mov	r3, r6
 8007082:	f7f9 fcb9 	bl	80009f8 <__aeabi_dcmpgt>
 8007086:	2800      	cmp	r0, #0
 8007088:	f040 8298 	bne.w	80075bc <_dtoa_r+0x964>
 800708c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007090:	462a      	mov	r2, r5
 8007092:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007096:	f7f9 fc91 	bl	80009bc <__aeabi_dcmplt>
 800709a:	bb38      	cbnz	r0, 80070ec <_dtoa_r+0x494>
 800709c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80070a0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80070a4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	f2c0 8157 	blt.w	800735a <_dtoa_r+0x702>
 80070ac:	2f0e      	cmp	r7, #14
 80070ae:	f300 8154 	bgt.w	800735a <_dtoa_r+0x702>
 80070b2:	4b4b      	ldr	r3, [pc, #300]	@ (80071e0 <_dtoa_r+0x588>)
 80070b4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80070b8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80070bc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80070c0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	f280 80e5 	bge.w	8007292 <_dtoa_r+0x63a>
 80070c8:	9b08      	ldr	r3, [sp, #32]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	f300 80e1 	bgt.w	8007292 <_dtoa_r+0x63a>
 80070d0:	d10c      	bne.n	80070ec <_dtoa_r+0x494>
 80070d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80070d6:	2200      	movs	r2, #0
 80070d8:	4b46      	ldr	r3, [pc, #280]	@ (80071f4 <_dtoa_r+0x59c>)
 80070da:	f7f9 f9fd 	bl	80004d8 <__aeabi_dmul>
 80070de:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80070e2:	f7f9 fc7f 	bl	80009e4 <__aeabi_dcmpge>
 80070e6:	2800      	cmp	r0, #0
 80070e8:	f000 8266 	beq.w	80075b8 <_dtoa_r+0x960>
 80070ec:	2400      	movs	r4, #0
 80070ee:	4625      	mov	r5, r4
 80070f0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80070f2:	4656      	mov	r6, sl
 80070f4:	ea6f 0803 	mvn.w	r8, r3
 80070f8:	2700      	movs	r7, #0
 80070fa:	4621      	mov	r1, r4
 80070fc:	4648      	mov	r0, r9
 80070fe:	f000 fc07 	bl	8007910 <_Bfree>
 8007102:	2d00      	cmp	r5, #0
 8007104:	f000 80bd 	beq.w	8007282 <_dtoa_r+0x62a>
 8007108:	b12f      	cbz	r7, 8007116 <_dtoa_r+0x4be>
 800710a:	42af      	cmp	r7, r5
 800710c:	d003      	beq.n	8007116 <_dtoa_r+0x4be>
 800710e:	4639      	mov	r1, r7
 8007110:	4648      	mov	r0, r9
 8007112:	f000 fbfd 	bl	8007910 <_Bfree>
 8007116:	4629      	mov	r1, r5
 8007118:	4648      	mov	r0, r9
 800711a:	f000 fbf9 	bl	8007910 <_Bfree>
 800711e:	e0b0      	b.n	8007282 <_dtoa_r+0x62a>
 8007120:	07e2      	lsls	r2, r4, #31
 8007122:	d505      	bpl.n	8007130 <_dtoa_r+0x4d8>
 8007124:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007128:	f7f9 f9d6 	bl	80004d8 <__aeabi_dmul>
 800712c:	2301      	movs	r3, #1
 800712e:	3601      	adds	r6, #1
 8007130:	1064      	asrs	r4, r4, #1
 8007132:	3508      	adds	r5, #8
 8007134:	e762      	b.n	8006ffc <_dtoa_r+0x3a4>
 8007136:	2602      	movs	r6, #2
 8007138:	e765      	b.n	8007006 <_dtoa_r+0x3ae>
 800713a:	46b8      	mov	r8, r7
 800713c:	9c08      	ldr	r4, [sp, #32]
 800713e:	e784      	b.n	800704a <_dtoa_r+0x3f2>
 8007140:	4b27      	ldr	r3, [pc, #156]	@ (80071e0 <_dtoa_r+0x588>)
 8007142:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007144:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007148:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800714c:	4454      	add	r4, sl
 800714e:	2900      	cmp	r1, #0
 8007150:	d054      	beq.n	80071fc <_dtoa_r+0x5a4>
 8007152:	2000      	movs	r0, #0
 8007154:	4928      	ldr	r1, [pc, #160]	@ (80071f8 <_dtoa_r+0x5a0>)
 8007156:	f7f9 fae9 	bl	800072c <__aeabi_ddiv>
 800715a:	4633      	mov	r3, r6
 800715c:	462a      	mov	r2, r5
 800715e:	f7f9 f803 	bl	8000168 <__aeabi_dsub>
 8007162:	4656      	mov	r6, sl
 8007164:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007168:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800716c:	f7f9 fc64 	bl	8000a38 <__aeabi_d2iz>
 8007170:	4605      	mov	r5, r0
 8007172:	f7f9 f947 	bl	8000404 <__aeabi_i2d>
 8007176:	4602      	mov	r2, r0
 8007178:	460b      	mov	r3, r1
 800717a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800717e:	f7f8 fff3 	bl	8000168 <__aeabi_dsub>
 8007182:	4602      	mov	r2, r0
 8007184:	460b      	mov	r3, r1
 8007186:	3530      	adds	r5, #48	@ 0x30
 8007188:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800718c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007190:	f806 5b01 	strb.w	r5, [r6], #1
 8007194:	f7f9 fc12 	bl	80009bc <__aeabi_dcmplt>
 8007198:	2800      	cmp	r0, #0
 800719a:	d172      	bne.n	8007282 <_dtoa_r+0x62a>
 800719c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80071a0:	2000      	movs	r0, #0
 80071a2:	4911      	ldr	r1, [pc, #68]	@ (80071e8 <_dtoa_r+0x590>)
 80071a4:	f7f8 ffe0 	bl	8000168 <__aeabi_dsub>
 80071a8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80071ac:	f7f9 fc06 	bl	80009bc <__aeabi_dcmplt>
 80071b0:	2800      	cmp	r0, #0
 80071b2:	f040 80b4 	bne.w	800731e <_dtoa_r+0x6c6>
 80071b6:	42a6      	cmp	r6, r4
 80071b8:	f43f af70 	beq.w	800709c <_dtoa_r+0x444>
 80071bc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80071c0:	2200      	movs	r2, #0
 80071c2:	4b0a      	ldr	r3, [pc, #40]	@ (80071ec <_dtoa_r+0x594>)
 80071c4:	f7f9 f988 	bl	80004d8 <__aeabi_dmul>
 80071c8:	2200      	movs	r2, #0
 80071ca:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80071ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80071d2:	4b06      	ldr	r3, [pc, #24]	@ (80071ec <_dtoa_r+0x594>)
 80071d4:	f7f9 f980 	bl	80004d8 <__aeabi_dmul>
 80071d8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80071dc:	e7c4      	b.n	8007168 <_dtoa_r+0x510>
 80071de:	bf00      	nop
 80071e0:	08008e58 	.word	0x08008e58
 80071e4:	08008e30 	.word	0x08008e30
 80071e8:	3ff00000 	.word	0x3ff00000
 80071ec:	40240000 	.word	0x40240000
 80071f0:	401c0000 	.word	0x401c0000
 80071f4:	40140000 	.word	0x40140000
 80071f8:	3fe00000 	.word	0x3fe00000
 80071fc:	4631      	mov	r1, r6
 80071fe:	4628      	mov	r0, r5
 8007200:	f7f9 f96a 	bl	80004d8 <__aeabi_dmul>
 8007204:	4656      	mov	r6, sl
 8007206:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800720a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800720c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007210:	f7f9 fc12 	bl	8000a38 <__aeabi_d2iz>
 8007214:	4605      	mov	r5, r0
 8007216:	f7f9 f8f5 	bl	8000404 <__aeabi_i2d>
 800721a:	4602      	mov	r2, r0
 800721c:	460b      	mov	r3, r1
 800721e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007222:	f7f8 ffa1 	bl	8000168 <__aeabi_dsub>
 8007226:	4602      	mov	r2, r0
 8007228:	460b      	mov	r3, r1
 800722a:	3530      	adds	r5, #48	@ 0x30
 800722c:	f806 5b01 	strb.w	r5, [r6], #1
 8007230:	42a6      	cmp	r6, r4
 8007232:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007236:	f04f 0200 	mov.w	r2, #0
 800723a:	d124      	bne.n	8007286 <_dtoa_r+0x62e>
 800723c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007240:	4bae      	ldr	r3, [pc, #696]	@ (80074fc <_dtoa_r+0x8a4>)
 8007242:	f7f8 ff93 	bl	800016c <__adddf3>
 8007246:	4602      	mov	r2, r0
 8007248:	460b      	mov	r3, r1
 800724a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800724e:	f7f9 fbd3 	bl	80009f8 <__aeabi_dcmpgt>
 8007252:	2800      	cmp	r0, #0
 8007254:	d163      	bne.n	800731e <_dtoa_r+0x6c6>
 8007256:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800725a:	2000      	movs	r0, #0
 800725c:	49a7      	ldr	r1, [pc, #668]	@ (80074fc <_dtoa_r+0x8a4>)
 800725e:	f7f8 ff83 	bl	8000168 <__aeabi_dsub>
 8007262:	4602      	mov	r2, r0
 8007264:	460b      	mov	r3, r1
 8007266:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800726a:	f7f9 fba7 	bl	80009bc <__aeabi_dcmplt>
 800726e:	2800      	cmp	r0, #0
 8007270:	f43f af14 	beq.w	800709c <_dtoa_r+0x444>
 8007274:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007276:	1e73      	subs	r3, r6, #1
 8007278:	9313      	str	r3, [sp, #76]	@ 0x4c
 800727a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800727e:	2b30      	cmp	r3, #48	@ 0x30
 8007280:	d0f8      	beq.n	8007274 <_dtoa_r+0x61c>
 8007282:	4647      	mov	r7, r8
 8007284:	e03b      	b.n	80072fe <_dtoa_r+0x6a6>
 8007286:	4b9e      	ldr	r3, [pc, #632]	@ (8007500 <_dtoa_r+0x8a8>)
 8007288:	f7f9 f926 	bl	80004d8 <__aeabi_dmul>
 800728c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007290:	e7bc      	b.n	800720c <_dtoa_r+0x5b4>
 8007292:	4656      	mov	r6, sl
 8007294:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8007298:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800729c:	4620      	mov	r0, r4
 800729e:	4629      	mov	r1, r5
 80072a0:	f7f9 fa44 	bl	800072c <__aeabi_ddiv>
 80072a4:	f7f9 fbc8 	bl	8000a38 <__aeabi_d2iz>
 80072a8:	4680      	mov	r8, r0
 80072aa:	f7f9 f8ab 	bl	8000404 <__aeabi_i2d>
 80072ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072b2:	f7f9 f911 	bl	80004d8 <__aeabi_dmul>
 80072b6:	4602      	mov	r2, r0
 80072b8:	460b      	mov	r3, r1
 80072ba:	4620      	mov	r0, r4
 80072bc:	4629      	mov	r1, r5
 80072be:	f7f8 ff53 	bl	8000168 <__aeabi_dsub>
 80072c2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80072c6:	9d08      	ldr	r5, [sp, #32]
 80072c8:	f806 4b01 	strb.w	r4, [r6], #1
 80072cc:	eba6 040a 	sub.w	r4, r6, sl
 80072d0:	42a5      	cmp	r5, r4
 80072d2:	4602      	mov	r2, r0
 80072d4:	460b      	mov	r3, r1
 80072d6:	d133      	bne.n	8007340 <_dtoa_r+0x6e8>
 80072d8:	f7f8 ff48 	bl	800016c <__adddf3>
 80072dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072e0:	4604      	mov	r4, r0
 80072e2:	460d      	mov	r5, r1
 80072e4:	f7f9 fb88 	bl	80009f8 <__aeabi_dcmpgt>
 80072e8:	b9c0      	cbnz	r0, 800731c <_dtoa_r+0x6c4>
 80072ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072ee:	4620      	mov	r0, r4
 80072f0:	4629      	mov	r1, r5
 80072f2:	f7f9 fb59 	bl	80009a8 <__aeabi_dcmpeq>
 80072f6:	b110      	cbz	r0, 80072fe <_dtoa_r+0x6a6>
 80072f8:	f018 0f01 	tst.w	r8, #1
 80072fc:	d10e      	bne.n	800731c <_dtoa_r+0x6c4>
 80072fe:	4648      	mov	r0, r9
 8007300:	9903      	ldr	r1, [sp, #12]
 8007302:	f000 fb05 	bl	8007910 <_Bfree>
 8007306:	2300      	movs	r3, #0
 8007308:	7033      	strb	r3, [r6, #0]
 800730a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800730c:	3701      	adds	r7, #1
 800730e:	601f      	str	r7, [r3, #0]
 8007310:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007312:	2b00      	cmp	r3, #0
 8007314:	f000 824b 	beq.w	80077ae <_dtoa_r+0xb56>
 8007318:	601e      	str	r6, [r3, #0]
 800731a:	e248      	b.n	80077ae <_dtoa_r+0xb56>
 800731c:	46b8      	mov	r8, r7
 800731e:	4633      	mov	r3, r6
 8007320:	461e      	mov	r6, r3
 8007322:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007326:	2a39      	cmp	r2, #57	@ 0x39
 8007328:	d106      	bne.n	8007338 <_dtoa_r+0x6e0>
 800732a:	459a      	cmp	sl, r3
 800732c:	d1f8      	bne.n	8007320 <_dtoa_r+0x6c8>
 800732e:	2230      	movs	r2, #48	@ 0x30
 8007330:	f108 0801 	add.w	r8, r8, #1
 8007334:	f88a 2000 	strb.w	r2, [sl]
 8007338:	781a      	ldrb	r2, [r3, #0]
 800733a:	3201      	adds	r2, #1
 800733c:	701a      	strb	r2, [r3, #0]
 800733e:	e7a0      	b.n	8007282 <_dtoa_r+0x62a>
 8007340:	2200      	movs	r2, #0
 8007342:	4b6f      	ldr	r3, [pc, #444]	@ (8007500 <_dtoa_r+0x8a8>)
 8007344:	f7f9 f8c8 	bl	80004d8 <__aeabi_dmul>
 8007348:	2200      	movs	r2, #0
 800734a:	2300      	movs	r3, #0
 800734c:	4604      	mov	r4, r0
 800734e:	460d      	mov	r5, r1
 8007350:	f7f9 fb2a 	bl	80009a8 <__aeabi_dcmpeq>
 8007354:	2800      	cmp	r0, #0
 8007356:	d09f      	beq.n	8007298 <_dtoa_r+0x640>
 8007358:	e7d1      	b.n	80072fe <_dtoa_r+0x6a6>
 800735a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800735c:	2a00      	cmp	r2, #0
 800735e:	f000 80ea 	beq.w	8007536 <_dtoa_r+0x8de>
 8007362:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007364:	2a01      	cmp	r2, #1
 8007366:	f300 80cd 	bgt.w	8007504 <_dtoa_r+0x8ac>
 800736a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800736c:	2a00      	cmp	r2, #0
 800736e:	f000 80c1 	beq.w	80074f4 <_dtoa_r+0x89c>
 8007372:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007376:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007378:	9e04      	ldr	r6, [sp, #16]
 800737a:	9a04      	ldr	r2, [sp, #16]
 800737c:	2101      	movs	r1, #1
 800737e:	441a      	add	r2, r3
 8007380:	9204      	str	r2, [sp, #16]
 8007382:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007384:	4648      	mov	r0, r9
 8007386:	441a      	add	r2, r3
 8007388:	9209      	str	r2, [sp, #36]	@ 0x24
 800738a:	f000 fb75 	bl	8007a78 <__i2b>
 800738e:	4605      	mov	r5, r0
 8007390:	b166      	cbz	r6, 80073ac <_dtoa_r+0x754>
 8007392:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007394:	2b00      	cmp	r3, #0
 8007396:	dd09      	ble.n	80073ac <_dtoa_r+0x754>
 8007398:	42b3      	cmp	r3, r6
 800739a:	bfa8      	it	ge
 800739c:	4633      	movge	r3, r6
 800739e:	9a04      	ldr	r2, [sp, #16]
 80073a0:	1af6      	subs	r6, r6, r3
 80073a2:	1ad2      	subs	r2, r2, r3
 80073a4:	9204      	str	r2, [sp, #16]
 80073a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80073a8:	1ad3      	subs	r3, r2, r3
 80073aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80073ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073ae:	b30b      	cbz	r3, 80073f4 <_dtoa_r+0x79c>
 80073b0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	f000 80c6 	beq.w	8007544 <_dtoa_r+0x8ec>
 80073b8:	2c00      	cmp	r4, #0
 80073ba:	f000 80c0 	beq.w	800753e <_dtoa_r+0x8e6>
 80073be:	4629      	mov	r1, r5
 80073c0:	4622      	mov	r2, r4
 80073c2:	4648      	mov	r0, r9
 80073c4:	f000 fc10 	bl	8007be8 <__pow5mult>
 80073c8:	9a03      	ldr	r2, [sp, #12]
 80073ca:	4601      	mov	r1, r0
 80073cc:	4605      	mov	r5, r0
 80073ce:	4648      	mov	r0, r9
 80073d0:	f000 fb68 	bl	8007aa4 <__multiply>
 80073d4:	9903      	ldr	r1, [sp, #12]
 80073d6:	4680      	mov	r8, r0
 80073d8:	4648      	mov	r0, r9
 80073da:	f000 fa99 	bl	8007910 <_Bfree>
 80073de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073e0:	1b1b      	subs	r3, r3, r4
 80073e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80073e4:	f000 80b1 	beq.w	800754a <_dtoa_r+0x8f2>
 80073e8:	4641      	mov	r1, r8
 80073ea:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80073ec:	4648      	mov	r0, r9
 80073ee:	f000 fbfb 	bl	8007be8 <__pow5mult>
 80073f2:	9003      	str	r0, [sp, #12]
 80073f4:	2101      	movs	r1, #1
 80073f6:	4648      	mov	r0, r9
 80073f8:	f000 fb3e 	bl	8007a78 <__i2b>
 80073fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80073fe:	4604      	mov	r4, r0
 8007400:	2b00      	cmp	r3, #0
 8007402:	f000 81d8 	beq.w	80077b6 <_dtoa_r+0xb5e>
 8007406:	461a      	mov	r2, r3
 8007408:	4601      	mov	r1, r0
 800740a:	4648      	mov	r0, r9
 800740c:	f000 fbec 	bl	8007be8 <__pow5mult>
 8007410:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007412:	4604      	mov	r4, r0
 8007414:	2b01      	cmp	r3, #1
 8007416:	f300 809f 	bgt.w	8007558 <_dtoa_r+0x900>
 800741a:	9b06      	ldr	r3, [sp, #24]
 800741c:	2b00      	cmp	r3, #0
 800741e:	f040 8097 	bne.w	8007550 <_dtoa_r+0x8f8>
 8007422:	9b07      	ldr	r3, [sp, #28]
 8007424:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007428:	2b00      	cmp	r3, #0
 800742a:	f040 8093 	bne.w	8007554 <_dtoa_r+0x8fc>
 800742e:	9b07      	ldr	r3, [sp, #28]
 8007430:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007434:	0d1b      	lsrs	r3, r3, #20
 8007436:	051b      	lsls	r3, r3, #20
 8007438:	b133      	cbz	r3, 8007448 <_dtoa_r+0x7f0>
 800743a:	9b04      	ldr	r3, [sp, #16]
 800743c:	3301      	adds	r3, #1
 800743e:	9304      	str	r3, [sp, #16]
 8007440:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007442:	3301      	adds	r3, #1
 8007444:	9309      	str	r3, [sp, #36]	@ 0x24
 8007446:	2301      	movs	r3, #1
 8007448:	930a      	str	r3, [sp, #40]	@ 0x28
 800744a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800744c:	2b00      	cmp	r3, #0
 800744e:	f000 81b8 	beq.w	80077c2 <_dtoa_r+0xb6a>
 8007452:	6923      	ldr	r3, [r4, #16]
 8007454:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007458:	6918      	ldr	r0, [r3, #16]
 800745a:	f000 fac1 	bl	80079e0 <__hi0bits>
 800745e:	f1c0 0020 	rsb	r0, r0, #32
 8007462:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007464:	4418      	add	r0, r3
 8007466:	f010 001f 	ands.w	r0, r0, #31
 800746a:	f000 8082 	beq.w	8007572 <_dtoa_r+0x91a>
 800746e:	f1c0 0320 	rsb	r3, r0, #32
 8007472:	2b04      	cmp	r3, #4
 8007474:	dd73      	ble.n	800755e <_dtoa_r+0x906>
 8007476:	9b04      	ldr	r3, [sp, #16]
 8007478:	f1c0 001c 	rsb	r0, r0, #28
 800747c:	4403      	add	r3, r0
 800747e:	9304      	str	r3, [sp, #16]
 8007480:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007482:	4406      	add	r6, r0
 8007484:	4403      	add	r3, r0
 8007486:	9309      	str	r3, [sp, #36]	@ 0x24
 8007488:	9b04      	ldr	r3, [sp, #16]
 800748a:	2b00      	cmp	r3, #0
 800748c:	dd05      	ble.n	800749a <_dtoa_r+0x842>
 800748e:	461a      	mov	r2, r3
 8007490:	4648      	mov	r0, r9
 8007492:	9903      	ldr	r1, [sp, #12]
 8007494:	f000 fc02 	bl	8007c9c <__lshift>
 8007498:	9003      	str	r0, [sp, #12]
 800749a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800749c:	2b00      	cmp	r3, #0
 800749e:	dd05      	ble.n	80074ac <_dtoa_r+0x854>
 80074a0:	4621      	mov	r1, r4
 80074a2:	461a      	mov	r2, r3
 80074a4:	4648      	mov	r0, r9
 80074a6:	f000 fbf9 	bl	8007c9c <__lshift>
 80074aa:	4604      	mov	r4, r0
 80074ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d061      	beq.n	8007576 <_dtoa_r+0x91e>
 80074b2:	4621      	mov	r1, r4
 80074b4:	9803      	ldr	r0, [sp, #12]
 80074b6:	f000 fc5d 	bl	8007d74 <__mcmp>
 80074ba:	2800      	cmp	r0, #0
 80074bc:	da5b      	bge.n	8007576 <_dtoa_r+0x91e>
 80074be:	2300      	movs	r3, #0
 80074c0:	220a      	movs	r2, #10
 80074c2:	4648      	mov	r0, r9
 80074c4:	9903      	ldr	r1, [sp, #12]
 80074c6:	f000 fa45 	bl	8007954 <__multadd>
 80074ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80074cc:	f107 38ff 	add.w	r8, r7, #4294967295
 80074d0:	9003      	str	r0, [sp, #12]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	f000 8177 	beq.w	80077c6 <_dtoa_r+0xb6e>
 80074d8:	4629      	mov	r1, r5
 80074da:	2300      	movs	r3, #0
 80074dc:	220a      	movs	r2, #10
 80074de:	4648      	mov	r0, r9
 80074e0:	f000 fa38 	bl	8007954 <__multadd>
 80074e4:	f1bb 0f00 	cmp.w	fp, #0
 80074e8:	4605      	mov	r5, r0
 80074ea:	dc6f      	bgt.n	80075cc <_dtoa_r+0x974>
 80074ec:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80074ee:	2b02      	cmp	r3, #2
 80074f0:	dc49      	bgt.n	8007586 <_dtoa_r+0x92e>
 80074f2:	e06b      	b.n	80075cc <_dtoa_r+0x974>
 80074f4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80074f6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80074fa:	e73c      	b.n	8007376 <_dtoa_r+0x71e>
 80074fc:	3fe00000 	.word	0x3fe00000
 8007500:	40240000 	.word	0x40240000
 8007504:	9b08      	ldr	r3, [sp, #32]
 8007506:	1e5c      	subs	r4, r3, #1
 8007508:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800750a:	42a3      	cmp	r3, r4
 800750c:	db09      	blt.n	8007522 <_dtoa_r+0x8ca>
 800750e:	1b1c      	subs	r4, r3, r4
 8007510:	9b08      	ldr	r3, [sp, #32]
 8007512:	2b00      	cmp	r3, #0
 8007514:	f6bf af30 	bge.w	8007378 <_dtoa_r+0x720>
 8007518:	9b04      	ldr	r3, [sp, #16]
 800751a:	9a08      	ldr	r2, [sp, #32]
 800751c:	1a9e      	subs	r6, r3, r2
 800751e:	2300      	movs	r3, #0
 8007520:	e72b      	b.n	800737a <_dtoa_r+0x722>
 8007522:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007524:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007526:	1ae3      	subs	r3, r4, r3
 8007528:	441a      	add	r2, r3
 800752a:	940a      	str	r4, [sp, #40]	@ 0x28
 800752c:	9e04      	ldr	r6, [sp, #16]
 800752e:	2400      	movs	r4, #0
 8007530:	9b08      	ldr	r3, [sp, #32]
 8007532:	920e      	str	r2, [sp, #56]	@ 0x38
 8007534:	e721      	b.n	800737a <_dtoa_r+0x722>
 8007536:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007538:	9e04      	ldr	r6, [sp, #16]
 800753a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800753c:	e728      	b.n	8007390 <_dtoa_r+0x738>
 800753e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007542:	e751      	b.n	80073e8 <_dtoa_r+0x790>
 8007544:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007546:	9903      	ldr	r1, [sp, #12]
 8007548:	e750      	b.n	80073ec <_dtoa_r+0x794>
 800754a:	f8cd 800c 	str.w	r8, [sp, #12]
 800754e:	e751      	b.n	80073f4 <_dtoa_r+0x79c>
 8007550:	2300      	movs	r3, #0
 8007552:	e779      	b.n	8007448 <_dtoa_r+0x7f0>
 8007554:	9b06      	ldr	r3, [sp, #24]
 8007556:	e777      	b.n	8007448 <_dtoa_r+0x7f0>
 8007558:	2300      	movs	r3, #0
 800755a:	930a      	str	r3, [sp, #40]	@ 0x28
 800755c:	e779      	b.n	8007452 <_dtoa_r+0x7fa>
 800755e:	d093      	beq.n	8007488 <_dtoa_r+0x830>
 8007560:	9a04      	ldr	r2, [sp, #16]
 8007562:	331c      	adds	r3, #28
 8007564:	441a      	add	r2, r3
 8007566:	9204      	str	r2, [sp, #16]
 8007568:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800756a:	441e      	add	r6, r3
 800756c:	441a      	add	r2, r3
 800756e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007570:	e78a      	b.n	8007488 <_dtoa_r+0x830>
 8007572:	4603      	mov	r3, r0
 8007574:	e7f4      	b.n	8007560 <_dtoa_r+0x908>
 8007576:	9b08      	ldr	r3, [sp, #32]
 8007578:	46b8      	mov	r8, r7
 800757a:	2b00      	cmp	r3, #0
 800757c:	dc20      	bgt.n	80075c0 <_dtoa_r+0x968>
 800757e:	469b      	mov	fp, r3
 8007580:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007582:	2b02      	cmp	r3, #2
 8007584:	dd1e      	ble.n	80075c4 <_dtoa_r+0x96c>
 8007586:	f1bb 0f00 	cmp.w	fp, #0
 800758a:	f47f adb1 	bne.w	80070f0 <_dtoa_r+0x498>
 800758e:	4621      	mov	r1, r4
 8007590:	465b      	mov	r3, fp
 8007592:	2205      	movs	r2, #5
 8007594:	4648      	mov	r0, r9
 8007596:	f000 f9dd 	bl	8007954 <__multadd>
 800759a:	4601      	mov	r1, r0
 800759c:	4604      	mov	r4, r0
 800759e:	9803      	ldr	r0, [sp, #12]
 80075a0:	f000 fbe8 	bl	8007d74 <__mcmp>
 80075a4:	2800      	cmp	r0, #0
 80075a6:	f77f ada3 	ble.w	80070f0 <_dtoa_r+0x498>
 80075aa:	4656      	mov	r6, sl
 80075ac:	2331      	movs	r3, #49	@ 0x31
 80075ae:	f108 0801 	add.w	r8, r8, #1
 80075b2:	f806 3b01 	strb.w	r3, [r6], #1
 80075b6:	e59f      	b.n	80070f8 <_dtoa_r+0x4a0>
 80075b8:	46b8      	mov	r8, r7
 80075ba:	9c08      	ldr	r4, [sp, #32]
 80075bc:	4625      	mov	r5, r4
 80075be:	e7f4      	b.n	80075aa <_dtoa_r+0x952>
 80075c0:	f8dd b020 	ldr.w	fp, [sp, #32]
 80075c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	f000 8101 	beq.w	80077ce <_dtoa_r+0xb76>
 80075cc:	2e00      	cmp	r6, #0
 80075ce:	dd05      	ble.n	80075dc <_dtoa_r+0x984>
 80075d0:	4629      	mov	r1, r5
 80075d2:	4632      	mov	r2, r6
 80075d4:	4648      	mov	r0, r9
 80075d6:	f000 fb61 	bl	8007c9c <__lshift>
 80075da:	4605      	mov	r5, r0
 80075dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d05c      	beq.n	800769c <_dtoa_r+0xa44>
 80075e2:	4648      	mov	r0, r9
 80075e4:	6869      	ldr	r1, [r5, #4]
 80075e6:	f000 f953 	bl	8007890 <_Balloc>
 80075ea:	4606      	mov	r6, r0
 80075ec:	b928      	cbnz	r0, 80075fa <_dtoa_r+0x9a2>
 80075ee:	4602      	mov	r2, r0
 80075f0:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80075f4:	4b80      	ldr	r3, [pc, #512]	@ (80077f8 <_dtoa_r+0xba0>)
 80075f6:	f7ff bb43 	b.w	8006c80 <_dtoa_r+0x28>
 80075fa:	692a      	ldr	r2, [r5, #16]
 80075fc:	f105 010c 	add.w	r1, r5, #12
 8007600:	3202      	adds	r2, #2
 8007602:	0092      	lsls	r2, r2, #2
 8007604:	300c      	adds	r0, #12
 8007606:	f000 fed7 	bl	80083b8 <memcpy>
 800760a:	2201      	movs	r2, #1
 800760c:	4631      	mov	r1, r6
 800760e:	4648      	mov	r0, r9
 8007610:	f000 fb44 	bl	8007c9c <__lshift>
 8007614:	462f      	mov	r7, r5
 8007616:	4605      	mov	r5, r0
 8007618:	f10a 0301 	add.w	r3, sl, #1
 800761c:	9304      	str	r3, [sp, #16]
 800761e:	eb0a 030b 	add.w	r3, sl, fp
 8007622:	930a      	str	r3, [sp, #40]	@ 0x28
 8007624:	9b06      	ldr	r3, [sp, #24]
 8007626:	f003 0301 	and.w	r3, r3, #1
 800762a:	9309      	str	r3, [sp, #36]	@ 0x24
 800762c:	9b04      	ldr	r3, [sp, #16]
 800762e:	4621      	mov	r1, r4
 8007630:	9803      	ldr	r0, [sp, #12]
 8007632:	f103 3bff 	add.w	fp, r3, #4294967295
 8007636:	f7ff fa84 	bl	8006b42 <quorem>
 800763a:	4603      	mov	r3, r0
 800763c:	4639      	mov	r1, r7
 800763e:	3330      	adds	r3, #48	@ 0x30
 8007640:	9006      	str	r0, [sp, #24]
 8007642:	9803      	ldr	r0, [sp, #12]
 8007644:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007646:	f000 fb95 	bl	8007d74 <__mcmp>
 800764a:	462a      	mov	r2, r5
 800764c:	9008      	str	r0, [sp, #32]
 800764e:	4621      	mov	r1, r4
 8007650:	4648      	mov	r0, r9
 8007652:	f000 fbab 	bl	8007dac <__mdiff>
 8007656:	68c2      	ldr	r2, [r0, #12]
 8007658:	4606      	mov	r6, r0
 800765a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800765c:	bb02      	cbnz	r2, 80076a0 <_dtoa_r+0xa48>
 800765e:	4601      	mov	r1, r0
 8007660:	9803      	ldr	r0, [sp, #12]
 8007662:	f000 fb87 	bl	8007d74 <__mcmp>
 8007666:	4602      	mov	r2, r0
 8007668:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800766a:	4631      	mov	r1, r6
 800766c:	4648      	mov	r0, r9
 800766e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8007672:	f000 f94d 	bl	8007910 <_Bfree>
 8007676:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007678:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800767a:	9e04      	ldr	r6, [sp, #16]
 800767c:	ea42 0103 	orr.w	r1, r2, r3
 8007680:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007682:	4319      	orrs	r1, r3
 8007684:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007686:	d10d      	bne.n	80076a4 <_dtoa_r+0xa4c>
 8007688:	2b39      	cmp	r3, #57	@ 0x39
 800768a:	d027      	beq.n	80076dc <_dtoa_r+0xa84>
 800768c:	9a08      	ldr	r2, [sp, #32]
 800768e:	2a00      	cmp	r2, #0
 8007690:	dd01      	ble.n	8007696 <_dtoa_r+0xa3e>
 8007692:	9b06      	ldr	r3, [sp, #24]
 8007694:	3331      	adds	r3, #49	@ 0x31
 8007696:	f88b 3000 	strb.w	r3, [fp]
 800769a:	e52e      	b.n	80070fa <_dtoa_r+0x4a2>
 800769c:	4628      	mov	r0, r5
 800769e:	e7b9      	b.n	8007614 <_dtoa_r+0x9bc>
 80076a0:	2201      	movs	r2, #1
 80076a2:	e7e2      	b.n	800766a <_dtoa_r+0xa12>
 80076a4:	9908      	ldr	r1, [sp, #32]
 80076a6:	2900      	cmp	r1, #0
 80076a8:	db04      	blt.n	80076b4 <_dtoa_r+0xa5c>
 80076aa:	9820      	ldr	r0, [sp, #128]	@ 0x80
 80076ac:	4301      	orrs	r1, r0
 80076ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80076b0:	4301      	orrs	r1, r0
 80076b2:	d120      	bne.n	80076f6 <_dtoa_r+0xa9e>
 80076b4:	2a00      	cmp	r2, #0
 80076b6:	ddee      	ble.n	8007696 <_dtoa_r+0xa3e>
 80076b8:	2201      	movs	r2, #1
 80076ba:	9903      	ldr	r1, [sp, #12]
 80076bc:	4648      	mov	r0, r9
 80076be:	9304      	str	r3, [sp, #16]
 80076c0:	f000 faec 	bl	8007c9c <__lshift>
 80076c4:	4621      	mov	r1, r4
 80076c6:	9003      	str	r0, [sp, #12]
 80076c8:	f000 fb54 	bl	8007d74 <__mcmp>
 80076cc:	2800      	cmp	r0, #0
 80076ce:	9b04      	ldr	r3, [sp, #16]
 80076d0:	dc02      	bgt.n	80076d8 <_dtoa_r+0xa80>
 80076d2:	d1e0      	bne.n	8007696 <_dtoa_r+0xa3e>
 80076d4:	07da      	lsls	r2, r3, #31
 80076d6:	d5de      	bpl.n	8007696 <_dtoa_r+0xa3e>
 80076d8:	2b39      	cmp	r3, #57	@ 0x39
 80076da:	d1da      	bne.n	8007692 <_dtoa_r+0xa3a>
 80076dc:	2339      	movs	r3, #57	@ 0x39
 80076de:	f88b 3000 	strb.w	r3, [fp]
 80076e2:	4633      	mov	r3, r6
 80076e4:	461e      	mov	r6, r3
 80076e6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80076ea:	3b01      	subs	r3, #1
 80076ec:	2a39      	cmp	r2, #57	@ 0x39
 80076ee:	d04e      	beq.n	800778e <_dtoa_r+0xb36>
 80076f0:	3201      	adds	r2, #1
 80076f2:	701a      	strb	r2, [r3, #0]
 80076f4:	e501      	b.n	80070fa <_dtoa_r+0x4a2>
 80076f6:	2a00      	cmp	r2, #0
 80076f8:	dd03      	ble.n	8007702 <_dtoa_r+0xaaa>
 80076fa:	2b39      	cmp	r3, #57	@ 0x39
 80076fc:	d0ee      	beq.n	80076dc <_dtoa_r+0xa84>
 80076fe:	3301      	adds	r3, #1
 8007700:	e7c9      	b.n	8007696 <_dtoa_r+0xa3e>
 8007702:	9a04      	ldr	r2, [sp, #16]
 8007704:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007706:	f802 3c01 	strb.w	r3, [r2, #-1]
 800770a:	428a      	cmp	r2, r1
 800770c:	d028      	beq.n	8007760 <_dtoa_r+0xb08>
 800770e:	2300      	movs	r3, #0
 8007710:	220a      	movs	r2, #10
 8007712:	9903      	ldr	r1, [sp, #12]
 8007714:	4648      	mov	r0, r9
 8007716:	f000 f91d 	bl	8007954 <__multadd>
 800771a:	42af      	cmp	r7, r5
 800771c:	9003      	str	r0, [sp, #12]
 800771e:	f04f 0300 	mov.w	r3, #0
 8007722:	f04f 020a 	mov.w	r2, #10
 8007726:	4639      	mov	r1, r7
 8007728:	4648      	mov	r0, r9
 800772a:	d107      	bne.n	800773c <_dtoa_r+0xae4>
 800772c:	f000 f912 	bl	8007954 <__multadd>
 8007730:	4607      	mov	r7, r0
 8007732:	4605      	mov	r5, r0
 8007734:	9b04      	ldr	r3, [sp, #16]
 8007736:	3301      	adds	r3, #1
 8007738:	9304      	str	r3, [sp, #16]
 800773a:	e777      	b.n	800762c <_dtoa_r+0x9d4>
 800773c:	f000 f90a 	bl	8007954 <__multadd>
 8007740:	4629      	mov	r1, r5
 8007742:	4607      	mov	r7, r0
 8007744:	2300      	movs	r3, #0
 8007746:	220a      	movs	r2, #10
 8007748:	4648      	mov	r0, r9
 800774a:	f000 f903 	bl	8007954 <__multadd>
 800774e:	4605      	mov	r5, r0
 8007750:	e7f0      	b.n	8007734 <_dtoa_r+0xadc>
 8007752:	f1bb 0f00 	cmp.w	fp, #0
 8007756:	bfcc      	ite	gt
 8007758:	465e      	movgt	r6, fp
 800775a:	2601      	movle	r6, #1
 800775c:	2700      	movs	r7, #0
 800775e:	4456      	add	r6, sl
 8007760:	2201      	movs	r2, #1
 8007762:	9903      	ldr	r1, [sp, #12]
 8007764:	4648      	mov	r0, r9
 8007766:	9304      	str	r3, [sp, #16]
 8007768:	f000 fa98 	bl	8007c9c <__lshift>
 800776c:	4621      	mov	r1, r4
 800776e:	9003      	str	r0, [sp, #12]
 8007770:	f000 fb00 	bl	8007d74 <__mcmp>
 8007774:	2800      	cmp	r0, #0
 8007776:	dcb4      	bgt.n	80076e2 <_dtoa_r+0xa8a>
 8007778:	d102      	bne.n	8007780 <_dtoa_r+0xb28>
 800777a:	9b04      	ldr	r3, [sp, #16]
 800777c:	07db      	lsls	r3, r3, #31
 800777e:	d4b0      	bmi.n	80076e2 <_dtoa_r+0xa8a>
 8007780:	4633      	mov	r3, r6
 8007782:	461e      	mov	r6, r3
 8007784:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007788:	2a30      	cmp	r2, #48	@ 0x30
 800778a:	d0fa      	beq.n	8007782 <_dtoa_r+0xb2a>
 800778c:	e4b5      	b.n	80070fa <_dtoa_r+0x4a2>
 800778e:	459a      	cmp	sl, r3
 8007790:	d1a8      	bne.n	80076e4 <_dtoa_r+0xa8c>
 8007792:	2331      	movs	r3, #49	@ 0x31
 8007794:	f108 0801 	add.w	r8, r8, #1
 8007798:	f88a 3000 	strb.w	r3, [sl]
 800779c:	e4ad      	b.n	80070fa <_dtoa_r+0x4a2>
 800779e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80077a0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80077fc <_dtoa_r+0xba4>
 80077a4:	b11b      	cbz	r3, 80077ae <_dtoa_r+0xb56>
 80077a6:	f10a 0308 	add.w	r3, sl, #8
 80077aa:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80077ac:	6013      	str	r3, [r2, #0]
 80077ae:	4650      	mov	r0, sl
 80077b0:	b017      	add	sp, #92	@ 0x5c
 80077b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077b6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80077b8:	2b01      	cmp	r3, #1
 80077ba:	f77f ae2e 	ble.w	800741a <_dtoa_r+0x7c2>
 80077be:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80077c0:	930a      	str	r3, [sp, #40]	@ 0x28
 80077c2:	2001      	movs	r0, #1
 80077c4:	e64d      	b.n	8007462 <_dtoa_r+0x80a>
 80077c6:	f1bb 0f00 	cmp.w	fp, #0
 80077ca:	f77f aed9 	ble.w	8007580 <_dtoa_r+0x928>
 80077ce:	4656      	mov	r6, sl
 80077d0:	4621      	mov	r1, r4
 80077d2:	9803      	ldr	r0, [sp, #12]
 80077d4:	f7ff f9b5 	bl	8006b42 <quorem>
 80077d8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80077dc:	f806 3b01 	strb.w	r3, [r6], #1
 80077e0:	eba6 020a 	sub.w	r2, r6, sl
 80077e4:	4593      	cmp	fp, r2
 80077e6:	ddb4      	ble.n	8007752 <_dtoa_r+0xafa>
 80077e8:	2300      	movs	r3, #0
 80077ea:	220a      	movs	r2, #10
 80077ec:	4648      	mov	r0, r9
 80077ee:	9903      	ldr	r1, [sp, #12]
 80077f0:	f000 f8b0 	bl	8007954 <__multadd>
 80077f4:	9003      	str	r0, [sp, #12]
 80077f6:	e7eb      	b.n	80077d0 <_dtoa_r+0xb78>
 80077f8:	08008d5f 	.word	0x08008d5f
 80077fc:	08008ce3 	.word	0x08008ce3

08007800 <_free_r>:
 8007800:	b538      	push	{r3, r4, r5, lr}
 8007802:	4605      	mov	r5, r0
 8007804:	2900      	cmp	r1, #0
 8007806:	d040      	beq.n	800788a <_free_r+0x8a>
 8007808:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800780c:	1f0c      	subs	r4, r1, #4
 800780e:	2b00      	cmp	r3, #0
 8007810:	bfb8      	it	lt
 8007812:	18e4      	addlt	r4, r4, r3
 8007814:	f7fe fad2 	bl	8005dbc <__malloc_lock>
 8007818:	4a1c      	ldr	r2, [pc, #112]	@ (800788c <_free_r+0x8c>)
 800781a:	6813      	ldr	r3, [r2, #0]
 800781c:	b933      	cbnz	r3, 800782c <_free_r+0x2c>
 800781e:	6063      	str	r3, [r4, #4]
 8007820:	6014      	str	r4, [r2, #0]
 8007822:	4628      	mov	r0, r5
 8007824:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007828:	f7fe bace 	b.w	8005dc8 <__malloc_unlock>
 800782c:	42a3      	cmp	r3, r4
 800782e:	d908      	bls.n	8007842 <_free_r+0x42>
 8007830:	6820      	ldr	r0, [r4, #0]
 8007832:	1821      	adds	r1, r4, r0
 8007834:	428b      	cmp	r3, r1
 8007836:	bf01      	itttt	eq
 8007838:	6819      	ldreq	r1, [r3, #0]
 800783a:	685b      	ldreq	r3, [r3, #4]
 800783c:	1809      	addeq	r1, r1, r0
 800783e:	6021      	streq	r1, [r4, #0]
 8007840:	e7ed      	b.n	800781e <_free_r+0x1e>
 8007842:	461a      	mov	r2, r3
 8007844:	685b      	ldr	r3, [r3, #4]
 8007846:	b10b      	cbz	r3, 800784c <_free_r+0x4c>
 8007848:	42a3      	cmp	r3, r4
 800784a:	d9fa      	bls.n	8007842 <_free_r+0x42>
 800784c:	6811      	ldr	r1, [r2, #0]
 800784e:	1850      	adds	r0, r2, r1
 8007850:	42a0      	cmp	r0, r4
 8007852:	d10b      	bne.n	800786c <_free_r+0x6c>
 8007854:	6820      	ldr	r0, [r4, #0]
 8007856:	4401      	add	r1, r0
 8007858:	1850      	adds	r0, r2, r1
 800785a:	4283      	cmp	r3, r0
 800785c:	6011      	str	r1, [r2, #0]
 800785e:	d1e0      	bne.n	8007822 <_free_r+0x22>
 8007860:	6818      	ldr	r0, [r3, #0]
 8007862:	685b      	ldr	r3, [r3, #4]
 8007864:	4408      	add	r0, r1
 8007866:	6010      	str	r0, [r2, #0]
 8007868:	6053      	str	r3, [r2, #4]
 800786a:	e7da      	b.n	8007822 <_free_r+0x22>
 800786c:	d902      	bls.n	8007874 <_free_r+0x74>
 800786e:	230c      	movs	r3, #12
 8007870:	602b      	str	r3, [r5, #0]
 8007872:	e7d6      	b.n	8007822 <_free_r+0x22>
 8007874:	6820      	ldr	r0, [r4, #0]
 8007876:	1821      	adds	r1, r4, r0
 8007878:	428b      	cmp	r3, r1
 800787a:	bf01      	itttt	eq
 800787c:	6819      	ldreq	r1, [r3, #0]
 800787e:	685b      	ldreq	r3, [r3, #4]
 8007880:	1809      	addeq	r1, r1, r0
 8007882:	6021      	streq	r1, [r4, #0]
 8007884:	6063      	str	r3, [r4, #4]
 8007886:	6054      	str	r4, [r2, #4]
 8007888:	e7cb      	b.n	8007822 <_free_r+0x22>
 800788a:	bd38      	pop	{r3, r4, r5, pc}
 800788c:	2000039c 	.word	0x2000039c

08007890 <_Balloc>:
 8007890:	b570      	push	{r4, r5, r6, lr}
 8007892:	69c6      	ldr	r6, [r0, #28]
 8007894:	4604      	mov	r4, r0
 8007896:	460d      	mov	r5, r1
 8007898:	b976      	cbnz	r6, 80078b8 <_Balloc+0x28>
 800789a:	2010      	movs	r0, #16
 800789c:	f7fe f9e4 	bl	8005c68 <malloc>
 80078a0:	4602      	mov	r2, r0
 80078a2:	61e0      	str	r0, [r4, #28]
 80078a4:	b920      	cbnz	r0, 80078b0 <_Balloc+0x20>
 80078a6:	216b      	movs	r1, #107	@ 0x6b
 80078a8:	4b17      	ldr	r3, [pc, #92]	@ (8007908 <_Balloc+0x78>)
 80078aa:	4818      	ldr	r0, [pc, #96]	@ (800790c <_Balloc+0x7c>)
 80078ac:	f000 fd92 	bl	80083d4 <__assert_func>
 80078b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80078b4:	6006      	str	r6, [r0, #0]
 80078b6:	60c6      	str	r6, [r0, #12]
 80078b8:	69e6      	ldr	r6, [r4, #28]
 80078ba:	68f3      	ldr	r3, [r6, #12]
 80078bc:	b183      	cbz	r3, 80078e0 <_Balloc+0x50>
 80078be:	69e3      	ldr	r3, [r4, #28]
 80078c0:	68db      	ldr	r3, [r3, #12]
 80078c2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80078c6:	b9b8      	cbnz	r0, 80078f8 <_Balloc+0x68>
 80078c8:	2101      	movs	r1, #1
 80078ca:	fa01 f605 	lsl.w	r6, r1, r5
 80078ce:	1d72      	adds	r2, r6, #5
 80078d0:	4620      	mov	r0, r4
 80078d2:	0092      	lsls	r2, r2, #2
 80078d4:	f000 fd9c 	bl	8008410 <_calloc_r>
 80078d8:	b160      	cbz	r0, 80078f4 <_Balloc+0x64>
 80078da:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80078de:	e00e      	b.n	80078fe <_Balloc+0x6e>
 80078e0:	2221      	movs	r2, #33	@ 0x21
 80078e2:	2104      	movs	r1, #4
 80078e4:	4620      	mov	r0, r4
 80078e6:	f000 fd93 	bl	8008410 <_calloc_r>
 80078ea:	69e3      	ldr	r3, [r4, #28]
 80078ec:	60f0      	str	r0, [r6, #12]
 80078ee:	68db      	ldr	r3, [r3, #12]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d1e4      	bne.n	80078be <_Balloc+0x2e>
 80078f4:	2000      	movs	r0, #0
 80078f6:	bd70      	pop	{r4, r5, r6, pc}
 80078f8:	6802      	ldr	r2, [r0, #0]
 80078fa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80078fe:	2300      	movs	r3, #0
 8007900:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007904:	e7f7      	b.n	80078f6 <_Balloc+0x66>
 8007906:	bf00      	nop
 8007908:	08008cf0 	.word	0x08008cf0
 800790c:	08008d70 	.word	0x08008d70

08007910 <_Bfree>:
 8007910:	b570      	push	{r4, r5, r6, lr}
 8007912:	69c6      	ldr	r6, [r0, #28]
 8007914:	4605      	mov	r5, r0
 8007916:	460c      	mov	r4, r1
 8007918:	b976      	cbnz	r6, 8007938 <_Bfree+0x28>
 800791a:	2010      	movs	r0, #16
 800791c:	f7fe f9a4 	bl	8005c68 <malloc>
 8007920:	4602      	mov	r2, r0
 8007922:	61e8      	str	r0, [r5, #28]
 8007924:	b920      	cbnz	r0, 8007930 <_Bfree+0x20>
 8007926:	218f      	movs	r1, #143	@ 0x8f
 8007928:	4b08      	ldr	r3, [pc, #32]	@ (800794c <_Bfree+0x3c>)
 800792a:	4809      	ldr	r0, [pc, #36]	@ (8007950 <_Bfree+0x40>)
 800792c:	f000 fd52 	bl	80083d4 <__assert_func>
 8007930:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007934:	6006      	str	r6, [r0, #0]
 8007936:	60c6      	str	r6, [r0, #12]
 8007938:	b13c      	cbz	r4, 800794a <_Bfree+0x3a>
 800793a:	69eb      	ldr	r3, [r5, #28]
 800793c:	6862      	ldr	r2, [r4, #4]
 800793e:	68db      	ldr	r3, [r3, #12]
 8007940:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007944:	6021      	str	r1, [r4, #0]
 8007946:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800794a:	bd70      	pop	{r4, r5, r6, pc}
 800794c:	08008cf0 	.word	0x08008cf0
 8007950:	08008d70 	.word	0x08008d70

08007954 <__multadd>:
 8007954:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007958:	4607      	mov	r7, r0
 800795a:	460c      	mov	r4, r1
 800795c:	461e      	mov	r6, r3
 800795e:	2000      	movs	r0, #0
 8007960:	690d      	ldr	r5, [r1, #16]
 8007962:	f101 0c14 	add.w	ip, r1, #20
 8007966:	f8dc 3000 	ldr.w	r3, [ip]
 800796a:	3001      	adds	r0, #1
 800796c:	b299      	uxth	r1, r3
 800796e:	fb02 6101 	mla	r1, r2, r1, r6
 8007972:	0c1e      	lsrs	r6, r3, #16
 8007974:	0c0b      	lsrs	r3, r1, #16
 8007976:	fb02 3306 	mla	r3, r2, r6, r3
 800797a:	b289      	uxth	r1, r1
 800797c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007980:	4285      	cmp	r5, r0
 8007982:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007986:	f84c 1b04 	str.w	r1, [ip], #4
 800798a:	dcec      	bgt.n	8007966 <__multadd+0x12>
 800798c:	b30e      	cbz	r6, 80079d2 <__multadd+0x7e>
 800798e:	68a3      	ldr	r3, [r4, #8]
 8007990:	42ab      	cmp	r3, r5
 8007992:	dc19      	bgt.n	80079c8 <__multadd+0x74>
 8007994:	6861      	ldr	r1, [r4, #4]
 8007996:	4638      	mov	r0, r7
 8007998:	3101      	adds	r1, #1
 800799a:	f7ff ff79 	bl	8007890 <_Balloc>
 800799e:	4680      	mov	r8, r0
 80079a0:	b928      	cbnz	r0, 80079ae <__multadd+0x5a>
 80079a2:	4602      	mov	r2, r0
 80079a4:	21ba      	movs	r1, #186	@ 0xba
 80079a6:	4b0c      	ldr	r3, [pc, #48]	@ (80079d8 <__multadd+0x84>)
 80079a8:	480c      	ldr	r0, [pc, #48]	@ (80079dc <__multadd+0x88>)
 80079aa:	f000 fd13 	bl	80083d4 <__assert_func>
 80079ae:	6922      	ldr	r2, [r4, #16]
 80079b0:	f104 010c 	add.w	r1, r4, #12
 80079b4:	3202      	adds	r2, #2
 80079b6:	0092      	lsls	r2, r2, #2
 80079b8:	300c      	adds	r0, #12
 80079ba:	f000 fcfd 	bl	80083b8 <memcpy>
 80079be:	4621      	mov	r1, r4
 80079c0:	4638      	mov	r0, r7
 80079c2:	f7ff ffa5 	bl	8007910 <_Bfree>
 80079c6:	4644      	mov	r4, r8
 80079c8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80079cc:	3501      	adds	r5, #1
 80079ce:	615e      	str	r6, [r3, #20]
 80079d0:	6125      	str	r5, [r4, #16]
 80079d2:	4620      	mov	r0, r4
 80079d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079d8:	08008d5f 	.word	0x08008d5f
 80079dc:	08008d70 	.word	0x08008d70

080079e0 <__hi0bits>:
 80079e0:	4603      	mov	r3, r0
 80079e2:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80079e6:	bf3a      	itte	cc
 80079e8:	0403      	lslcc	r3, r0, #16
 80079ea:	2010      	movcc	r0, #16
 80079ec:	2000      	movcs	r0, #0
 80079ee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80079f2:	bf3c      	itt	cc
 80079f4:	021b      	lslcc	r3, r3, #8
 80079f6:	3008      	addcc	r0, #8
 80079f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80079fc:	bf3c      	itt	cc
 80079fe:	011b      	lslcc	r3, r3, #4
 8007a00:	3004      	addcc	r0, #4
 8007a02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a06:	bf3c      	itt	cc
 8007a08:	009b      	lslcc	r3, r3, #2
 8007a0a:	3002      	addcc	r0, #2
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	db05      	blt.n	8007a1c <__hi0bits+0x3c>
 8007a10:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007a14:	f100 0001 	add.w	r0, r0, #1
 8007a18:	bf08      	it	eq
 8007a1a:	2020      	moveq	r0, #32
 8007a1c:	4770      	bx	lr

08007a1e <__lo0bits>:
 8007a1e:	6803      	ldr	r3, [r0, #0]
 8007a20:	4602      	mov	r2, r0
 8007a22:	f013 0007 	ands.w	r0, r3, #7
 8007a26:	d00b      	beq.n	8007a40 <__lo0bits+0x22>
 8007a28:	07d9      	lsls	r1, r3, #31
 8007a2a:	d421      	bmi.n	8007a70 <__lo0bits+0x52>
 8007a2c:	0798      	lsls	r0, r3, #30
 8007a2e:	bf49      	itett	mi
 8007a30:	085b      	lsrmi	r3, r3, #1
 8007a32:	089b      	lsrpl	r3, r3, #2
 8007a34:	2001      	movmi	r0, #1
 8007a36:	6013      	strmi	r3, [r2, #0]
 8007a38:	bf5c      	itt	pl
 8007a3a:	2002      	movpl	r0, #2
 8007a3c:	6013      	strpl	r3, [r2, #0]
 8007a3e:	4770      	bx	lr
 8007a40:	b299      	uxth	r1, r3
 8007a42:	b909      	cbnz	r1, 8007a48 <__lo0bits+0x2a>
 8007a44:	2010      	movs	r0, #16
 8007a46:	0c1b      	lsrs	r3, r3, #16
 8007a48:	b2d9      	uxtb	r1, r3
 8007a4a:	b909      	cbnz	r1, 8007a50 <__lo0bits+0x32>
 8007a4c:	3008      	adds	r0, #8
 8007a4e:	0a1b      	lsrs	r3, r3, #8
 8007a50:	0719      	lsls	r1, r3, #28
 8007a52:	bf04      	itt	eq
 8007a54:	091b      	lsreq	r3, r3, #4
 8007a56:	3004      	addeq	r0, #4
 8007a58:	0799      	lsls	r1, r3, #30
 8007a5a:	bf04      	itt	eq
 8007a5c:	089b      	lsreq	r3, r3, #2
 8007a5e:	3002      	addeq	r0, #2
 8007a60:	07d9      	lsls	r1, r3, #31
 8007a62:	d403      	bmi.n	8007a6c <__lo0bits+0x4e>
 8007a64:	085b      	lsrs	r3, r3, #1
 8007a66:	f100 0001 	add.w	r0, r0, #1
 8007a6a:	d003      	beq.n	8007a74 <__lo0bits+0x56>
 8007a6c:	6013      	str	r3, [r2, #0]
 8007a6e:	4770      	bx	lr
 8007a70:	2000      	movs	r0, #0
 8007a72:	4770      	bx	lr
 8007a74:	2020      	movs	r0, #32
 8007a76:	4770      	bx	lr

08007a78 <__i2b>:
 8007a78:	b510      	push	{r4, lr}
 8007a7a:	460c      	mov	r4, r1
 8007a7c:	2101      	movs	r1, #1
 8007a7e:	f7ff ff07 	bl	8007890 <_Balloc>
 8007a82:	4602      	mov	r2, r0
 8007a84:	b928      	cbnz	r0, 8007a92 <__i2b+0x1a>
 8007a86:	f240 1145 	movw	r1, #325	@ 0x145
 8007a8a:	4b04      	ldr	r3, [pc, #16]	@ (8007a9c <__i2b+0x24>)
 8007a8c:	4804      	ldr	r0, [pc, #16]	@ (8007aa0 <__i2b+0x28>)
 8007a8e:	f000 fca1 	bl	80083d4 <__assert_func>
 8007a92:	2301      	movs	r3, #1
 8007a94:	6144      	str	r4, [r0, #20]
 8007a96:	6103      	str	r3, [r0, #16]
 8007a98:	bd10      	pop	{r4, pc}
 8007a9a:	bf00      	nop
 8007a9c:	08008d5f 	.word	0x08008d5f
 8007aa0:	08008d70 	.word	0x08008d70

08007aa4 <__multiply>:
 8007aa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007aa8:	4617      	mov	r7, r2
 8007aaa:	690a      	ldr	r2, [r1, #16]
 8007aac:	693b      	ldr	r3, [r7, #16]
 8007aae:	4689      	mov	r9, r1
 8007ab0:	429a      	cmp	r2, r3
 8007ab2:	bfa2      	ittt	ge
 8007ab4:	463b      	movge	r3, r7
 8007ab6:	460f      	movge	r7, r1
 8007ab8:	4699      	movge	r9, r3
 8007aba:	693d      	ldr	r5, [r7, #16]
 8007abc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007ac0:	68bb      	ldr	r3, [r7, #8]
 8007ac2:	6879      	ldr	r1, [r7, #4]
 8007ac4:	eb05 060a 	add.w	r6, r5, sl
 8007ac8:	42b3      	cmp	r3, r6
 8007aca:	b085      	sub	sp, #20
 8007acc:	bfb8      	it	lt
 8007ace:	3101      	addlt	r1, #1
 8007ad0:	f7ff fede 	bl	8007890 <_Balloc>
 8007ad4:	b930      	cbnz	r0, 8007ae4 <__multiply+0x40>
 8007ad6:	4602      	mov	r2, r0
 8007ad8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007adc:	4b40      	ldr	r3, [pc, #256]	@ (8007be0 <__multiply+0x13c>)
 8007ade:	4841      	ldr	r0, [pc, #260]	@ (8007be4 <__multiply+0x140>)
 8007ae0:	f000 fc78 	bl	80083d4 <__assert_func>
 8007ae4:	f100 0414 	add.w	r4, r0, #20
 8007ae8:	4623      	mov	r3, r4
 8007aea:	2200      	movs	r2, #0
 8007aec:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007af0:	4573      	cmp	r3, lr
 8007af2:	d320      	bcc.n	8007b36 <__multiply+0x92>
 8007af4:	f107 0814 	add.w	r8, r7, #20
 8007af8:	f109 0114 	add.w	r1, r9, #20
 8007afc:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007b00:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007b04:	9302      	str	r3, [sp, #8]
 8007b06:	1beb      	subs	r3, r5, r7
 8007b08:	3b15      	subs	r3, #21
 8007b0a:	f023 0303 	bic.w	r3, r3, #3
 8007b0e:	3304      	adds	r3, #4
 8007b10:	3715      	adds	r7, #21
 8007b12:	42bd      	cmp	r5, r7
 8007b14:	bf38      	it	cc
 8007b16:	2304      	movcc	r3, #4
 8007b18:	9301      	str	r3, [sp, #4]
 8007b1a:	9b02      	ldr	r3, [sp, #8]
 8007b1c:	9103      	str	r1, [sp, #12]
 8007b1e:	428b      	cmp	r3, r1
 8007b20:	d80c      	bhi.n	8007b3c <__multiply+0x98>
 8007b22:	2e00      	cmp	r6, #0
 8007b24:	dd03      	ble.n	8007b2e <__multiply+0x8a>
 8007b26:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d055      	beq.n	8007bda <__multiply+0x136>
 8007b2e:	6106      	str	r6, [r0, #16]
 8007b30:	b005      	add	sp, #20
 8007b32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b36:	f843 2b04 	str.w	r2, [r3], #4
 8007b3a:	e7d9      	b.n	8007af0 <__multiply+0x4c>
 8007b3c:	f8b1 a000 	ldrh.w	sl, [r1]
 8007b40:	f1ba 0f00 	cmp.w	sl, #0
 8007b44:	d01f      	beq.n	8007b86 <__multiply+0xe2>
 8007b46:	46c4      	mov	ip, r8
 8007b48:	46a1      	mov	r9, r4
 8007b4a:	2700      	movs	r7, #0
 8007b4c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007b50:	f8d9 3000 	ldr.w	r3, [r9]
 8007b54:	fa1f fb82 	uxth.w	fp, r2
 8007b58:	b29b      	uxth	r3, r3
 8007b5a:	fb0a 330b 	mla	r3, sl, fp, r3
 8007b5e:	443b      	add	r3, r7
 8007b60:	f8d9 7000 	ldr.w	r7, [r9]
 8007b64:	0c12      	lsrs	r2, r2, #16
 8007b66:	0c3f      	lsrs	r7, r7, #16
 8007b68:	fb0a 7202 	mla	r2, sl, r2, r7
 8007b6c:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007b70:	b29b      	uxth	r3, r3
 8007b72:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b76:	4565      	cmp	r5, ip
 8007b78:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007b7c:	f849 3b04 	str.w	r3, [r9], #4
 8007b80:	d8e4      	bhi.n	8007b4c <__multiply+0xa8>
 8007b82:	9b01      	ldr	r3, [sp, #4]
 8007b84:	50e7      	str	r7, [r4, r3]
 8007b86:	9b03      	ldr	r3, [sp, #12]
 8007b88:	3104      	adds	r1, #4
 8007b8a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007b8e:	f1b9 0f00 	cmp.w	r9, #0
 8007b92:	d020      	beq.n	8007bd6 <__multiply+0x132>
 8007b94:	4647      	mov	r7, r8
 8007b96:	46a4      	mov	ip, r4
 8007b98:	f04f 0a00 	mov.w	sl, #0
 8007b9c:	6823      	ldr	r3, [r4, #0]
 8007b9e:	f8b7 b000 	ldrh.w	fp, [r7]
 8007ba2:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007ba6:	b29b      	uxth	r3, r3
 8007ba8:	fb09 220b 	mla	r2, r9, fp, r2
 8007bac:	4452      	add	r2, sl
 8007bae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007bb2:	f84c 3b04 	str.w	r3, [ip], #4
 8007bb6:	f857 3b04 	ldr.w	r3, [r7], #4
 8007bba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007bbe:	f8bc 3000 	ldrh.w	r3, [ip]
 8007bc2:	42bd      	cmp	r5, r7
 8007bc4:	fb09 330a 	mla	r3, r9, sl, r3
 8007bc8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007bcc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007bd0:	d8e5      	bhi.n	8007b9e <__multiply+0xfa>
 8007bd2:	9a01      	ldr	r2, [sp, #4]
 8007bd4:	50a3      	str	r3, [r4, r2]
 8007bd6:	3404      	adds	r4, #4
 8007bd8:	e79f      	b.n	8007b1a <__multiply+0x76>
 8007bda:	3e01      	subs	r6, #1
 8007bdc:	e7a1      	b.n	8007b22 <__multiply+0x7e>
 8007bde:	bf00      	nop
 8007be0:	08008d5f 	.word	0x08008d5f
 8007be4:	08008d70 	.word	0x08008d70

08007be8 <__pow5mult>:
 8007be8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007bec:	4615      	mov	r5, r2
 8007bee:	f012 0203 	ands.w	r2, r2, #3
 8007bf2:	4607      	mov	r7, r0
 8007bf4:	460e      	mov	r6, r1
 8007bf6:	d007      	beq.n	8007c08 <__pow5mult+0x20>
 8007bf8:	4c25      	ldr	r4, [pc, #148]	@ (8007c90 <__pow5mult+0xa8>)
 8007bfa:	3a01      	subs	r2, #1
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007c02:	f7ff fea7 	bl	8007954 <__multadd>
 8007c06:	4606      	mov	r6, r0
 8007c08:	10ad      	asrs	r5, r5, #2
 8007c0a:	d03d      	beq.n	8007c88 <__pow5mult+0xa0>
 8007c0c:	69fc      	ldr	r4, [r7, #28]
 8007c0e:	b97c      	cbnz	r4, 8007c30 <__pow5mult+0x48>
 8007c10:	2010      	movs	r0, #16
 8007c12:	f7fe f829 	bl	8005c68 <malloc>
 8007c16:	4602      	mov	r2, r0
 8007c18:	61f8      	str	r0, [r7, #28]
 8007c1a:	b928      	cbnz	r0, 8007c28 <__pow5mult+0x40>
 8007c1c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007c20:	4b1c      	ldr	r3, [pc, #112]	@ (8007c94 <__pow5mult+0xac>)
 8007c22:	481d      	ldr	r0, [pc, #116]	@ (8007c98 <__pow5mult+0xb0>)
 8007c24:	f000 fbd6 	bl	80083d4 <__assert_func>
 8007c28:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007c2c:	6004      	str	r4, [r0, #0]
 8007c2e:	60c4      	str	r4, [r0, #12]
 8007c30:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007c34:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007c38:	b94c      	cbnz	r4, 8007c4e <__pow5mult+0x66>
 8007c3a:	f240 2171 	movw	r1, #625	@ 0x271
 8007c3e:	4638      	mov	r0, r7
 8007c40:	f7ff ff1a 	bl	8007a78 <__i2b>
 8007c44:	2300      	movs	r3, #0
 8007c46:	4604      	mov	r4, r0
 8007c48:	f8c8 0008 	str.w	r0, [r8, #8]
 8007c4c:	6003      	str	r3, [r0, #0]
 8007c4e:	f04f 0900 	mov.w	r9, #0
 8007c52:	07eb      	lsls	r3, r5, #31
 8007c54:	d50a      	bpl.n	8007c6c <__pow5mult+0x84>
 8007c56:	4631      	mov	r1, r6
 8007c58:	4622      	mov	r2, r4
 8007c5a:	4638      	mov	r0, r7
 8007c5c:	f7ff ff22 	bl	8007aa4 <__multiply>
 8007c60:	4680      	mov	r8, r0
 8007c62:	4631      	mov	r1, r6
 8007c64:	4638      	mov	r0, r7
 8007c66:	f7ff fe53 	bl	8007910 <_Bfree>
 8007c6a:	4646      	mov	r6, r8
 8007c6c:	106d      	asrs	r5, r5, #1
 8007c6e:	d00b      	beq.n	8007c88 <__pow5mult+0xa0>
 8007c70:	6820      	ldr	r0, [r4, #0]
 8007c72:	b938      	cbnz	r0, 8007c84 <__pow5mult+0x9c>
 8007c74:	4622      	mov	r2, r4
 8007c76:	4621      	mov	r1, r4
 8007c78:	4638      	mov	r0, r7
 8007c7a:	f7ff ff13 	bl	8007aa4 <__multiply>
 8007c7e:	6020      	str	r0, [r4, #0]
 8007c80:	f8c0 9000 	str.w	r9, [r0]
 8007c84:	4604      	mov	r4, r0
 8007c86:	e7e4      	b.n	8007c52 <__pow5mult+0x6a>
 8007c88:	4630      	mov	r0, r6
 8007c8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c8e:	bf00      	nop
 8007c90:	08008e20 	.word	0x08008e20
 8007c94:	08008cf0 	.word	0x08008cf0
 8007c98:	08008d70 	.word	0x08008d70

08007c9c <__lshift>:
 8007c9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ca0:	460c      	mov	r4, r1
 8007ca2:	4607      	mov	r7, r0
 8007ca4:	4691      	mov	r9, r2
 8007ca6:	6923      	ldr	r3, [r4, #16]
 8007ca8:	6849      	ldr	r1, [r1, #4]
 8007caa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007cae:	68a3      	ldr	r3, [r4, #8]
 8007cb0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007cb4:	f108 0601 	add.w	r6, r8, #1
 8007cb8:	42b3      	cmp	r3, r6
 8007cba:	db0b      	blt.n	8007cd4 <__lshift+0x38>
 8007cbc:	4638      	mov	r0, r7
 8007cbe:	f7ff fde7 	bl	8007890 <_Balloc>
 8007cc2:	4605      	mov	r5, r0
 8007cc4:	b948      	cbnz	r0, 8007cda <__lshift+0x3e>
 8007cc6:	4602      	mov	r2, r0
 8007cc8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007ccc:	4b27      	ldr	r3, [pc, #156]	@ (8007d6c <__lshift+0xd0>)
 8007cce:	4828      	ldr	r0, [pc, #160]	@ (8007d70 <__lshift+0xd4>)
 8007cd0:	f000 fb80 	bl	80083d4 <__assert_func>
 8007cd4:	3101      	adds	r1, #1
 8007cd6:	005b      	lsls	r3, r3, #1
 8007cd8:	e7ee      	b.n	8007cb8 <__lshift+0x1c>
 8007cda:	2300      	movs	r3, #0
 8007cdc:	f100 0114 	add.w	r1, r0, #20
 8007ce0:	f100 0210 	add.w	r2, r0, #16
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	4553      	cmp	r3, sl
 8007ce8:	db33      	blt.n	8007d52 <__lshift+0xb6>
 8007cea:	6920      	ldr	r0, [r4, #16]
 8007cec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007cf0:	f104 0314 	add.w	r3, r4, #20
 8007cf4:	f019 091f 	ands.w	r9, r9, #31
 8007cf8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007cfc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007d00:	d02b      	beq.n	8007d5a <__lshift+0xbe>
 8007d02:	468a      	mov	sl, r1
 8007d04:	2200      	movs	r2, #0
 8007d06:	f1c9 0e20 	rsb	lr, r9, #32
 8007d0a:	6818      	ldr	r0, [r3, #0]
 8007d0c:	fa00 f009 	lsl.w	r0, r0, r9
 8007d10:	4310      	orrs	r0, r2
 8007d12:	f84a 0b04 	str.w	r0, [sl], #4
 8007d16:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d1a:	459c      	cmp	ip, r3
 8007d1c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007d20:	d8f3      	bhi.n	8007d0a <__lshift+0x6e>
 8007d22:	ebac 0304 	sub.w	r3, ip, r4
 8007d26:	3b15      	subs	r3, #21
 8007d28:	f023 0303 	bic.w	r3, r3, #3
 8007d2c:	3304      	adds	r3, #4
 8007d2e:	f104 0015 	add.w	r0, r4, #21
 8007d32:	4560      	cmp	r0, ip
 8007d34:	bf88      	it	hi
 8007d36:	2304      	movhi	r3, #4
 8007d38:	50ca      	str	r2, [r1, r3]
 8007d3a:	b10a      	cbz	r2, 8007d40 <__lshift+0xa4>
 8007d3c:	f108 0602 	add.w	r6, r8, #2
 8007d40:	3e01      	subs	r6, #1
 8007d42:	4638      	mov	r0, r7
 8007d44:	4621      	mov	r1, r4
 8007d46:	612e      	str	r6, [r5, #16]
 8007d48:	f7ff fde2 	bl	8007910 <_Bfree>
 8007d4c:	4628      	mov	r0, r5
 8007d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d52:	f842 0f04 	str.w	r0, [r2, #4]!
 8007d56:	3301      	adds	r3, #1
 8007d58:	e7c5      	b.n	8007ce6 <__lshift+0x4a>
 8007d5a:	3904      	subs	r1, #4
 8007d5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d60:	459c      	cmp	ip, r3
 8007d62:	f841 2f04 	str.w	r2, [r1, #4]!
 8007d66:	d8f9      	bhi.n	8007d5c <__lshift+0xc0>
 8007d68:	e7ea      	b.n	8007d40 <__lshift+0xa4>
 8007d6a:	bf00      	nop
 8007d6c:	08008d5f 	.word	0x08008d5f
 8007d70:	08008d70 	.word	0x08008d70

08007d74 <__mcmp>:
 8007d74:	4603      	mov	r3, r0
 8007d76:	690a      	ldr	r2, [r1, #16]
 8007d78:	6900      	ldr	r0, [r0, #16]
 8007d7a:	b530      	push	{r4, r5, lr}
 8007d7c:	1a80      	subs	r0, r0, r2
 8007d7e:	d10e      	bne.n	8007d9e <__mcmp+0x2a>
 8007d80:	3314      	adds	r3, #20
 8007d82:	3114      	adds	r1, #20
 8007d84:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007d88:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007d8c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007d90:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007d94:	4295      	cmp	r5, r2
 8007d96:	d003      	beq.n	8007da0 <__mcmp+0x2c>
 8007d98:	d205      	bcs.n	8007da6 <__mcmp+0x32>
 8007d9a:	f04f 30ff 	mov.w	r0, #4294967295
 8007d9e:	bd30      	pop	{r4, r5, pc}
 8007da0:	42a3      	cmp	r3, r4
 8007da2:	d3f3      	bcc.n	8007d8c <__mcmp+0x18>
 8007da4:	e7fb      	b.n	8007d9e <__mcmp+0x2a>
 8007da6:	2001      	movs	r0, #1
 8007da8:	e7f9      	b.n	8007d9e <__mcmp+0x2a>
	...

08007dac <__mdiff>:
 8007dac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007db0:	4689      	mov	r9, r1
 8007db2:	4606      	mov	r6, r0
 8007db4:	4611      	mov	r1, r2
 8007db6:	4648      	mov	r0, r9
 8007db8:	4614      	mov	r4, r2
 8007dba:	f7ff ffdb 	bl	8007d74 <__mcmp>
 8007dbe:	1e05      	subs	r5, r0, #0
 8007dc0:	d112      	bne.n	8007de8 <__mdiff+0x3c>
 8007dc2:	4629      	mov	r1, r5
 8007dc4:	4630      	mov	r0, r6
 8007dc6:	f7ff fd63 	bl	8007890 <_Balloc>
 8007dca:	4602      	mov	r2, r0
 8007dcc:	b928      	cbnz	r0, 8007dda <__mdiff+0x2e>
 8007dce:	f240 2137 	movw	r1, #567	@ 0x237
 8007dd2:	4b3e      	ldr	r3, [pc, #248]	@ (8007ecc <__mdiff+0x120>)
 8007dd4:	483e      	ldr	r0, [pc, #248]	@ (8007ed0 <__mdiff+0x124>)
 8007dd6:	f000 fafd 	bl	80083d4 <__assert_func>
 8007dda:	2301      	movs	r3, #1
 8007ddc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007de0:	4610      	mov	r0, r2
 8007de2:	b003      	add	sp, #12
 8007de4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007de8:	bfbc      	itt	lt
 8007dea:	464b      	movlt	r3, r9
 8007dec:	46a1      	movlt	r9, r4
 8007dee:	4630      	mov	r0, r6
 8007df0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007df4:	bfba      	itte	lt
 8007df6:	461c      	movlt	r4, r3
 8007df8:	2501      	movlt	r5, #1
 8007dfa:	2500      	movge	r5, #0
 8007dfc:	f7ff fd48 	bl	8007890 <_Balloc>
 8007e00:	4602      	mov	r2, r0
 8007e02:	b918      	cbnz	r0, 8007e0c <__mdiff+0x60>
 8007e04:	f240 2145 	movw	r1, #581	@ 0x245
 8007e08:	4b30      	ldr	r3, [pc, #192]	@ (8007ecc <__mdiff+0x120>)
 8007e0a:	e7e3      	b.n	8007dd4 <__mdiff+0x28>
 8007e0c:	f100 0b14 	add.w	fp, r0, #20
 8007e10:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007e14:	f109 0310 	add.w	r3, r9, #16
 8007e18:	60c5      	str	r5, [r0, #12]
 8007e1a:	f04f 0c00 	mov.w	ip, #0
 8007e1e:	f109 0514 	add.w	r5, r9, #20
 8007e22:	46d9      	mov	r9, fp
 8007e24:	6926      	ldr	r6, [r4, #16]
 8007e26:	f104 0e14 	add.w	lr, r4, #20
 8007e2a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007e2e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007e32:	9301      	str	r3, [sp, #4]
 8007e34:	9b01      	ldr	r3, [sp, #4]
 8007e36:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007e3a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007e3e:	b281      	uxth	r1, r0
 8007e40:	9301      	str	r3, [sp, #4]
 8007e42:	fa1f f38a 	uxth.w	r3, sl
 8007e46:	1a5b      	subs	r3, r3, r1
 8007e48:	0c00      	lsrs	r0, r0, #16
 8007e4a:	4463      	add	r3, ip
 8007e4c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007e50:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007e54:	b29b      	uxth	r3, r3
 8007e56:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007e5a:	4576      	cmp	r6, lr
 8007e5c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007e60:	f849 3b04 	str.w	r3, [r9], #4
 8007e64:	d8e6      	bhi.n	8007e34 <__mdiff+0x88>
 8007e66:	1b33      	subs	r3, r6, r4
 8007e68:	3b15      	subs	r3, #21
 8007e6a:	f023 0303 	bic.w	r3, r3, #3
 8007e6e:	3415      	adds	r4, #21
 8007e70:	3304      	adds	r3, #4
 8007e72:	42a6      	cmp	r6, r4
 8007e74:	bf38      	it	cc
 8007e76:	2304      	movcc	r3, #4
 8007e78:	441d      	add	r5, r3
 8007e7a:	445b      	add	r3, fp
 8007e7c:	461e      	mov	r6, r3
 8007e7e:	462c      	mov	r4, r5
 8007e80:	4544      	cmp	r4, r8
 8007e82:	d30e      	bcc.n	8007ea2 <__mdiff+0xf6>
 8007e84:	f108 0103 	add.w	r1, r8, #3
 8007e88:	1b49      	subs	r1, r1, r5
 8007e8a:	f021 0103 	bic.w	r1, r1, #3
 8007e8e:	3d03      	subs	r5, #3
 8007e90:	45a8      	cmp	r8, r5
 8007e92:	bf38      	it	cc
 8007e94:	2100      	movcc	r1, #0
 8007e96:	440b      	add	r3, r1
 8007e98:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007e9c:	b199      	cbz	r1, 8007ec6 <__mdiff+0x11a>
 8007e9e:	6117      	str	r7, [r2, #16]
 8007ea0:	e79e      	b.n	8007de0 <__mdiff+0x34>
 8007ea2:	46e6      	mov	lr, ip
 8007ea4:	f854 1b04 	ldr.w	r1, [r4], #4
 8007ea8:	fa1f fc81 	uxth.w	ip, r1
 8007eac:	44f4      	add	ip, lr
 8007eae:	0c08      	lsrs	r0, r1, #16
 8007eb0:	4471      	add	r1, lr
 8007eb2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007eb6:	b289      	uxth	r1, r1
 8007eb8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007ebc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007ec0:	f846 1b04 	str.w	r1, [r6], #4
 8007ec4:	e7dc      	b.n	8007e80 <__mdiff+0xd4>
 8007ec6:	3f01      	subs	r7, #1
 8007ec8:	e7e6      	b.n	8007e98 <__mdiff+0xec>
 8007eca:	bf00      	nop
 8007ecc:	08008d5f 	.word	0x08008d5f
 8007ed0:	08008d70 	.word	0x08008d70

08007ed4 <__d2b>:
 8007ed4:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007ed8:	2101      	movs	r1, #1
 8007eda:	4690      	mov	r8, r2
 8007edc:	4699      	mov	r9, r3
 8007ede:	9e08      	ldr	r6, [sp, #32]
 8007ee0:	f7ff fcd6 	bl	8007890 <_Balloc>
 8007ee4:	4604      	mov	r4, r0
 8007ee6:	b930      	cbnz	r0, 8007ef6 <__d2b+0x22>
 8007ee8:	4602      	mov	r2, r0
 8007eea:	f240 310f 	movw	r1, #783	@ 0x30f
 8007eee:	4b23      	ldr	r3, [pc, #140]	@ (8007f7c <__d2b+0xa8>)
 8007ef0:	4823      	ldr	r0, [pc, #140]	@ (8007f80 <__d2b+0xac>)
 8007ef2:	f000 fa6f 	bl	80083d4 <__assert_func>
 8007ef6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007efa:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007efe:	b10d      	cbz	r5, 8007f04 <__d2b+0x30>
 8007f00:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007f04:	9301      	str	r3, [sp, #4]
 8007f06:	f1b8 0300 	subs.w	r3, r8, #0
 8007f0a:	d024      	beq.n	8007f56 <__d2b+0x82>
 8007f0c:	4668      	mov	r0, sp
 8007f0e:	9300      	str	r3, [sp, #0]
 8007f10:	f7ff fd85 	bl	8007a1e <__lo0bits>
 8007f14:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007f18:	b1d8      	cbz	r0, 8007f52 <__d2b+0x7e>
 8007f1a:	f1c0 0320 	rsb	r3, r0, #32
 8007f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8007f22:	430b      	orrs	r3, r1
 8007f24:	40c2      	lsrs	r2, r0
 8007f26:	6163      	str	r3, [r4, #20]
 8007f28:	9201      	str	r2, [sp, #4]
 8007f2a:	9b01      	ldr	r3, [sp, #4]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	bf0c      	ite	eq
 8007f30:	2201      	moveq	r2, #1
 8007f32:	2202      	movne	r2, #2
 8007f34:	61a3      	str	r3, [r4, #24]
 8007f36:	6122      	str	r2, [r4, #16]
 8007f38:	b1ad      	cbz	r5, 8007f66 <__d2b+0x92>
 8007f3a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007f3e:	4405      	add	r5, r0
 8007f40:	6035      	str	r5, [r6, #0]
 8007f42:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007f46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f48:	6018      	str	r0, [r3, #0]
 8007f4a:	4620      	mov	r0, r4
 8007f4c:	b002      	add	sp, #8
 8007f4e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8007f52:	6161      	str	r1, [r4, #20]
 8007f54:	e7e9      	b.n	8007f2a <__d2b+0x56>
 8007f56:	a801      	add	r0, sp, #4
 8007f58:	f7ff fd61 	bl	8007a1e <__lo0bits>
 8007f5c:	9b01      	ldr	r3, [sp, #4]
 8007f5e:	2201      	movs	r2, #1
 8007f60:	6163      	str	r3, [r4, #20]
 8007f62:	3020      	adds	r0, #32
 8007f64:	e7e7      	b.n	8007f36 <__d2b+0x62>
 8007f66:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007f6a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007f6e:	6030      	str	r0, [r6, #0]
 8007f70:	6918      	ldr	r0, [r3, #16]
 8007f72:	f7ff fd35 	bl	80079e0 <__hi0bits>
 8007f76:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007f7a:	e7e4      	b.n	8007f46 <__d2b+0x72>
 8007f7c:	08008d5f 	.word	0x08008d5f
 8007f80:	08008d70 	.word	0x08008d70

08007f84 <__ssputs_r>:
 8007f84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f88:	461f      	mov	r7, r3
 8007f8a:	688e      	ldr	r6, [r1, #8]
 8007f8c:	4682      	mov	sl, r0
 8007f8e:	42be      	cmp	r6, r7
 8007f90:	460c      	mov	r4, r1
 8007f92:	4690      	mov	r8, r2
 8007f94:	680b      	ldr	r3, [r1, #0]
 8007f96:	d82d      	bhi.n	8007ff4 <__ssputs_r+0x70>
 8007f98:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007f9c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007fa0:	d026      	beq.n	8007ff0 <__ssputs_r+0x6c>
 8007fa2:	6965      	ldr	r5, [r4, #20]
 8007fa4:	6909      	ldr	r1, [r1, #16]
 8007fa6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007faa:	eba3 0901 	sub.w	r9, r3, r1
 8007fae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007fb2:	1c7b      	adds	r3, r7, #1
 8007fb4:	444b      	add	r3, r9
 8007fb6:	106d      	asrs	r5, r5, #1
 8007fb8:	429d      	cmp	r5, r3
 8007fba:	bf38      	it	cc
 8007fbc:	461d      	movcc	r5, r3
 8007fbe:	0553      	lsls	r3, r2, #21
 8007fc0:	d527      	bpl.n	8008012 <__ssputs_r+0x8e>
 8007fc2:	4629      	mov	r1, r5
 8007fc4:	f7fd fe7a 	bl	8005cbc <_malloc_r>
 8007fc8:	4606      	mov	r6, r0
 8007fca:	b360      	cbz	r0, 8008026 <__ssputs_r+0xa2>
 8007fcc:	464a      	mov	r2, r9
 8007fce:	6921      	ldr	r1, [r4, #16]
 8007fd0:	f000 f9f2 	bl	80083b8 <memcpy>
 8007fd4:	89a3      	ldrh	r3, [r4, #12]
 8007fd6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007fda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007fde:	81a3      	strh	r3, [r4, #12]
 8007fe0:	6126      	str	r6, [r4, #16]
 8007fe2:	444e      	add	r6, r9
 8007fe4:	6026      	str	r6, [r4, #0]
 8007fe6:	463e      	mov	r6, r7
 8007fe8:	6165      	str	r5, [r4, #20]
 8007fea:	eba5 0509 	sub.w	r5, r5, r9
 8007fee:	60a5      	str	r5, [r4, #8]
 8007ff0:	42be      	cmp	r6, r7
 8007ff2:	d900      	bls.n	8007ff6 <__ssputs_r+0x72>
 8007ff4:	463e      	mov	r6, r7
 8007ff6:	4632      	mov	r2, r6
 8007ff8:	4641      	mov	r1, r8
 8007ffa:	6820      	ldr	r0, [r4, #0]
 8007ffc:	f000 f9c2 	bl	8008384 <memmove>
 8008000:	2000      	movs	r0, #0
 8008002:	68a3      	ldr	r3, [r4, #8]
 8008004:	1b9b      	subs	r3, r3, r6
 8008006:	60a3      	str	r3, [r4, #8]
 8008008:	6823      	ldr	r3, [r4, #0]
 800800a:	4433      	add	r3, r6
 800800c:	6023      	str	r3, [r4, #0]
 800800e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008012:	462a      	mov	r2, r5
 8008014:	f000 fa22 	bl	800845c <_realloc_r>
 8008018:	4606      	mov	r6, r0
 800801a:	2800      	cmp	r0, #0
 800801c:	d1e0      	bne.n	8007fe0 <__ssputs_r+0x5c>
 800801e:	4650      	mov	r0, sl
 8008020:	6921      	ldr	r1, [r4, #16]
 8008022:	f7ff fbed 	bl	8007800 <_free_r>
 8008026:	230c      	movs	r3, #12
 8008028:	f8ca 3000 	str.w	r3, [sl]
 800802c:	89a3      	ldrh	r3, [r4, #12]
 800802e:	f04f 30ff 	mov.w	r0, #4294967295
 8008032:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008036:	81a3      	strh	r3, [r4, #12]
 8008038:	e7e9      	b.n	800800e <__ssputs_r+0x8a>
	...

0800803c <_svfiprintf_r>:
 800803c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008040:	4698      	mov	r8, r3
 8008042:	898b      	ldrh	r3, [r1, #12]
 8008044:	4607      	mov	r7, r0
 8008046:	061b      	lsls	r3, r3, #24
 8008048:	460d      	mov	r5, r1
 800804a:	4614      	mov	r4, r2
 800804c:	b09d      	sub	sp, #116	@ 0x74
 800804e:	d510      	bpl.n	8008072 <_svfiprintf_r+0x36>
 8008050:	690b      	ldr	r3, [r1, #16]
 8008052:	b973      	cbnz	r3, 8008072 <_svfiprintf_r+0x36>
 8008054:	2140      	movs	r1, #64	@ 0x40
 8008056:	f7fd fe31 	bl	8005cbc <_malloc_r>
 800805a:	6028      	str	r0, [r5, #0]
 800805c:	6128      	str	r0, [r5, #16]
 800805e:	b930      	cbnz	r0, 800806e <_svfiprintf_r+0x32>
 8008060:	230c      	movs	r3, #12
 8008062:	603b      	str	r3, [r7, #0]
 8008064:	f04f 30ff 	mov.w	r0, #4294967295
 8008068:	b01d      	add	sp, #116	@ 0x74
 800806a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800806e:	2340      	movs	r3, #64	@ 0x40
 8008070:	616b      	str	r3, [r5, #20]
 8008072:	2300      	movs	r3, #0
 8008074:	9309      	str	r3, [sp, #36]	@ 0x24
 8008076:	2320      	movs	r3, #32
 8008078:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800807c:	2330      	movs	r3, #48	@ 0x30
 800807e:	f04f 0901 	mov.w	r9, #1
 8008082:	f8cd 800c 	str.w	r8, [sp, #12]
 8008086:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8008220 <_svfiprintf_r+0x1e4>
 800808a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800808e:	4623      	mov	r3, r4
 8008090:	469a      	mov	sl, r3
 8008092:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008096:	b10a      	cbz	r2, 800809c <_svfiprintf_r+0x60>
 8008098:	2a25      	cmp	r2, #37	@ 0x25
 800809a:	d1f9      	bne.n	8008090 <_svfiprintf_r+0x54>
 800809c:	ebba 0b04 	subs.w	fp, sl, r4
 80080a0:	d00b      	beq.n	80080ba <_svfiprintf_r+0x7e>
 80080a2:	465b      	mov	r3, fp
 80080a4:	4622      	mov	r2, r4
 80080a6:	4629      	mov	r1, r5
 80080a8:	4638      	mov	r0, r7
 80080aa:	f7ff ff6b 	bl	8007f84 <__ssputs_r>
 80080ae:	3001      	adds	r0, #1
 80080b0:	f000 80a7 	beq.w	8008202 <_svfiprintf_r+0x1c6>
 80080b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80080b6:	445a      	add	r2, fp
 80080b8:	9209      	str	r2, [sp, #36]	@ 0x24
 80080ba:	f89a 3000 	ldrb.w	r3, [sl]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	f000 809f 	beq.w	8008202 <_svfiprintf_r+0x1c6>
 80080c4:	2300      	movs	r3, #0
 80080c6:	f04f 32ff 	mov.w	r2, #4294967295
 80080ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80080ce:	f10a 0a01 	add.w	sl, sl, #1
 80080d2:	9304      	str	r3, [sp, #16]
 80080d4:	9307      	str	r3, [sp, #28]
 80080d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80080da:	931a      	str	r3, [sp, #104]	@ 0x68
 80080dc:	4654      	mov	r4, sl
 80080de:	2205      	movs	r2, #5
 80080e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080e4:	484e      	ldr	r0, [pc, #312]	@ (8008220 <_svfiprintf_r+0x1e4>)
 80080e6:	f7fe fd1e 	bl	8006b26 <memchr>
 80080ea:	9a04      	ldr	r2, [sp, #16]
 80080ec:	b9d8      	cbnz	r0, 8008126 <_svfiprintf_r+0xea>
 80080ee:	06d0      	lsls	r0, r2, #27
 80080f0:	bf44      	itt	mi
 80080f2:	2320      	movmi	r3, #32
 80080f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80080f8:	0711      	lsls	r1, r2, #28
 80080fa:	bf44      	itt	mi
 80080fc:	232b      	movmi	r3, #43	@ 0x2b
 80080fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008102:	f89a 3000 	ldrb.w	r3, [sl]
 8008106:	2b2a      	cmp	r3, #42	@ 0x2a
 8008108:	d015      	beq.n	8008136 <_svfiprintf_r+0xfa>
 800810a:	4654      	mov	r4, sl
 800810c:	2000      	movs	r0, #0
 800810e:	f04f 0c0a 	mov.w	ip, #10
 8008112:	9a07      	ldr	r2, [sp, #28]
 8008114:	4621      	mov	r1, r4
 8008116:	f811 3b01 	ldrb.w	r3, [r1], #1
 800811a:	3b30      	subs	r3, #48	@ 0x30
 800811c:	2b09      	cmp	r3, #9
 800811e:	d94b      	bls.n	80081b8 <_svfiprintf_r+0x17c>
 8008120:	b1b0      	cbz	r0, 8008150 <_svfiprintf_r+0x114>
 8008122:	9207      	str	r2, [sp, #28]
 8008124:	e014      	b.n	8008150 <_svfiprintf_r+0x114>
 8008126:	eba0 0308 	sub.w	r3, r0, r8
 800812a:	fa09 f303 	lsl.w	r3, r9, r3
 800812e:	4313      	orrs	r3, r2
 8008130:	46a2      	mov	sl, r4
 8008132:	9304      	str	r3, [sp, #16]
 8008134:	e7d2      	b.n	80080dc <_svfiprintf_r+0xa0>
 8008136:	9b03      	ldr	r3, [sp, #12]
 8008138:	1d19      	adds	r1, r3, #4
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	9103      	str	r1, [sp, #12]
 800813e:	2b00      	cmp	r3, #0
 8008140:	bfbb      	ittet	lt
 8008142:	425b      	neglt	r3, r3
 8008144:	f042 0202 	orrlt.w	r2, r2, #2
 8008148:	9307      	strge	r3, [sp, #28]
 800814a:	9307      	strlt	r3, [sp, #28]
 800814c:	bfb8      	it	lt
 800814e:	9204      	strlt	r2, [sp, #16]
 8008150:	7823      	ldrb	r3, [r4, #0]
 8008152:	2b2e      	cmp	r3, #46	@ 0x2e
 8008154:	d10a      	bne.n	800816c <_svfiprintf_r+0x130>
 8008156:	7863      	ldrb	r3, [r4, #1]
 8008158:	2b2a      	cmp	r3, #42	@ 0x2a
 800815a:	d132      	bne.n	80081c2 <_svfiprintf_r+0x186>
 800815c:	9b03      	ldr	r3, [sp, #12]
 800815e:	3402      	adds	r4, #2
 8008160:	1d1a      	adds	r2, r3, #4
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	9203      	str	r2, [sp, #12]
 8008166:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800816a:	9305      	str	r3, [sp, #20]
 800816c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8008224 <_svfiprintf_r+0x1e8>
 8008170:	2203      	movs	r2, #3
 8008172:	4650      	mov	r0, sl
 8008174:	7821      	ldrb	r1, [r4, #0]
 8008176:	f7fe fcd6 	bl	8006b26 <memchr>
 800817a:	b138      	cbz	r0, 800818c <_svfiprintf_r+0x150>
 800817c:	2240      	movs	r2, #64	@ 0x40
 800817e:	9b04      	ldr	r3, [sp, #16]
 8008180:	eba0 000a 	sub.w	r0, r0, sl
 8008184:	4082      	lsls	r2, r0
 8008186:	4313      	orrs	r3, r2
 8008188:	3401      	adds	r4, #1
 800818a:	9304      	str	r3, [sp, #16]
 800818c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008190:	2206      	movs	r2, #6
 8008192:	4825      	ldr	r0, [pc, #148]	@ (8008228 <_svfiprintf_r+0x1ec>)
 8008194:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008198:	f7fe fcc5 	bl	8006b26 <memchr>
 800819c:	2800      	cmp	r0, #0
 800819e:	d036      	beq.n	800820e <_svfiprintf_r+0x1d2>
 80081a0:	4b22      	ldr	r3, [pc, #136]	@ (800822c <_svfiprintf_r+0x1f0>)
 80081a2:	bb1b      	cbnz	r3, 80081ec <_svfiprintf_r+0x1b0>
 80081a4:	9b03      	ldr	r3, [sp, #12]
 80081a6:	3307      	adds	r3, #7
 80081a8:	f023 0307 	bic.w	r3, r3, #7
 80081ac:	3308      	adds	r3, #8
 80081ae:	9303      	str	r3, [sp, #12]
 80081b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081b2:	4433      	add	r3, r6
 80081b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80081b6:	e76a      	b.n	800808e <_svfiprintf_r+0x52>
 80081b8:	460c      	mov	r4, r1
 80081ba:	2001      	movs	r0, #1
 80081bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80081c0:	e7a8      	b.n	8008114 <_svfiprintf_r+0xd8>
 80081c2:	2300      	movs	r3, #0
 80081c4:	f04f 0c0a 	mov.w	ip, #10
 80081c8:	4619      	mov	r1, r3
 80081ca:	3401      	adds	r4, #1
 80081cc:	9305      	str	r3, [sp, #20]
 80081ce:	4620      	mov	r0, r4
 80081d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80081d4:	3a30      	subs	r2, #48	@ 0x30
 80081d6:	2a09      	cmp	r2, #9
 80081d8:	d903      	bls.n	80081e2 <_svfiprintf_r+0x1a6>
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d0c6      	beq.n	800816c <_svfiprintf_r+0x130>
 80081de:	9105      	str	r1, [sp, #20]
 80081e0:	e7c4      	b.n	800816c <_svfiprintf_r+0x130>
 80081e2:	4604      	mov	r4, r0
 80081e4:	2301      	movs	r3, #1
 80081e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80081ea:	e7f0      	b.n	80081ce <_svfiprintf_r+0x192>
 80081ec:	ab03      	add	r3, sp, #12
 80081ee:	9300      	str	r3, [sp, #0]
 80081f0:	462a      	mov	r2, r5
 80081f2:	4638      	mov	r0, r7
 80081f4:	4b0e      	ldr	r3, [pc, #56]	@ (8008230 <_svfiprintf_r+0x1f4>)
 80081f6:	a904      	add	r1, sp, #16
 80081f8:	f7fd ff0e 	bl	8006018 <_printf_float>
 80081fc:	1c42      	adds	r2, r0, #1
 80081fe:	4606      	mov	r6, r0
 8008200:	d1d6      	bne.n	80081b0 <_svfiprintf_r+0x174>
 8008202:	89ab      	ldrh	r3, [r5, #12]
 8008204:	065b      	lsls	r3, r3, #25
 8008206:	f53f af2d 	bmi.w	8008064 <_svfiprintf_r+0x28>
 800820a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800820c:	e72c      	b.n	8008068 <_svfiprintf_r+0x2c>
 800820e:	ab03      	add	r3, sp, #12
 8008210:	9300      	str	r3, [sp, #0]
 8008212:	462a      	mov	r2, r5
 8008214:	4638      	mov	r0, r7
 8008216:	4b06      	ldr	r3, [pc, #24]	@ (8008230 <_svfiprintf_r+0x1f4>)
 8008218:	a904      	add	r1, sp, #16
 800821a:	f7fe f99b 	bl	8006554 <_printf_i>
 800821e:	e7ed      	b.n	80081fc <_svfiprintf_r+0x1c0>
 8008220:	08008dc9 	.word	0x08008dc9
 8008224:	08008dcf 	.word	0x08008dcf
 8008228:	08008dd3 	.word	0x08008dd3
 800822c:	08006019 	.word	0x08006019
 8008230:	08007f85 	.word	0x08007f85

08008234 <__sflush_r>:
 8008234:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800823a:	0716      	lsls	r6, r2, #28
 800823c:	4605      	mov	r5, r0
 800823e:	460c      	mov	r4, r1
 8008240:	d454      	bmi.n	80082ec <__sflush_r+0xb8>
 8008242:	684b      	ldr	r3, [r1, #4]
 8008244:	2b00      	cmp	r3, #0
 8008246:	dc02      	bgt.n	800824e <__sflush_r+0x1a>
 8008248:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800824a:	2b00      	cmp	r3, #0
 800824c:	dd48      	ble.n	80082e0 <__sflush_r+0xac>
 800824e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008250:	2e00      	cmp	r6, #0
 8008252:	d045      	beq.n	80082e0 <__sflush_r+0xac>
 8008254:	2300      	movs	r3, #0
 8008256:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800825a:	682f      	ldr	r7, [r5, #0]
 800825c:	6a21      	ldr	r1, [r4, #32]
 800825e:	602b      	str	r3, [r5, #0]
 8008260:	d030      	beq.n	80082c4 <__sflush_r+0x90>
 8008262:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008264:	89a3      	ldrh	r3, [r4, #12]
 8008266:	0759      	lsls	r1, r3, #29
 8008268:	d505      	bpl.n	8008276 <__sflush_r+0x42>
 800826a:	6863      	ldr	r3, [r4, #4]
 800826c:	1ad2      	subs	r2, r2, r3
 800826e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008270:	b10b      	cbz	r3, 8008276 <__sflush_r+0x42>
 8008272:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008274:	1ad2      	subs	r2, r2, r3
 8008276:	2300      	movs	r3, #0
 8008278:	4628      	mov	r0, r5
 800827a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800827c:	6a21      	ldr	r1, [r4, #32]
 800827e:	47b0      	blx	r6
 8008280:	1c43      	adds	r3, r0, #1
 8008282:	89a3      	ldrh	r3, [r4, #12]
 8008284:	d106      	bne.n	8008294 <__sflush_r+0x60>
 8008286:	6829      	ldr	r1, [r5, #0]
 8008288:	291d      	cmp	r1, #29
 800828a:	d82b      	bhi.n	80082e4 <__sflush_r+0xb0>
 800828c:	4a28      	ldr	r2, [pc, #160]	@ (8008330 <__sflush_r+0xfc>)
 800828e:	40ca      	lsrs	r2, r1
 8008290:	07d6      	lsls	r6, r2, #31
 8008292:	d527      	bpl.n	80082e4 <__sflush_r+0xb0>
 8008294:	2200      	movs	r2, #0
 8008296:	6062      	str	r2, [r4, #4]
 8008298:	6922      	ldr	r2, [r4, #16]
 800829a:	04d9      	lsls	r1, r3, #19
 800829c:	6022      	str	r2, [r4, #0]
 800829e:	d504      	bpl.n	80082aa <__sflush_r+0x76>
 80082a0:	1c42      	adds	r2, r0, #1
 80082a2:	d101      	bne.n	80082a8 <__sflush_r+0x74>
 80082a4:	682b      	ldr	r3, [r5, #0]
 80082a6:	b903      	cbnz	r3, 80082aa <__sflush_r+0x76>
 80082a8:	6560      	str	r0, [r4, #84]	@ 0x54
 80082aa:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80082ac:	602f      	str	r7, [r5, #0]
 80082ae:	b1b9      	cbz	r1, 80082e0 <__sflush_r+0xac>
 80082b0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80082b4:	4299      	cmp	r1, r3
 80082b6:	d002      	beq.n	80082be <__sflush_r+0x8a>
 80082b8:	4628      	mov	r0, r5
 80082ba:	f7ff faa1 	bl	8007800 <_free_r>
 80082be:	2300      	movs	r3, #0
 80082c0:	6363      	str	r3, [r4, #52]	@ 0x34
 80082c2:	e00d      	b.n	80082e0 <__sflush_r+0xac>
 80082c4:	2301      	movs	r3, #1
 80082c6:	4628      	mov	r0, r5
 80082c8:	47b0      	blx	r6
 80082ca:	4602      	mov	r2, r0
 80082cc:	1c50      	adds	r0, r2, #1
 80082ce:	d1c9      	bne.n	8008264 <__sflush_r+0x30>
 80082d0:	682b      	ldr	r3, [r5, #0]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d0c6      	beq.n	8008264 <__sflush_r+0x30>
 80082d6:	2b1d      	cmp	r3, #29
 80082d8:	d001      	beq.n	80082de <__sflush_r+0xaa>
 80082da:	2b16      	cmp	r3, #22
 80082dc:	d11d      	bne.n	800831a <__sflush_r+0xe6>
 80082de:	602f      	str	r7, [r5, #0]
 80082e0:	2000      	movs	r0, #0
 80082e2:	e021      	b.n	8008328 <__sflush_r+0xf4>
 80082e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082e8:	b21b      	sxth	r3, r3
 80082ea:	e01a      	b.n	8008322 <__sflush_r+0xee>
 80082ec:	690f      	ldr	r7, [r1, #16]
 80082ee:	2f00      	cmp	r7, #0
 80082f0:	d0f6      	beq.n	80082e0 <__sflush_r+0xac>
 80082f2:	0793      	lsls	r3, r2, #30
 80082f4:	bf18      	it	ne
 80082f6:	2300      	movne	r3, #0
 80082f8:	680e      	ldr	r6, [r1, #0]
 80082fa:	bf08      	it	eq
 80082fc:	694b      	ldreq	r3, [r1, #20]
 80082fe:	1bf6      	subs	r6, r6, r7
 8008300:	600f      	str	r7, [r1, #0]
 8008302:	608b      	str	r3, [r1, #8]
 8008304:	2e00      	cmp	r6, #0
 8008306:	ddeb      	ble.n	80082e0 <__sflush_r+0xac>
 8008308:	4633      	mov	r3, r6
 800830a:	463a      	mov	r2, r7
 800830c:	4628      	mov	r0, r5
 800830e:	6a21      	ldr	r1, [r4, #32]
 8008310:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8008314:	47e0      	blx	ip
 8008316:	2800      	cmp	r0, #0
 8008318:	dc07      	bgt.n	800832a <__sflush_r+0xf6>
 800831a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800831e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008322:	f04f 30ff 	mov.w	r0, #4294967295
 8008326:	81a3      	strh	r3, [r4, #12]
 8008328:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800832a:	4407      	add	r7, r0
 800832c:	1a36      	subs	r6, r6, r0
 800832e:	e7e9      	b.n	8008304 <__sflush_r+0xd0>
 8008330:	20400001 	.word	0x20400001

08008334 <_fflush_r>:
 8008334:	b538      	push	{r3, r4, r5, lr}
 8008336:	690b      	ldr	r3, [r1, #16]
 8008338:	4605      	mov	r5, r0
 800833a:	460c      	mov	r4, r1
 800833c:	b913      	cbnz	r3, 8008344 <_fflush_r+0x10>
 800833e:	2500      	movs	r5, #0
 8008340:	4628      	mov	r0, r5
 8008342:	bd38      	pop	{r3, r4, r5, pc}
 8008344:	b118      	cbz	r0, 800834e <_fflush_r+0x1a>
 8008346:	6a03      	ldr	r3, [r0, #32]
 8008348:	b90b      	cbnz	r3, 800834e <_fflush_r+0x1a>
 800834a:	f7fe faad 	bl	80068a8 <__sinit>
 800834e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008352:	2b00      	cmp	r3, #0
 8008354:	d0f3      	beq.n	800833e <_fflush_r+0xa>
 8008356:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008358:	07d0      	lsls	r0, r2, #31
 800835a:	d404      	bmi.n	8008366 <_fflush_r+0x32>
 800835c:	0599      	lsls	r1, r3, #22
 800835e:	d402      	bmi.n	8008366 <_fflush_r+0x32>
 8008360:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008362:	f7fe fbde 	bl	8006b22 <__retarget_lock_acquire_recursive>
 8008366:	4628      	mov	r0, r5
 8008368:	4621      	mov	r1, r4
 800836a:	f7ff ff63 	bl	8008234 <__sflush_r>
 800836e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008370:	4605      	mov	r5, r0
 8008372:	07da      	lsls	r2, r3, #31
 8008374:	d4e4      	bmi.n	8008340 <_fflush_r+0xc>
 8008376:	89a3      	ldrh	r3, [r4, #12]
 8008378:	059b      	lsls	r3, r3, #22
 800837a:	d4e1      	bmi.n	8008340 <_fflush_r+0xc>
 800837c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800837e:	f7fe fbd1 	bl	8006b24 <__retarget_lock_release_recursive>
 8008382:	e7dd      	b.n	8008340 <_fflush_r+0xc>

08008384 <memmove>:
 8008384:	4288      	cmp	r0, r1
 8008386:	b510      	push	{r4, lr}
 8008388:	eb01 0402 	add.w	r4, r1, r2
 800838c:	d902      	bls.n	8008394 <memmove+0x10>
 800838e:	4284      	cmp	r4, r0
 8008390:	4623      	mov	r3, r4
 8008392:	d807      	bhi.n	80083a4 <memmove+0x20>
 8008394:	1e43      	subs	r3, r0, #1
 8008396:	42a1      	cmp	r1, r4
 8008398:	d008      	beq.n	80083ac <memmove+0x28>
 800839a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800839e:	f803 2f01 	strb.w	r2, [r3, #1]!
 80083a2:	e7f8      	b.n	8008396 <memmove+0x12>
 80083a4:	4601      	mov	r1, r0
 80083a6:	4402      	add	r2, r0
 80083a8:	428a      	cmp	r2, r1
 80083aa:	d100      	bne.n	80083ae <memmove+0x2a>
 80083ac:	bd10      	pop	{r4, pc}
 80083ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80083b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80083b6:	e7f7      	b.n	80083a8 <memmove+0x24>

080083b8 <memcpy>:
 80083b8:	440a      	add	r2, r1
 80083ba:	4291      	cmp	r1, r2
 80083bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80083c0:	d100      	bne.n	80083c4 <memcpy+0xc>
 80083c2:	4770      	bx	lr
 80083c4:	b510      	push	{r4, lr}
 80083c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80083ca:	4291      	cmp	r1, r2
 80083cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80083d0:	d1f9      	bne.n	80083c6 <memcpy+0xe>
 80083d2:	bd10      	pop	{r4, pc}

080083d4 <__assert_func>:
 80083d4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80083d6:	4614      	mov	r4, r2
 80083d8:	461a      	mov	r2, r3
 80083da:	4b09      	ldr	r3, [pc, #36]	@ (8008400 <__assert_func+0x2c>)
 80083dc:	4605      	mov	r5, r0
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	68d8      	ldr	r0, [r3, #12]
 80083e2:	b14c      	cbz	r4, 80083f8 <__assert_func+0x24>
 80083e4:	4b07      	ldr	r3, [pc, #28]	@ (8008404 <__assert_func+0x30>)
 80083e6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80083ea:	9100      	str	r1, [sp, #0]
 80083ec:	462b      	mov	r3, r5
 80083ee:	4906      	ldr	r1, [pc, #24]	@ (8008408 <__assert_func+0x34>)
 80083f0:	f000 f870 	bl	80084d4 <fiprintf>
 80083f4:	f000 f880 	bl	80084f8 <abort>
 80083f8:	4b04      	ldr	r3, [pc, #16]	@ (800840c <__assert_func+0x38>)
 80083fa:	461c      	mov	r4, r3
 80083fc:	e7f3      	b.n	80083e6 <__assert_func+0x12>
 80083fe:	bf00      	nop
 8008400:	200000c0 	.word	0x200000c0
 8008404:	08008de4 	.word	0x08008de4
 8008408:	08008df1 	.word	0x08008df1
 800840c:	08008e1f 	.word	0x08008e1f

08008410 <_calloc_r>:
 8008410:	b570      	push	{r4, r5, r6, lr}
 8008412:	fba1 5402 	umull	r5, r4, r1, r2
 8008416:	b934      	cbnz	r4, 8008426 <_calloc_r+0x16>
 8008418:	4629      	mov	r1, r5
 800841a:	f7fd fc4f 	bl	8005cbc <_malloc_r>
 800841e:	4606      	mov	r6, r0
 8008420:	b928      	cbnz	r0, 800842e <_calloc_r+0x1e>
 8008422:	4630      	mov	r0, r6
 8008424:	bd70      	pop	{r4, r5, r6, pc}
 8008426:	220c      	movs	r2, #12
 8008428:	2600      	movs	r6, #0
 800842a:	6002      	str	r2, [r0, #0]
 800842c:	e7f9      	b.n	8008422 <_calloc_r+0x12>
 800842e:	462a      	mov	r2, r5
 8008430:	4621      	mov	r1, r4
 8008432:	f7fe fae8 	bl	8006a06 <memset>
 8008436:	e7f4      	b.n	8008422 <_calloc_r+0x12>

08008438 <__ascii_mbtowc>:
 8008438:	b082      	sub	sp, #8
 800843a:	b901      	cbnz	r1, 800843e <__ascii_mbtowc+0x6>
 800843c:	a901      	add	r1, sp, #4
 800843e:	b142      	cbz	r2, 8008452 <__ascii_mbtowc+0x1a>
 8008440:	b14b      	cbz	r3, 8008456 <__ascii_mbtowc+0x1e>
 8008442:	7813      	ldrb	r3, [r2, #0]
 8008444:	600b      	str	r3, [r1, #0]
 8008446:	7812      	ldrb	r2, [r2, #0]
 8008448:	1e10      	subs	r0, r2, #0
 800844a:	bf18      	it	ne
 800844c:	2001      	movne	r0, #1
 800844e:	b002      	add	sp, #8
 8008450:	4770      	bx	lr
 8008452:	4610      	mov	r0, r2
 8008454:	e7fb      	b.n	800844e <__ascii_mbtowc+0x16>
 8008456:	f06f 0001 	mvn.w	r0, #1
 800845a:	e7f8      	b.n	800844e <__ascii_mbtowc+0x16>

0800845c <_realloc_r>:
 800845c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008460:	4607      	mov	r7, r0
 8008462:	4614      	mov	r4, r2
 8008464:	460d      	mov	r5, r1
 8008466:	b921      	cbnz	r1, 8008472 <_realloc_r+0x16>
 8008468:	4611      	mov	r1, r2
 800846a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800846e:	f7fd bc25 	b.w	8005cbc <_malloc_r>
 8008472:	b92a      	cbnz	r2, 8008480 <_realloc_r+0x24>
 8008474:	f7ff f9c4 	bl	8007800 <_free_r>
 8008478:	4625      	mov	r5, r4
 800847a:	4628      	mov	r0, r5
 800847c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008480:	f000 f841 	bl	8008506 <_malloc_usable_size_r>
 8008484:	4284      	cmp	r4, r0
 8008486:	4606      	mov	r6, r0
 8008488:	d802      	bhi.n	8008490 <_realloc_r+0x34>
 800848a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800848e:	d8f4      	bhi.n	800847a <_realloc_r+0x1e>
 8008490:	4621      	mov	r1, r4
 8008492:	4638      	mov	r0, r7
 8008494:	f7fd fc12 	bl	8005cbc <_malloc_r>
 8008498:	4680      	mov	r8, r0
 800849a:	b908      	cbnz	r0, 80084a0 <_realloc_r+0x44>
 800849c:	4645      	mov	r5, r8
 800849e:	e7ec      	b.n	800847a <_realloc_r+0x1e>
 80084a0:	42b4      	cmp	r4, r6
 80084a2:	4622      	mov	r2, r4
 80084a4:	4629      	mov	r1, r5
 80084a6:	bf28      	it	cs
 80084a8:	4632      	movcs	r2, r6
 80084aa:	f7ff ff85 	bl	80083b8 <memcpy>
 80084ae:	4629      	mov	r1, r5
 80084b0:	4638      	mov	r0, r7
 80084b2:	f7ff f9a5 	bl	8007800 <_free_r>
 80084b6:	e7f1      	b.n	800849c <_realloc_r+0x40>

080084b8 <__ascii_wctomb>:
 80084b8:	4603      	mov	r3, r0
 80084ba:	4608      	mov	r0, r1
 80084bc:	b141      	cbz	r1, 80084d0 <__ascii_wctomb+0x18>
 80084be:	2aff      	cmp	r2, #255	@ 0xff
 80084c0:	d904      	bls.n	80084cc <__ascii_wctomb+0x14>
 80084c2:	228a      	movs	r2, #138	@ 0x8a
 80084c4:	f04f 30ff 	mov.w	r0, #4294967295
 80084c8:	601a      	str	r2, [r3, #0]
 80084ca:	4770      	bx	lr
 80084cc:	2001      	movs	r0, #1
 80084ce:	700a      	strb	r2, [r1, #0]
 80084d0:	4770      	bx	lr
	...

080084d4 <fiprintf>:
 80084d4:	b40e      	push	{r1, r2, r3}
 80084d6:	b503      	push	{r0, r1, lr}
 80084d8:	4601      	mov	r1, r0
 80084da:	ab03      	add	r3, sp, #12
 80084dc:	4805      	ldr	r0, [pc, #20]	@ (80084f4 <fiprintf+0x20>)
 80084de:	f853 2b04 	ldr.w	r2, [r3], #4
 80084e2:	6800      	ldr	r0, [r0, #0]
 80084e4:	9301      	str	r3, [sp, #4]
 80084e6:	f000 f83d 	bl	8008564 <_vfiprintf_r>
 80084ea:	b002      	add	sp, #8
 80084ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80084f0:	b003      	add	sp, #12
 80084f2:	4770      	bx	lr
 80084f4:	200000c0 	.word	0x200000c0

080084f8 <abort>:
 80084f8:	2006      	movs	r0, #6
 80084fa:	b508      	push	{r3, lr}
 80084fc:	f000 fa06 	bl	800890c <raise>
 8008500:	2001      	movs	r0, #1
 8008502:	f7fb f8d4 	bl	80036ae <_exit>

08008506 <_malloc_usable_size_r>:
 8008506:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800850a:	1f18      	subs	r0, r3, #4
 800850c:	2b00      	cmp	r3, #0
 800850e:	bfbc      	itt	lt
 8008510:	580b      	ldrlt	r3, [r1, r0]
 8008512:	18c0      	addlt	r0, r0, r3
 8008514:	4770      	bx	lr

08008516 <__sfputc_r>:
 8008516:	6893      	ldr	r3, [r2, #8]
 8008518:	b410      	push	{r4}
 800851a:	3b01      	subs	r3, #1
 800851c:	2b00      	cmp	r3, #0
 800851e:	6093      	str	r3, [r2, #8]
 8008520:	da07      	bge.n	8008532 <__sfputc_r+0x1c>
 8008522:	6994      	ldr	r4, [r2, #24]
 8008524:	42a3      	cmp	r3, r4
 8008526:	db01      	blt.n	800852c <__sfputc_r+0x16>
 8008528:	290a      	cmp	r1, #10
 800852a:	d102      	bne.n	8008532 <__sfputc_r+0x1c>
 800852c:	bc10      	pop	{r4}
 800852e:	f000 b931 	b.w	8008794 <__swbuf_r>
 8008532:	6813      	ldr	r3, [r2, #0]
 8008534:	1c58      	adds	r0, r3, #1
 8008536:	6010      	str	r0, [r2, #0]
 8008538:	7019      	strb	r1, [r3, #0]
 800853a:	4608      	mov	r0, r1
 800853c:	bc10      	pop	{r4}
 800853e:	4770      	bx	lr

08008540 <__sfputs_r>:
 8008540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008542:	4606      	mov	r6, r0
 8008544:	460f      	mov	r7, r1
 8008546:	4614      	mov	r4, r2
 8008548:	18d5      	adds	r5, r2, r3
 800854a:	42ac      	cmp	r4, r5
 800854c:	d101      	bne.n	8008552 <__sfputs_r+0x12>
 800854e:	2000      	movs	r0, #0
 8008550:	e007      	b.n	8008562 <__sfputs_r+0x22>
 8008552:	463a      	mov	r2, r7
 8008554:	4630      	mov	r0, r6
 8008556:	f814 1b01 	ldrb.w	r1, [r4], #1
 800855a:	f7ff ffdc 	bl	8008516 <__sfputc_r>
 800855e:	1c43      	adds	r3, r0, #1
 8008560:	d1f3      	bne.n	800854a <__sfputs_r+0xa>
 8008562:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008564 <_vfiprintf_r>:
 8008564:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008568:	460d      	mov	r5, r1
 800856a:	4614      	mov	r4, r2
 800856c:	4698      	mov	r8, r3
 800856e:	4606      	mov	r6, r0
 8008570:	b09d      	sub	sp, #116	@ 0x74
 8008572:	b118      	cbz	r0, 800857c <_vfiprintf_r+0x18>
 8008574:	6a03      	ldr	r3, [r0, #32]
 8008576:	b90b      	cbnz	r3, 800857c <_vfiprintf_r+0x18>
 8008578:	f7fe f996 	bl	80068a8 <__sinit>
 800857c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800857e:	07d9      	lsls	r1, r3, #31
 8008580:	d405      	bmi.n	800858e <_vfiprintf_r+0x2a>
 8008582:	89ab      	ldrh	r3, [r5, #12]
 8008584:	059a      	lsls	r2, r3, #22
 8008586:	d402      	bmi.n	800858e <_vfiprintf_r+0x2a>
 8008588:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800858a:	f7fe faca 	bl	8006b22 <__retarget_lock_acquire_recursive>
 800858e:	89ab      	ldrh	r3, [r5, #12]
 8008590:	071b      	lsls	r3, r3, #28
 8008592:	d501      	bpl.n	8008598 <_vfiprintf_r+0x34>
 8008594:	692b      	ldr	r3, [r5, #16]
 8008596:	b99b      	cbnz	r3, 80085c0 <_vfiprintf_r+0x5c>
 8008598:	4629      	mov	r1, r5
 800859a:	4630      	mov	r0, r6
 800859c:	f000 f938 	bl	8008810 <__swsetup_r>
 80085a0:	b170      	cbz	r0, 80085c0 <_vfiprintf_r+0x5c>
 80085a2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80085a4:	07dc      	lsls	r4, r3, #31
 80085a6:	d504      	bpl.n	80085b2 <_vfiprintf_r+0x4e>
 80085a8:	f04f 30ff 	mov.w	r0, #4294967295
 80085ac:	b01d      	add	sp, #116	@ 0x74
 80085ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085b2:	89ab      	ldrh	r3, [r5, #12]
 80085b4:	0598      	lsls	r0, r3, #22
 80085b6:	d4f7      	bmi.n	80085a8 <_vfiprintf_r+0x44>
 80085b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80085ba:	f7fe fab3 	bl	8006b24 <__retarget_lock_release_recursive>
 80085be:	e7f3      	b.n	80085a8 <_vfiprintf_r+0x44>
 80085c0:	2300      	movs	r3, #0
 80085c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80085c4:	2320      	movs	r3, #32
 80085c6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80085ca:	2330      	movs	r3, #48	@ 0x30
 80085cc:	f04f 0901 	mov.w	r9, #1
 80085d0:	f8cd 800c 	str.w	r8, [sp, #12]
 80085d4:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8008780 <_vfiprintf_r+0x21c>
 80085d8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80085dc:	4623      	mov	r3, r4
 80085de:	469a      	mov	sl, r3
 80085e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80085e4:	b10a      	cbz	r2, 80085ea <_vfiprintf_r+0x86>
 80085e6:	2a25      	cmp	r2, #37	@ 0x25
 80085e8:	d1f9      	bne.n	80085de <_vfiprintf_r+0x7a>
 80085ea:	ebba 0b04 	subs.w	fp, sl, r4
 80085ee:	d00b      	beq.n	8008608 <_vfiprintf_r+0xa4>
 80085f0:	465b      	mov	r3, fp
 80085f2:	4622      	mov	r2, r4
 80085f4:	4629      	mov	r1, r5
 80085f6:	4630      	mov	r0, r6
 80085f8:	f7ff ffa2 	bl	8008540 <__sfputs_r>
 80085fc:	3001      	adds	r0, #1
 80085fe:	f000 80a7 	beq.w	8008750 <_vfiprintf_r+0x1ec>
 8008602:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008604:	445a      	add	r2, fp
 8008606:	9209      	str	r2, [sp, #36]	@ 0x24
 8008608:	f89a 3000 	ldrb.w	r3, [sl]
 800860c:	2b00      	cmp	r3, #0
 800860e:	f000 809f 	beq.w	8008750 <_vfiprintf_r+0x1ec>
 8008612:	2300      	movs	r3, #0
 8008614:	f04f 32ff 	mov.w	r2, #4294967295
 8008618:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800861c:	f10a 0a01 	add.w	sl, sl, #1
 8008620:	9304      	str	r3, [sp, #16]
 8008622:	9307      	str	r3, [sp, #28]
 8008624:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008628:	931a      	str	r3, [sp, #104]	@ 0x68
 800862a:	4654      	mov	r4, sl
 800862c:	2205      	movs	r2, #5
 800862e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008632:	4853      	ldr	r0, [pc, #332]	@ (8008780 <_vfiprintf_r+0x21c>)
 8008634:	f7fe fa77 	bl	8006b26 <memchr>
 8008638:	9a04      	ldr	r2, [sp, #16]
 800863a:	b9d8      	cbnz	r0, 8008674 <_vfiprintf_r+0x110>
 800863c:	06d1      	lsls	r1, r2, #27
 800863e:	bf44      	itt	mi
 8008640:	2320      	movmi	r3, #32
 8008642:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008646:	0713      	lsls	r3, r2, #28
 8008648:	bf44      	itt	mi
 800864a:	232b      	movmi	r3, #43	@ 0x2b
 800864c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008650:	f89a 3000 	ldrb.w	r3, [sl]
 8008654:	2b2a      	cmp	r3, #42	@ 0x2a
 8008656:	d015      	beq.n	8008684 <_vfiprintf_r+0x120>
 8008658:	4654      	mov	r4, sl
 800865a:	2000      	movs	r0, #0
 800865c:	f04f 0c0a 	mov.w	ip, #10
 8008660:	9a07      	ldr	r2, [sp, #28]
 8008662:	4621      	mov	r1, r4
 8008664:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008668:	3b30      	subs	r3, #48	@ 0x30
 800866a:	2b09      	cmp	r3, #9
 800866c:	d94b      	bls.n	8008706 <_vfiprintf_r+0x1a2>
 800866e:	b1b0      	cbz	r0, 800869e <_vfiprintf_r+0x13a>
 8008670:	9207      	str	r2, [sp, #28]
 8008672:	e014      	b.n	800869e <_vfiprintf_r+0x13a>
 8008674:	eba0 0308 	sub.w	r3, r0, r8
 8008678:	fa09 f303 	lsl.w	r3, r9, r3
 800867c:	4313      	orrs	r3, r2
 800867e:	46a2      	mov	sl, r4
 8008680:	9304      	str	r3, [sp, #16]
 8008682:	e7d2      	b.n	800862a <_vfiprintf_r+0xc6>
 8008684:	9b03      	ldr	r3, [sp, #12]
 8008686:	1d19      	adds	r1, r3, #4
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	9103      	str	r1, [sp, #12]
 800868c:	2b00      	cmp	r3, #0
 800868e:	bfbb      	ittet	lt
 8008690:	425b      	neglt	r3, r3
 8008692:	f042 0202 	orrlt.w	r2, r2, #2
 8008696:	9307      	strge	r3, [sp, #28]
 8008698:	9307      	strlt	r3, [sp, #28]
 800869a:	bfb8      	it	lt
 800869c:	9204      	strlt	r2, [sp, #16]
 800869e:	7823      	ldrb	r3, [r4, #0]
 80086a0:	2b2e      	cmp	r3, #46	@ 0x2e
 80086a2:	d10a      	bne.n	80086ba <_vfiprintf_r+0x156>
 80086a4:	7863      	ldrb	r3, [r4, #1]
 80086a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80086a8:	d132      	bne.n	8008710 <_vfiprintf_r+0x1ac>
 80086aa:	9b03      	ldr	r3, [sp, #12]
 80086ac:	3402      	adds	r4, #2
 80086ae:	1d1a      	adds	r2, r3, #4
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	9203      	str	r2, [sp, #12]
 80086b4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80086b8:	9305      	str	r3, [sp, #20]
 80086ba:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8008784 <_vfiprintf_r+0x220>
 80086be:	2203      	movs	r2, #3
 80086c0:	4650      	mov	r0, sl
 80086c2:	7821      	ldrb	r1, [r4, #0]
 80086c4:	f7fe fa2f 	bl	8006b26 <memchr>
 80086c8:	b138      	cbz	r0, 80086da <_vfiprintf_r+0x176>
 80086ca:	2240      	movs	r2, #64	@ 0x40
 80086cc:	9b04      	ldr	r3, [sp, #16]
 80086ce:	eba0 000a 	sub.w	r0, r0, sl
 80086d2:	4082      	lsls	r2, r0
 80086d4:	4313      	orrs	r3, r2
 80086d6:	3401      	adds	r4, #1
 80086d8:	9304      	str	r3, [sp, #16]
 80086da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086de:	2206      	movs	r2, #6
 80086e0:	4829      	ldr	r0, [pc, #164]	@ (8008788 <_vfiprintf_r+0x224>)
 80086e2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80086e6:	f7fe fa1e 	bl	8006b26 <memchr>
 80086ea:	2800      	cmp	r0, #0
 80086ec:	d03f      	beq.n	800876e <_vfiprintf_r+0x20a>
 80086ee:	4b27      	ldr	r3, [pc, #156]	@ (800878c <_vfiprintf_r+0x228>)
 80086f0:	bb1b      	cbnz	r3, 800873a <_vfiprintf_r+0x1d6>
 80086f2:	9b03      	ldr	r3, [sp, #12]
 80086f4:	3307      	adds	r3, #7
 80086f6:	f023 0307 	bic.w	r3, r3, #7
 80086fa:	3308      	adds	r3, #8
 80086fc:	9303      	str	r3, [sp, #12]
 80086fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008700:	443b      	add	r3, r7
 8008702:	9309      	str	r3, [sp, #36]	@ 0x24
 8008704:	e76a      	b.n	80085dc <_vfiprintf_r+0x78>
 8008706:	460c      	mov	r4, r1
 8008708:	2001      	movs	r0, #1
 800870a:	fb0c 3202 	mla	r2, ip, r2, r3
 800870e:	e7a8      	b.n	8008662 <_vfiprintf_r+0xfe>
 8008710:	2300      	movs	r3, #0
 8008712:	f04f 0c0a 	mov.w	ip, #10
 8008716:	4619      	mov	r1, r3
 8008718:	3401      	adds	r4, #1
 800871a:	9305      	str	r3, [sp, #20]
 800871c:	4620      	mov	r0, r4
 800871e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008722:	3a30      	subs	r2, #48	@ 0x30
 8008724:	2a09      	cmp	r2, #9
 8008726:	d903      	bls.n	8008730 <_vfiprintf_r+0x1cc>
 8008728:	2b00      	cmp	r3, #0
 800872a:	d0c6      	beq.n	80086ba <_vfiprintf_r+0x156>
 800872c:	9105      	str	r1, [sp, #20]
 800872e:	e7c4      	b.n	80086ba <_vfiprintf_r+0x156>
 8008730:	4604      	mov	r4, r0
 8008732:	2301      	movs	r3, #1
 8008734:	fb0c 2101 	mla	r1, ip, r1, r2
 8008738:	e7f0      	b.n	800871c <_vfiprintf_r+0x1b8>
 800873a:	ab03      	add	r3, sp, #12
 800873c:	9300      	str	r3, [sp, #0]
 800873e:	462a      	mov	r2, r5
 8008740:	4630      	mov	r0, r6
 8008742:	4b13      	ldr	r3, [pc, #76]	@ (8008790 <_vfiprintf_r+0x22c>)
 8008744:	a904      	add	r1, sp, #16
 8008746:	f7fd fc67 	bl	8006018 <_printf_float>
 800874a:	4607      	mov	r7, r0
 800874c:	1c78      	adds	r0, r7, #1
 800874e:	d1d6      	bne.n	80086fe <_vfiprintf_r+0x19a>
 8008750:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008752:	07d9      	lsls	r1, r3, #31
 8008754:	d405      	bmi.n	8008762 <_vfiprintf_r+0x1fe>
 8008756:	89ab      	ldrh	r3, [r5, #12]
 8008758:	059a      	lsls	r2, r3, #22
 800875a:	d402      	bmi.n	8008762 <_vfiprintf_r+0x1fe>
 800875c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800875e:	f7fe f9e1 	bl	8006b24 <__retarget_lock_release_recursive>
 8008762:	89ab      	ldrh	r3, [r5, #12]
 8008764:	065b      	lsls	r3, r3, #25
 8008766:	f53f af1f 	bmi.w	80085a8 <_vfiprintf_r+0x44>
 800876a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800876c:	e71e      	b.n	80085ac <_vfiprintf_r+0x48>
 800876e:	ab03      	add	r3, sp, #12
 8008770:	9300      	str	r3, [sp, #0]
 8008772:	462a      	mov	r2, r5
 8008774:	4630      	mov	r0, r6
 8008776:	4b06      	ldr	r3, [pc, #24]	@ (8008790 <_vfiprintf_r+0x22c>)
 8008778:	a904      	add	r1, sp, #16
 800877a:	f7fd feeb 	bl	8006554 <_printf_i>
 800877e:	e7e4      	b.n	800874a <_vfiprintf_r+0x1e6>
 8008780:	08008dc9 	.word	0x08008dc9
 8008784:	08008dcf 	.word	0x08008dcf
 8008788:	08008dd3 	.word	0x08008dd3
 800878c:	08006019 	.word	0x08006019
 8008790:	08008541 	.word	0x08008541

08008794 <__swbuf_r>:
 8008794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008796:	460e      	mov	r6, r1
 8008798:	4614      	mov	r4, r2
 800879a:	4605      	mov	r5, r0
 800879c:	b118      	cbz	r0, 80087a6 <__swbuf_r+0x12>
 800879e:	6a03      	ldr	r3, [r0, #32]
 80087a0:	b90b      	cbnz	r3, 80087a6 <__swbuf_r+0x12>
 80087a2:	f7fe f881 	bl	80068a8 <__sinit>
 80087a6:	69a3      	ldr	r3, [r4, #24]
 80087a8:	60a3      	str	r3, [r4, #8]
 80087aa:	89a3      	ldrh	r3, [r4, #12]
 80087ac:	071a      	lsls	r2, r3, #28
 80087ae:	d501      	bpl.n	80087b4 <__swbuf_r+0x20>
 80087b0:	6923      	ldr	r3, [r4, #16]
 80087b2:	b943      	cbnz	r3, 80087c6 <__swbuf_r+0x32>
 80087b4:	4621      	mov	r1, r4
 80087b6:	4628      	mov	r0, r5
 80087b8:	f000 f82a 	bl	8008810 <__swsetup_r>
 80087bc:	b118      	cbz	r0, 80087c6 <__swbuf_r+0x32>
 80087be:	f04f 37ff 	mov.w	r7, #4294967295
 80087c2:	4638      	mov	r0, r7
 80087c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087c6:	6823      	ldr	r3, [r4, #0]
 80087c8:	6922      	ldr	r2, [r4, #16]
 80087ca:	b2f6      	uxtb	r6, r6
 80087cc:	1a98      	subs	r0, r3, r2
 80087ce:	6963      	ldr	r3, [r4, #20]
 80087d0:	4637      	mov	r7, r6
 80087d2:	4283      	cmp	r3, r0
 80087d4:	dc05      	bgt.n	80087e2 <__swbuf_r+0x4e>
 80087d6:	4621      	mov	r1, r4
 80087d8:	4628      	mov	r0, r5
 80087da:	f7ff fdab 	bl	8008334 <_fflush_r>
 80087de:	2800      	cmp	r0, #0
 80087e0:	d1ed      	bne.n	80087be <__swbuf_r+0x2a>
 80087e2:	68a3      	ldr	r3, [r4, #8]
 80087e4:	3b01      	subs	r3, #1
 80087e6:	60a3      	str	r3, [r4, #8]
 80087e8:	6823      	ldr	r3, [r4, #0]
 80087ea:	1c5a      	adds	r2, r3, #1
 80087ec:	6022      	str	r2, [r4, #0]
 80087ee:	701e      	strb	r6, [r3, #0]
 80087f0:	6962      	ldr	r2, [r4, #20]
 80087f2:	1c43      	adds	r3, r0, #1
 80087f4:	429a      	cmp	r2, r3
 80087f6:	d004      	beq.n	8008802 <__swbuf_r+0x6e>
 80087f8:	89a3      	ldrh	r3, [r4, #12]
 80087fa:	07db      	lsls	r3, r3, #31
 80087fc:	d5e1      	bpl.n	80087c2 <__swbuf_r+0x2e>
 80087fe:	2e0a      	cmp	r6, #10
 8008800:	d1df      	bne.n	80087c2 <__swbuf_r+0x2e>
 8008802:	4621      	mov	r1, r4
 8008804:	4628      	mov	r0, r5
 8008806:	f7ff fd95 	bl	8008334 <_fflush_r>
 800880a:	2800      	cmp	r0, #0
 800880c:	d0d9      	beq.n	80087c2 <__swbuf_r+0x2e>
 800880e:	e7d6      	b.n	80087be <__swbuf_r+0x2a>

08008810 <__swsetup_r>:
 8008810:	b538      	push	{r3, r4, r5, lr}
 8008812:	4b29      	ldr	r3, [pc, #164]	@ (80088b8 <__swsetup_r+0xa8>)
 8008814:	4605      	mov	r5, r0
 8008816:	6818      	ldr	r0, [r3, #0]
 8008818:	460c      	mov	r4, r1
 800881a:	b118      	cbz	r0, 8008824 <__swsetup_r+0x14>
 800881c:	6a03      	ldr	r3, [r0, #32]
 800881e:	b90b      	cbnz	r3, 8008824 <__swsetup_r+0x14>
 8008820:	f7fe f842 	bl	80068a8 <__sinit>
 8008824:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008828:	0719      	lsls	r1, r3, #28
 800882a:	d422      	bmi.n	8008872 <__swsetup_r+0x62>
 800882c:	06da      	lsls	r2, r3, #27
 800882e:	d407      	bmi.n	8008840 <__swsetup_r+0x30>
 8008830:	2209      	movs	r2, #9
 8008832:	602a      	str	r2, [r5, #0]
 8008834:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008838:	f04f 30ff 	mov.w	r0, #4294967295
 800883c:	81a3      	strh	r3, [r4, #12]
 800883e:	e033      	b.n	80088a8 <__swsetup_r+0x98>
 8008840:	0758      	lsls	r0, r3, #29
 8008842:	d512      	bpl.n	800886a <__swsetup_r+0x5a>
 8008844:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008846:	b141      	cbz	r1, 800885a <__swsetup_r+0x4a>
 8008848:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800884c:	4299      	cmp	r1, r3
 800884e:	d002      	beq.n	8008856 <__swsetup_r+0x46>
 8008850:	4628      	mov	r0, r5
 8008852:	f7fe ffd5 	bl	8007800 <_free_r>
 8008856:	2300      	movs	r3, #0
 8008858:	6363      	str	r3, [r4, #52]	@ 0x34
 800885a:	89a3      	ldrh	r3, [r4, #12]
 800885c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008860:	81a3      	strh	r3, [r4, #12]
 8008862:	2300      	movs	r3, #0
 8008864:	6063      	str	r3, [r4, #4]
 8008866:	6923      	ldr	r3, [r4, #16]
 8008868:	6023      	str	r3, [r4, #0]
 800886a:	89a3      	ldrh	r3, [r4, #12]
 800886c:	f043 0308 	orr.w	r3, r3, #8
 8008870:	81a3      	strh	r3, [r4, #12]
 8008872:	6923      	ldr	r3, [r4, #16]
 8008874:	b94b      	cbnz	r3, 800888a <__swsetup_r+0x7a>
 8008876:	89a3      	ldrh	r3, [r4, #12]
 8008878:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800887c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008880:	d003      	beq.n	800888a <__swsetup_r+0x7a>
 8008882:	4621      	mov	r1, r4
 8008884:	4628      	mov	r0, r5
 8008886:	f000 f882 	bl	800898e <__smakebuf_r>
 800888a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800888e:	f013 0201 	ands.w	r2, r3, #1
 8008892:	d00a      	beq.n	80088aa <__swsetup_r+0x9a>
 8008894:	2200      	movs	r2, #0
 8008896:	60a2      	str	r2, [r4, #8]
 8008898:	6962      	ldr	r2, [r4, #20]
 800889a:	4252      	negs	r2, r2
 800889c:	61a2      	str	r2, [r4, #24]
 800889e:	6922      	ldr	r2, [r4, #16]
 80088a0:	b942      	cbnz	r2, 80088b4 <__swsetup_r+0xa4>
 80088a2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80088a6:	d1c5      	bne.n	8008834 <__swsetup_r+0x24>
 80088a8:	bd38      	pop	{r3, r4, r5, pc}
 80088aa:	0799      	lsls	r1, r3, #30
 80088ac:	bf58      	it	pl
 80088ae:	6962      	ldrpl	r2, [r4, #20]
 80088b0:	60a2      	str	r2, [r4, #8]
 80088b2:	e7f4      	b.n	800889e <__swsetup_r+0x8e>
 80088b4:	2000      	movs	r0, #0
 80088b6:	e7f7      	b.n	80088a8 <__swsetup_r+0x98>
 80088b8:	200000c0 	.word	0x200000c0

080088bc <_raise_r>:
 80088bc:	291f      	cmp	r1, #31
 80088be:	b538      	push	{r3, r4, r5, lr}
 80088c0:	4605      	mov	r5, r0
 80088c2:	460c      	mov	r4, r1
 80088c4:	d904      	bls.n	80088d0 <_raise_r+0x14>
 80088c6:	2316      	movs	r3, #22
 80088c8:	6003      	str	r3, [r0, #0]
 80088ca:	f04f 30ff 	mov.w	r0, #4294967295
 80088ce:	bd38      	pop	{r3, r4, r5, pc}
 80088d0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80088d2:	b112      	cbz	r2, 80088da <_raise_r+0x1e>
 80088d4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80088d8:	b94b      	cbnz	r3, 80088ee <_raise_r+0x32>
 80088da:	4628      	mov	r0, r5
 80088dc:	f000 f830 	bl	8008940 <_getpid_r>
 80088e0:	4622      	mov	r2, r4
 80088e2:	4601      	mov	r1, r0
 80088e4:	4628      	mov	r0, r5
 80088e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80088ea:	f000 b817 	b.w	800891c <_kill_r>
 80088ee:	2b01      	cmp	r3, #1
 80088f0:	d00a      	beq.n	8008908 <_raise_r+0x4c>
 80088f2:	1c59      	adds	r1, r3, #1
 80088f4:	d103      	bne.n	80088fe <_raise_r+0x42>
 80088f6:	2316      	movs	r3, #22
 80088f8:	6003      	str	r3, [r0, #0]
 80088fa:	2001      	movs	r0, #1
 80088fc:	e7e7      	b.n	80088ce <_raise_r+0x12>
 80088fe:	2100      	movs	r1, #0
 8008900:	4620      	mov	r0, r4
 8008902:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008906:	4798      	blx	r3
 8008908:	2000      	movs	r0, #0
 800890a:	e7e0      	b.n	80088ce <_raise_r+0x12>

0800890c <raise>:
 800890c:	4b02      	ldr	r3, [pc, #8]	@ (8008918 <raise+0xc>)
 800890e:	4601      	mov	r1, r0
 8008910:	6818      	ldr	r0, [r3, #0]
 8008912:	f7ff bfd3 	b.w	80088bc <_raise_r>
 8008916:	bf00      	nop
 8008918:	200000c0 	.word	0x200000c0

0800891c <_kill_r>:
 800891c:	b538      	push	{r3, r4, r5, lr}
 800891e:	2300      	movs	r3, #0
 8008920:	4d06      	ldr	r5, [pc, #24]	@ (800893c <_kill_r+0x20>)
 8008922:	4604      	mov	r4, r0
 8008924:	4608      	mov	r0, r1
 8008926:	4611      	mov	r1, r2
 8008928:	602b      	str	r3, [r5, #0]
 800892a:	f7fa feb0 	bl	800368e <_kill>
 800892e:	1c43      	adds	r3, r0, #1
 8008930:	d102      	bne.n	8008938 <_kill_r+0x1c>
 8008932:	682b      	ldr	r3, [r5, #0]
 8008934:	b103      	cbz	r3, 8008938 <_kill_r+0x1c>
 8008936:	6023      	str	r3, [r4, #0]
 8008938:	bd38      	pop	{r3, r4, r5, pc}
 800893a:	bf00      	nop
 800893c:	200004dc 	.word	0x200004dc

08008940 <_getpid_r>:
 8008940:	f7fa be9e 	b.w	8003680 <_getpid>

08008944 <__swhatbuf_r>:
 8008944:	b570      	push	{r4, r5, r6, lr}
 8008946:	460c      	mov	r4, r1
 8008948:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800894c:	4615      	mov	r5, r2
 800894e:	2900      	cmp	r1, #0
 8008950:	461e      	mov	r6, r3
 8008952:	b096      	sub	sp, #88	@ 0x58
 8008954:	da0c      	bge.n	8008970 <__swhatbuf_r+0x2c>
 8008956:	89a3      	ldrh	r3, [r4, #12]
 8008958:	2100      	movs	r1, #0
 800895a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800895e:	bf14      	ite	ne
 8008960:	2340      	movne	r3, #64	@ 0x40
 8008962:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008966:	2000      	movs	r0, #0
 8008968:	6031      	str	r1, [r6, #0]
 800896a:	602b      	str	r3, [r5, #0]
 800896c:	b016      	add	sp, #88	@ 0x58
 800896e:	bd70      	pop	{r4, r5, r6, pc}
 8008970:	466a      	mov	r2, sp
 8008972:	f000 f849 	bl	8008a08 <_fstat_r>
 8008976:	2800      	cmp	r0, #0
 8008978:	dbed      	blt.n	8008956 <__swhatbuf_r+0x12>
 800897a:	9901      	ldr	r1, [sp, #4]
 800897c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008980:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008984:	4259      	negs	r1, r3
 8008986:	4159      	adcs	r1, r3
 8008988:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800898c:	e7eb      	b.n	8008966 <__swhatbuf_r+0x22>

0800898e <__smakebuf_r>:
 800898e:	898b      	ldrh	r3, [r1, #12]
 8008990:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008992:	079d      	lsls	r5, r3, #30
 8008994:	4606      	mov	r6, r0
 8008996:	460c      	mov	r4, r1
 8008998:	d507      	bpl.n	80089aa <__smakebuf_r+0x1c>
 800899a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800899e:	6023      	str	r3, [r4, #0]
 80089a0:	6123      	str	r3, [r4, #16]
 80089a2:	2301      	movs	r3, #1
 80089a4:	6163      	str	r3, [r4, #20]
 80089a6:	b003      	add	sp, #12
 80089a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80089aa:	466a      	mov	r2, sp
 80089ac:	ab01      	add	r3, sp, #4
 80089ae:	f7ff ffc9 	bl	8008944 <__swhatbuf_r>
 80089b2:	9f00      	ldr	r7, [sp, #0]
 80089b4:	4605      	mov	r5, r0
 80089b6:	4639      	mov	r1, r7
 80089b8:	4630      	mov	r0, r6
 80089ba:	f7fd f97f 	bl	8005cbc <_malloc_r>
 80089be:	b948      	cbnz	r0, 80089d4 <__smakebuf_r+0x46>
 80089c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089c4:	059a      	lsls	r2, r3, #22
 80089c6:	d4ee      	bmi.n	80089a6 <__smakebuf_r+0x18>
 80089c8:	f023 0303 	bic.w	r3, r3, #3
 80089cc:	f043 0302 	orr.w	r3, r3, #2
 80089d0:	81a3      	strh	r3, [r4, #12]
 80089d2:	e7e2      	b.n	800899a <__smakebuf_r+0xc>
 80089d4:	89a3      	ldrh	r3, [r4, #12]
 80089d6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80089da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80089de:	81a3      	strh	r3, [r4, #12]
 80089e0:	9b01      	ldr	r3, [sp, #4]
 80089e2:	6020      	str	r0, [r4, #0]
 80089e4:	b15b      	cbz	r3, 80089fe <__smakebuf_r+0x70>
 80089e6:	4630      	mov	r0, r6
 80089e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80089ec:	f000 f81e 	bl	8008a2c <_isatty_r>
 80089f0:	b128      	cbz	r0, 80089fe <__smakebuf_r+0x70>
 80089f2:	89a3      	ldrh	r3, [r4, #12]
 80089f4:	f023 0303 	bic.w	r3, r3, #3
 80089f8:	f043 0301 	orr.w	r3, r3, #1
 80089fc:	81a3      	strh	r3, [r4, #12]
 80089fe:	89a3      	ldrh	r3, [r4, #12]
 8008a00:	431d      	orrs	r5, r3
 8008a02:	81a5      	strh	r5, [r4, #12]
 8008a04:	e7cf      	b.n	80089a6 <__smakebuf_r+0x18>
	...

08008a08 <_fstat_r>:
 8008a08:	b538      	push	{r3, r4, r5, lr}
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	4d06      	ldr	r5, [pc, #24]	@ (8008a28 <_fstat_r+0x20>)
 8008a0e:	4604      	mov	r4, r0
 8008a10:	4608      	mov	r0, r1
 8008a12:	4611      	mov	r1, r2
 8008a14:	602b      	str	r3, [r5, #0]
 8008a16:	f7fa fe99 	bl	800374c <_fstat>
 8008a1a:	1c43      	adds	r3, r0, #1
 8008a1c:	d102      	bne.n	8008a24 <_fstat_r+0x1c>
 8008a1e:	682b      	ldr	r3, [r5, #0]
 8008a20:	b103      	cbz	r3, 8008a24 <_fstat_r+0x1c>
 8008a22:	6023      	str	r3, [r4, #0]
 8008a24:	bd38      	pop	{r3, r4, r5, pc}
 8008a26:	bf00      	nop
 8008a28:	200004dc 	.word	0x200004dc

08008a2c <_isatty_r>:
 8008a2c:	b538      	push	{r3, r4, r5, lr}
 8008a2e:	2300      	movs	r3, #0
 8008a30:	4d05      	ldr	r5, [pc, #20]	@ (8008a48 <_isatty_r+0x1c>)
 8008a32:	4604      	mov	r4, r0
 8008a34:	4608      	mov	r0, r1
 8008a36:	602b      	str	r3, [r5, #0]
 8008a38:	f7fa fe97 	bl	800376a <_isatty>
 8008a3c:	1c43      	adds	r3, r0, #1
 8008a3e:	d102      	bne.n	8008a46 <_isatty_r+0x1a>
 8008a40:	682b      	ldr	r3, [r5, #0]
 8008a42:	b103      	cbz	r3, 8008a46 <_isatty_r+0x1a>
 8008a44:	6023      	str	r3, [r4, #0]
 8008a46:	bd38      	pop	{r3, r4, r5, pc}
 8008a48:	200004dc 	.word	0x200004dc

08008a4c <_init>:
 8008a4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a4e:	bf00      	nop
 8008a50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a52:	bc08      	pop	{r3}
 8008a54:	469e      	mov	lr, r3
 8008a56:	4770      	bx	lr

08008a58 <_fini>:
 8008a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a5a:	bf00      	nop
 8008a5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a5e:	bc08      	pop	{r3}
 8008a60:	469e      	mov	lr, r3
 8008a62:	4770      	bx	lr
