
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.12.2
// timestamp : Thu Apr 17 11:59:21 2025 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/pager/Desktop/work/riscv-arch-test/coverage/dataset.cgf \
//                  --cgf /home/pager/Desktop/work/riscv-arch-test/coverage/cgfs_fext/RV64Zfinx/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32_Zfinx,RV32_Zdinx,RV64_Zfinx,RV64_Zdinx extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32I_Zfinx,RV32I_Zdinx")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*Zfinx.*);def TEST_CASE_1=True;",fnmadd_b15)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_4602:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x41 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x20fff800; valaddr_reg:x13; val_offset:13743*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13743*FLEN/8, x14, x8, x12)

inst_4603:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x41 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x208007ff; valaddr_reg:x13; val_offset:13746*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13746*FLEN/8, x14, x8, x12)

inst_4604:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x41 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x20fffc00; valaddr_reg:x13; val_offset:13749*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13749*FLEN/8, x14, x8, x12)

inst_4605:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x41 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x208003ff; valaddr_reg:x13; val_offset:13752*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13752*FLEN/8, x14, x8, x12)

inst_4606:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x41 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x20fffe00; valaddr_reg:x13; val_offset:13755*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13755*FLEN/8, x14, x8, x12)

inst_4607:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x41 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x208001ff; valaddr_reg:x13; val_offset:13758*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13758*FLEN/8, x14, x8, x12)

inst_4608:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x41 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x20ffff00; valaddr_reg:x13; val_offset:13761*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13761*FLEN/8, x14, x8, x12)

inst_4609:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x41 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x208000ff; valaddr_reg:x13; val_offset:13764*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13764*FLEN/8, x14, x8, x12)

inst_4610:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x41 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x20ffff80; valaddr_reg:x13; val_offset:13767*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13767*FLEN/8, x14, x8, x12)

inst_4611:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x41 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x2080007f; valaddr_reg:x13; val_offset:13770*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13770*FLEN/8, x14, x8, x12)

inst_4612:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x41 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x20ffffc0; valaddr_reg:x13; val_offset:13773*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13773*FLEN/8, x14, x8, x12)

inst_4613:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x41 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x2080003f; valaddr_reg:x13; val_offset:13776*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13776*FLEN/8, x14, x8, x12)

inst_4614:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x41 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x20ffffe0; valaddr_reg:x13; val_offset:13779*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13779*FLEN/8, x14, x8, x12)

inst_4615:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x41 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x2080001f; valaddr_reg:x13; val_offset:13782*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13782*FLEN/8, x14, x8, x12)

inst_4616:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x41 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x20fffff0; valaddr_reg:x13; val_offset:13785*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13785*FLEN/8, x14, x8, x12)

inst_4617:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x41 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x2080000f; valaddr_reg:x13; val_offset:13788*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13788*FLEN/8, x14, x8, x12)

inst_4618:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x41 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x20fffff8; valaddr_reg:x13; val_offset:13791*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13791*FLEN/8, x14, x8, x12)

inst_4619:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x41 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x20800007; valaddr_reg:x13; val_offset:13794*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13794*FLEN/8, x14, x8, x12)

inst_4620:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x41 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x20fffffc; valaddr_reg:x13; val_offset:13797*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13797*FLEN/8, x14, x8, x12)

inst_4621:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x41 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x20800003; valaddr_reg:x13; val_offset:13800*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13800*FLEN/8, x14, x8, x12)

inst_4622:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x41 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x20fffffe; valaddr_reg:x13; val_offset:13803*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13803*FLEN/8, x14, x8, x12)

inst_4623:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x41 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x20800001; valaddr_reg:x13; val_offset:13806*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13806*FLEN/8, x14, x8, x12)

inst_4624:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x3ffffff8; valaddr_reg:x13; val_offset:13809*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13809*FLEN/8, x14, x8, x12)

inst_4625:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x3f800007; valaddr_reg:x13; val_offset:13812*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13812*FLEN/8, x14, x8, x12)

inst_4626:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x3ffffffc; valaddr_reg:x13; val_offset:13815*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13815*FLEN/8, x14, x8, x12)

inst_4627:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x3f800003; valaddr_reg:x13; val_offset:13818*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13818*FLEN/8, x14, x8, x12)

inst_4628:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x3ffffffe; valaddr_reg:x13; val_offset:13821*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13821*FLEN/8, x14, x8, x12)

inst_4629:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x3f800001; valaddr_reg:x13; val_offset:13824*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13824*FLEN/8, x14, x8, x12)

inst_4630:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x3fb6db6d; valaddr_reg:x13; val_offset:13827*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13827*FLEN/8, x14, x8, x12)

inst_4631:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x3fedb6db; valaddr_reg:x13; val_offset:13830*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13830*FLEN/8, x14, x8, x12)

inst_4632:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x3f999999; valaddr_reg:x13; val_offset:13833*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13833*FLEN/8, x14, x8, x12)

RVTEST_SIGBASE(x8,signature_x8_36)
inst_4633:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x3fe66666; valaddr_reg:x13; val_offset:13836*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13836*FLEN/8, x14, x8, x12)

inst_4634:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x3fbbbbbb; valaddr_reg:x13; val_offset:13839*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13839*FLEN/8, x14, x8, x12)

inst_4635:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x3fc44444; valaddr_reg:x13; val_offset:13842*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13842*FLEN/8, x14, x8, x12)

inst_4636:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x3fa49249; valaddr_reg:x13; val_offset:13845*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13845*FLEN/8, x14, x8, x12)

inst_4637:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x3fdb6db6; valaddr_reg:x13; val_offset:13848*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13848*FLEN/8, x14, x8, x12)

inst_4638:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x3fb33333; valaddr_reg:x13; val_offset:13851*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13851*FLEN/8, x14, x8, x12)

inst_4639:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017afc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7d12b1 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e017afc; op2val:0xfd12b1;
op3val:0x3fcccccc; valaddr_reg:x13; val_offset:13854*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13854*FLEN/8, x14, x8, x12)

inst_4640:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x21000000; valaddr_reg:x13; val_offset:13857*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13857*FLEN/8, x14, x8, x12)

inst_4641:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217fffff; valaddr_reg:x13; val_offset:13860*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13860*FLEN/8, x14, x8, x12)

inst_4642:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x21400000; valaddr_reg:x13; val_offset:13863*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13863*FLEN/8, x14, x8, x12)

inst_4643:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x213fffff; valaddr_reg:x13; val_offset:13866*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13866*FLEN/8, x14, x8, x12)

inst_4644:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x21600000; valaddr_reg:x13; val_offset:13869*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13869*FLEN/8, x14, x8, x12)

inst_4645:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x211fffff; valaddr_reg:x13; val_offset:13872*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13872*FLEN/8, x14, x8, x12)

inst_4646:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x21700000; valaddr_reg:x13; val_offset:13875*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13875*FLEN/8, x14, x8, x12)

inst_4647:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x210fffff; valaddr_reg:x13; val_offset:13878*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13878*FLEN/8, x14, x8, x12)

inst_4648:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x21780000; valaddr_reg:x13; val_offset:13881*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13881*FLEN/8, x14, x8, x12)

inst_4649:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x2107ffff; valaddr_reg:x13; val_offset:13884*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13884*FLEN/8, x14, x8, x12)

inst_4650:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217c0000; valaddr_reg:x13; val_offset:13887*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13887*FLEN/8, x14, x8, x12)

inst_4651:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x2103ffff; valaddr_reg:x13; val_offset:13890*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13890*FLEN/8, x14, x8, x12)

inst_4652:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217e0000; valaddr_reg:x13; val_offset:13893*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13893*FLEN/8, x14, x8, x12)

inst_4653:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x2101ffff; valaddr_reg:x13; val_offset:13896*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13896*FLEN/8, x14, x8, x12)

inst_4654:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217f0000; valaddr_reg:x13; val_offset:13899*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13899*FLEN/8, x14, x8, x12)

inst_4655:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x2100ffff; valaddr_reg:x13; val_offset:13902*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13902*FLEN/8, x14, x8, x12)

inst_4656:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217f8000; valaddr_reg:x13; val_offset:13905*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13905*FLEN/8, x14, x8, x12)

inst_4657:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x21007fff; valaddr_reg:x13; val_offset:13908*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13908*FLEN/8, x14, x8, x12)

inst_4658:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217fc000; valaddr_reg:x13; val_offset:13911*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13911*FLEN/8, x14, x8, x12)

inst_4659:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x21003fff; valaddr_reg:x13; val_offset:13914*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13914*FLEN/8, x14, x8, x12)

inst_4660:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217fe000; valaddr_reg:x13; val_offset:13917*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13917*FLEN/8, x14, x8, x12)

inst_4661:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x21001fff; valaddr_reg:x13; val_offset:13920*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13920*FLEN/8, x14, x8, x12)

inst_4662:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217ff000; valaddr_reg:x13; val_offset:13923*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13923*FLEN/8, x14, x8, x12)

inst_4663:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x21000fff; valaddr_reg:x13; val_offset:13926*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13926*FLEN/8, x14, x8, x12)

inst_4664:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217ff800; valaddr_reg:x13; val_offset:13929*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13929*FLEN/8, x14, x8, x12)

inst_4665:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x210007ff; valaddr_reg:x13; val_offset:13932*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13932*FLEN/8, x14, x8, x12)

inst_4666:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217ffc00; valaddr_reg:x13; val_offset:13935*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13935*FLEN/8, x14, x8, x12)

inst_4667:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x210003ff; valaddr_reg:x13; val_offset:13938*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13938*FLEN/8, x14, x8, x12)

inst_4668:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217ffe00; valaddr_reg:x13; val_offset:13941*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13941*FLEN/8, x14, x8, x12)

inst_4669:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x210001ff; valaddr_reg:x13; val_offset:13944*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13944*FLEN/8, x14, x8, x12)

inst_4670:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217fff00; valaddr_reg:x13; val_offset:13947*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13947*FLEN/8, x14, x8, x12)

inst_4671:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x210000ff; valaddr_reg:x13; val_offset:13950*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13950*FLEN/8, x14, x8, x12)

inst_4672:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217fff80; valaddr_reg:x13; val_offset:13953*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13953*FLEN/8, x14, x8, x12)

inst_4673:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x2100007f; valaddr_reg:x13; val_offset:13956*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13956*FLEN/8, x14, x8, x12)

inst_4674:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217fffc0; valaddr_reg:x13; val_offset:13959*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13959*FLEN/8, x14, x8, x12)

inst_4675:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x2100003f; valaddr_reg:x13; val_offset:13962*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13962*FLEN/8, x14, x8, x12)

inst_4676:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217fffe0; valaddr_reg:x13; val_offset:13965*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13965*FLEN/8, x14, x8, x12)

inst_4677:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x2100001f; valaddr_reg:x13; val_offset:13968*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13968*FLEN/8, x14, x8, x12)

inst_4678:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217ffff0; valaddr_reg:x13; val_offset:13971*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13971*FLEN/8, x14, x8, x12)

inst_4679:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x2100000f; valaddr_reg:x13; val_offset:13974*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13974*FLEN/8, x14, x8, x12)

inst_4680:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217ffff8; valaddr_reg:x13; val_offset:13977*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13977*FLEN/8, x14, x8, x12)

inst_4681:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x21000007; valaddr_reg:x13; val_offset:13980*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13980*FLEN/8, x14, x8, x12)

inst_4682:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217ffffc; valaddr_reg:x13; val_offset:13983*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13983*FLEN/8, x14, x8, x12)

inst_4683:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x21000003; valaddr_reg:x13; val_offset:13986*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13986*FLEN/8, x14, x8, x12)

inst_4684:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217ffffe; valaddr_reg:x13; val_offset:13989*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13989*FLEN/8, x14, x8, x12)

inst_4685:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x21000001; valaddr_reg:x13; val_offset:13992*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13992*FLEN/8, x14, x8, x12)

inst_4686:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x3ffffff8; valaddr_reg:x13; val_offset:13995*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13995*FLEN/8, x14, x8, x12)

inst_4687:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x3f800007; valaddr_reg:x13; val_offset:13998*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 13998*FLEN/8, x14, x8, x12)

inst_4688:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x3ffffffc; valaddr_reg:x13; val_offset:14001*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14001*FLEN/8, x14, x8, x12)

inst_4689:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x3f800003; valaddr_reg:x13; val_offset:14004*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14004*FLEN/8, x14, x8, x12)

inst_4690:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x3ffffffe; valaddr_reg:x13; val_offset:14007*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14007*FLEN/8, x14, x8, x12)

inst_4691:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x3f800001; valaddr_reg:x13; val_offset:14010*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14010*FLEN/8, x14, x8, x12)

inst_4692:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x3fb6db6d; valaddr_reg:x13; val_offset:14013*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14013*FLEN/8, x14, x8, x12)

inst_4693:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x3fedb6db; valaddr_reg:x13; val_offset:14016*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14016*FLEN/8, x14, x8, x12)

inst_4694:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x3f999999; valaddr_reg:x13; val_offset:14019*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14019*FLEN/8, x14, x8, x12)

inst_4695:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x3fe66666; valaddr_reg:x13; val_offset:14022*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14022*FLEN/8, x14, x8, x12)

inst_4696:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x3fbbbbbb; valaddr_reg:x13; val_offset:14025*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14025*FLEN/8, x14, x8, x12)

inst_4697:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x3fc44444; valaddr_reg:x13; val_offset:14028*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14028*FLEN/8, x14, x8, x12)

inst_4698:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x3fa49249; valaddr_reg:x13; val_offset:14031*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14031*FLEN/8, x14, x8, x12)

inst_4699:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x3fdb6db6; valaddr_reg:x13; val_offset:14034*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14034*FLEN/8, x14, x8, x12)

inst_4700:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x3fb33333; valaddr_reg:x13; val_offset:14037*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14037*FLEN/8, x14, x8, x12)

inst_4701:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x3fcccccc; valaddr_reg:x13; val_offset:14040*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14040*FLEN/8, x14, x8, x12)

inst_4702:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21800000; valaddr_reg:x13; val_offset:14043*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14043*FLEN/8, x14, x8, x12)

inst_4703:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21ffffff; valaddr_reg:x13; val_offset:14046*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14046*FLEN/8, x14, x8, x12)

inst_4704:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21c00000; valaddr_reg:x13; val_offset:14049*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14049*FLEN/8, x14, x8, x12)

inst_4705:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21bfffff; valaddr_reg:x13; val_offset:14052*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14052*FLEN/8, x14, x8, x12)

inst_4706:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21e00000; valaddr_reg:x13; val_offset:14055*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14055*FLEN/8, x14, x8, x12)

inst_4707:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x219fffff; valaddr_reg:x13; val_offset:14058*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14058*FLEN/8, x14, x8, x12)

inst_4708:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21f00000; valaddr_reg:x13; val_offset:14061*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14061*FLEN/8, x14, x8, x12)

inst_4709:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x218fffff; valaddr_reg:x13; val_offset:14064*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14064*FLEN/8, x14, x8, x12)

inst_4710:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21f80000; valaddr_reg:x13; val_offset:14067*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14067*FLEN/8, x14, x8, x12)

inst_4711:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x2187ffff; valaddr_reg:x13; val_offset:14070*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14070*FLEN/8, x14, x8, x12)

inst_4712:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21fc0000; valaddr_reg:x13; val_offset:14073*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14073*FLEN/8, x14, x8, x12)

inst_4713:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x2183ffff; valaddr_reg:x13; val_offset:14076*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14076*FLEN/8, x14, x8, x12)

inst_4714:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21fe0000; valaddr_reg:x13; val_offset:14079*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14079*FLEN/8, x14, x8, x12)

inst_4715:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x2181ffff; valaddr_reg:x13; val_offset:14082*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14082*FLEN/8, x14, x8, x12)

inst_4716:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21ff0000; valaddr_reg:x13; val_offset:14085*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14085*FLEN/8, x14, x8, x12)

inst_4717:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x2180ffff; valaddr_reg:x13; val_offset:14088*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14088*FLEN/8, x14, x8, x12)

inst_4718:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21ff8000; valaddr_reg:x13; val_offset:14091*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14091*FLEN/8, x14, x8, x12)

inst_4719:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21807fff; valaddr_reg:x13; val_offset:14094*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14094*FLEN/8, x14, x8, x12)

inst_4720:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21ffc000; valaddr_reg:x13; val_offset:14097*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14097*FLEN/8, x14, x8, x12)

inst_4721:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21803fff; valaddr_reg:x13; val_offset:14100*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14100*FLEN/8, x14, x8, x12)

inst_4722:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21ffe000; valaddr_reg:x13; val_offset:14103*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14103*FLEN/8, x14, x8, x12)

inst_4723:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21801fff; valaddr_reg:x13; val_offset:14106*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14106*FLEN/8, x14, x8, x12)

inst_4724:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21fff000; valaddr_reg:x13; val_offset:14109*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14109*FLEN/8, x14, x8, x12)

inst_4725:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21800fff; valaddr_reg:x13; val_offset:14112*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14112*FLEN/8, x14, x8, x12)

inst_4726:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21fff800; valaddr_reg:x13; val_offset:14115*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14115*FLEN/8, x14, x8, x12)

inst_4727:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x218007ff; valaddr_reg:x13; val_offset:14118*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14118*FLEN/8, x14, x8, x12)

inst_4728:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21fffc00; valaddr_reg:x13; val_offset:14121*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14121*FLEN/8, x14, x8, x12)

inst_4729:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x218003ff; valaddr_reg:x13; val_offset:14124*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14124*FLEN/8, x14, x8, x12)

inst_4730:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21fffe00; valaddr_reg:x13; val_offset:14127*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14127*FLEN/8, x14, x8, x12)

inst_4731:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x218001ff; valaddr_reg:x13; val_offset:14130*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14130*FLEN/8, x14, x8, x12)

inst_4732:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21ffff00; valaddr_reg:x13; val_offset:14133*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14133*FLEN/8, x14, x8, x12)

inst_4733:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x218000ff; valaddr_reg:x13; val_offset:14136*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14136*FLEN/8, x14, x8, x12)

inst_4734:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21ffff80; valaddr_reg:x13; val_offset:14139*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14139*FLEN/8, x14, x8, x12)

inst_4735:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x2180007f; valaddr_reg:x13; val_offset:14142*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14142*FLEN/8, x14, x8, x12)

inst_4736:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21ffffc0; valaddr_reg:x13; val_offset:14145*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14145*FLEN/8, x14, x8, x12)

inst_4737:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x2180003f; valaddr_reg:x13; val_offset:14148*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14148*FLEN/8, x14, x8, x12)

inst_4738:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21ffffe0; valaddr_reg:x13; val_offset:14151*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14151*FLEN/8, x14, x8, x12)

inst_4739:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x2180001f; valaddr_reg:x13; val_offset:14154*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14154*FLEN/8, x14, x8, x12)

inst_4740:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21fffff0; valaddr_reg:x13; val_offset:14157*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14157*FLEN/8, x14, x8, x12)

inst_4741:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x2180000f; valaddr_reg:x13; val_offset:14160*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14160*FLEN/8, x14, x8, x12)

inst_4742:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21fffff8; valaddr_reg:x13; val_offset:14163*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14163*FLEN/8, x14, x8, x12)

inst_4743:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21800007; valaddr_reg:x13; val_offset:14166*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14166*FLEN/8, x14, x8, x12)

inst_4744:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21fffffc; valaddr_reg:x13; val_offset:14169*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14169*FLEN/8, x14, x8, x12)

inst_4745:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21800003; valaddr_reg:x13; val_offset:14172*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14172*FLEN/8, x14, x8, x12)

inst_4746:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21fffffe; valaddr_reg:x13; val_offset:14175*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14175*FLEN/8, x14, x8, x12)

inst_4747:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21800001; valaddr_reg:x13; val_offset:14178*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14178*FLEN/8, x14, x8, x12)

inst_4748:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x3ffffff8; valaddr_reg:x13; val_offset:14181*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14181*FLEN/8, x14, x8, x12)

inst_4749:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x3f800007; valaddr_reg:x13; val_offset:14184*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14184*FLEN/8, x14, x8, x12)

inst_4750:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x3ffffffc; valaddr_reg:x13; val_offset:14187*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14187*FLEN/8, x14, x8, x12)

inst_4751:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x3f800003; valaddr_reg:x13; val_offset:14190*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14190*FLEN/8, x14, x8, x12)

inst_4752:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x3ffffffe; valaddr_reg:x13; val_offset:14193*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14193*FLEN/8, x14, x8, x12)

inst_4753:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x3f800001; valaddr_reg:x13; val_offset:14196*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14196*FLEN/8, x14, x8, x12)

inst_4754:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x3fb6db6d; valaddr_reg:x13; val_offset:14199*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14199*FLEN/8, x14, x8, x12)

inst_4755:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x3fedb6db; valaddr_reg:x13; val_offset:14202*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14202*FLEN/8, x14, x8, x12)

inst_4756:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x3f999999; valaddr_reg:x13; val_offset:14205*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14205*FLEN/8, x14, x8, x12)

inst_4757:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x3fe66666; valaddr_reg:x13; val_offset:14208*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14208*FLEN/8, x14, x8, x12)

inst_4758:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x3fbbbbbb; valaddr_reg:x13; val_offset:14211*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14211*FLEN/8, x14, x8, x12)

inst_4759:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x3fc44444; valaddr_reg:x13; val_offset:14214*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14214*FLEN/8, x14, x8, x12)

inst_4760:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x3fa49249; valaddr_reg:x13; val_offset:14217*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14217*FLEN/8, x14, x8, x12)

RVTEST_SIGBASE(x8,signature_x8_37)
inst_4761:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x3fdb6db6; valaddr_reg:x13; val_offset:14220*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14220*FLEN/8, x14, x8, x12)

inst_4762:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x3fb33333; valaddr_reg:x13; val_offset:14223*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14223*FLEN/8, x14, x8, x12)

inst_4763:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x3fcccccc; valaddr_reg:x13; val_offset:14226*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14226*FLEN/8, x14, x8, x12)

inst_4764:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x22000000; valaddr_reg:x13; val_offset:14229*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14229*FLEN/8, x14, x8, x12)

inst_4765:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227fffff; valaddr_reg:x13; val_offset:14232*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14232*FLEN/8, x14, x8, x12)

inst_4766:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x22400000; valaddr_reg:x13; val_offset:14235*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14235*FLEN/8, x14, x8, x12)

inst_4767:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x223fffff; valaddr_reg:x13; val_offset:14238*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14238*FLEN/8, x14, x8, x12)

inst_4768:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x22600000; valaddr_reg:x13; val_offset:14241*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14241*FLEN/8, x14, x8, x12)

inst_4769:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x221fffff; valaddr_reg:x13; val_offset:14244*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14244*FLEN/8, x14, x8, x12)

inst_4770:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x22700000; valaddr_reg:x13; val_offset:14247*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14247*FLEN/8, x14, x8, x12)

inst_4771:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x220fffff; valaddr_reg:x13; val_offset:14250*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14250*FLEN/8, x14, x8, x12)

inst_4772:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x22780000; valaddr_reg:x13; val_offset:14253*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14253*FLEN/8, x14, x8, x12)

inst_4773:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x2207ffff; valaddr_reg:x13; val_offset:14256*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14256*FLEN/8, x14, x8, x12)

inst_4774:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227c0000; valaddr_reg:x13; val_offset:14259*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14259*FLEN/8, x14, x8, x12)

inst_4775:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x2203ffff; valaddr_reg:x13; val_offset:14262*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14262*FLEN/8, x14, x8, x12)

inst_4776:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227e0000; valaddr_reg:x13; val_offset:14265*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14265*FLEN/8, x14, x8, x12)

inst_4777:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x2201ffff; valaddr_reg:x13; val_offset:14268*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14268*FLEN/8, x14, x8, x12)

inst_4778:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227f0000; valaddr_reg:x13; val_offset:14271*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14271*FLEN/8, x14, x8, x12)

inst_4779:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x2200ffff; valaddr_reg:x13; val_offset:14274*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14274*FLEN/8, x14, x8, x12)

inst_4780:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227f8000; valaddr_reg:x13; val_offset:14277*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14277*FLEN/8, x14, x8, x12)

inst_4781:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x22007fff; valaddr_reg:x13; val_offset:14280*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14280*FLEN/8, x14, x8, x12)

inst_4782:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227fc000; valaddr_reg:x13; val_offset:14283*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14283*FLEN/8, x14, x8, x12)

inst_4783:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x22003fff; valaddr_reg:x13; val_offset:14286*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14286*FLEN/8, x14, x8, x12)

inst_4784:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227fe000; valaddr_reg:x13; val_offset:14289*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14289*FLEN/8, x14, x8, x12)

inst_4785:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x22001fff; valaddr_reg:x13; val_offset:14292*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14292*FLEN/8, x14, x8, x12)

inst_4786:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227ff000; valaddr_reg:x13; val_offset:14295*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14295*FLEN/8, x14, x8, x12)

inst_4787:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x22000fff; valaddr_reg:x13; val_offset:14298*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14298*FLEN/8, x14, x8, x12)

inst_4788:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227ff800; valaddr_reg:x13; val_offset:14301*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14301*FLEN/8, x14, x8, x12)

inst_4789:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x220007ff; valaddr_reg:x13; val_offset:14304*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14304*FLEN/8, x14, x8, x12)

inst_4790:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227ffc00; valaddr_reg:x13; val_offset:14307*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14307*FLEN/8, x14, x8, x12)

inst_4791:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x220003ff; valaddr_reg:x13; val_offset:14310*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14310*FLEN/8, x14, x8, x12)

inst_4792:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227ffe00; valaddr_reg:x13; val_offset:14313*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14313*FLEN/8, x14, x8, x12)

inst_4793:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x220001ff; valaddr_reg:x13; val_offset:14316*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14316*FLEN/8, x14, x8, x12)

inst_4794:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227fff00; valaddr_reg:x13; val_offset:14319*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14319*FLEN/8, x14, x8, x12)

inst_4795:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x220000ff; valaddr_reg:x13; val_offset:14322*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14322*FLEN/8, x14, x8, x12)

inst_4796:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227fff80; valaddr_reg:x13; val_offset:14325*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14325*FLEN/8, x14, x8, x12)

inst_4797:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x2200007f; valaddr_reg:x13; val_offset:14328*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14328*FLEN/8, x14, x8, x12)

inst_4798:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227fffc0; valaddr_reg:x13; val_offset:14331*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14331*FLEN/8, x14, x8, x12)

inst_4799:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x2200003f; valaddr_reg:x13; val_offset:14334*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14334*FLEN/8, x14, x8, x12)

inst_4800:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227fffe0; valaddr_reg:x13; val_offset:14337*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14337*FLEN/8, x14, x8, x12)

inst_4801:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x2200001f; valaddr_reg:x13; val_offset:14340*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14340*FLEN/8, x14, x8, x12)

inst_4802:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227ffff0; valaddr_reg:x13; val_offset:14343*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14343*FLEN/8, x14, x8, x12)

inst_4803:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x2200000f; valaddr_reg:x13; val_offset:14346*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14346*FLEN/8, x14, x8, x12)

inst_4804:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227ffff8; valaddr_reg:x13; val_offset:14349*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14349*FLEN/8, x14, x8, x12)

inst_4805:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x22000007; valaddr_reg:x13; val_offset:14352*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14352*FLEN/8, x14, x8, x12)

inst_4806:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227ffffc; valaddr_reg:x13; val_offset:14355*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14355*FLEN/8, x14, x8, x12)

inst_4807:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x22000003; valaddr_reg:x13; val_offset:14358*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14358*FLEN/8, x14, x8, x12)

inst_4808:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227ffffe; valaddr_reg:x13; val_offset:14361*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14361*FLEN/8, x14, x8, x12)

inst_4809:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x22000001; valaddr_reg:x13; val_offset:14364*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14364*FLEN/8, x14, x8, x12)

inst_4810:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x3ffffff8; valaddr_reg:x13; val_offset:14367*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14367*FLEN/8, x14, x8, x12)

inst_4811:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x3f800007; valaddr_reg:x13; val_offset:14370*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14370*FLEN/8, x14, x8, x12)

inst_4812:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x3ffffffc; valaddr_reg:x13; val_offset:14373*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14373*FLEN/8, x14, x8, x12)

inst_4813:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x3f800003; valaddr_reg:x13; val_offset:14376*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14376*FLEN/8, x14, x8, x12)

inst_4814:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x3ffffffe; valaddr_reg:x13; val_offset:14379*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14379*FLEN/8, x14, x8, x12)

inst_4815:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x3f800001; valaddr_reg:x13; val_offset:14382*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14382*FLEN/8, x14, x8, x12)

inst_4816:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x3fb6db6d; valaddr_reg:x13; val_offset:14385*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14385*FLEN/8, x14, x8, x12)

inst_4817:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x3fedb6db; valaddr_reg:x13; val_offset:14388*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14388*FLEN/8, x14, x8, x12)

inst_4818:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x3f999999; valaddr_reg:x13; val_offset:14391*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14391*FLEN/8, x14, x8, x12)

inst_4819:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x3fe66666; valaddr_reg:x13; val_offset:14394*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14394*FLEN/8, x14, x8, x12)

inst_4820:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x3fbbbbbb; valaddr_reg:x13; val_offset:14397*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14397*FLEN/8, x14, x8, x12)

inst_4821:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x3fc44444; valaddr_reg:x13; val_offset:14400*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14400*FLEN/8, x14, x8, x12)

inst_4822:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x3fa49249; valaddr_reg:x13; val_offset:14403*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14403*FLEN/8, x14, x8, x12)

inst_4823:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x3fdb6db6; valaddr_reg:x13; val_offset:14406*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14406*FLEN/8, x14, x8, x12)

inst_4824:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x3fb33333; valaddr_reg:x13; val_offset:14409*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14409*FLEN/8, x14, x8, x12)

inst_4825:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x3fcccccc; valaddr_reg:x13; val_offset:14412*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14412*FLEN/8, x14, x8, x12)

inst_4826:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22800000; valaddr_reg:x13; val_offset:14415*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14415*FLEN/8, x14, x8, x12)

inst_4827:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22ffffff; valaddr_reg:x13; val_offset:14418*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14418*FLEN/8, x14, x8, x12)

inst_4828:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22c00000; valaddr_reg:x13; val_offset:14421*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14421*FLEN/8, x14, x8, x12)

inst_4829:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22bfffff; valaddr_reg:x13; val_offset:14424*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14424*FLEN/8, x14, x8, x12)

inst_4830:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22e00000; valaddr_reg:x13; val_offset:14427*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14427*FLEN/8, x14, x8, x12)

inst_4831:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x229fffff; valaddr_reg:x13; val_offset:14430*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14430*FLEN/8, x14, x8, x12)

inst_4832:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22f00000; valaddr_reg:x13; val_offset:14433*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14433*FLEN/8, x14, x8, x12)

inst_4833:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x228fffff; valaddr_reg:x13; val_offset:14436*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14436*FLEN/8, x14, x8, x12)

inst_4834:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22f80000; valaddr_reg:x13; val_offset:14439*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14439*FLEN/8, x14, x8, x12)

inst_4835:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x2287ffff; valaddr_reg:x13; val_offset:14442*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14442*FLEN/8, x14, x8, x12)

inst_4836:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22fc0000; valaddr_reg:x13; val_offset:14445*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14445*FLEN/8, x14, x8, x12)

inst_4837:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x2283ffff; valaddr_reg:x13; val_offset:14448*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14448*FLEN/8, x14, x8, x12)

inst_4838:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22fe0000; valaddr_reg:x13; val_offset:14451*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14451*FLEN/8, x14, x8, x12)

inst_4839:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x2281ffff; valaddr_reg:x13; val_offset:14454*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14454*FLEN/8, x14, x8, x12)

inst_4840:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22ff0000; valaddr_reg:x13; val_offset:14457*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14457*FLEN/8, x14, x8, x12)

inst_4841:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x2280ffff; valaddr_reg:x13; val_offset:14460*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14460*FLEN/8, x14, x8, x12)

inst_4842:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22ff8000; valaddr_reg:x13; val_offset:14463*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14463*FLEN/8, x14, x8, x12)

inst_4843:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22807fff; valaddr_reg:x13; val_offset:14466*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14466*FLEN/8, x14, x8, x12)

inst_4844:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22ffc000; valaddr_reg:x13; val_offset:14469*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14469*FLEN/8, x14, x8, x12)

inst_4845:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22803fff; valaddr_reg:x13; val_offset:14472*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14472*FLEN/8, x14, x8, x12)

inst_4846:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22ffe000; valaddr_reg:x13; val_offset:14475*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14475*FLEN/8, x14, x8, x12)

inst_4847:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22801fff; valaddr_reg:x13; val_offset:14478*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14478*FLEN/8, x14, x8, x12)

inst_4848:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22fff000; valaddr_reg:x13; val_offset:14481*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14481*FLEN/8, x14, x8, x12)

inst_4849:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22800fff; valaddr_reg:x13; val_offset:14484*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14484*FLEN/8, x14, x8, x12)

inst_4850:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22fff800; valaddr_reg:x13; val_offset:14487*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14487*FLEN/8, x14, x8, x12)

inst_4851:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x228007ff; valaddr_reg:x13; val_offset:14490*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14490*FLEN/8, x14, x8, x12)

inst_4852:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22fffc00; valaddr_reg:x13; val_offset:14493*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14493*FLEN/8, x14, x8, x12)

inst_4853:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x228003ff; valaddr_reg:x13; val_offset:14496*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14496*FLEN/8, x14, x8, x12)

inst_4854:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22fffe00; valaddr_reg:x13; val_offset:14499*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14499*FLEN/8, x14, x8, x12)

inst_4855:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x228001ff; valaddr_reg:x13; val_offset:14502*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14502*FLEN/8, x14, x8, x12)

inst_4856:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22ffff00; valaddr_reg:x13; val_offset:14505*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14505*FLEN/8, x14, x8, x12)

inst_4857:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x228000ff; valaddr_reg:x13; val_offset:14508*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14508*FLEN/8, x14, x8, x12)

inst_4858:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22ffff80; valaddr_reg:x13; val_offset:14511*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14511*FLEN/8, x14, x8, x12)

inst_4859:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x2280007f; valaddr_reg:x13; val_offset:14514*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14514*FLEN/8, x14, x8, x12)

inst_4860:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22ffffc0; valaddr_reg:x13; val_offset:14517*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14517*FLEN/8, x14, x8, x12)

inst_4861:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x2280003f; valaddr_reg:x13; val_offset:14520*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14520*FLEN/8, x14, x8, x12)

inst_4862:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22ffffe0; valaddr_reg:x13; val_offset:14523*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14523*FLEN/8, x14, x8, x12)

inst_4863:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x2280001f; valaddr_reg:x13; val_offset:14526*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14526*FLEN/8, x14, x8, x12)

inst_4864:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22fffff0; valaddr_reg:x13; val_offset:14529*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14529*FLEN/8, x14, x8, x12)

inst_4865:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x2280000f; valaddr_reg:x13; val_offset:14532*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14532*FLEN/8, x14, x8, x12)

inst_4866:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22fffff8; valaddr_reg:x13; val_offset:14535*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14535*FLEN/8, x14, x8, x12)

inst_4867:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22800007; valaddr_reg:x13; val_offset:14538*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14538*FLEN/8, x14, x8, x12)

inst_4868:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22fffffc; valaddr_reg:x13; val_offset:14541*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14541*FLEN/8, x14, x8, x12)

inst_4869:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22800003; valaddr_reg:x13; val_offset:14544*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14544*FLEN/8, x14, x8, x12)

inst_4870:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22fffffe; valaddr_reg:x13; val_offset:14547*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14547*FLEN/8, x14, x8, x12)

inst_4871:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22800001; valaddr_reg:x13; val_offset:14550*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14550*FLEN/8, x14, x8, x12)

inst_4872:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x3ffffff8; valaddr_reg:x13; val_offset:14553*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14553*FLEN/8, x14, x8, x12)

inst_4873:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x3f800007; valaddr_reg:x13; val_offset:14556*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14556*FLEN/8, x14, x8, x12)

inst_4874:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x3ffffffc; valaddr_reg:x13; val_offset:14559*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14559*FLEN/8, x14, x8, x12)

inst_4875:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x3f800003; valaddr_reg:x13; val_offset:14562*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14562*FLEN/8, x14, x8, x12)

inst_4876:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x3ffffffe; valaddr_reg:x13; val_offset:14565*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14565*FLEN/8, x14, x8, x12)

inst_4877:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x3f800001; valaddr_reg:x13; val_offset:14568*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14568*FLEN/8, x14, x8, x12)

inst_4878:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x3fb6db6d; valaddr_reg:x13; val_offset:14571*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14571*FLEN/8, x14, x8, x12)

inst_4879:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x3fedb6db; valaddr_reg:x13; val_offset:14574*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14574*FLEN/8, x14, x8, x12)

inst_4880:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x3f999999; valaddr_reg:x13; val_offset:14577*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14577*FLEN/8, x14, x8, x12)

inst_4881:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x3fe66666; valaddr_reg:x13; val_offset:14580*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14580*FLEN/8, x14, x8, x12)

inst_4882:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x3fbbbbbb; valaddr_reg:x13; val_offset:14583*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14583*FLEN/8, x14, x8, x12)

inst_4883:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x3fc44444; valaddr_reg:x13; val_offset:14586*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14586*FLEN/8, x14, x8, x12)

inst_4884:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x3fa49249; valaddr_reg:x13; val_offset:14589*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14589*FLEN/8, x14, x8, x12)

inst_4885:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x3fdb6db6; valaddr_reg:x13; val_offset:14592*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14592*FLEN/8, x14, x8, x12)

inst_4886:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x3fb33333; valaddr_reg:x13; val_offset:14595*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14595*FLEN/8, x14, x8, x12)

inst_4887:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x3fcccccc; valaddr_reg:x13; val_offset:14598*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14598*FLEN/8, x14, x8, x12)

inst_4888:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x23000000; valaddr_reg:x13; val_offset:14601*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14601*FLEN/8, x14, x8, x12)

RVTEST_SIGBASE(x8,signature_x8_38)
inst_4889:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x237fffff; valaddr_reg:x13; val_offset:14604*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14604*FLEN/8, x14, x8, x12)

inst_4890:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x23400000; valaddr_reg:x13; val_offset:14607*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14607*FLEN/8, x14, x8, x12)

inst_4891:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x233fffff; valaddr_reg:x13; val_offset:14610*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14610*FLEN/8, x14, x8, x12)

inst_4892:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x23600000; valaddr_reg:x13; val_offset:14613*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14613*FLEN/8, x14, x8, x12)

inst_4893:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x231fffff; valaddr_reg:x13; val_offset:14616*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14616*FLEN/8, x14, x8, x12)

inst_4894:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x23700000; valaddr_reg:x13; val_offset:14619*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14619*FLEN/8, x14, x8, x12)

inst_4895:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x230fffff; valaddr_reg:x13; val_offset:14622*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14622*FLEN/8, x14, x8, x12)

inst_4896:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x23780000; valaddr_reg:x13; val_offset:14625*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14625*FLEN/8, x14, x8, x12)

inst_4897:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x2307ffff; valaddr_reg:x13; val_offset:14628*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14628*FLEN/8, x14, x8, x12)

inst_4898:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x237c0000; valaddr_reg:x13; val_offset:14631*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14631*FLEN/8, x14, x8, x12)

inst_4899:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x2303ffff; valaddr_reg:x13; val_offset:14634*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14634*FLEN/8, x14, x8, x12)

inst_4900:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x237e0000; valaddr_reg:x13; val_offset:14637*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14637*FLEN/8, x14, x8, x12)

inst_4901:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x2301ffff; valaddr_reg:x13; val_offset:14640*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14640*FLEN/8, x14, x8, x12)

inst_4902:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x237f0000; valaddr_reg:x13; val_offset:14643*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14643*FLEN/8, x14, x8, x12)

inst_4903:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x2300ffff; valaddr_reg:x13; val_offset:14646*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14646*FLEN/8, x14, x8, x12)

inst_4904:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x237f8000; valaddr_reg:x13; val_offset:14649*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14649*FLEN/8, x14, x8, x12)

inst_4905:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x23007fff; valaddr_reg:x13; val_offset:14652*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14652*FLEN/8, x14, x8, x12)

inst_4906:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x237fc000; valaddr_reg:x13; val_offset:14655*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14655*FLEN/8, x14, x8, x12)

inst_4907:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x23003fff; valaddr_reg:x13; val_offset:14658*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14658*FLEN/8, x14, x8, x12)

inst_4908:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x237fe000; valaddr_reg:x13; val_offset:14661*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14661*FLEN/8, x14, x8, x12)

inst_4909:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x23001fff; valaddr_reg:x13; val_offset:14664*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14664*FLEN/8, x14, x8, x12)

inst_4910:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x237ff000; valaddr_reg:x13; val_offset:14667*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14667*FLEN/8, x14, x8, x12)

inst_4911:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x23000fff; valaddr_reg:x13; val_offset:14670*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14670*FLEN/8, x14, x8, x12)

inst_4912:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x237ff800; valaddr_reg:x13; val_offset:14673*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14673*FLEN/8, x14, x8, x12)

inst_4913:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x230007ff; valaddr_reg:x13; val_offset:14676*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14676*FLEN/8, x14, x8, x12)

inst_4914:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x237ffc00; valaddr_reg:x13; val_offset:14679*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14679*FLEN/8, x14, x8, x12)

inst_4915:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x230003ff; valaddr_reg:x13; val_offset:14682*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14682*FLEN/8, x14, x8, x12)

inst_4916:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x237ffe00; valaddr_reg:x13; val_offset:14685*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14685*FLEN/8, x14, x8, x12)

inst_4917:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x230001ff; valaddr_reg:x13; val_offset:14688*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14688*FLEN/8, x14, x8, x12)

inst_4918:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x237fff00; valaddr_reg:x13; val_offset:14691*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14691*FLEN/8, x14, x8, x12)

inst_4919:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x230000ff; valaddr_reg:x13; val_offset:14694*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14694*FLEN/8, x14, x8, x12)

inst_4920:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x237fff80; valaddr_reg:x13; val_offset:14697*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14697*FLEN/8, x14, x8, x12)

inst_4921:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x2300007f; valaddr_reg:x13; val_offset:14700*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14700*FLEN/8, x14, x8, x12)

inst_4922:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x237fffc0; valaddr_reg:x13; val_offset:14703*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14703*FLEN/8, x14, x8, x12)

inst_4923:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x2300003f; valaddr_reg:x13; val_offset:14706*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14706*FLEN/8, x14, x8, x12)

inst_4924:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x237fffe0; valaddr_reg:x13; val_offset:14709*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14709*FLEN/8, x14, x8, x12)

inst_4925:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x2300001f; valaddr_reg:x13; val_offset:14712*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14712*FLEN/8, x14, x8, x12)

inst_4926:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x237ffff0; valaddr_reg:x13; val_offset:14715*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14715*FLEN/8, x14, x8, x12)

inst_4927:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x2300000f; valaddr_reg:x13; val_offset:14718*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14718*FLEN/8, x14, x8, x12)

inst_4928:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x237ffff8; valaddr_reg:x13; val_offset:14721*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14721*FLEN/8, x14, x8, x12)

inst_4929:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x23000007; valaddr_reg:x13; val_offset:14724*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14724*FLEN/8, x14, x8, x12)

inst_4930:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x237ffffc; valaddr_reg:x13; val_offset:14727*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14727*FLEN/8, x14, x8, x12)

inst_4931:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x23000003; valaddr_reg:x13; val_offset:14730*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14730*FLEN/8, x14, x8, x12)

inst_4932:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x237ffffe; valaddr_reg:x13; val_offset:14733*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14733*FLEN/8, x14, x8, x12)

inst_4933:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x46 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x23000001; valaddr_reg:x13; val_offset:14736*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14736*FLEN/8, x14, x8, x12)

inst_4934:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x3ffffff8; valaddr_reg:x13; val_offset:14739*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14739*FLEN/8, x14, x8, x12)

inst_4935:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x3f800007; valaddr_reg:x13; val_offset:14742*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14742*FLEN/8, x14, x8, x12)

inst_4936:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x3ffffffc; valaddr_reg:x13; val_offset:14745*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14745*FLEN/8, x14, x8, x12)

inst_4937:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x3f800003; valaddr_reg:x13; val_offset:14748*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14748*FLEN/8, x14, x8, x12)

inst_4938:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x3ffffffe; valaddr_reg:x13; val_offset:14751*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14751*FLEN/8, x14, x8, x12)

inst_4939:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x3f800001; valaddr_reg:x13; val_offset:14754*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14754*FLEN/8, x14, x8, x12)

inst_4940:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x3fb6db6d; valaddr_reg:x13; val_offset:14757*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14757*FLEN/8, x14, x8, x12)

inst_4941:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x3fedb6db; valaddr_reg:x13; val_offset:14760*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14760*FLEN/8, x14, x8, x12)

inst_4942:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x3f999999; valaddr_reg:x13; val_offset:14763*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14763*FLEN/8, x14, x8, x12)

inst_4943:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x3fe66666; valaddr_reg:x13; val_offset:14766*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14766*FLEN/8, x14, x8, x12)

inst_4944:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x3fbbbbbb; valaddr_reg:x13; val_offset:14769*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14769*FLEN/8, x14, x8, x12)

inst_4945:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x3fc44444; valaddr_reg:x13; val_offset:14772*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14772*FLEN/8, x14, x8, x12)

inst_4946:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x3fa49249; valaddr_reg:x13; val_offset:14775*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14775*FLEN/8, x14, x8, x12)

inst_4947:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x3fdb6db6; valaddr_reg:x13; val_offset:14778*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14778*FLEN/8, x14, x8, x12)

inst_4948:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x3fb33333; valaddr_reg:x13; val_offset:14781*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14781*FLEN/8, x14, x8, x12)

inst_4949:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x528fdc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4dcf92 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed28fdc; op2val:0x4dcf92;
op3val:0x3fcccccc; valaddr_reg:x13; val_offset:14784*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14784*FLEN/8, x14, x8, x12)

inst_4950:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x23800000; valaddr_reg:x13; val_offset:14787*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14787*FLEN/8, x14, x8, x12)

inst_4951:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x23ffffff; valaddr_reg:x13; val_offset:14790*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14790*FLEN/8, x14, x8, x12)

inst_4952:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x23c00000; valaddr_reg:x13; val_offset:14793*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14793*FLEN/8, x14, x8, x12)

inst_4953:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x23bfffff; valaddr_reg:x13; val_offset:14796*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14796*FLEN/8, x14, x8, x12)

inst_4954:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x23e00000; valaddr_reg:x13; val_offset:14799*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14799*FLEN/8, x14, x8, x12)

inst_4955:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x239fffff; valaddr_reg:x13; val_offset:14802*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14802*FLEN/8, x14, x8, x12)

inst_4956:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x23f00000; valaddr_reg:x13; val_offset:14805*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14805*FLEN/8, x14, x8, x12)

inst_4957:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x238fffff; valaddr_reg:x13; val_offset:14808*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14808*FLEN/8, x14, x8, x12)

inst_4958:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x23f80000; valaddr_reg:x13; val_offset:14811*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14811*FLEN/8, x14, x8, x12)

inst_4959:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x2387ffff; valaddr_reg:x13; val_offset:14814*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14814*FLEN/8, x14, x8, x12)

inst_4960:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x23fc0000; valaddr_reg:x13; val_offset:14817*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14817*FLEN/8, x14, x8, x12)

inst_4961:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x2383ffff; valaddr_reg:x13; val_offset:14820*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14820*FLEN/8, x14, x8, x12)

inst_4962:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x23fe0000; valaddr_reg:x13; val_offset:14823*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14823*FLEN/8, x14, x8, x12)

inst_4963:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x2381ffff; valaddr_reg:x13; val_offset:14826*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14826*FLEN/8, x14, x8, x12)

inst_4964:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x23ff0000; valaddr_reg:x13; val_offset:14829*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14829*FLEN/8, x14, x8, x12)

inst_4965:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x2380ffff; valaddr_reg:x13; val_offset:14832*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14832*FLEN/8, x14, x8, x12)

inst_4966:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x23ff8000; valaddr_reg:x13; val_offset:14835*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14835*FLEN/8, x14, x8, x12)

inst_4967:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x23807fff; valaddr_reg:x13; val_offset:14838*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14838*FLEN/8, x14, x8, x12)

inst_4968:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x23ffc000; valaddr_reg:x13; val_offset:14841*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14841*FLEN/8, x14, x8, x12)

inst_4969:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x23803fff; valaddr_reg:x13; val_offset:14844*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14844*FLEN/8, x14, x8, x12)

inst_4970:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x23ffe000; valaddr_reg:x13; val_offset:14847*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14847*FLEN/8, x14, x8, x12)

inst_4971:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x23801fff; valaddr_reg:x13; val_offset:14850*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14850*FLEN/8, x14, x8, x12)

inst_4972:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x23fff000; valaddr_reg:x13; val_offset:14853*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14853*FLEN/8, x14, x8, x12)

inst_4973:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x23800fff; valaddr_reg:x13; val_offset:14856*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14856*FLEN/8, x14, x8, x12)

inst_4974:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x23fff800; valaddr_reg:x13; val_offset:14859*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14859*FLEN/8, x14, x8, x12)

inst_4975:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x238007ff; valaddr_reg:x13; val_offset:14862*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14862*FLEN/8, x14, x8, x12)

inst_4976:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x23fffc00; valaddr_reg:x13; val_offset:14865*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14865*FLEN/8, x14, x8, x12)

inst_4977:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x238003ff; valaddr_reg:x13; val_offset:14868*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14868*FLEN/8, x14, x8, x12)

inst_4978:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x23fffe00; valaddr_reg:x13; val_offset:14871*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14871*FLEN/8, x14, x8, x12)

inst_4979:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x238001ff; valaddr_reg:x13; val_offset:14874*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14874*FLEN/8, x14, x8, x12)

inst_4980:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x23ffff00; valaddr_reg:x13; val_offset:14877*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14877*FLEN/8, x14, x8, x12)

inst_4981:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x238000ff; valaddr_reg:x13; val_offset:14880*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14880*FLEN/8, x14, x8, x12)

inst_4982:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x23ffff80; valaddr_reg:x13; val_offset:14883*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14883*FLEN/8, x14, x8, x12)

inst_4983:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x2380007f; valaddr_reg:x13; val_offset:14886*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14886*FLEN/8, x14, x8, x12)

inst_4984:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x23ffffc0; valaddr_reg:x13; val_offset:14889*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14889*FLEN/8, x14, x8, x12)

inst_4985:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x2380003f; valaddr_reg:x13; val_offset:14892*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14892*FLEN/8, x14, x8, x12)

inst_4986:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x23ffffe0; valaddr_reg:x13; val_offset:14895*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14895*FLEN/8, x14, x8, x12)

inst_4987:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x2380001f; valaddr_reg:x13; val_offset:14898*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14898*FLEN/8, x14, x8, x12)

inst_4988:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x23fffff0; valaddr_reg:x13; val_offset:14901*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14901*FLEN/8, x14, x8, x12)

inst_4989:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x2380000f; valaddr_reg:x13; val_offset:14904*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14904*FLEN/8, x14, x8, x12)

inst_4990:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x23fffff8; valaddr_reg:x13; val_offset:14907*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14907*FLEN/8, x14, x8, x12)

inst_4991:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x23800007; valaddr_reg:x13; val_offset:14910*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14910*FLEN/8, x14, x8, x12)

inst_4992:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x23fffffc; valaddr_reg:x13; val_offset:14913*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14913*FLEN/8, x14, x8, x12)

inst_4993:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x23800003; valaddr_reg:x13; val_offset:14916*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14916*FLEN/8, x14, x8, x12)

inst_4994:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x23fffffe; valaddr_reg:x13; val_offset:14919*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14919*FLEN/8, x14, x8, x12)

inst_4995:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x47 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x23800001; valaddr_reg:x13; val_offset:14922*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14922*FLEN/8, x14, x8, x12)

inst_4996:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x3ffffff8; valaddr_reg:x13; val_offset:14925*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14925*FLEN/8, x14, x8, x12)

inst_4997:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x3f800007; valaddr_reg:x13; val_offset:14928*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14928*FLEN/8, x14, x8, x12)

inst_4998:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x3ffffffc; valaddr_reg:x13; val_offset:14931*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14931*FLEN/8, x14, x8, x12)

inst_4999:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x3f800003; valaddr_reg:x13; val_offset:14934*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14934*FLEN/8, x14, x8, x12)

inst_5000:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x3ffffffe; valaddr_reg:x13; val_offset:14937*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14937*FLEN/8, x14, x8, x12)

inst_5001:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x3f800001; valaddr_reg:x13; val_offset:14940*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14940*FLEN/8, x14, x8, x12)

inst_5002:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x3fb6db6d; valaddr_reg:x13; val_offset:14943*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14943*FLEN/8, x14, x8, x12)

inst_5003:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x3fedb6db; valaddr_reg:x13; val_offset:14946*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14946*FLEN/8, x14, x8, x12)

inst_5004:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x3f999999; valaddr_reg:x13; val_offset:14949*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14949*FLEN/8, x14, x8, x12)

inst_5005:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x3fe66666; valaddr_reg:x13; val_offset:14952*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14952*FLEN/8, x14, x8, x12)

inst_5006:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x3fbbbbbb; valaddr_reg:x13; val_offset:14955*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14955*FLEN/8, x14, x8, x12)

inst_5007:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x3fc44444; valaddr_reg:x13; val_offset:14958*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14958*FLEN/8, x14, x8, x12)

inst_5008:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x3fa49249; valaddr_reg:x13; val_offset:14961*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14961*FLEN/8, x14, x8, x12)

inst_5009:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x3fdb6db6; valaddr_reg:x13; val_offset:14964*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14964*FLEN/8, x14, x8, x12)

inst_5010:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x3fb33333; valaddr_reg:x13; val_offset:14967*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14967*FLEN/8, x14, x8, x12)

inst_5011:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b4f87 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x697de6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9b4f87; op2val:0x697de6;
op3val:0x3fcccccc; valaddr_reg:x13; val_offset:14970*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14970*FLEN/8, x14, x8, x12)

inst_5012:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x24000000; valaddr_reg:x13; val_offset:14973*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14973*FLEN/8, x14, x8, x12)

inst_5013:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x247fffff; valaddr_reg:x13; val_offset:14976*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14976*FLEN/8, x14, x8, x12)

inst_5014:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x24400000; valaddr_reg:x13; val_offset:14979*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14979*FLEN/8, x14, x8, x12)

inst_5015:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x243fffff; valaddr_reg:x13; val_offset:14982*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14982*FLEN/8, x14, x8, x12)

inst_5016:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x24600000; valaddr_reg:x13; val_offset:14985*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14985*FLEN/8, x14, x8, x12)

RVTEST_SIGBASE(x8,signature_x8_39)
inst_5017:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x241fffff; valaddr_reg:x13; val_offset:14988*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14988*FLEN/8, x14, x8, x12)

inst_5018:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x24700000; valaddr_reg:x13; val_offset:14991*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14991*FLEN/8, x14, x8, x12)

inst_5019:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x240fffff; valaddr_reg:x13; val_offset:14994*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14994*FLEN/8, x14, x8, x12)

inst_5020:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x24780000; valaddr_reg:x13; val_offset:14997*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 14997*FLEN/8, x14, x8, x12)

inst_5021:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x2407ffff; valaddr_reg:x13; val_offset:15000*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15000*FLEN/8, x14, x8, x12)

inst_5022:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x247c0000; valaddr_reg:x13; val_offset:15003*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15003*FLEN/8, x14, x8, x12)

inst_5023:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x2403ffff; valaddr_reg:x13; val_offset:15006*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15006*FLEN/8, x14, x8, x12)

inst_5024:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x247e0000; valaddr_reg:x13; val_offset:15009*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15009*FLEN/8, x14, x8, x12)

inst_5025:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x2401ffff; valaddr_reg:x13; val_offset:15012*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15012*FLEN/8, x14, x8, x12)

inst_5026:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x247f0000; valaddr_reg:x13; val_offset:15015*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15015*FLEN/8, x14, x8, x12)

inst_5027:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x2400ffff; valaddr_reg:x13; val_offset:15018*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15018*FLEN/8, x14, x8, x12)

inst_5028:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x247f8000; valaddr_reg:x13; val_offset:15021*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15021*FLEN/8, x14, x8, x12)

inst_5029:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x24007fff; valaddr_reg:x13; val_offset:15024*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15024*FLEN/8, x14, x8, x12)

inst_5030:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x247fc000; valaddr_reg:x13; val_offset:15027*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15027*FLEN/8, x14, x8, x12)

inst_5031:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x24003fff; valaddr_reg:x13; val_offset:15030*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15030*FLEN/8, x14, x8, x12)

inst_5032:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x247fe000; valaddr_reg:x13; val_offset:15033*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15033*FLEN/8, x14, x8, x12)

inst_5033:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x24001fff; valaddr_reg:x13; val_offset:15036*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15036*FLEN/8, x14, x8, x12)

inst_5034:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x247ff000; valaddr_reg:x13; val_offset:15039*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15039*FLEN/8, x14, x8, x12)

inst_5035:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x24000fff; valaddr_reg:x13; val_offset:15042*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15042*FLEN/8, x14, x8, x12)

inst_5036:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x247ff800; valaddr_reg:x13; val_offset:15045*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15045*FLEN/8, x14, x8, x12)

inst_5037:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x240007ff; valaddr_reg:x13; val_offset:15048*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15048*FLEN/8, x14, x8, x12)

inst_5038:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x247ffc00; valaddr_reg:x13; val_offset:15051*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15051*FLEN/8, x14, x8, x12)

inst_5039:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x240003ff; valaddr_reg:x13; val_offset:15054*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15054*FLEN/8, x14, x8, x12)

inst_5040:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x247ffe00; valaddr_reg:x13; val_offset:15057*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15057*FLEN/8, x14, x8, x12)

inst_5041:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x240001ff; valaddr_reg:x13; val_offset:15060*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15060*FLEN/8, x14, x8, x12)

inst_5042:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x247fff00; valaddr_reg:x13; val_offset:15063*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15063*FLEN/8, x14, x8, x12)

inst_5043:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x240000ff; valaddr_reg:x13; val_offset:15066*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15066*FLEN/8, x14, x8, x12)

inst_5044:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x247fff80; valaddr_reg:x13; val_offset:15069*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15069*FLEN/8, x14, x8, x12)

inst_5045:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x2400007f; valaddr_reg:x13; val_offset:15072*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15072*FLEN/8, x14, x8, x12)

inst_5046:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x247fffc0; valaddr_reg:x13; val_offset:15075*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15075*FLEN/8, x14, x8, x12)

inst_5047:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x2400003f; valaddr_reg:x13; val_offset:15078*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15078*FLEN/8, x14, x8, x12)

inst_5048:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x247fffe0; valaddr_reg:x13; val_offset:15081*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15081*FLEN/8, x14, x8, x12)

inst_5049:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x2400001f; valaddr_reg:x13; val_offset:15084*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15084*FLEN/8, x14, x8, x12)

inst_5050:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x247ffff0; valaddr_reg:x13; val_offset:15087*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15087*FLEN/8, x14, x8, x12)

inst_5051:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x2400000f; valaddr_reg:x13; val_offset:15090*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15090*FLEN/8, x14, x8, x12)

inst_5052:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x247ffff8; valaddr_reg:x13; val_offset:15093*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15093*FLEN/8, x14, x8, x12)

inst_5053:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x24000007; valaddr_reg:x13; val_offset:15096*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15096*FLEN/8, x14, x8, x12)

inst_5054:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x247ffffc; valaddr_reg:x13; val_offset:15099*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15099*FLEN/8, x14, x8, x12)

inst_5055:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x24000003; valaddr_reg:x13; val_offset:15102*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15102*FLEN/8, x14, x8, x12)

inst_5056:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x247ffffe; valaddr_reg:x13; val_offset:15105*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15105*FLEN/8, x14, x8, x12)

inst_5057:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x48 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x24000001; valaddr_reg:x13; val_offset:15108*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15108*FLEN/8, x14, x8, x12)

inst_5058:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x3ffffff8; valaddr_reg:x13; val_offset:15111*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15111*FLEN/8, x14, x8, x12)

inst_5059:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x3f800007; valaddr_reg:x13; val_offset:15114*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15114*FLEN/8, x14, x8, x12)

inst_5060:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x3ffffffc; valaddr_reg:x13; val_offset:15117*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15117*FLEN/8, x14, x8, x12)

inst_5061:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x3f800003; valaddr_reg:x13; val_offset:15120*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15120*FLEN/8, x14, x8, x12)

inst_5062:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x3ffffffe; valaddr_reg:x13; val_offset:15123*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15123*FLEN/8, x14, x8, x12)

inst_5063:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x3f800001; valaddr_reg:x13; val_offset:15126*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15126*FLEN/8, x14, x8, x12)

inst_5064:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x3fb6db6d; valaddr_reg:x13; val_offset:15129*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15129*FLEN/8, x14, x8, x12)

inst_5065:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x3fedb6db; valaddr_reg:x13; val_offset:15132*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15132*FLEN/8, x14, x8, x12)

inst_5066:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x3f999999; valaddr_reg:x13; val_offset:15135*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15135*FLEN/8, x14, x8, x12)

inst_5067:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x3fe66666; valaddr_reg:x13; val_offset:15138*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15138*FLEN/8, x14, x8, x12)

inst_5068:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x3fbbbbbb; valaddr_reg:x13; val_offset:15141*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15141*FLEN/8, x14, x8, x12)

inst_5069:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x3fc44444; valaddr_reg:x13; val_offset:15144*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15144*FLEN/8, x14, x8, x12)

inst_5070:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x3fa49249; valaddr_reg:x13; val_offset:15147*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15147*FLEN/8, x14, x8, x12)

inst_5071:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x3fdb6db6; valaddr_reg:x13; val_offset:15150*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15150*FLEN/8, x14, x8, x12)

inst_5072:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x3fb33333; valaddr_reg:x13; val_offset:15153*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15153*FLEN/8, x14, x8, x12)

inst_5073:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x040775 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x7c1804 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e840775; op2val:0x7c1804;
op3val:0x3fcccccc; valaddr_reg:x13; val_offset:15156*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15156*FLEN/8, x14, x8, x12)

inst_5074:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x24800000; valaddr_reg:x13; val_offset:15159*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15159*FLEN/8, x14, x8, x12)

inst_5075:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x24ffffff; valaddr_reg:x13; val_offset:15162*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15162*FLEN/8, x14, x8, x12)

inst_5076:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x24c00000; valaddr_reg:x13; val_offset:15165*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15165*FLEN/8, x14, x8, x12)

inst_5077:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x24bfffff; valaddr_reg:x13; val_offset:15168*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15168*FLEN/8, x14, x8, x12)

inst_5078:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x24e00000; valaddr_reg:x13; val_offset:15171*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15171*FLEN/8, x14, x8, x12)

inst_5079:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x249fffff; valaddr_reg:x13; val_offset:15174*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15174*FLEN/8, x14, x8, x12)

inst_5080:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x24f00000; valaddr_reg:x13; val_offset:15177*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15177*FLEN/8, x14, x8, x12)

inst_5081:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x248fffff; valaddr_reg:x13; val_offset:15180*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15180*FLEN/8, x14, x8, x12)

inst_5082:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x24f80000; valaddr_reg:x13; val_offset:15183*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15183*FLEN/8, x14, x8, x12)

inst_5083:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x2487ffff; valaddr_reg:x13; val_offset:15186*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15186*FLEN/8, x14, x8, x12)

inst_5084:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x24fc0000; valaddr_reg:x13; val_offset:15189*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15189*FLEN/8, x14, x8, x12)

inst_5085:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x2483ffff; valaddr_reg:x13; val_offset:15192*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15192*FLEN/8, x14, x8, x12)

inst_5086:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x24fe0000; valaddr_reg:x13; val_offset:15195*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15195*FLEN/8, x14, x8, x12)

inst_5087:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x2481ffff; valaddr_reg:x13; val_offset:15198*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15198*FLEN/8, x14, x8, x12)

inst_5088:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x24ff0000; valaddr_reg:x13; val_offset:15201*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15201*FLEN/8, x14, x8, x12)

inst_5089:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x2480ffff; valaddr_reg:x13; val_offset:15204*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15204*FLEN/8, x14, x8, x12)

inst_5090:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x24ff8000; valaddr_reg:x13; val_offset:15207*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15207*FLEN/8, x14, x8, x12)

inst_5091:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x24807fff; valaddr_reg:x13; val_offset:15210*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15210*FLEN/8, x14, x8, x12)

inst_5092:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x24ffc000; valaddr_reg:x13; val_offset:15213*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15213*FLEN/8, x14, x8, x12)

inst_5093:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x24803fff; valaddr_reg:x13; val_offset:15216*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15216*FLEN/8, x14, x8, x12)

inst_5094:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x24ffe000; valaddr_reg:x13; val_offset:15219*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15219*FLEN/8, x14, x8, x12)

inst_5095:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x24801fff; valaddr_reg:x13; val_offset:15222*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15222*FLEN/8, x14, x8, x12)

inst_5096:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x24fff000; valaddr_reg:x13; val_offset:15225*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15225*FLEN/8, x14, x8, x12)

inst_5097:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x24800fff; valaddr_reg:x13; val_offset:15228*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15228*FLEN/8, x14, x8, x12)

inst_5098:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x24fff800; valaddr_reg:x13; val_offset:15231*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15231*FLEN/8, x14, x8, x12)

inst_5099:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x248007ff; valaddr_reg:x13; val_offset:15234*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15234*FLEN/8, x14, x8, x12)

inst_5100:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x24fffc00; valaddr_reg:x13; val_offset:15237*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15237*FLEN/8, x14, x8, x12)

inst_5101:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x248003ff; valaddr_reg:x13; val_offset:15240*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15240*FLEN/8, x14, x8, x12)

inst_5102:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x24fffe00; valaddr_reg:x13; val_offset:15243*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15243*FLEN/8, x14, x8, x12)

inst_5103:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x248001ff; valaddr_reg:x13; val_offset:15246*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15246*FLEN/8, x14, x8, x12)

inst_5104:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x24ffff00; valaddr_reg:x13; val_offset:15249*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15249*FLEN/8, x14, x8, x12)

inst_5105:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x248000ff; valaddr_reg:x13; val_offset:15252*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15252*FLEN/8, x14, x8, x12)

inst_5106:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x24ffff80; valaddr_reg:x13; val_offset:15255*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15255*FLEN/8, x14, x8, x12)

inst_5107:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x2480007f; valaddr_reg:x13; val_offset:15258*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15258*FLEN/8, x14, x8, x12)

inst_5108:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x24ffffc0; valaddr_reg:x13; val_offset:15261*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15261*FLEN/8, x14, x8, x12)

inst_5109:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x2480003f; valaddr_reg:x13; val_offset:15264*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15264*FLEN/8, x14, x8, x12)

inst_5110:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x24ffffe0; valaddr_reg:x13; val_offset:15267*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15267*FLEN/8, x14, x8, x12)

inst_5111:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x2480001f; valaddr_reg:x13; val_offset:15270*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15270*FLEN/8, x14, x8, x12)

inst_5112:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x24fffff0; valaddr_reg:x13; val_offset:15273*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15273*FLEN/8, x14, x8, x12)

inst_5113:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x2480000f; valaddr_reg:x13; val_offset:15276*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15276*FLEN/8, x14, x8, x12)

inst_5114:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x24fffff8; valaddr_reg:x13; val_offset:15279*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15279*FLEN/8, x14, x8, x12)

inst_5115:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x24800007; valaddr_reg:x13; val_offset:15282*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15282*FLEN/8, x14, x8, x12)

inst_5116:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x24fffffc; valaddr_reg:x13; val_offset:15285*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15285*FLEN/8, x14, x8, x12)

inst_5117:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x24800003; valaddr_reg:x13; val_offset:15288*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15288*FLEN/8, x14, x8, x12)

inst_5118:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x24fffffe; valaddr_reg:x13; val_offset:15291*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15291*FLEN/8, x14, x8, x12)

inst_5119:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x49 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x24800001; valaddr_reg:x13; val_offset:15294*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15294*FLEN/8, x14, x8, x12)

inst_5120:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x3ffffff8; valaddr_reg:x13; val_offset:15297*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15297*FLEN/8, x14, x8, x12)

inst_5121:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x3f800007; valaddr_reg:x13; val_offset:15300*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15300*FLEN/8, x14, x8, x12)

inst_5122:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x3ffffffc; valaddr_reg:x13; val_offset:15303*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15303*FLEN/8, x14, x8, x12)

inst_5123:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x3f800003; valaddr_reg:x13; val_offset:15306*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15306*FLEN/8, x14, x8, x12)

inst_5124:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x3ffffffe; valaddr_reg:x13; val_offset:15309*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15309*FLEN/8, x14, x8, x12)

inst_5125:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x3f800001; valaddr_reg:x13; val_offset:15312*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15312*FLEN/8, x14, x8, x12)

inst_5126:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x3fb6db6d; valaddr_reg:x13; val_offset:15315*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15315*FLEN/8, x14, x8, x12)

inst_5127:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x3fedb6db; valaddr_reg:x13; val_offset:15318*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15318*FLEN/8, x14, x8, x12)

inst_5128:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x3f999999; valaddr_reg:x13; val_offset:15321*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15321*FLEN/8, x14, x8, x12)

inst_5129:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x3fe66666; valaddr_reg:x13; val_offset:15324*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15324*FLEN/8, x14, x8, x12)

inst_5130:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x3fbbbbbb; valaddr_reg:x13; val_offset:15327*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15327*FLEN/8, x14, x8, x12)

inst_5131:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x3fc44444; valaddr_reg:x13; val_offset:15330*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15330*FLEN/8, x14, x8, x12)

inst_5132:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x3fa49249; valaddr_reg:x13; val_offset:15333*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15333*FLEN/8, x14, x8, x12)

inst_5133:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x3fdb6db6; valaddr_reg:x13; val_offset:15336*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15336*FLEN/8, x14, x8, x12)

inst_5134:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x3fb33333; valaddr_reg:x13; val_offset:15339*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15339*FLEN/8, x14, x8, x12)

inst_5135:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22b666 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3258b2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f22b666; op2val:0x3258b2;
op3val:0x3fcccccc; valaddr_reg:x13; val_offset:15342*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15342*FLEN/8, x14, x8, x12)

inst_5136:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x25000000; valaddr_reg:x13; val_offset:15345*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15345*FLEN/8, x14, x8, x12)

inst_5137:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x257fffff; valaddr_reg:x13; val_offset:15348*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15348*FLEN/8, x14, x8, x12)

inst_5138:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x25400000; valaddr_reg:x13; val_offset:15351*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15351*FLEN/8, x14, x8, x12)

inst_5139:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x253fffff; valaddr_reg:x13; val_offset:15354*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15354*FLEN/8, x14, x8, x12)

inst_5140:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x25600000; valaddr_reg:x13; val_offset:15357*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15357*FLEN/8, x14, x8, x12)

inst_5141:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x251fffff; valaddr_reg:x13; val_offset:15360*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15360*FLEN/8, x14, x8, x12)

inst_5142:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x25700000; valaddr_reg:x13; val_offset:15363*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15363*FLEN/8, x14, x8, x12)

inst_5143:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x250fffff; valaddr_reg:x13; val_offset:15366*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15366*FLEN/8, x14, x8, x12)

inst_5144:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x25780000; valaddr_reg:x13; val_offset:15369*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15369*FLEN/8, x14, x8, x12)

RVTEST_SIGBASE(x8,signature_x8_40)
inst_5145:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x2507ffff; valaddr_reg:x13; val_offset:15372*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15372*FLEN/8, x14, x8, x12)

inst_5146:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x257c0000; valaddr_reg:x13; val_offset:15375*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15375*FLEN/8, x14, x8, x12)

inst_5147:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x2503ffff; valaddr_reg:x13; val_offset:15378*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15378*FLEN/8, x14, x8, x12)

inst_5148:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x257e0000; valaddr_reg:x13; val_offset:15381*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15381*FLEN/8, x14, x8, x12)

inst_5149:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x2501ffff; valaddr_reg:x13; val_offset:15384*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15384*FLEN/8, x14, x8, x12)

inst_5150:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x257f0000; valaddr_reg:x13; val_offset:15387*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15387*FLEN/8, x14, x8, x12)

inst_5151:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x2500ffff; valaddr_reg:x13; val_offset:15390*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15390*FLEN/8, x14, x8, x12)

inst_5152:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x257f8000; valaddr_reg:x13; val_offset:15393*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15393*FLEN/8, x14, x8, x12)

inst_5153:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x25007fff; valaddr_reg:x13; val_offset:15396*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15396*FLEN/8, x14, x8, x12)

inst_5154:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x257fc000; valaddr_reg:x13; val_offset:15399*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15399*FLEN/8, x14, x8, x12)

inst_5155:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x25003fff; valaddr_reg:x13; val_offset:15402*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15402*FLEN/8, x14, x8, x12)

inst_5156:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x257fe000; valaddr_reg:x13; val_offset:15405*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15405*FLEN/8, x14, x8, x12)

inst_5157:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x25001fff; valaddr_reg:x13; val_offset:15408*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15408*FLEN/8, x14, x8, x12)

inst_5158:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x257ff000; valaddr_reg:x13; val_offset:15411*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15411*FLEN/8, x14, x8, x12)

inst_5159:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x25000fff; valaddr_reg:x13; val_offset:15414*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15414*FLEN/8, x14, x8, x12)

inst_5160:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x257ff800; valaddr_reg:x13; val_offset:15417*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15417*FLEN/8, x14, x8, x12)

inst_5161:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x250007ff; valaddr_reg:x13; val_offset:15420*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15420*FLEN/8, x14, x8, x12)

inst_5162:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x257ffc00; valaddr_reg:x13; val_offset:15423*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15423*FLEN/8, x14, x8, x12)

inst_5163:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x250003ff; valaddr_reg:x13; val_offset:15426*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15426*FLEN/8, x14, x8, x12)

inst_5164:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x257ffe00; valaddr_reg:x13; val_offset:15429*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15429*FLEN/8, x14, x8, x12)

inst_5165:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x250001ff; valaddr_reg:x13; val_offset:15432*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15432*FLEN/8, x14, x8, x12)

inst_5166:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x257fff00; valaddr_reg:x13; val_offset:15435*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15435*FLEN/8, x14, x8, x12)

inst_5167:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x250000ff; valaddr_reg:x13; val_offset:15438*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15438*FLEN/8, x14, x8, x12)

inst_5168:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x257fff80; valaddr_reg:x13; val_offset:15441*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15441*FLEN/8, x14, x8, x12)

inst_5169:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x2500007f; valaddr_reg:x13; val_offset:15444*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15444*FLEN/8, x14, x8, x12)

inst_5170:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x257fffc0; valaddr_reg:x13; val_offset:15447*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15447*FLEN/8, x14, x8, x12)

inst_5171:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x2500003f; valaddr_reg:x13; val_offset:15450*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15450*FLEN/8, x14, x8, x12)

inst_5172:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x257fffe0; valaddr_reg:x13; val_offset:15453*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15453*FLEN/8, x14, x8, x12)

inst_5173:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x2500001f; valaddr_reg:x13; val_offset:15456*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15456*FLEN/8, x14, x8, x12)

inst_5174:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x257ffff0; valaddr_reg:x13; val_offset:15459*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15459*FLEN/8, x14, x8, x12)

inst_5175:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x2500000f; valaddr_reg:x13; val_offset:15462*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15462*FLEN/8, x14, x8, x12)

inst_5176:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x257ffff8; valaddr_reg:x13; val_offset:15465*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15465*FLEN/8, x14, x8, x12)

inst_5177:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x25000007; valaddr_reg:x13; val_offset:15468*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15468*FLEN/8, x14, x8, x12)

inst_5178:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x257ffffc; valaddr_reg:x13; val_offset:15471*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15471*FLEN/8, x14, x8, x12)

inst_5179:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x25000003; valaddr_reg:x13; val_offset:15474*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15474*FLEN/8, x14, x8, x12)

inst_5180:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x257ffffe; valaddr_reg:x13; val_offset:15477*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15477*FLEN/8, x14, x8, x12)

inst_5181:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x25000001; valaddr_reg:x13; val_offset:15480*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15480*FLEN/8, x14, x8, x12)

inst_5182:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x3ffffff8; valaddr_reg:x13; val_offset:15483*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15483*FLEN/8, x14, x8, x12)

inst_5183:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x3f800007; valaddr_reg:x13; val_offset:15486*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15486*FLEN/8, x14, x8, x12)

inst_5184:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x3ffffffc; valaddr_reg:x13; val_offset:15489*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15489*FLEN/8, x14, x8, x12)

inst_5185:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x3f800003; valaddr_reg:x13; val_offset:15492*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15492*FLEN/8, x14, x8, x12)

inst_5186:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x3ffffffe; valaddr_reg:x13; val_offset:15495*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15495*FLEN/8, x14, x8, x12)

inst_5187:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x3f800001; valaddr_reg:x13; val_offset:15498*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15498*FLEN/8, x14, x8, x12)

inst_5188:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x3fb6db6d; valaddr_reg:x13; val_offset:15501*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15501*FLEN/8, x14, x8, x12)

inst_5189:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x3fedb6db; valaddr_reg:x13; val_offset:15504*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15504*FLEN/8, x14, x8, x12)

inst_5190:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x3f999999; valaddr_reg:x13; val_offset:15507*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15507*FLEN/8, x14, x8, x12)

inst_5191:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x3fe66666; valaddr_reg:x13; val_offset:15510*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15510*FLEN/8, x14, x8, x12)

inst_5192:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x3fbbbbbb; valaddr_reg:x13; val_offset:15513*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15513*FLEN/8, x14, x8, x12)

inst_5193:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x3fc44444; valaddr_reg:x13; val_offset:15516*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15516*FLEN/8, x14, x8, x12)

inst_5194:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x3fa49249; valaddr_reg:x13; val_offset:15519*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15519*FLEN/8, x14, x8, x12)

inst_5195:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x3fdb6db6; valaddr_reg:x13; val_offset:15522*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15522*FLEN/8, x14, x8, x12)

inst_5196:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x3fb33333; valaddr_reg:x13; val_offset:15525*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15525*FLEN/8, x14, x8, x12)

inst_5197:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07a843 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x78c662 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e87a843; op2val:0x78c662;
op3val:0x3fcccccc; valaddr_reg:x13; val_offset:15528*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15528*FLEN/8, x14, x8, x12)

inst_5198:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x25800000; valaddr_reg:x13; val_offset:15531*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15531*FLEN/8, x14, x8, x12)

inst_5199:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x25ffffff; valaddr_reg:x13; val_offset:15534*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15534*FLEN/8, x14, x8, x12)

inst_5200:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x25c00000; valaddr_reg:x13; val_offset:15537*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15537*FLEN/8, x14, x8, x12)

inst_5201:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x25bfffff; valaddr_reg:x13; val_offset:15540*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15540*FLEN/8, x14, x8, x12)

inst_5202:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x25e00000; valaddr_reg:x13; val_offset:15543*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15543*FLEN/8, x14, x8, x12)

inst_5203:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x259fffff; valaddr_reg:x13; val_offset:15546*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15546*FLEN/8, x14, x8, x12)

inst_5204:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x25f00000; valaddr_reg:x13; val_offset:15549*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15549*FLEN/8, x14, x8, x12)

inst_5205:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x258fffff; valaddr_reg:x13; val_offset:15552*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15552*FLEN/8, x14, x8, x12)

inst_5206:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x25f80000; valaddr_reg:x13; val_offset:15555*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15555*FLEN/8, x14, x8, x12)

inst_5207:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x2587ffff; valaddr_reg:x13; val_offset:15558*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15558*FLEN/8, x14, x8, x12)

inst_5208:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x25fc0000; valaddr_reg:x13; val_offset:15561*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15561*FLEN/8, x14, x8, x12)

inst_5209:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x2583ffff; valaddr_reg:x13; val_offset:15564*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15564*FLEN/8, x14, x8, x12)

inst_5210:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x25fe0000; valaddr_reg:x13; val_offset:15567*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15567*FLEN/8, x14, x8, x12)

inst_5211:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x2581ffff; valaddr_reg:x13; val_offset:15570*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15570*FLEN/8, x14, x8, x12)

inst_5212:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x25ff0000; valaddr_reg:x13; val_offset:15573*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15573*FLEN/8, x14, x8, x12)

inst_5213:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x2580ffff; valaddr_reg:x13; val_offset:15576*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15576*FLEN/8, x14, x8, x12)

inst_5214:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x25ff8000; valaddr_reg:x13; val_offset:15579*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15579*FLEN/8, x14, x8, x12)

inst_5215:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x25807fff; valaddr_reg:x13; val_offset:15582*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15582*FLEN/8, x14, x8, x12)

inst_5216:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x25ffc000; valaddr_reg:x13; val_offset:15585*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15585*FLEN/8, x14, x8, x12)

inst_5217:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x25803fff; valaddr_reg:x13; val_offset:15588*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15588*FLEN/8, x14, x8, x12)

inst_5218:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x25ffe000; valaddr_reg:x13; val_offset:15591*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15591*FLEN/8, x14, x8, x12)

inst_5219:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x25801fff; valaddr_reg:x13; val_offset:15594*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15594*FLEN/8, x14, x8, x12)

inst_5220:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x25fff000; valaddr_reg:x13; val_offset:15597*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15597*FLEN/8, x14, x8, x12)

inst_5221:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x25800fff; valaddr_reg:x13; val_offset:15600*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15600*FLEN/8, x14, x8, x12)

inst_5222:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x25fff800; valaddr_reg:x13; val_offset:15603*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15603*FLEN/8, x14, x8, x12)

inst_5223:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x258007ff; valaddr_reg:x13; val_offset:15606*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15606*FLEN/8, x14, x8, x12)

inst_5224:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x25fffc00; valaddr_reg:x13; val_offset:15609*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15609*FLEN/8, x14, x8, x12)

inst_5225:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x258003ff; valaddr_reg:x13; val_offset:15612*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15612*FLEN/8, x14, x8, x12)

inst_5226:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x25fffe00; valaddr_reg:x13; val_offset:15615*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15615*FLEN/8, x14, x8, x12)

inst_5227:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x258001ff; valaddr_reg:x13; val_offset:15618*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15618*FLEN/8, x14, x8, x12)

inst_5228:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x25ffff00; valaddr_reg:x13; val_offset:15621*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15621*FLEN/8, x14, x8, x12)

inst_5229:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x258000ff; valaddr_reg:x13; val_offset:15624*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15624*FLEN/8, x14, x8, x12)

inst_5230:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x25ffff80; valaddr_reg:x13; val_offset:15627*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15627*FLEN/8, x14, x8, x12)

inst_5231:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x2580007f; valaddr_reg:x13; val_offset:15630*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15630*FLEN/8, x14, x8, x12)

inst_5232:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x25ffffc0; valaddr_reg:x13; val_offset:15633*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15633*FLEN/8, x14, x8, x12)

inst_5233:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x2580003f; valaddr_reg:x13; val_offset:15636*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15636*FLEN/8, x14, x8, x12)

inst_5234:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x25ffffe0; valaddr_reg:x13; val_offset:15639*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15639*FLEN/8, x14, x8, x12)

inst_5235:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x2580001f; valaddr_reg:x13; val_offset:15642*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15642*FLEN/8, x14, x8, x12)

inst_5236:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x25fffff0; valaddr_reg:x13; val_offset:15645*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15645*FLEN/8, x14, x8, x12)

inst_5237:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x2580000f; valaddr_reg:x13; val_offset:15648*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15648*FLEN/8, x14, x8, x12)

inst_5238:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x25fffff8; valaddr_reg:x13; val_offset:15651*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15651*FLEN/8, x14, x8, x12)

inst_5239:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x25800007; valaddr_reg:x13; val_offset:15654*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15654*FLEN/8, x14, x8, x12)

inst_5240:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x25fffffc; valaddr_reg:x13; val_offset:15657*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15657*FLEN/8, x14, x8, x12)

inst_5241:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x25800003; valaddr_reg:x13; val_offset:15660*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15660*FLEN/8, x14, x8, x12)

inst_5242:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x25fffffe; valaddr_reg:x13; val_offset:15663*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15663*FLEN/8, x14, x8, x12)

inst_5243:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x4b and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x25800001; valaddr_reg:x13; val_offset:15666*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15666*FLEN/8, x14, x8, x12)

inst_5244:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x3ffffff8; valaddr_reg:x13; val_offset:15669*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15669*FLEN/8, x14, x8, x12)

inst_5245:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x3f800007; valaddr_reg:x13; val_offset:15672*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15672*FLEN/8, x14, x8, x12)

inst_5246:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x3ffffffc; valaddr_reg:x13; val_offset:15675*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15675*FLEN/8, x14, x8, x12)

inst_5247:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x3f800003; valaddr_reg:x13; val_offset:15678*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15678*FLEN/8, x14, x8, x12)

inst_5248:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x3ffffffe; valaddr_reg:x13; val_offset:15681*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15681*FLEN/8, x14, x8, x12)

inst_5249:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x3f800001; valaddr_reg:x13; val_offset:15684*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15684*FLEN/8, x14, x8, x12)

inst_5250:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x3fb6db6d; valaddr_reg:x13; val_offset:15687*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15687*FLEN/8, x14, x8, x12)

inst_5251:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x3fedb6db; valaddr_reg:x13; val_offset:15690*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15690*FLEN/8, x14, x8, x12)

inst_5252:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x3f999999; valaddr_reg:x13; val_offset:15693*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15693*FLEN/8, x14, x8, x12)

inst_5253:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x3fe66666; valaddr_reg:x13; val_offset:15696*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15696*FLEN/8, x14, x8, x12)

inst_5254:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x3fbbbbbb; valaddr_reg:x13; val_offset:15699*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15699*FLEN/8, x14, x8, x12)

inst_5255:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x3fc44444; valaddr_reg:x13; val_offset:15702*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15702*FLEN/8, x14, x8, x12)

inst_5256:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x3fa49249; valaddr_reg:x13; val_offset:15705*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15705*FLEN/8, x14, x8, x12)

inst_5257:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x3fdb6db6; valaddr_reg:x13; val_offset:15708*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15708*FLEN/8, x14, x8, x12)

inst_5258:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x3fb33333; valaddr_reg:x13; val_offset:15711*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15711*FLEN/8, x14, x8, x12)

inst_5259:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eac46 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2ee629 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2eac46; op2val:0x2ee629;
op3val:0x3fcccccc; valaddr_reg:x13; val_offset:15714*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15714*FLEN/8, x14, x8, x12)

inst_5260:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x26000000; valaddr_reg:x13; val_offset:15717*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15717*FLEN/8, x14, x8, x12)

inst_5261:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267fffff; valaddr_reg:x13; val_offset:15720*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15720*FLEN/8, x14, x8, x12)

inst_5262:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x26400000; valaddr_reg:x13; val_offset:15723*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15723*FLEN/8, x14, x8, x12)

inst_5263:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x263fffff; valaddr_reg:x13; val_offset:15726*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15726*FLEN/8, x14, x8, x12)

inst_5264:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x26600000; valaddr_reg:x13; val_offset:15729*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15729*FLEN/8, x14, x8, x12)

inst_5265:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x261fffff; valaddr_reg:x13; val_offset:15732*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15732*FLEN/8, x14, x8, x12)

inst_5266:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x26700000; valaddr_reg:x13; val_offset:15735*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15735*FLEN/8, x14, x8, x12)

inst_5267:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x260fffff; valaddr_reg:x13; val_offset:15738*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15738*FLEN/8, x14, x8, x12)

inst_5268:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x26780000; valaddr_reg:x13; val_offset:15741*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15741*FLEN/8, x14, x8, x12)

inst_5269:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x2607ffff; valaddr_reg:x13; val_offset:15744*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15744*FLEN/8, x14, x8, x12)

inst_5270:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267c0000; valaddr_reg:x13; val_offset:15747*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15747*FLEN/8, x14, x8, x12)

inst_5271:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x2603ffff; valaddr_reg:x13; val_offset:15750*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15750*FLEN/8, x14, x8, x12)

inst_5272:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267e0000; valaddr_reg:x13; val_offset:15753*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15753*FLEN/8, x14, x8, x12)

RVTEST_SIGBASE(x8,signature_x8_41)
inst_5273:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x2601ffff; valaddr_reg:x13; val_offset:15756*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15756*FLEN/8, x14, x8, x12)

inst_5274:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267f0000; valaddr_reg:x13; val_offset:15759*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15759*FLEN/8, x14, x8, x12)

inst_5275:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x2600ffff; valaddr_reg:x13; val_offset:15762*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15762*FLEN/8, x14, x8, x12)

inst_5276:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267f8000; valaddr_reg:x13; val_offset:15765*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15765*FLEN/8, x14, x8, x12)

inst_5277:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x26007fff; valaddr_reg:x13; val_offset:15768*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15768*FLEN/8, x14, x8, x12)

inst_5278:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267fc000; valaddr_reg:x13; val_offset:15771*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15771*FLEN/8, x14, x8, x12)

inst_5279:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x26003fff; valaddr_reg:x13; val_offset:15774*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15774*FLEN/8, x14, x8, x12)

inst_5280:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267fe000; valaddr_reg:x13; val_offset:15777*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15777*FLEN/8, x14, x8, x12)

inst_5281:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x26001fff; valaddr_reg:x13; val_offset:15780*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15780*FLEN/8, x14, x8, x12)

inst_5282:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267ff000; valaddr_reg:x13; val_offset:15783*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15783*FLEN/8, x14, x8, x12)

inst_5283:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x26000fff; valaddr_reg:x13; val_offset:15786*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15786*FLEN/8, x14, x8, x12)

inst_5284:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267ff800; valaddr_reg:x13; val_offset:15789*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15789*FLEN/8, x14, x8, x12)

inst_5285:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x260007ff; valaddr_reg:x13; val_offset:15792*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15792*FLEN/8, x14, x8, x12)

inst_5286:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267ffc00; valaddr_reg:x13; val_offset:15795*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15795*FLEN/8, x14, x8, x12)

inst_5287:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x260003ff; valaddr_reg:x13; val_offset:15798*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15798*FLEN/8, x14, x8, x12)

inst_5288:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267ffe00; valaddr_reg:x13; val_offset:15801*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15801*FLEN/8, x14, x8, x12)

inst_5289:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x260001ff; valaddr_reg:x13; val_offset:15804*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15804*FLEN/8, x14, x8, x12)

inst_5290:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267fff00; valaddr_reg:x13; val_offset:15807*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15807*FLEN/8, x14, x8, x12)

inst_5291:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x260000ff; valaddr_reg:x13; val_offset:15810*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15810*FLEN/8, x14, x8, x12)

inst_5292:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267fff80; valaddr_reg:x13; val_offset:15813*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15813*FLEN/8, x14, x8, x12)

inst_5293:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x2600007f; valaddr_reg:x13; val_offset:15816*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15816*FLEN/8, x14, x8, x12)

inst_5294:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267fffc0; valaddr_reg:x13; val_offset:15819*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15819*FLEN/8, x14, x8, x12)

inst_5295:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x2600003f; valaddr_reg:x13; val_offset:15822*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15822*FLEN/8, x14, x8, x12)

inst_5296:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267fffe0; valaddr_reg:x13; val_offset:15825*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15825*FLEN/8, x14, x8, x12)

inst_5297:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x2600001f; valaddr_reg:x13; val_offset:15828*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15828*FLEN/8, x14, x8, x12)

inst_5298:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267ffff0; valaddr_reg:x13; val_offset:15831*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15831*FLEN/8, x14, x8, x12)

inst_5299:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x2600000f; valaddr_reg:x13; val_offset:15834*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15834*FLEN/8, x14, x8, x12)

inst_5300:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267ffff8; valaddr_reg:x13; val_offset:15837*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15837*FLEN/8, x14, x8, x12)

inst_5301:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x26000007; valaddr_reg:x13; val_offset:15840*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15840*FLEN/8, x14, x8, x12)

inst_5302:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267ffffc; valaddr_reg:x13; val_offset:15843*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15843*FLEN/8, x14, x8, x12)

inst_5303:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x26000003; valaddr_reg:x13; val_offset:15846*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15846*FLEN/8, x14, x8, x12)

inst_5304:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267ffffe; valaddr_reg:x13; val_offset:15849*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15849*FLEN/8, x14, x8, x12)

inst_5305:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x26000001; valaddr_reg:x13; val_offset:15852*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15852*FLEN/8, x14, x8, x12)

inst_5306:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x3ffffff8; valaddr_reg:x13; val_offset:15855*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15855*FLEN/8, x14, x8, x12)

inst_5307:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x3f800007; valaddr_reg:x13; val_offset:15858*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15858*FLEN/8, x14, x8, x12)

inst_5308:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x3ffffffc; valaddr_reg:x13; val_offset:15861*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15861*FLEN/8, x14, x8, x12)

inst_5309:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x3f800003; valaddr_reg:x13; val_offset:15864*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15864*FLEN/8, x14, x8, x12)

inst_5310:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x3ffffffe; valaddr_reg:x13; val_offset:15867*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15867*FLEN/8, x14, x8, x12)

inst_5311:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x3f800001; valaddr_reg:x13; val_offset:15870*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15870*FLEN/8, x14, x8, x12)

inst_5312:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x3fb6db6d; valaddr_reg:x13; val_offset:15873*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15873*FLEN/8, x14, x8, x12)

inst_5313:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x3fedb6db; valaddr_reg:x13; val_offset:15876*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15876*FLEN/8, x14, x8, x12)

inst_5314:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x3f999999; valaddr_reg:x13; val_offset:15879*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15879*FLEN/8, x14, x8, x12)

inst_5315:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x3fe66666; valaddr_reg:x13; val_offset:15882*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15882*FLEN/8, x14, x8, x12)

inst_5316:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x3fbbbbbb; valaddr_reg:x13; val_offset:15885*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15885*FLEN/8, x14, x8, x12)

inst_5317:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x3fc44444; valaddr_reg:x13; val_offset:15888*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15888*FLEN/8, x14, x8, x12)

inst_5318:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x3fa49249; valaddr_reg:x13; val_offset:15891*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15891*FLEN/8, x14, x8, x12)

inst_5319:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x3fdb6db6; valaddr_reg:x13; val_offset:15894*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15894*FLEN/8, x14, x8, x12)

inst_5320:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x3fb33333; valaddr_reg:x13; val_offset:15897*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15897*FLEN/8, x14, x8, x12)

inst_5321:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x3fcccccc; valaddr_reg:x13; val_offset:15900*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15900*FLEN/8, x14, x8, x12)

inst_5322:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x69d5b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x461109 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee9d5b5; op2val:0x461109;
op3val:0x26800000; valaddr_reg:x13; val_offset:15903*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15903*FLEN/8, x14, x8, x12)

inst_5323:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x69d5b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x461109 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee9d5b5; op2val:0x461109;
op3val:0x26ffffff; valaddr_reg:x13; val_offset:15906*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15906*FLEN/8, x14, x8, x12)

inst_5324:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x69d5b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x461109 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee9d5b5; op2val:0x461109;
op3val:0x26c00000; valaddr_reg:x13; val_offset:15909*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15909*FLEN/8, x14, x8, x12)

inst_5325:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x69d5b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x461109 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee9d5b5; op2val:0x461109;
op3val:0x26bfffff; valaddr_reg:x13; val_offset:15912*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15912*FLEN/8, x14, x8, x12)

inst_5326:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x69d5b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x461109 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee9d5b5; op2val:0x461109;
op3val:0x26e00000; valaddr_reg:x13; val_offset:15915*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15915*FLEN/8, x14, x8, x12)

inst_5327:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x69d5b5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x461109 and fs3 == 0 and fe3 == 0x4d and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee9d5b5; op2val:0x461109;
op3val:0x269fffff; valaddr_reg:x13; val_offset:15918*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 15918*FLEN/8, x14, x8, x12)

#endif
RVTEST_CODE_END
RVMODEL_HALT
RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2114026236,32,FLEN)
NAN_BOXED(16585393,32,FLEN)
NAN_BOXED(553647616,32,FLEN)
NAN_BOXED(2114026236,32,FLEN)
NAN_BOXED(16585393,32,FLEN)
NAN_BOXED(545260031,32,FLEN)
NAN_BOXED(2114026236,32,FLEN)
NAN_BOXED(16585393,32,FLEN)
NAN_BOXED(553647872,32,FLEN)
NAN_BOXED(2114026236,32,FLEN)
NAN_BOXED(16585393,32,FLEN)
NAN_BOXED(545259775,32,FLEN)
NAN_BOXED(2114026236,32,FLEN)
NAN_BOXED(16585393,32,FLEN)
NAN_BOXED(553648000,32,FLEN)
NAN_BOXED(2114026236,32,FLEN)
NAN_BOXED(16585393,32,FLEN)
NAN_BOXED(545259647,32,FLEN)
NAN_BOXED(2114026236,32,FLEN)
NAN_BOXED(16585393,32,FLEN)
NAN_BOXED(553648064,32,FLEN)
NAN_BOXED(2114026236,32,FLEN)
NAN_BOXED(16585393,32,FLEN)
NAN_BOXED(545259583,32,FLEN)
NAN_BOXED(2114026236,32,FLEN)
NAN_BOXED(16585393,32,FLEN)
NAN_BOXED(553648096,32,FLEN)
NAN_BOXED(2114026236,32,FLEN)
NAN_BOXED(16585393,32,FLEN)
NAN_BOXED(545259551,32,FLEN)
NAN_BOXED(2114026236,32,FLEN)
NAN_BOXED(16585393,32,FLEN)
NAN_BOXED(553648112,32,FLEN)
NAN_BOXED(2114026236,32,FLEN)
NAN_BOXED(16585393,32,FLEN)
NAN_BOXED(545259535,32,FLEN)
NAN_BOXED(2114026236,32,FLEN)
NAN_BOXED(16585393,32,FLEN)
NAN_BOXED(553648120,32,FLEN)
NAN_BOXED(2114026236,32,FLEN)
NAN_BOXED(16585393,32,FLEN)
NAN_BOXED(545259527,32,FLEN)
NAN_BOXED(2114026236,32,FLEN)
NAN_BOXED(16585393,32,FLEN)
NAN_BOXED(553648124,32,FLEN)
NAN_BOXED(2114026236,32,FLEN)
NAN_BOXED(16585393,32,FLEN)
NAN_BOXED(545259523,32,FLEN)
NAN_BOXED(2114026236,32,FLEN)
NAN_BOXED(16585393,32,FLEN)
NAN_BOXED(553648126,32,FLEN)
NAN_BOXED(2114026236,32,FLEN)
NAN_BOXED(16585393,32,FLEN)
NAN_BOXED(545259521,32,FLEN)
NAN_BOXED(2114026236,32,FLEN)
NAN_BOXED(16585393,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2114026236,32,FLEN)
NAN_BOXED(16585393,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2114026236,32,FLEN)
NAN_BOXED(16585393,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2114026236,32,FLEN)
NAN_BOXED(16585393,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2114026236,32,FLEN)
NAN_BOXED(16585393,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2114026236,32,FLEN)
NAN_BOXED(16585393,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2114026236,32,FLEN)
NAN_BOXED(16585393,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2114026236,32,FLEN)
NAN_BOXED(16585393,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2114026236,32,FLEN)
NAN_BOXED(16585393,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2114026236,32,FLEN)
NAN_BOXED(16585393,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2114026236,32,FLEN)
NAN_BOXED(16585393,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2114026236,32,FLEN)
NAN_BOXED(16585393,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2114026236,32,FLEN)
NAN_BOXED(16585393,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2114026236,32,FLEN)
NAN_BOXED(16585393,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2114026236,32,FLEN)
NAN_BOXED(16585393,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2114026236,32,FLEN)
NAN_BOXED(16585393,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553648128,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(562036735,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(557842432,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(557842431,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(559939584,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(555745279,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(560988160,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(554696703,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(561512448,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(554172415,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(561774592,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553910271,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(561905664,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553779199,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(561971200,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553713663,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(562003968,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553680895,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(562020352,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553664511,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(562028544,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553656319,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(562032640,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553652223,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(562034688,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553650175,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(562035712,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553649151,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(562036224,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553648639,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(562036480,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553648383,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(562036608,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553648255,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(562036672,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553648191,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(562036704,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553648159,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(562036720,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553648143,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(562036728,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553648135,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(562036732,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553648131,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(562036734,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553648129,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562036736,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570425343,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(566231040,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(566231039,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(568328192,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(564133887,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(569376768,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(563085311,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(569901056,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562561023,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570163200,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562298879,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570294272,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562167807,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570359808,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562102271,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570392576,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562069503,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570408960,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562053119,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570417152,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562044927,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570421248,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562040831,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570423296,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562038783,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570424320,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562037759,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570424832,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562037247,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570425088,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562036991,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570425216,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562036863,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570425280,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562036799,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570425312,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562036767,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570425328,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562036751,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570425336,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562036743,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570425340,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562036739,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570425342,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562036737,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570425344,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578813951,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(574619648,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(574619647,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(576716800,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(572522495,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(577765376,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(571473919,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578289664,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570949631,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578551808,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570687487,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578682880,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570556415,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578748416,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570490879,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578781184,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570458111,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578797568,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570441727,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578805760,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570433535,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578809856,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570429439,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578811904,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570427391,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578812928,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570426367,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578813440,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570425855,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578813696,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570425599,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578813824,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570425471,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578813888,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570425407,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578813920,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570425375,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578813936,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570425359,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578813944,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570425351,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578813948,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570425347,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578813950,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570425345,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578813952,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587202559,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(583008256,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(583008255,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(585105408,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(580911103,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(586153984,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(579862527,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(586678272,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(579338239,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(586940416,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(579076095,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587071488,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578945023,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587137024,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578879487,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587169792,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578846719,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587186176,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578830335,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587194368,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578822143,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587198464,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578818047,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587200512,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578815999,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587201536,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578814975,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587202048,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578814463,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587202304,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578814207,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587202432,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578814079,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587202496,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578814015,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587202528,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578813983,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587202544,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578813967,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587202552,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578813959,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587202556,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578813955,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587202558,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578813953,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(587202560,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(595591167,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(591396864,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(591396863,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(593494016,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(589299711,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(594542592,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(588251135,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(595066880,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(587726847,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(595329024,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(587464703,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(595460096,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(587333631,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(595525632,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(587268095,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(595558400,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(587235327,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(595574784,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(587218943,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(595582976,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(587210751,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(595587072,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(587206655,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(595589120,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(587204607,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(595590144,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(587203583,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(595590656,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(587203071,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(595590912,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(587202815,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(595591040,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(587202687,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(595591104,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(587202623,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(595591136,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(587202591,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(595591152,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(587202575,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(595591160,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(587202567,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(595591164,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(587202563,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(595591166,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(587202561,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2127728604,32,FLEN)
NAN_BOXED(5099410,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(595591168,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(603979775,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(599785472,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(599785471,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(601882624,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(597688319,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(602931200,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(596639743,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(603455488,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(596115455,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(603717632,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(595853311,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(603848704,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(595722239,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(603914240,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(595656703,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(603947008,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(595623935,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(603963392,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(595607551,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(603971584,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(595599359,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(603975680,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(595595263,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(603977728,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(595593215,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(603978752,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(595592191,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(603979264,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(595591679,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(603979520,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(595591423,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(603979648,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(595591295,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(603979712,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(595591231,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(603979744,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(595591199,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(603979760,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(595591183,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(603979768,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(595591175,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(603979772,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(595591171,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(603979774,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(595591169,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2124107655,32,FLEN)
NAN_BOXED(6913510,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(603979776,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(612368383,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(608174080,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(608174079,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(610271232,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(606076927,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(611319808,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(605028351,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(611844096,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(604504063,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(612106240,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(604241919,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(612237312,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(604110847,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(612302848,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(604045311,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(612335616,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(604012543,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(612352000,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(603996159,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(612360192,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(603987967,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(612364288,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(603983871,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(612366336,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(603981823,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(612367360,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(603980799,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(612367872,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(603980287,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(612368128,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(603980031,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(612368256,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(603979903,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(612368320,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(603979839,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(612368352,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(603979807,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(612368368,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(603979791,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(612368376,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(603979783,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(612368380,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(603979779,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(612368382,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(603979777,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2122581877,32,FLEN)
NAN_BOXED(8132612,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(612368384,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(620756991,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(616562688,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(616562687,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(618659840,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(614465535,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(619708416,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(613416959,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(620232704,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(612892671,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(620494848,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(612630527,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(620625920,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(612499455,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(620691456,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(612433919,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(620724224,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(612401151,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(620740608,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(612384767,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(620748800,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(612376575,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(620752896,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(612372479,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(620754944,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(612370431,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(620755968,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(612369407,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(620756480,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(612368895,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(620756736,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(612368639,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(620756864,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(612368511,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(620756928,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(612368447,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(620756960,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(612368415,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(620756976,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(612368399,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(620756984,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(612368391,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(620756988,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(612368387,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(620756990,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(612368385,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2132981350,32,FLEN)
NAN_BOXED(3299506,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(620756992,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(629145599,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(624951296,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(624951295,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(627048448,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(622854143,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(628097024,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(621805567,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(628621312,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(621281279,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(628883456,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(621019135,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(629014528,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(620888063,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(629080064,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(620822527,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(629112832,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(620789759,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(629129216,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(620773375,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(629137408,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(620765183,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(629141504,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(620761087,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(629143552,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(620759039,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(629144576,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(620758015,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(629145088,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(620757503,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(629145344,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(620757247,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(629145472,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(620757119,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(629145536,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(620757055,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(629145568,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(620757023,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(629145584,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(620757007,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(629145592,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(620756999,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(629145596,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(620756995,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(629145598,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(620756993,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2122819651,32,FLEN)
NAN_BOXED(7915106,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(629145600,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(637534207,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(633339904,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(633339903,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(635437056,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(631242751,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(636485632,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(630194175,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(637009920,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(629669887,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(637272064,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(629407743,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(637403136,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(629276671,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(637468672,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(629211135,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(637501440,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(629178367,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(637517824,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(629161983,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(637526016,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(629153791,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(637530112,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(629149695,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(637532160,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(629147647,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(637533184,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(629146623,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(637533696,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(629146111,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(637533952,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(629145855,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(637534080,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(629145727,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(637534144,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(629145663,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(637534176,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(629145631,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(637534192,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(629145615,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(637534200,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(629145607,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(637534204,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(629145603,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(637534206,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(629145601,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2133765190,32,FLEN)
NAN_BOXED(3073577,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637534208,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645922815,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(641728512,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(641728511,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(643825664,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(639631359,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(644874240,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(638582783,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645398528,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(638058495,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645660672,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637796351,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645791744,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637665279,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645857280,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637599743,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645890048,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637566975,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645906432,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637550591,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645914624,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637542399,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645918720,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637538303,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645920768,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637536255,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645921792,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637535231,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645922304,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637534719,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645922560,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637534463,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645922688,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637534335,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645922752,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637534271,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645922784,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637534239,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645922800,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637534223,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645922808,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637534215,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645922812,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637534211,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645922814,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637534209,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(645922816,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(654311423,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(650117120,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(650117119,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(652214272,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(648019967,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(653262848,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(646971391,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(653787136,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(646447103,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(654049280,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(646184959,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(654180352,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(646053887,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(654245888,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(645988351,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(654278656,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(645955583,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(654295040,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(645939199,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(654303232,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(645931007,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(654307328,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(645926911,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(654309376,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(645924863,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(654310400,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(645923839,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(654310912,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(645923327,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(654311168,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(645923071,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(654311296,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(645922943,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(654311360,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(645922879,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(654311392,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(645922847,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(654311408,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(645922831,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(654311416,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(645922823,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(654311420,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(645922819,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(654311422,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(645922817,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2129253813,32,FLEN)
NAN_BOXED(4591881,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;



signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 50*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_0:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_2:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_3:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_4:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_5:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_6:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_7:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_8:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_9:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_10:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_11:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_12:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_13:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_14:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_15:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_16:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_17:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_18:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_19:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_20:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_21:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_22:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_23:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_24:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_25:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_26:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_27:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_28:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_29:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_30:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_31:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_32:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_33:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_34:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_35:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_36:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_37:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_38:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_39:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_40:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_41:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_42:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_43:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_44:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_45:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_46:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_47:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_48:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_49:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_50:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_51:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_52:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_53:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_54:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_55:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_56:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_57:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_58:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_59:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_60:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_61:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_62:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_63:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_64:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_65:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_66:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_67:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_68:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_69:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_70:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_71:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_72:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_73:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_74:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_75:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_76:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_77:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_78:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_79:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_80:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_81:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_82:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_83:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_84:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_85:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_86:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_87:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_88:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_89:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_90:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_91:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_92:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_93:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_94:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_95:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_96:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_97:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_98:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_99:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_100:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_101:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_102:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_103:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_104:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_105:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_106:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_107:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_108:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_109:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_110:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_111:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_112:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_113:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_114:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_115:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_116:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_117:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_118:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_119:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_120:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_121:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_122:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_123:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_124:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_125:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_126:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_127:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_128:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_129:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_130:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_131:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_132:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_133:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_134:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_135:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_136:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_137:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_138:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_139:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_140:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_141:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_142:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_143:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_144:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_145:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_146:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_147:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_148:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_149:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_150:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_151:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_152:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_153:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_154:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_155:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_156:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_157:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_158:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_159:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_160:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_161:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_162:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_163:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_164:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_165:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_166:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_167:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_168:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_169:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_170:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_171:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_172:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_173:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_174:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_175:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_176:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_177:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_178:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_179:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_180:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_181:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_182:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_183:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_184:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_185:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_186:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_187:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_188:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_189:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_190:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_191:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_192:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_193:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_194:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_195:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_196:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_197:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_198:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_199:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_200:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_201:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_202:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_203:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_204:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_205:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_206:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_207:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_208:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_209:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_210:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_211:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_212:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_213:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_214:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_215:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_216:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_217:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_218:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_219:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_220:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_221:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_222:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_223:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_224:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_225:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_226:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_227:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_228:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_229:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_230:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_231:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_232:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_233:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_234:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_235:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_236:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_237:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_238:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_239:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_240:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_241:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_242:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_243:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_244:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_245:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_246:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_247:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_248:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_249:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_250:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_251:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_252:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_253:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_254:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_255:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_256:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_257:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_258:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_259:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_260:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_261:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_262:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_263:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_264:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_265:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_266:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_267:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_268:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_269:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_270:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_271:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_272:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_273:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_274:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_275:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_276:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_277:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_278:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_279:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_280:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_281:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_282:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_283:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_284:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_285:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_286:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_287:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_288:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_289:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_290:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_291:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_292:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_293:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_294:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_295:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_296:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_297:
    .fill 82*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine
tsig_begin_canary:
CANARY;

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

tsig_end_canary:
CANARY;
#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif


sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
