{"sha": "9b19b02628082f544f361c520c6a0f5c08a9bef2", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OWIxOWIwMjYyODA4MmY1NDRmMzYxYzUyMGM2YTBmNWMwOGE5YmVmMg==", "commit": {"author": {"name": "Stuart Henderson", "email": "shenders@gcc.gnu.org", "date": "2011-05-04T11:14:54Z"}, "committer": {"name": "Stuart Henderson", "email": "shenders@gcc.gnu.org", "date": "2011-05-04T11:14:54Z"}, "message": "2011-05-04  Stuart Henderson  <shenders@gcc.gnu.org>\n\n        From Bernd Schmidt\n        * config/bfin/bfin.md (addsi3): Add an alternative for IREGS.\n\nFrom-SVN: r173368", "tree": {"sha": "9ab986442725af458093b71b5bb68b9ed22dffa4", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/9ab986442725af458093b71b5bb68b9ed22dffa4"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/9b19b02628082f544f361c520c6a0f5c08a9bef2", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9b19b02628082f544f361c520c6a0f5c08a9bef2", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9b19b02628082f544f361c520c6a0f5c08a9bef2", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9b19b02628082f544f361c520c6a0f5c08a9bef2/comments", "author": null, "committer": null, "parents": [{"sha": "502bc3dfa2eb14089eaadeb8ea4592c60a944e56", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/502bc3dfa2eb14089eaadeb8ea4592c60a944e56", "html_url": "https://github.com/Rust-GCC/gccrs/commit/502bc3dfa2eb14089eaadeb8ea4592c60a944e56"}], "stats": {"total": 22, "additions": 13, "deletions": 9}, "files": [{"sha": "cd2b35a6fd18314f7bd4fe0b56e7c45703cf70f4", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9b19b02628082f544f361c520c6a0f5c08a9bef2/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9b19b02628082f544f361c520c6a0f5c08a9bef2/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=9b19b02628082f544f361c520c6a0f5c08a9bef2", "patch": "@@ -1,3 +1,8 @@\n+2011-05-04  Stuart Henderson  <shenders@gcc.gnu.org>\n+\n+\tFrom Bernd Schmidt\n+\t* config/bfin/bfin.md (addsi3): Add an alternative for IREGS.\n+\n 2011-05-04  Rainer Orth  <ro@CeBiTec.Uni-Bielefeld.DE>\n \n \t* config/alpha/alpha.h (CODE_MASK, MIPS_IS_STAB, MIPS_MARK_STAB)"}, {"sha": "903c8bb076f29a7920aaf90657d15b02c9946a90", "filename": "gcc/config/bfin/bfin.md", "status": "modified", "additions": 8, "deletions": 9, "changes": 17, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9b19b02628082f544f361c520c6a0f5c08a9bef2/gcc%2Fconfig%2Fbfin%2Fbfin.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9b19b02628082f544f361c520c6a0f5c08a9bef2/gcc%2Fconfig%2Fbfin%2Fbfin.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fbfin%2Fbfin.md?ref=9b19b02628082f544f361c520c6a0f5c08a9bef2", "patch": "@@ -1217,22 +1217,21 @@\n   \"%0 = %h2 * %h1 (IS,M)%!\"\n   [(set_attr \"type\" \"dsp32\")])\n \n-;; The processor also supports ireg += mreg or ireg -= mreg, but these\n-;; are unusable if we don't ensure that the corresponding lreg is zero.\n-;; The same applies to the add/subtract constant versions involving\n-;; iregs\n+;; The alternative involving IREGS requires that the corresponding L register\n+;; is zero.\n \n (define_insn \"addsi3\"\n-  [(set (match_operand:SI 0 \"register_operand\" \"=ad,a,d\")\n-\t(plus:SI (match_operand:SI 1 \"register_operand\" \"%0, a,d\")\n-\t\t (match_operand:SI 2 \"reg_or_7bit_operand\" \"Ks7, a,d\")))]\n+  [(set (match_operand:SI 0 \"register_operand\" \"=ad,a,d,b\")\n+       (plus:SI (match_operand:SI 1 \"register_operand\" \"%0, a,d,0\")\n+                (match_operand:SI 2 \"reg_or_7bit_operand\" \"Ks7, a,d,fP2P4\")))]\n   \"\"\n   \"@\n    %0 += %2;\n    %0 = %1 + %2;\n-   %0 = %1 + %2;\"\n+   %0 = %1 + %2;\n+   %0 += %2;\"\n   [(set_attr \"type\" \"alu0\")\n-   (set_attr \"length\" \"2,2,2\")])\n+   (set_attr \"length\" \"2,2,2,2\")])\n \n (define_insn \"ssaddsi3\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=d\")"}]}