

================================================================
== Vivado HLS Report for 'window_macc'
================================================================
* Date:           Fri Jul 26 19:40:03 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        yolo_conv_fp_2019_64
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     8.932|        1.60|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read17)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 5 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read16)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 6 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read15)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 7 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read14)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 8 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read13)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 9 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_6 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read12)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 10 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_7 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read11)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 11 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_8 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read10)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 12 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_9 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read9)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 13 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_10 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read8)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 14 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_11 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read7)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 15 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_12 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read6)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 16 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_13 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read5)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 17 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_14 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read4)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 18 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_15 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read3)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 19 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_16 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read2)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 20 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_17 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read1)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 21 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read18 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 22 'read' 'p_read18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i16 %p_read_17 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 23 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %p_read_8 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 24 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 25 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i16 %p_read_16 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 26 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i16 %p_read_7 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 27 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 28 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i16 %p_read_14 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 29 'sext' 'sext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i16 %p_read_5 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 30 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul nsw i32 %sext_ln1116_4, %sext_ln1118_4" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 31 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i16 %p_read_11 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 32 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i16 %p_read_2 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 33 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_7 = mul nsw i32 %sext_ln1116_7, %sext_ln1118_7" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 34 'mul' 'mul_ln1118_7' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %p_read18 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 35 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %p_read_9 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 36 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (3.36ns) (grouped into DSP with root node add_ln703)   --->   "%mul_ln1118 = mul nsw i32 %sext_ln1116, %sext_ln1118" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 37 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i16 %p_read_15 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 38 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i16 %p_read_6 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 39 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (3.36ns) (grouped into DSP with root node add_ln703_1)   --->   "%mul_ln1118_3 = mul nsw i32 %sext_ln1116_3, %sext_ln1118_3" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 40 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i16 %p_read_13 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 41 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i16 %p_read_4 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 42 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (3.36ns) (grouped into DSP with root node add_ln703_3)   --->   "%mul_ln1118_5 = mul nsw i32 %sext_ln1116_5, %sext_ln1118_5" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 43 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i16 %p_read_10 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 44 'sext' 'sext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i16 %p_read_1 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 45 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (3.36ns) (grouped into DSP with root node add_ln703_4)   --->   "%mul_ln1118_8 = mul nsw i32 %sext_ln1116_8, %sext_ln1118_8" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 46 'mul' 'mul_ln1118_8' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln703 = add i32 %mul_ln1118_1, %mul_ln1118" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 47 'add' 'add_ln703' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln703_1 = add i32 %mul_ln1118_2, %mul_ln1118_3" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 48 'add' 'add_ln703_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln703_3 = add i32 %mul_ln1118_4, %mul_ln1118_5" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 49 'add' 'add_ln703_3' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 50 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln703_4 = add i32 %mul_ln1118_7, %mul_ln1118_8" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 50 'add' 'add_ln703_4' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 8.93>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i16 %p_read_12 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 51 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i16 %p_read_3 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 52 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (3.36ns) (grouped into DSP with root node add_ln703_5)   --->   "%mul_ln1118_6 = mul nsw i32 %sext_ln1116_6, %sext_ln1118_6" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 53 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 54 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln703_5 = add i32 %add_ln703_4, %mul_ln1118_6" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 54 'add' 'add_ln703_5' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 55 [1/1] (2.55ns)   --->   "%add_ln703_6 = add i32 %add_ln703_5, %add_ln703_3" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 55 'add' 'add_ln703_6' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_2 = add i32 %add_ln703_1, %add_ln703" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 56 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln703_7 = add i32 %add_ln703_6, %add_ln703_2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 57 'add' 'add_ln703_7' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "ret i32 %add_ln703_7" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:279]   --->   Operation 58 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1      (read) [ 01100]
p_read_2      (read) [ 00000]
p_read_3      (read) [ 01110]
p_read_4      (read) [ 01100]
p_read_5      (read) [ 00000]
p_read_6      (read) [ 01100]
p_read_7      (read) [ 00000]
p_read_8      (read) [ 00000]
p_read_9      (read) [ 01100]
p_read_10     (read) [ 01100]
p_read_11     (read) [ 00000]
p_read_12     (read) [ 01110]
p_read_13     (read) [ 01100]
p_read_14     (read) [ 00000]
p_read_15     (read) [ 01100]
p_read_16     (read) [ 00000]
p_read_17     (read) [ 00000]
p_read18      (read) [ 01100]
sext_ln1116_1 (sext) [ 00000]
sext_ln1118_1 (sext) [ 00000]
mul_ln1118_1  (mul ) [ 01100]
sext_ln1116_2 (sext) [ 00000]
sext_ln1118_2 (sext) [ 00000]
mul_ln1118_2  (mul ) [ 01100]
sext_ln1116_4 (sext) [ 00000]
sext_ln1118_4 (sext) [ 00000]
mul_ln1118_4  (mul ) [ 01100]
sext_ln1116_7 (sext) [ 00000]
sext_ln1118_7 (sext) [ 00000]
mul_ln1118_7  (mul ) [ 01100]
sext_ln1116   (sext) [ 00000]
sext_ln1118   (sext) [ 00000]
mul_ln1118    (mul ) [ 00000]
sext_ln1116_3 (sext) [ 00000]
sext_ln1118_3 (sext) [ 00000]
mul_ln1118_3  (mul ) [ 00000]
sext_ln1116_5 (sext) [ 00000]
sext_ln1118_5 (sext) [ 00000]
mul_ln1118_5  (mul ) [ 00000]
sext_ln1116_8 (sext) [ 00000]
sext_ln1118_8 (sext) [ 00000]
mul_ln1118_8  (mul ) [ 00000]
add_ln703     (add ) [ 01011]
add_ln703_1   (add ) [ 01011]
add_ln703_3   (add ) [ 01010]
add_ln703_4   (add ) [ 01010]
sext_ln1116_6 (sext) [ 00000]
sext_ln1118_6 (sext) [ 00000]
mul_ln1118_6  (mul ) [ 00000]
add_ln703_5   (add ) [ 00000]
add_ln703_6   (add ) [ 01001]
add_ln703_2   (add ) [ 00000]
add_ln703_7   (add ) [ 00000]
ret_ln279     (ret ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_read16">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_read17">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="p_read_1_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="16" slack="0"/>
<pin id="40" dir="0" index="1" bw="16" slack="0"/>
<pin id="41" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="p_read_2_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="16" slack="0"/>
<pin id="46" dir="0" index="1" bw="16" slack="0"/>
<pin id="47" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="p_read_3_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="16" slack="0"/>
<pin id="52" dir="0" index="1" bw="16" slack="0"/>
<pin id="53" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="p_read_4_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_read_5_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_read_6_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_read_7_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_read_8_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_read_9_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_read_10_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_read_11_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_read_12_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_read_13_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_13/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_read_14_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_14/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_read_15_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_15/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_read_16_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_16/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_read_17_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_17/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_read18_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read18/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="sext_ln1116_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="sext_ln1118_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="sext_ln1116_2_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_2/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="sext_ln1118_2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sext_ln1116_4_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_4/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="sext_ln1118_4_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sext_ln1116_7_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_7/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="sext_ln1118_7_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="sext_ln1116_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="sext_ln1118_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="1"/>
<pin id="183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sext_ln1116_3_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="1"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_3/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="sext_ln1118_3_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="1"/>
<pin id="189" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="sext_ln1116_5_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_5/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="sext_ln1118_5_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="sext_ln1116_8_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_8/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="sext_ln1118_8_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="sext_ln1116_6_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="2"/>
<pin id="204" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_6/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="sext_ln1118_6_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="2"/>
<pin id="207" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln703_6_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="1"/>
<pin id="211" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_6/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln703_2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="2"/>
<pin id="214" dir="0" index="1" bw="32" slack="2"/>
<pin id="215" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="add_ln703_7_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_7/4 "/>
</bind>
</comp>

<comp id="221" class="1007" name="mul_ln1118_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="0"/>
<pin id="223" dir="0" index="1" bw="16" slack="0"/>
<pin id="224" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_1/1 "/>
</bind>
</comp>

<comp id="227" class="1007" name="mul_ln1118_2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="0"/>
<pin id="230" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_2/1 "/>
</bind>
</comp>

<comp id="233" class="1007" name="mul_ln1118_4_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="0" index="1" bw="16" slack="0"/>
<pin id="236" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4/1 "/>
</bind>
</comp>

<comp id="239" class="1007" name="mul_ln1118_7_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="0"/>
<pin id="241" dir="0" index="1" bw="16" slack="0"/>
<pin id="242" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_7/1 "/>
</bind>
</comp>

<comp id="245" class="1007" name="grp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="0"/>
<pin id="247" dir="0" index="1" bw="16" slack="0"/>
<pin id="248" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118/2 add_ln703/2 "/>
</bind>
</comp>

<comp id="252" class="1007" name="grp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="0"/>
<pin id="255" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118_3/2 add_ln703_1/2 "/>
</bind>
</comp>

<comp id="259" class="1007" name="grp_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="0"/>
<pin id="261" dir="0" index="1" bw="16" slack="0"/>
<pin id="262" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118_5/2 add_ln703_3/2 "/>
</bind>
</comp>

<comp id="266" class="1007" name="grp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="0" index="1" bw="16" slack="0"/>
<pin id="269" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118_8/2 add_ln703_4/2 "/>
</bind>
</comp>

<comp id="273" class="1007" name="grp_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="0"/>
<pin id="275" dir="0" index="1" bw="16" slack="0"/>
<pin id="276" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="277" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118_6/3 add_ln703_5/3 "/>
</bind>
</comp>

<comp id="281" class="1005" name="p_read_1_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="1"/>
<pin id="283" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="286" class="1005" name="p_read_3_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="2"/>
<pin id="288" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="291" class="1005" name="p_read_4_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="16" slack="1"/>
<pin id="293" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="296" class="1005" name="p_read_6_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="1"/>
<pin id="298" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_6 "/>
</bind>
</comp>

<comp id="301" class="1005" name="p_read_9_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="16" slack="1"/>
<pin id="303" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_9 "/>
</bind>
</comp>

<comp id="306" class="1005" name="p_read_10_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="1"/>
<pin id="308" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_10 "/>
</bind>
</comp>

<comp id="311" class="1005" name="p_read_12_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="2"/>
<pin id="313" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_12 "/>
</bind>
</comp>

<comp id="316" class="1005" name="p_read_13_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="1"/>
<pin id="318" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_13 "/>
</bind>
</comp>

<comp id="321" class="1005" name="p_read_15_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="1"/>
<pin id="323" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_15 "/>
</bind>
</comp>

<comp id="326" class="1005" name="p_read18_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="1"/>
<pin id="328" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read18 "/>
</bind>
</comp>

<comp id="331" class="1005" name="mul_ln1118_1_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_1 "/>
</bind>
</comp>

<comp id="336" class="1005" name="mul_ln1118_2_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_2 "/>
</bind>
</comp>

<comp id="341" class="1005" name="mul_ln1118_4_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_4 "/>
</bind>
</comp>

<comp id="346" class="1005" name="mul_ln1118_7_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_7 "/>
</bind>
</comp>

<comp id="351" class="1005" name="add_ln703_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="2"/>
<pin id="353" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="356" class="1005" name="add_ln703_1_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="2"/>
<pin id="358" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln703_1 "/>
</bind>
</comp>

<comp id="361" class="1005" name="add_ln703_3_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="1"/>
<pin id="363" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_3 "/>
</bind>
</comp>

<comp id="366" class="1005" name="add_ln703_4_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="1"/>
<pin id="368" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_4 "/>
</bind>
</comp>

<comp id="371" class="1005" name="add_ln703_6_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="36" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="34" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="36" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="32" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="36" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="30" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="36" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="28" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="36" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="26" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="36" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="24" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="36" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="22" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="36" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="36" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="36" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="36" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="36" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="36" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="36" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="134" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="80" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="128" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="74" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="116" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="62" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="98" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="44" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="220"><net_src comp="212" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="146" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="150" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="154" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="158" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="162" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="166" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="170" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="174" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="178" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="181" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="184" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="187" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="190" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="193" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="196" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="199" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="278"><net_src comp="202" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="205" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="273" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="284"><net_src comp="38" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="289"><net_src comp="50" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="294"><net_src comp="56" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="299"><net_src comp="68" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="304"><net_src comp="86" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="309"><net_src comp="92" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="314"><net_src comp="104" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="319"><net_src comp="110" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="324"><net_src comp="122" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="329"><net_src comp="140" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="334"><net_src comp="221" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="339"><net_src comp="227" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="344"><net_src comp="233" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="349"><net_src comp="239" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="354"><net_src comp="245" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="359"><net_src comp="252" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="364"><net_src comp="259" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="369"><net_src comp="266" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="374"><net_src comp="208" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="216" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: window_macc : p_read | {1 }
	Port: window_macc : p_read1 | {1 }
	Port: window_macc : p_read2 | {1 }
	Port: window_macc : p_read3 | {1 }
	Port: window_macc : p_read4 | {1 }
	Port: window_macc : p_read5 | {1 }
	Port: window_macc : p_read6 | {1 }
	Port: window_macc : p_read7 | {1 }
	Port: window_macc : p_read8 | {1 }
	Port: window_macc : p_read9 | {1 }
	Port: window_macc : p_read10 | {1 }
	Port: window_macc : p_read11 | {1 }
	Port: window_macc : p_read12 | {1 }
	Port: window_macc : p_read13 | {1 }
	Port: window_macc : p_read14 | {1 }
	Port: window_macc : p_read15 | {1 }
	Port: window_macc : p_read16 | {1 }
	Port: window_macc : p_read17 | {1 }
  - Chain level:
	State 1
		mul_ln1118_1 : 1
		mul_ln1118_2 : 1
		mul_ln1118_4 : 1
		mul_ln1118_7 : 1
	State 2
		mul_ln1118 : 1
		mul_ln1118_3 : 1
		mul_ln1118_5 : 1
		mul_ln1118_8 : 1
		add_ln703 : 2
		add_ln703_1 : 2
		add_ln703_3 : 2
		add_ln703_4 : 2
	State 3
		mul_ln1118_6 : 1
		add_ln703_5 : 2
		add_ln703_6 : 3
	State 4
		add_ln703_7 : 1
		ret_ln279 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |   add_ln703_6_fu_208  |    0    |    0    |    39   |
|    add   |   add_ln703_2_fu_212  |    0    |    0    |    32   |
|          |   add_ln703_7_fu_216  |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_245      |    1    |    0    |    0    |
|          |       grp_fu_252      |    1    |    0    |    0    |
|  muladd  |       grp_fu_259      |    1    |    0    |    0    |
|          |       grp_fu_266      |    1    |    0    |    0    |
|          |       grp_fu_273      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |  mul_ln1118_1_fu_221  |    1    |    0    |    0    |
|    mul   |  mul_ln1118_2_fu_227  |    1    |    0    |    0    |
|          |  mul_ln1118_4_fu_233  |    1    |    0    |    0    |
|          |  mul_ln1118_7_fu_239  |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |  p_read_1_read_fu_38  |    0    |    0    |    0    |
|          |  p_read_2_read_fu_44  |    0    |    0    |    0    |
|          |  p_read_3_read_fu_50  |    0    |    0    |    0    |
|          |  p_read_4_read_fu_56  |    0    |    0    |    0    |
|          |  p_read_5_read_fu_62  |    0    |    0    |    0    |
|          |  p_read_6_read_fu_68  |    0    |    0    |    0    |
|          |  p_read_7_read_fu_74  |    0    |    0    |    0    |
|          |  p_read_8_read_fu_80  |    0    |    0    |    0    |
|   read   |  p_read_9_read_fu_86  |    0    |    0    |    0    |
|          |  p_read_10_read_fu_92 |    0    |    0    |    0    |
|          |  p_read_11_read_fu_98 |    0    |    0    |    0    |
|          | p_read_12_read_fu_104 |    0    |    0    |    0    |
|          | p_read_13_read_fu_110 |    0    |    0    |    0    |
|          | p_read_14_read_fu_116 |    0    |    0    |    0    |
|          | p_read_15_read_fu_122 |    0    |    0    |    0    |
|          | p_read_16_read_fu_128 |    0    |    0    |    0    |
|          | p_read_17_read_fu_134 |    0    |    0    |    0    |
|          |  p_read18_read_fu_140 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |  sext_ln1116_1_fu_146 |    0    |    0    |    0    |
|          |  sext_ln1118_1_fu_150 |    0    |    0    |    0    |
|          |  sext_ln1116_2_fu_154 |    0    |    0    |    0    |
|          |  sext_ln1118_2_fu_158 |    0    |    0    |    0    |
|          |  sext_ln1116_4_fu_162 |    0    |    0    |    0    |
|          |  sext_ln1118_4_fu_166 |    0    |    0    |    0    |
|          |  sext_ln1116_7_fu_170 |    0    |    0    |    0    |
|          |  sext_ln1118_7_fu_174 |    0    |    0    |    0    |
|   sext   |   sext_ln1116_fu_178  |    0    |    0    |    0    |
|          |   sext_ln1118_fu_181  |    0    |    0    |    0    |
|          |  sext_ln1116_3_fu_184 |    0    |    0    |    0    |
|          |  sext_ln1118_3_fu_187 |    0    |    0    |    0    |
|          |  sext_ln1116_5_fu_190 |    0    |    0    |    0    |
|          |  sext_ln1118_5_fu_193 |    0    |    0    |    0    |
|          |  sext_ln1116_8_fu_196 |    0    |    0    |    0    |
|          |  sext_ln1118_8_fu_199 |    0    |    0    |    0    |
|          |  sext_ln1116_6_fu_202 |    0    |    0    |    0    |
|          |  sext_ln1118_6_fu_205 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    9    |    0    |   103   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| add_ln703_1_reg_356|   32   |
| add_ln703_3_reg_361|   32   |
| add_ln703_4_reg_366|   32   |
| add_ln703_6_reg_371|   32   |
|  add_ln703_reg_351 |   32   |
|mul_ln1118_1_reg_331|   32   |
|mul_ln1118_2_reg_336|   32   |
|mul_ln1118_4_reg_341|   32   |
|mul_ln1118_7_reg_346|   32   |
|  p_read18_reg_326  |   16   |
|  p_read_10_reg_306 |   16   |
|  p_read_12_reg_311 |   16   |
|  p_read_13_reg_316 |   16   |
|  p_read_15_reg_321 |   16   |
|  p_read_1_reg_281  |   16   |
|  p_read_3_reg_286  |   16   |
|  p_read_4_reg_291  |   16   |
|  p_read_6_reg_296  |   16   |
|  p_read_9_reg_301  |   16   |
+--------------------+--------+
|        Total       |   448  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_245 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_252 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_259 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_266 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_273 |  p0  |   2  |  16  |   32   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   160  ||  8.845  ||    45   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |    0   |   103  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |   448  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    8   |   448  |   148  |
+-----------+--------+--------+--------+--------+
