INFO: [VRFC 10-2263] Analyzing Verilog file "D:/22ECB0F07/8xbitselectadder/8xbitselectadder.srcs/sim_1/new/8xbitselect_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_select_adder_sim
