****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: T-2022.03-SP5
Date   : Sun Feb 23 21:03:22 2025
****************************************


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: O[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  A[5] (in)                               0.000      0.000 f
  U42/ZN (OR2_X1)                         0.058      0.058 f
  U52/ZN (NAND2_X1)                       0.029      0.087 r
  U51/ZN (NAND2_X1)                       0.027      0.114 f
  U50/ZN (NAND2_X1)                       0.029      0.143 r
  U55/ZN (AOI21_X1)                       0.032      0.175 f
  U54/ZN (OR2_X2)                         0.060      0.235 f
  U91/ZN (AOI21_X1)                       0.049      0.284 r
  U93/ZN (XNOR2_X1)                       0.059      0.343 r
  O[15] (out)                             0.002      0.345 r
  data arrival time                                  0.345

  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock reconvergence pessimism           0.000      0.000
  output external delay                   0.000      0.000
  data required time                                 0.000
  ---------------------------------------------------------------
  data required time                                 0.000
  data arrival time                                 -0.345
  ---------------------------------------------------------------
  slack (VIOLATED)                                  -0.345


1
