# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Swith_and.srcs/sources_1/new/AND.vhd" \
"../../../../Swith_and.srcs/sim_1/new/and_tb.vhd" \

# Do not sort compile order
nosort
