 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Oct 21 17:28:20 2024
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          871
Number of nets:                          3475
Number of cells:                         2572
Number of combinational cells:           2164
Number of sequential cells:               361
Number of macros/black boxes:               0
Number of buf/inv:                       1020
Number of references:                      30

Combinational area:              19546.163916
Buf/Inv area:                     6933.116427
Noncombinational area:           11370.452400
Macro/Black Box area:                0.000000
Net Interconnect area:          898524.462402

Total cell area:                 30916.616316
Total area:                     929441.078718

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  ----------------------------------------
SYS_TOP                           30916.6163    100.0    137.6739      0.0000  0.0000  SYS_TOP
FIFO                               5532.8436     17.9     80.0156      0.0000  0.0000  FIFO_top_test_1
FIFO/U_DF_SYNC_RD                   337.7129      1.1     74.1321    263.5808  0.0000  DF_SYNC_test_1
FIFO/U_DF_SYNC_WR                   337.7129      1.1     74.1321    263.5808  0.0000  DF_SYNC_test_0
FIFO/U_FIFO_MEM_CTRL               4040.7879     13.1   1932.1414   2108.6465  0.0000  FIFO_MEM_CTRL_test_1
FIFO/U_FIFO_RD                      311.8255      1.0    180.0351    131.7904  0.0000  FIFO_RD_test_1
FIFO/U_FIFO_WR                      335.3595      1.1    203.5691    131.7904  0.0000  FIFO_WR_test_1
FIFO/encoder1                        40.0078      0.1     40.0078      0.0000  0.0000  B2G_encoder_0
FIFO/encoder2                        49.4214      0.2     49.4214      0.0000  0.0000  B2G_encoder_1
RST_SYNC_1                           75.3088      0.2      9.4136     65.8952  0.0000  Reset_sync_test_0
RST_SYNC_2                           75.3088      0.2      9.4136     65.8952  0.0000  Reset_sync_test_1
U0_ALU                             6080.0090     19.7   1449.6944    560.1092  0.0000  ALU_OPER_WIDTH8_OUT_WIDTH16_test_1
U0_ALU/add_43                       231.8099      0.7    231.8099      0.0000  0.0000  ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_0
U0_ALU/div_52                      1423.8070      4.6   1423.8070      0.0000  0.0000  ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0
U0_ALU/mult_49                     2151.0076      7.0   1908.6074      0.0000  0.0000  ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0
U0_ALU/mult_49/FS_1                 242.4002      0.8    242.4002      0.0000  0.0000  ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1
U0_ALU/sub_46                       263.5808      0.9    263.5808      0.0000  0.0000  ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_sub_0
U0_CLKDIV_MUX                       162.3846      0.5    162.3846      0.0000  0.0000  CLKDIV_MUX_WIDTH8
U0_CLK_DIV_RX                      1022.5523      3.3    635.4180    295.3517  0.0000  ClkDiv_test_0
U0_CLK_DIV_RX/add_49                 91.7826      0.3     91.7826      0.0000  0.0000  ClkDiv_1_DW01_inc_0
U0_CLK_DIV_TX                      1088.4475      3.5    701.3132    295.3517  0.0000  ClkDiv_test_1
U0_CLK_DIV_TX/add_49                 91.7826      0.3     91.7826      0.0000  0.0000  ClkDiv_0_DW01_inc_0
U0_CLK_GATE                          40.0078      0.1      0.0000     40.0078  0.0000  CLK_GATE
U0_DATA_SYNC                        655.4219      2.1    260.0507    395.3712  0.0000  Data_Sync_BUS_WIDTH8_test_1
U0_PULSE_GEN                         81.1923      0.3     15.2971     65.8952  0.0000  PULSE_GEN_test_1
U0_REG_FILE                        8932.3299     28.9   4407.9183   4524.4116  0.0000  RegFile_WIDTH8_ADDR4_test_1
U0_RX                              3812.5080     12.3    234.1633      0.0000  0.0000  UART_RX_top_test_1
U0_RX/U_FSM                         843.6939      2.7    646.0083    197.6856  0.0000  FSM_test_1
U0_RX/U_data_sampling               544.8121      1.8    378.8974    165.9147  0.0000  data_sampling_test_1
U0_RX/U_deserializer                596.5869      1.9    333.0061    263.5808  0.0000  deserializer_test_1
U0_RX/U_edge_bit_counter           1443.8109      4.7   1096.6844    347.1265  0.0000  edge_bit_counter_test_1
U0_RX/U_parity_check                137.6739      0.4    104.7263     32.9476  0.0000  parity_check_test_1
U0_RX/U_stop_check                    5.8835      0.0      5.8835      0.0000  0.0000  stop_check
U0_RX/U_strt_check                    5.8835      0.0      5.8835      0.0000  0.0000  strt_check
U0_SYS_CTRL                        1296.7234      4.2   1027.2591    269.4643  0.0000  sys_ctrl_test_1
U0_TX                              1815.6481      5.9     82.3690      0.0000  0.0000  UART_TX_top_test_1
U0_TX/U_FSM                         277.7012      0.9    141.2040    136.4972  0.0000  TX_FSM_test_1
U0_TX/U_MUX                          64.7185      0.2     31.7709     32.9476  0.0000  MUX_test_1
U0_TX/U_PARITY_CALC                 578.9364      1.9    271.8177    307.1187  0.0000  Parity_calc_test_1
U0_TX/U_SERIALIZER                  811.9230      2.6    402.4314    409.4916  0.0000  Serializer_test_1
U0_mux2X1                            15.2971      0.0     15.2971      0.0000  0.0000  mux2X1_0
U1_mux2X1                            15.2971      0.0     15.2971      0.0000  0.0000  mux2X1_7
U2_mux2X1                            15.2971      0.0     15.2971      0.0000  0.0000  mux2X1_6
U3_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_5
U4_mux2X1                            15.2971      0.0     15.2971      0.0000  0.0000  mux2X1_4
U5_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_3
U6_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_2
U7_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_1
--------------------------------  ----------  -------  ----------  ----------  ------  ----------------------------------------
Total                                                  19546.1639  11370.4524  0.0000

1
