// Seed: 3771607455
module module_0 (
    output wor id_0,
    input tri id_1,
    input tri0 id_2,
    input wand id_3,
    input supply1 id_4,
    output supply1 id_5,
    output wire id_6
);
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1
    , id_35,
    output wor id_2,
    input tri id_3,
    input uwire id_4,
    output tri0 id_5,
    input wor id_6,
    input tri id_7,
    input tri id_8,
    output wand id_9,
    output wire id_10,
    output tri1 id_11,
    output tri0 id_12,
    input wire id_13,
    input tri id_14,
    input tri0 id_15,
    output wor id_16,
    input tri1 id_17,
    input supply1 id_18,
    output uwire id_19,
    input wor id_20,
    output wor id_21,
    inout wand id_22,
    output supply1 id_23,
    input wor id_24,
    input supply1 id_25,
    input tri0 id_26,
    input wor id_27,
    output tri0 id_28,
    input wire id_29,
    input wire id_30,
    input wire id_31,
    input wire id_32
    , id_36,
    input tri0 id_33
);
  wire id_37;
  supply0 id_38 = 1;
  module_0(
      id_22, id_29, id_17, id_8, id_14, id_21, id_23
  );
  assign id_5 = id_32;
  id_39 :
  assert property (@(posedge 1) 1'b0)
  else $display;
  assign id_21 = 1;
endmodule
