// Seed: 660935770
module module_0 (
    input wor id_0
    , id_38,
    output supply1 id_1
    , id_39,
    input tri0 id_2,
    output wor id_3,
    input supply1 id_4,
    input tri id_5,
    input supply1 id_6,
    input wire id_7,
    output tri1 id_8,
    output uwire id_9,
    input supply1 id_10,
    input wor id_11
    , id_40,
    output tri id_12,
    input tri0 id_13,
    output uwire id_14,
    input wor id_15,
    input uwire id_16,
    input uwire id_17,
    input wor id_18,
    input tri1 id_19,
    output wand id_20,
    input uwire id_21,
    input tri1 id_22,
    input supply1 id_23,
    input wand id_24,
    input wor id_25,
    input supply0 id_26,
    input wand id_27,
    input wor id_28,
    output tri id_29,
    output uwire id_30,
    input supply0 id_31,
    input supply0 id_32,
    input supply1 id_33
    , id_41,
    input supply0 id_34,
    output tri1 id_35,
    output wor id_36
);
  wire id_42;
  assign id_39 = 1;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    output uwire id_2,
    output uwire id_3,
    input wor id_4,
    input wire id_5,
    output uwire id_6
    , id_18,
    input tri id_7,
    input tri0 id_8,
    input wor id_9,
    input wire id_10,
    input uwire id_11,
    input tri0 id_12,
    output supply1 id_13,
    input wand id_14,
    output uwire id_15,
    input tri1 id_16
);
  assign id_18 = id_16 == id_10;
  wire id_19;
  wire id_20;
  module_0(
      id_5,
      id_1,
      id_11,
      id_13,
      id_4,
      id_10,
      id_12,
      id_9,
      id_15,
      id_15,
      id_14,
      id_5,
      id_3,
      id_12,
      id_2,
      id_0,
      id_9,
      id_12,
      id_10,
      id_14,
      id_1,
      id_5,
      id_12,
      id_12,
      id_16,
      id_4,
      id_0,
      id_0,
      id_5,
      id_6,
      id_15,
      id_9,
      id_16,
      id_7,
      id_10,
      id_3,
      id_1
  );
endmodule
