// Licensed under the Apache-2.0 license.

// Copyright Tock Contributors 2022.
// Copyright (c) 2024 Antmicro <www.antmicro.com>

//! High-level setup and interrupt mapping for the chip.

#![allow(static_mut_refs)]

use crate::pic::Pic;
use crate::pmp::{VeeRPMP, VeeRProtectionMMLEPMP};
use crate::timers::{InternalTimers, TimerInterrupts};
use capsules_core::virtualizers::virtual_alarm::MuxAlarm;
use core::fmt::Write;
use core::ptr::addr_of;
use kernel::debug;
use kernel::platform::chip::{Chip, InterruptService};
use kernel::utilities::registers::interfaces::{ReadWriteable, Readable};
use kernel::utilities::StaticRef;
use mcu_config::McuMemoryMap;
use registers_generated::i3c::regs::I3c;
use registers_generated::mci;
use rv32i::csr::{mcause, mie::mie, CSR};
use rv32i::syscall::SysCall;

extern "C" {
    #[allow(improper_ctypes)]
    pub static mut PIC: Pic;
    pub static TIMER_FREQUENCY_HZ: u32;
}

pub static mut TIMERS: InternalTimers<'static> = InternalTimers::new();
// TODO: these should be part of the memory map
pub const MCI_IRQ: u8 = 0x1;
pub const I3C_IRQ: u8 = 0x2;
pub const LSB_IRG: u8 = 0x3;

pub struct VeeR<'a, I: InterruptService + 'a> {
    userspace_kernel_boundary: SysCall,
    pic: &'static Pic,
    timers: &'static InternalTimers<'static>,
    pub peripherals: &'a I,
    pmp: VeeRPMP,
}

pub struct VeeRDefaultPeripherals<'a> {
    pub i3c: i3c_driver::core::I3CCore<'a, InternalTimers<'a>>,
    pub mci: romtime::Mci,
    pub mcu_mbox0: mcu_mbox_driver::McuMailbox<'a, InternalTimers<'a>>,
    pub additional_interrupt_handler: &'static dyn InterruptService,
}

impl<'a> VeeRDefaultPeripherals<'a> {
    pub fn new(
        additional_interrupt_handler: &'static dyn InterruptService,
        alarm: &'a MuxAlarm<'a, InternalTimers<'a>>,
        memory_map: &McuMemoryMap,
    ) -> Self {
        let mci: romtime::StaticRef<mci::regs::Mci> =
            unsafe { romtime::StaticRef::new(memory_map.mci_offset as *const mci::regs::Mci) };
        let mci_driver = romtime::Mci::new(mci);
        Self {
            i3c: i3c_driver::core::I3CCore::new(
                unsafe { StaticRef::new(memory_map.i3c_offset as *const I3c) },
                alarm,
            ),
            mci: mci_driver,
            mcu_mbox0: mcu_mbox_driver::McuMailbox::new(
                mci,
                memory_map.mci_offset + mcu_mbox_driver::MCU_MBOX0_SRAM_OFFSET,
                alarm,
            ),
            additional_interrupt_handler,
        }
    }

    pub fn init(&'static self) {
        self.i3c.init();
        self.mcu_mbox0.init();
    }
}

impl<'a> InterruptService for VeeRDefaultPeripherals<'a> {
    unsafe fn service_interrupt(&self, interrupt: u32) -> bool {
        if self
            .additional_interrupt_handler
            .service_interrupt(interrupt)
        {
            return true;
        } else if interrupt == I3C_IRQ as u32 {
            self.i3c.handle_interrupt();
            return true;
        } else if interrupt == MCI_IRQ as u32 {
            self.mci.handle_interrupt();
            self.mcu_mbox0.handle_interrupt();
            return true;
        }
        debug!("Unhandled interrupt {}", interrupt);
        false
    }
}

impl<'a, I: InterruptService + 'a> VeeR<'a, I> {
    /// # Safety
    /// Accesses memory-mapped registers.
    pub unsafe fn new(pic_interrupt_service: &'a I, epmp: VeeRProtectionMMLEPMP) -> Self {
        Self {
            userspace_kernel_boundary: SysCall::new(),
            pic: &*addr_of!(PIC),
            timers: &*addr_of!(TIMERS),
            peripherals: pic_interrupt_service,
            pmp: rv32i::pmp::PMPUserMPU::new(epmp),
        }
    }

    pub fn init(&self, pic_vector_table_addr: u32) {
        self.pic.init(pic_vector_table_addr);
    }

    pub fn enable_pic_interrupts(&self) {
        self.pic.enable_all();
    }

    pub fn enable_timer_interrupts(&self) {
        self.timers.enable_timer0();
    }

    fn handle_timer_interrupts(&self) {
        self.timers.service_interrupts();
    }

    unsafe fn handle_pic_interrupts(&self) {
        while let Some(interrupt) = self.pic.get_saved_interrupts() {
            if !self.peripherals.service_interrupt(interrupt) {
                panic!("Unhandled interrupt {}", interrupt);
            }
            self.atomic(|| {
                // Safe as interrupts are disabled
                self.pic.complete(interrupt);
            });
        }
    }
}

impl<'a, I: InterruptService + 'a> kernel::platform::chip::Chip for VeeR<'a, I> {
    type MPU = VeeRPMP;
    type UserspaceKernelBoundary = SysCall;

    fn mpu(&self) -> &Self::MPU {
        &self.pmp
    }

    fn userspace_kernel_boundary(&self) -> &SysCall {
        &self.userspace_kernel_boundary
    }

    fn service_pending_interrupts(&self) {
        loop {
            if self.pic.get_saved_interrupts().is_some() {
                unsafe {
                    self.handle_pic_interrupts();
                }
            }
            if self.timers.get_saved_interrupts() != TimerInterrupts::None {
                self.handle_timer_interrupts();
            }
            if self.pic.get_saved_interrupts().is_none()
                && self.timers.get_saved_interrupts() == TimerInterrupts::None
            {
                break;
            }
        }

        // Re-enable all MIE interrupts that we care about. Since we looped
        // until we handled them all, we can re-enable all of them.
        CSR.mie.modify(mie::mext::SET + mie::BIT29::SET);
    }

    fn has_pending_interrupts(&self) -> bool {
        self.pic.get_saved_interrupts().is_some()
            || self.timers.get_saved_interrupts() != TimerInterrupts::None
    }

    fn sleep(&self) {
        unsafe {
            rv32i::support::wfi();
        }
    }

    unsafe fn atomic<F, R>(&self, f: F) -> R
    where
        F: FnOnce() -> R,
    {
        rv32i::support::atomic(f)
    }

    unsafe fn print_state(&self, writer: &mut dyn Write) {
        rv32i::print_riscv_state(writer);
    }
}

fn handle_exception(exception: mcause::Exception) {
    match exception {
        mcause::Exception::UserEnvCall | mcause::Exception::SupervisorEnvCall => (),

        mcause::Exception::InstructionMisaligned
        | mcause::Exception::InstructionFault
        | mcause::Exception::IllegalInstruction
        | mcause::Exception::Breakpoint
        | mcause::Exception::LoadMisaligned
        | mcause::Exception::LoadFault
        | mcause::Exception::StoreMisaligned
        | mcause::Exception::StoreFault
        | mcause::Exception::MachineEnvCall
        | mcause::Exception::InstructionPageFault
        | mcause::Exception::LoadPageFault
        | mcause::Exception::StorePageFault
        | mcause::Exception::Unknown => {
            panic!("fatal exception: {:?}: {:#x}", exception, CSR.mtval.get());
        }
    }
}

unsafe fn handle_interrupt(intr: mcause::Interrupt, mcause: u32) {
    if mcause == 0x8000_001D {
        CSR.mie.modify(mie::BIT29::CLEAR);
        TIMERS.save_interrupt(0);
        return;
    } else if mcause == 0x8000_001C {
        CSR.mie.modify(mie::BIT28::CLEAR);
        TIMERS.save_interrupt(1);
        return;
    }
    match intr {
        mcause::Interrupt::UserSoft
        | mcause::Interrupt::UserTimer
        | mcause::Interrupt::UserExternal => {
            panic!("unexpected user-mode interrupt");
        }
        mcause::Interrupt::SupervisorExternal
        | mcause::Interrupt::SupervisorTimer
        | mcause::Interrupt::SupervisorSoft => {
            panic!("unexpected supervisor-mode interrupt");
        }

        mcause::Interrupt::MachineSoft => {
            CSR.mie.modify(mie::msoft::CLEAR);
        }
        mcause::Interrupt::MachineTimer => {
            CSR.mie.modify(mie::mtimer::CLEAR);
        }
        mcause::Interrupt::MachineExternal => {
            // We received an interrupt, disable interrupts while we handle them
            CSR.mie.modify(mie::mext::CLEAR);

            // Claim the interrupt, unwrap() as we know an interrupt exists.
            // Once claimed this interrupt won't fire until it's completed.
            // MCU is configured in fast interrupt mode, which means
            // we can only process one pending interrupt at a time,
            // and will rely on the PIC to trigger the next one
            // after we return.
            if let Some(irq) = PIC.next_pending() {
                PIC.save_interrupt(irq);
            }

            // Enable generic interrupts
            CSR.mie.modify(mie::mext::SET);
        }

        mcause::Interrupt::Unknown => {
            panic!("interrupt of unknown cause");
        }
    }
}

// these are useful when debugging interrupts

/// Trap handler for board/chip specific code.
///
/// This gets called when an interrupt occurs while the chip is
/// in kernel mode.
///
/// # Safety
/// Accesses CSRs.
#[export_name = "_start_trap_rust_from_kernel"]
pub unsafe extern "C" fn start_trap_rust() {
    let mcause = CSR.mcause.extract();
    match mcause::Trap::from(mcause) {
        mcause::Trap::Interrupt(interrupt) => {
            handle_interrupt(interrupt, mcause.get() as u32);
        }
        mcause::Trap::Exception(exception) => {
            handle_exception(exception);
        }
    }
}

/// Function that gets called if an interrupt occurs while an app was running.
/// mcause is passed in, and this function should correctly handle disabling the
/// interrupt that fired so that it does not trigger again.
#[export_name = "_disable_interrupt_trap_rust_from_app"]
pub extern "C" fn disable_interrupt_trap_handler(mcause_val: u32) {
    match mcause::Trap::from(mcause_val as usize) {
        mcause::Trap::Interrupt(interrupt) => unsafe {
            handle_interrupt(interrupt, mcause_val);
        },
        _ => {
            panic!("unexpected non-interrupt\n");
        }
    }
}
