// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        mat_green_data330_dout,
        mat_green_data330_num_data_valid,
        mat_green_data330_fifo_cap,
        mat_green_data330_empty_n,
        mat_green_data330_read,
        mat_dil_a_data331_din,
        mat_dil_a_data331_num_data_valid,
        mat_dil_a_data331_fifo_cap,
        mat_dil_a_data331_full_n,
        mat_dil_a_data331_write,
        img_height,
        img_width
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] mat_green_data330_dout;
input  [1:0] mat_green_data330_num_data_valid;
input  [1:0] mat_green_data330_fifo_cap;
input   mat_green_data330_empty_n;
output   mat_green_data330_read;
output  [7:0] mat_dil_a_data331_din;
input  [1:0] mat_dil_a_data331_num_data_valid;
input  [1:0] mat_dil_a_data331_fifo_cap;
input   mat_dil_a_data331_full_n;
output   mat_dil_a_data331_write;
input  [15:0] img_height;
input  [15:0] img_width;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg mat_green_data330_read;
reg mat_dil_a_data331_write;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state3;
wire   [16:0] zext_ln1834_fu_259_p1;
reg   [16:0] zext_ln1834_reg_534;
reg   [2:0] i_row_V_2_reg_539;
wire    ap_CS_fsm_state4;
wire   [17:0] sub_ln1073_fu_294_p2;
reg   [17:0] sub_ln1073_reg_603;
wire   [0:0] icmp_ln1073_fu_267_p2;
wire   [16:0] op2_assign_fu_337_p2;
reg   [16:0] op2_assign_reg_608;
wire    ap_CS_fsm_state6;
wire   [16:0] op2_assign_3_fu_343_p2;
reg   [16:0] op2_assign_3_reg_613;
reg   [12:0] p_load172_reg_618;
wire    ap_CS_fsm_state7;
reg   [12:0] p_load171_reg_623;
reg   [12:0] p_load170_reg_628;
reg   [12:0] p_load169_reg_633;
reg   [12:0] p_load168_reg_638;
reg   [12:0] p_load_reg_643;
reg   [12:0] p_load173_reg_651;
wire   [0:0] icmp_ln1073_58_fu_383_p2;
wire   [0:0] cmp_i_i131_i_fu_392_p2;
reg   [0:0] cmp_i_i131_i_reg_656;
wire   [2:0] empty_122_fu_398_p1;
reg   [2:0] empty_122_reg_661;
reg    buf_V_ce0;
wire   [7:0] buf_V_q0;
reg   [9:0] buf_V_address1;
reg    buf_V_ce1;
reg    buf_V_we1;
reg   [7:0] buf_V_d1;
reg    buf_V_9_ce0;
wire   [7:0] buf_V_9_q0;
reg   [9:0] buf_V_9_address1;
reg    buf_V_9_ce1;
reg    buf_V_9_we1;
reg   [7:0] buf_V_9_d1;
reg    buf_V_10_ce0;
wire   [7:0] buf_V_10_q0;
reg   [9:0] buf_V_10_address1;
reg    buf_V_10_ce1;
reg    buf_V_10_we1;
reg   [7:0] buf_V_10_d1;
reg    buf_V_11_ce0;
wire   [7:0] buf_V_11_q0;
reg   [9:0] buf_V_11_address1;
reg    buf_V_11_ce1;
reg    buf_V_11_we1;
reg   [7:0] buf_V_11_d1;
reg    buf_V_12_ce0;
wire   [7:0] buf_V_12_q0;
reg   [9:0] buf_V_12_address1;
reg    buf_V_12_ce1;
reg    buf_V_12_we1;
reg   [7:0] buf_V_12_d1;
reg    buf_V_13_ce0;
wire   [7:0] buf_V_13_q0;
reg   [9:0] buf_V_13_address1;
reg    buf_V_13_ce1;
reg    buf_V_13_we1;
reg   [7:0] buf_V_13_d1;
wire   [7:0] buf_V_14_q0;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_ap_start;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_ap_done;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_ap_idle;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_ap_ready;
wire   [12:0] grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_row_ind_V_26_out;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_row_ind_V_26_out_ap_vld;
wire   [12:0] grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_row_ind_V_25_out;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_row_ind_V_25_out_ap_vld;
wire   [12:0] grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_row_ind_V_24_out;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_row_ind_V_24_out_ap_vld;
wire   [12:0] grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_row_ind_V_23_out;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_row_ind_V_23_out_ap_vld;
wire   [12:0] grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_row_ind_V_22_out;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_row_ind_V_22_out_ap_vld;
wire   [12:0] grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_row_ind_V_21_out;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_row_ind_V_21_out_ap_vld;
wire   [12:0] grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_row_ind_V_out;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_row_ind_V_out_ap_vld;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_ap_start;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_ap_done;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_ap_idle;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_ap_ready;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_mat_green_data330_read;
wire   [9:0] grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_11_address1;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_11_ce1;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_11_we1;
wire   [7:0] grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_11_d1;
wire   [9:0] grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_12_address1;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_12_ce1;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_12_we1;
wire   [7:0] grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_12_d1;
wire   [9:0] grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_13_address1;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_13_ce1;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_13_we1;
wire   [7:0] grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_13_d1;
wire    grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_ap_start;
wire    grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_ap_done;
wire    grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_ap_idle;
wire    grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_ap_ready;
wire   [9:0] grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_address1;
wire    grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_ce1;
wire    grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_we1;
wire   [7:0] grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_d1;
wire   [9:0] grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_9_address1;
wire    grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_9_ce1;
wire    grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_9_we1;
wire   [7:0] grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_9_d1;
wire   [9:0] grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_10_address1;
wire    grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_10_ce1;
wire    grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_10_we1;
wire   [7:0] grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_10_d1;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_start;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_done;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_idle;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_ready;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_mat_green_data330_read;
wire   [7:0] grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_mat_dil_a_data331_din;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_mat_dil_a_data331_write;
wire   [9:0] grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_14_address0;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_14_ce0;
wire   [9:0] grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_14_address1;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_14_ce1;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_14_we1;
wire   [7:0] grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_14_d1;
wire   [9:0] grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_address0;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_ce0;
wire   [9:0] grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_address1;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_ce1;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_we1;
wire   [7:0] grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_d1;
wire   [9:0] grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_9_address0;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_9_ce0;
wire   [9:0] grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_9_address1;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_9_ce1;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_9_we1;
wire   [7:0] grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_9_d1;
wire   [9:0] grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_10_address0;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_10_ce0;
wire   [9:0] grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_10_address1;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_10_ce1;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_10_we1;
wire   [7:0] grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_10_d1;
wire   [9:0] grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_11_address0;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_11_ce0;
wire   [9:0] grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_11_address1;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_11_ce1;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_11_we1;
wire   [7:0] grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_11_d1;
wire   [9:0] grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_12_address0;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_12_ce0;
wire   [9:0] grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_12_address1;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_12_ce1;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_12_we1;
wire   [7:0] grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_12_d1;
wire   [9:0] grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_13_address0;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_13_ce0;
wire   [9:0] grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_13_address1;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_13_ce1;
wire    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_13_we1;
wire   [7:0] grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_13_d1;
reg    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_ap_start_reg;
wire    ap_CS_fsm_state5;
reg    grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_ap_start_reg;
reg    grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_start_reg;
wire    ap_CS_fsm_state8;
reg   [2:0] i_row_V_fu_72;
wire   [2:0] add_ln886_fu_273_p2;
reg   [12:0] row_V_fu_132;
wire   [12:0] row_V_7_fu_403_p2;
reg   [12:0] empty_fu_136;
reg   [12:0] empty_115_fu_140;
reg   [12:0] empty_116_fu_144;
reg   [12:0] empty_117_fu_148;
reg   [12:0] empty_118_fu_152;
reg   [12:0] empty_119_fu_156;
reg   [12:0] empty_120_fu_160;
wire   [17:0] p_shl_fu_287_p3;
wire   [17:0] zext_ln1073_fu_284_p1;
wire   [16:0] img_height_cast_fu_334_p1;
wire   [16:0] zext_ln1073_7_fu_379_p1;
wire   [15:0] zext_ln1073_6_fu_375_p1;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_ap_start_reg = 1'b0;
#0 grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_ap_start_reg = 1'b0;
#0 grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_ap_start_reg = 1'b0;
#0 grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_start_reg = 1'b0;
end

reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_s_buf_V_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_address0),
    .ce0(buf_V_ce0),
    .q0(buf_V_q0),
    .address1(buf_V_address1),
    .ce1(buf_V_ce1),
    .we1(buf_V_we1),
    .d1(buf_V_d1)
);

reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_s_buf_V_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_9_address0),
    .ce0(buf_V_9_ce0),
    .q0(buf_V_9_q0),
    .address1(buf_V_9_address1),
    .ce1(buf_V_9_ce1),
    .we1(buf_V_9_we1),
    .d1(buf_V_9_d1)
);

reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_s_buf_V_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_10_address0),
    .ce0(buf_V_10_ce0),
    .q0(buf_V_10_q0),
    .address1(buf_V_10_address1),
    .ce1(buf_V_10_ce1),
    .we1(buf_V_10_we1),
    .d1(buf_V_10_d1)
);

reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_s_buf_V_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_11_address0),
    .ce0(buf_V_11_ce0),
    .q0(buf_V_11_q0),
    .address1(buf_V_11_address1),
    .ce1(buf_V_11_ce1),
    .we1(buf_V_11_we1),
    .d1(buf_V_11_d1)
);

reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_s_buf_V_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_12_address0),
    .ce0(buf_V_12_ce0),
    .q0(buf_V_12_q0),
    .address1(buf_V_12_address1),
    .ce1(buf_V_12_ce1),
    .we1(buf_V_12_we1),
    .d1(buf_V_12_d1)
);

reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_s_buf_V_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_13_address0),
    .ce0(buf_V_13_ce0),
    .q0(buf_V_13_q0),
    .address1(buf_V_13_address1),
    .ce1(buf_V_13_ce1),
    .we1(buf_V_13_we1),
    .d1(buf_V_13_d1)
);

reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_s_buf_V_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_14_address0),
    .ce0(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_14_ce0),
    .q0(buf_V_14_q0),
    .address1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_14_address1),
    .ce1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_14_ce1),
    .we1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_14_we1),
    .d1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_14_d1)
);

reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1 grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_ap_start),
    .ap_done(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_ap_done),
    .ap_idle(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_ap_idle),
    .ap_ready(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_ap_ready),
    .row_ind_V_26_out(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_row_ind_V_26_out),
    .row_ind_V_26_out_ap_vld(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_row_ind_V_26_out_ap_vld),
    .row_ind_V_25_out(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_row_ind_V_25_out),
    .row_ind_V_25_out_ap_vld(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_row_ind_V_25_out_ap_vld),
    .row_ind_V_24_out(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_row_ind_V_24_out),
    .row_ind_V_24_out_ap_vld(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_row_ind_V_24_out_ap_vld),
    .row_ind_V_23_out(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_row_ind_V_23_out),
    .row_ind_V_23_out_ap_vld(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_row_ind_V_23_out_ap_vld),
    .row_ind_V_22_out(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_row_ind_V_22_out),
    .row_ind_V_22_out_ap_vld(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_row_ind_V_22_out_ap_vld),
    .row_ind_V_21_out(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_row_ind_V_21_out),
    .row_ind_V_21_out_ap_vld(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_row_ind_V_21_out_ap_vld),
    .row_ind_V_out(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_row_ind_V_out),
    .row_ind_V_out_ap_vld(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_row_ind_V_out_ap_vld)
);

reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2 grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_ap_start),
    .ap_done(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_ap_done),
    .ap_idle(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_ap_idle),
    .ap_ready(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_ap_ready),
    .mat_green_data330_dout(mat_green_data330_dout),
    .mat_green_data330_num_data_valid(2'd0),
    .mat_green_data330_fifo_cap(2'd0),
    .mat_green_data330_empty_n(mat_green_data330_empty_n),
    .mat_green_data330_read(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_mat_green_data330_read),
    .img_width(img_width),
    .buf_V_11_address1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_11_address1),
    .buf_V_11_ce1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_11_ce1),
    .buf_V_11_we1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_11_we1),
    .buf_V_11_d1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_11_d1),
    .buf_V_12_address1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_12_address1),
    .buf_V_12_ce1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_12_ce1),
    .buf_V_12_we1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_12_we1),
    .buf_V_12_d1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_12_d1),
    .buf_V_13_address1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_13_address1),
    .buf_V_13_ce1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_13_ce1),
    .buf_V_13_we1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_13_we1),
    .buf_V_13_d1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_13_d1),
    .i_row_V(i_row_V_2_reg_539)
);

reversi_accel_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3 grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_ap_start),
    .ap_done(grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_ap_done),
    .ap_idle(grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_ap_idle),
    .ap_ready(grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_ap_ready),
    .img_width(img_width),
    .sub_ln1073(sub_ln1073_reg_603),
    .buf_V_address1(grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_address1),
    .buf_V_ce1(grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_ce1),
    .buf_V_we1(grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_we1),
    .buf_V_d1(grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_d1),
    .buf_V_9_address1(grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_9_address1),
    .buf_V_9_ce1(grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_9_ce1),
    .buf_V_9_we1(grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_9_we1),
    .buf_V_9_d1(grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_9_d1),
    .buf_V_10_address1(grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_10_address1),
    .buf_V_10_ce1(grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_10_ce1),
    .buf_V_10_we1(grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_10_we1),
    .buf_V_10_d1(grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_10_d1)
);

reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_start),
    .ap_done(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_done),
    .ap_idle(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_idle),
    .ap_ready(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_ready),
    .mat_green_data330_dout(mat_green_data330_dout),
    .mat_green_data330_num_data_valid(2'd0),
    .mat_green_data330_fifo_cap(2'd0),
    .mat_green_data330_empty_n(mat_green_data330_empty_n),
    .mat_green_data330_read(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_mat_green_data330_read),
    .mat_dil_a_data331_din(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_mat_dil_a_data331_din),
    .mat_dil_a_data331_num_data_valid(2'd0),
    .mat_dil_a_data331_fifo_cap(2'd0),
    .mat_dil_a_data331_full_n(mat_dil_a_data331_full_n),
    .mat_dil_a_data331_write(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_mat_dil_a_data331_write),
    .op2_assign_3(op2_assign_3_reg_613),
    .buf_V_14_address0(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_14_address0),
    .buf_V_14_ce0(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_14_ce0),
    .buf_V_14_q0(buf_V_14_q0),
    .buf_V_14_address1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_14_address1),
    .buf_V_14_ce1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_14_ce1),
    .buf_V_14_we1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_14_we1),
    .buf_V_14_d1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_14_d1),
    .buf_V_address0(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_address0),
    .buf_V_ce0(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_ce0),
    .buf_V_q0(buf_V_q0),
    .buf_V_address1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_address1),
    .buf_V_ce1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_ce1),
    .buf_V_we1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_we1),
    .buf_V_d1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_d1),
    .buf_V_9_address0(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_9_address0),
    .buf_V_9_ce0(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_9_ce0),
    .buf_V_9_q0(buf_V_9_q0),
    .buf_V_9_address1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_9_address1),
    .buf_V_9_ce1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_9_ce1),
    .buf_V_9_we1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_9_we1),
    .buf_V_9_d1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_9_d1),
    .buf_V_10_address0(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_10_address0),
    .buf_V_10_ce0(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_10_ce0),
    .buf_V_10_q0(buf_V_10_q0),
    .buf_V_10_address1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_10_address1),
    .buf_V_10_ce1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_10_ce1),
    .buf_V_10_we1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_10_we1),
    .buf_V_10_d1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_10_d1),
    .buf_V_11_address0(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_11_address0),
    .buf_V_11_ce0(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_11_ce0),
    .buf_V_11_q0(buf_V_11_q0),
    .buf_V_11_address1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_11_address1),
    .buf_V_11_ce1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_11_ce1),
    .buf_V_11_we1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_11_we1),
    .buf_V_11_d1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_11_d1),
    .buf_V_12_address0(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_12_address0),
    .buf_V_12_ce0(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_12_ce0),
    .buf_V_12_q0(buf_V_12_q0),
    .buf_V_12_address1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_12_address1),
    .buf_V_12_ce1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_12_ce1),
    .buf_V_12_we1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_12_we1),
    .buf_V_12_d1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_12_d1),
    .buf_V_13_address0(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_13_address0),
    .buf_V_13_ce0(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_13_ce0),
    .buf_V_13_q0(buf_V_13_q0),
    .buf_V_13_address1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_13_address1),
    .buf_V_13_ce1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_13_ce1),
    .buf_V_13_we1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_13_we1),
    .buf_V_13_d1(grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_13_d1),
    .img_width(img_width),
    .empty_56(p_load173_reg_651),
    .empty_57(p_load172_reg_618),
    .empty_58(p_load171_reg_623),
    .empty_59(p_load170_reg_628),
    .empty_60(p_load169_reg_633),
    .empty_61(p_load168_reg_638),
    .empty(p_load_reg_643),
    .p_cast(empty_122_reg_661),
    .cmp_i_i131_i(cmp_i_i131_i_reg_656)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1073_58_fu_383_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
            grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_start_reg <= 1'b1;
        end else if ((grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_ready == 1'b1)) begin
            grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_ap_start_reg <= 1'b1;
        end else if ((grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_ap_ready == 1'b1)) begin
            grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1073_fu_267_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_ap_start_reg <= 1'b1;
        end else if ((grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_ap_ready == 1'b1)) begin
            grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1073_fu_267_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_ap_start_reg <= 1'b1;
        end else if ((grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_ap_ready == 1'b1)) begin
            grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_fu_267_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        empty_115_fu_140 <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_row_ind_V_21_out;
    end else if (((icmp_ln1073_58_fu_383_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        empty_115_fu_140 <= empty_116_fu_144;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_fu_267_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        empty_116_fu_144 <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_row_ind_V_22_out;
    end else if (((icmp_ln1073_58_fu_383_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        empty_116_fu_144 <= empty_117_fu_148;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_fu_267_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        empty_117_fu_148 <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_row_ind_V_23_out;
    end else if (((icmp_ln1073_58_fu_383_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        empty_117_fu_148 <= empty_118_fu_152;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_fu_267_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        empty_118_fu_152 <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_row_ind_V_24_out;
    end else if (((icmp_ln1073_58_fu_383_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        empty_118_fu_152 <= empty_119_fu_156;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_fu_267_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        empty_119_fu_156 <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_row_ind_V_25_out;
    end else if (((icmp_ln1073_58_fu_383_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        empty_119_fu_156 <= empty_120_fu_160;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_fu_267_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        empty_120_fu_160 <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_row_ind_V_26_out;
    end else if (((icmp_ln1073_58_fu_383_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        empty_120_fu_160 <= empty_fu_136;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_fu_267_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        empty_fu_136 <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_row_ind_V_out;
    end else if (((icmp_ln1073_58_fu_383_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        empty_fu_136 <= empty_115_fu_140;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_row_V_fu_72 <= 3'd3;
    end else if (((icmp_ln1073_fu_267_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        i_row_V_fu_72 <= add_ln886_fu_273_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_fu_267_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        row_V_fu_132 <= 13'd3;
    end else if (((icmp_ln1073_58_fu_383_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        row_V_fu_132 <= row_V_7_fu_403_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_58_fu_383_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        cmp_i_i131_i_reg_656 <= cmp_i_i131_i_fu_392_p2;
        empty_122_reg_661 <= empty_122_fu_398_p1;
        p_load173_reg_651 <= empty_fu_136;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i_row_V_2_reg_539 <= i_row_V_fu_72;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        op2_assign_3_reg_613 <= op2_assign_3_fu_343_p2;
        op2_assign_reg_608 <= op2_assign_fu_337_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        p_load168_reg_638 <= empty_119_fu_156;
        p_load169_reg_633 <= empty_118_fu_152;
        p_load170_reg_628 <= empty_117_fu_148;
        p_load171_reg_623 <= empty_116_fu_144;
        p_load172_reg_618 <= empty_115_fu_140;
        p_load_reg_643 <= empty_120_fu_160;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_fu_267_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        sub_ln1073_reg_603 <= sub_ln1073_fu_294_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        zext_ln1834_reg_534[15 : 0] <= zext_ln1834_fu_259_p1[15 : 0];
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln1073_58_fu_383_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1073_58_fu_383_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_10_address1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_10_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_10_address1 = grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_10_address1;
    end else begin
        buf_V_10_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_10_ce0 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_10_ce0;
    end else begin
        buf_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_10_ce1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_10_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_10_ce1 = grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_10_ce1;
    end else begin
        buf_V_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_10_d1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_10_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_10_d1 = grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_10_d1;
    end else begin
        buf_V_10_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_10_we1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_10_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_10_we1 = grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_10_we1;
    end else begin
        buf_V_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_11_address1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_11_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_11_address1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_11_address1;
    end else begin
        buf_V_11_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_11_ce0 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_11_ce0;
    end else begin
        buf_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_11_ce1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_11_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_11_ce1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_11_ce1;
    end else begin
        buf_V_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_11_d1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_11_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_11_d1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_11_d1;
    end else begin
        buf_V_11_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_11_we1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_11_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_11_we1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_11_we1;
    end else begin
        buf_V_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_12_address1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_12_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_12_address1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_12_address1;
    end else begin
        buf_V_12_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_12_ce0 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_12_ce0;
    end else begin
        buf_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_12_ce1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_12_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_12_ce1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_12_ce1;
    end else begin
        buf_V_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_12_d1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_12_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_12_d1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_12_d1;
    end else begin
        buf_V_12_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_12_we1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_12_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_12_we1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_12_we1;
    end else begin
        buf_V_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_13_address1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_13_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_13_address1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_13_address1;
    end else begin
        buf_V_13_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_13_ce0 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_13_ce0;
    end else begin
        buf_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_13_ce1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_13_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_13_ce1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_13_ce1;
    end else begin
        buf_V_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_13_d1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_13_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_13_d1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_13_d1;
    end else begin
        buf_V_13_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_13_we1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_13_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_13_we1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_buf_V_13_we1;
    end else begin
        buf_V_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_9_address1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_9_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_9_address1 = grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_9_address1;
    end else begin
        buf_V_9_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_9_ce0 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_9_ce0;
    end else begin
        buf_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_9_ce1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_9_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_9_ce1 = grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_9_ce1;
    end else begin
        buf_V_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_9_d1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_9_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_9_d1 = grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_9_d1;
    end else begin
        buf_V_9_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_9_we1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_9_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_9_we1 = grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_9_we1;
    end else begin
        buf_V_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_address1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_address1 = grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_address1;
    end else begin
        buf_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_ce0 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_ce0;
    end else begin
        buf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_ce1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_ce1 = grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_ce1;
    end else begin
        buf_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_d1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_d1 = grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_d1;
    end else begin
        buf_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_we1 = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_we1 = grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_buf_V_we1;
    end else begin
        buf_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        mat_dil_a_data331_write = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_mat_dil_a_data331_write;
    end else begin
        mat_dil_a_data331_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        mat_green_data330_read = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_mat_green_data330_read;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        mat_green_data330_read = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_mat_green_data330_read;
    end else begin
        mat_green_data330_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln1073_fu_267_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln1073_58_fu_383_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln886_fu_273_p2 = (i_row_V_fu_72 + 3'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign cmp_i_i131_i_fu_392_p2 = ((zext_ln1073_6_fu_375_p1 < img_height) ? 1'b1 : 1'b0);

assign empty_122_fu_398_p1 = empty_120_fu_160[2:0];

assign grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_start = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_start_reg;

assign grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_ap_start = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_279_1_fu_176_ap_start_reg;

assign grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_ap_start = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_294_2_fu_187_ap_start_reg;

assign grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_ap_start = grp_xfdilate_Pipeline_init_boarder_VITIS_LOOP_311_3_fu_198_ap_start_reg;

assign icmp_ln1073_58_fu_383_p2 = ((zext_ln1073_7_fu_379_p1 < op2_assign_reg_608) ? 1'b1 : 1'b0);

assign icmp_ln1073_fu_267_p2 = ((i_row_V_fu_72 == 3'd6) ? 1'b1 : 1'b0);

assign img_height_cast_fu_334_p1 = img_height;

assign mat_dil_a_data331_din = grp_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_mat_dil_a_data331_din;

assign op2_assign_3_fu_343_p2 = (zext_ln1834_reg_534 + 17'd3);

assign op2_assign_fu_337_p2 = (img_height_cast_fu_334_p1 + 17'd3);

assign p_shl_fu_287_p3 = {{img_width}, {2'd0}};

assign row_V_7_fu_403_p2 = (row_V_fu_132 + 13'd1);

assign sub_ln1073_fu_294_p2 = (p_shl_fu_287_p3 - zext_ln1073_fu_284_p1);

assign zext_ln1073_6_fu_375_p1 = row_V_fu_132;

assign zext_ln1073_7_fu_379_p1 = row_V_fu_132;

assign zext_ln1073_fu_284_p1 = img_width;

assign zext_ln1834_fu_259_p1 = img_width;

always @ (posedge ap_clk) begin
    zext_ln1834_reg_534[16] <= 1'b0;
end

endmodule //reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_s
