strict digraph "" {
	node [label="\N"];
	"Leaf_15:AL"	[def_var="['present_state', 'next_state']",
		label="Leaf_15:AL"];
	"16:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fa5c1cf34d0>",
		fillcolor=springgreen,
		label="16:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa5c1cf3750>",
		fillcolor=turquoise,
		label="17:BL
present_state <= 0;
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa5c1cf3790>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fa5c1cf3910>]",
		style=filled,
		typ=Block];
	"16:IF" -> "17:BL"	[cond="['reset']",
		label=reset,
		lineno=16];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa5c1cf3550>",
		fillcolor=turquoise,
		label="22:BL
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa5c1cf3590>]",
		style=filled,
		typ=Block];
	"16:IF" -> "22:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=16];
	"15:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fa5c1cf3a90>",
		clk_sens=True,
		fillcolor=gold,
		label="15:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"15:AL" -> "16:IF"	[cond="[]",
		lineno=None];
	"17:BL" -> "Leaf_15:AL"	[cond="[]",
		lineno=None];
	"22:BL" -> "Leaf_15:AL"	[cond="[]",
		lineno=None];
}
