;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-26
	MOV -11, <-20
	DJN -1, @-20
	ADD 210, 60
	SUB @127, 106
	SLT 31, 0
	MOV -5, <-60
	JMP 0, <2
	ADD 210, 30
	DJN -1, @-20
	SUB @127, 106
	SUB @127, 106
	MOV -11, <-20
	SLT -7, <-20
	DJN 125, 103
	SUB @127, 106
	SLT 70, 61
	DJN 1, <1
	SUB 0, 2
	SUB #0, 2
	MOV @121, 106
	DJN -1, @-20
	JMP 0, <2
	SLT 130, 9
	MOV @121, 106
	JMN 0, <-2
	MOV @121, 106
	SUB @-107, 100
	SLT 210, 60
	SUB @121, 106
	SLT 210, 60
	SUB @121, 106
	JMN 0, <-2
	SUB @-127, 100
	SPL 0, <-2
	SUB -207, <-120
	SLT 721, 6
	JMP @12, #200
	JMP 1, @-1
	JMP 12, #10
	MOV -1, <-26
	MOV 1, <-1
	ADD 130, 9
	SUB 70, 61
	JMP 12, #10
	MOV -1, <-26
	SUB @127, 106
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-26
