INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/MultipleCPU/MultipleCPU.srcs/sources_1/new/NextState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/MultipleCPU/MultipleCPU.srcs/sources_1/new/OutputFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OutputFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/MultipleCPU/MultipleCPU.srcs/sources_1/new/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/MultipleCPU/MultipleCPU.srcs/sources_1/new/Multiplexer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/MultipleCPU/MultipleCPU.srcs/sources_1/new/WRMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/MultipleCPU/MultipleCPU.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/MultipleCPU/MultipleCPU.srcs/sources_1/new/PCMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/MultipleCPU/MultipleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/MultipleCPU/MultipleCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/MultipleCPU/MultipleCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/MultipleCPU/MultipleCPU.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/MultipleCPU/MultipleCPU.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/MultipleCPU/MultipleCPU.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/MultipleCPU/MultipleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/MultipleCPU/MultipleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/MultipleCPU/MultipleCPU.srcs/sources_1/new/MultipleCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultipleCycleCPU
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/dell/Desktop/MultipleCPU/MultipleCPU.srcs/sources_1/new/MultipleCycleCPU.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/MultipleCPU/MultipleCPU.srcs/sim_1/new/TestCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/MultipleCPU/MultipleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
