{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691014652469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691014652469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  2 19:17:32 2023 " "Processing started: Wed Aug  2 19:17:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691014652469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014652469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off debugging_tools -c debugging_tools " "Command: quartus_map --read_settings_files=on --write_settings_files=off debugging_tools -c debugging_tools" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014652469 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1691014652683 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1691014652683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debugging_tools.v 1 1 " "Found 1 design units, including 1 entities, in source file debugging_tools.v" { { "Info" "ISGN_ENTITY_NAME" "1 debugging_tools " "Found entity 1: debugging_tools" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691014657673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691014657674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657674 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "view_data.v(32) " "Verilog HDL information at view_data.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1691014657675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "view_data.v 1 1 " "Found 1 design units, including 1 entities, in source file view_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 view_data " "Found entity 1: view_data" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691014657675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691014657677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657677 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "debugging_tools " "Elaborating entity \"debugging_tools\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1691014657707 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_reg debugging_tools.v(21) " "Verilog HDL or VHDL warning at debugging_tools.v(21): object \"ctrl_reg\" assigned a value but never read" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1691014657708 "|debugging_tools"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execution_type debugging_tools.v(22) " "Verilog HDL or VHDL warning at debugging_tools.v(22): object \"execution_type\" assigned a value but never read" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1691014657708 "|debugging_tools"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PC debugging_tools.v(52) " "Verilog HDL or VHDL warning at debugging_tools.v(52): object \"PC\" assigned a value but never read" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1691014657708 "|debugging_tools"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "breakpoint debugging_tools.v(55) " "Verilog HDL or VHDL warning at debugging_tools.v(55): object \"breakpoint\" assigned a value but never read" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1691014657708 "|debugging_tools"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 debugging_tools.v(63) " "Verilog HDL assignment warning at debugging_tools.v(63): truncated value with size 32 to match size of target (16)" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691014657709 "|debugging_tools"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr debugging_tools.v(100) " "Verilog HDL Always Construct warning at debugging_tools.v(100): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1691014657710 "|debugging_tools"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "brkpnt debugging_tools.v(96) " "Verilog HDL Always Construct warning at debugging_tools.v(96): inferring latch(es) for variable \"brkpnt\", which holds its previous value in one or more paths through the always construct" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1691014657710 "|debugging_tools"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_file.data_a 0 debugging_tools.v(17) " "Net \"reg_file.data_a\" at debugging_tools.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1691014657711 "|debugging_tools"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_file.waddr_a 0 debugging_tools.v(17) " "Net \"reg_file.waddr_a\" at debugging_tools.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1691014657711 "|debugging_tools"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_file.we_a 0 debugging_tools.v(17) " "Net \"reg_file.we_a\" at debugging_tools.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1691014657711 "|debugging_tools"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "view_data view_data:data_viewer " "Elaborating entity \"view_data\" for hierarchy \"view_data:data_viewer\"" {  } { { "debugging_tools.v" "data_viewer" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691014657717 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "view_mode view_data.v(46) " "Verilog HDL Always Construct warning at view_data.v(46): variable \"view_mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1691014657718 "|debugging_tools|view_data:data_viewer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr view_data.v(48) " "Verilog HDL Always Construct warning at view_data.v(48): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1691014657718 "|debugging_tools|view_data:data_viewer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mem_data view_data.v(49) " "Verilog HDL Always Construct warning at view_data.v(49): variable \"mem_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1691014657718 "|debugging_tools|view_data:data_viewer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "view_mode view_data.v(51) " "Verilog HDL Always Construct warning at view_data.v(51): variable \"view_mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1691014657718 "|debugging_tools|view_data:data_viewer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr view_data.v(53) " "Verilog HDL Always Construct warning at view_data.v(53): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1691014657718 "|debugging_tools|view_data:data_viewer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr view_data.v(54) " "Verilog HDL Always Construct warning at view_data.v(54): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1691014657718 "|debugging_tools|view_data:data_viewer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "psw_data view_data.v(55) " "Verilog HDL Always Construct warning at view_data.v(55): variable \"psw_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1691014657718 "|debugging_tools|view_data:data_viewer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_data view_data.v(57) " "Verilog HDL Always Construct warning at view_data.v(57): variable \"reg_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1691014657718 "|debugging_tools|view_data:data_viewer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDG view_data.v(32) " "Verilog HDL Always Construct warning at view_data.v(32): inferring latch(es) for variable \"LEDG\", which holds its previous value in one or more paths through the always construct" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1691014657718 "|debugging_tools|view_data:data_viewer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "view_mode view_data.v(32) " "Verilog HDL Always Construct warning at view_data.v(32): inferring latch(es) for variable \"view_mode\", which holds its previous value in one or more paths through the always construct" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1691014657718 "|debugging_tools|view_data:data_viewer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR view_data.v(32) " "Verilog HDL Always Construct warning at view_data.v(32): inferring latch(es) for variable \"LEDR\", which holds its previous value in one or more paths through the always construct" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1691014657718 "|debugging_tools|view_data:data_viewer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data view_data.v(32) " "Verilog HDL Always Construct warning at view_data.v(32): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1691014657718 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] view_data.v(32) " "Inferred latch for \"data\[0\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657718 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] view_data.v(32) " "Inferred latch for \"data\[1\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657718 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] view_data.v(32) " "Inferred latch for \"data\[2\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657718 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] view_data.v(32) " "Inferred latch for \"data\[3\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657718 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] view_data.v(32) " "Inferred latch for \"data\[4\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657718 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] view_data.v(32) " "Inferred latch for \"data\[5\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657718 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] view_data.v(32) " "Inferred latch for \"data\[6\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657718 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] view_data.v(32) " "Inferred latch for \"data\[7\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657718 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] view_data.v(32) " "Inferred latch for \"data\[8\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657718 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] view_data.v(32) " "Inferred latch for \"data\[9\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657718 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] view_data.v(32) " "Inferred latch for \"data\[10\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657718 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] view_data.v(32) " "Inferred latch for \"data\[11\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657718 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] view_data.v(32) " "Inferred latch for \"data\[12\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657718 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] view_data.v(32) " "Inferred latch for \"data\[13\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657718 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] view_data.v(32) " "Inferred latch for \"data\[14\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657718 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] view_data.v(32) " "Inferred latch for \"data\[15\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657719 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_mode\[0\] view_data.v(32) " "Inferred latch for \"view_mode\[0\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657719 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_mode\[1\] view_data.v(32) " "Inferred latch for \"view_mode\[1\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657719 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[2\] view_data.v(44) " "Inferred latch for \"LEDG\[2\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657719 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[3\] view_data.v(44) " "Inferred latch for \"LEDG\[3\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657719 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[4\] view_data.v(44) " "Inferred latch for \"LEDG\[4\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657719 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[5\] view_data.v(44) " "Inferred latch for \"LEDG\[5\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657719 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[0\] view_data.v(44) " "Inferred latch for \"LEDR\[0\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657719 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[1\] view_data.v(44) " "Inferred latch for \"LEDR\[1\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657719 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[2\] view_data.v(44) " "Inferred latch for \"LEDR\[2\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657719 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[3\] view_data.v(44) " "Inferred latch for \"LEDR\[3\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657719 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[4\] view_data.v(44) " "Inferred latch for \"LEDR\[4\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657719 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[5\] view_data.v(44) " "Inferred latch for \"LEDR\[5\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657719 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[6\] view_data.v(44) " "Inferred latch for \"LEDR\[6\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657719 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[7\] view_data.v(44) " "Inferred latch for \"LEDR\[7\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657719 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[8\] view_data.v(44) " "Inferred latch for \"LEDR\[8\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657719 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[9\] view_data.v(44) " "Inferred latch for \"LEDR\[9\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657719 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[10\] view_data.v(44) " "Inferred latch for \"LEDR\[10\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657719 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[11\] view_data.v(44) " "Inferred latch for \"LEDR\[11\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657719 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[12\] view_data.v(44) " "Inferred latch for \"LEDR\[12\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657719 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[13\] view_data.v(44) " "Inferred latch for \"LEDR\[13\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657719 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[14\] view_data.v(44) " "Inferred latch for \"LEDR\[14\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657719 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[15\] view_data.v(44) " "Inferred latch for \"LEDR\[15\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657719 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[0\] view_data.v(38) " "Inferred latch for \"LEDG\[0\]\" at view_data.v(38)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657719 "|debugging_tools|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[1\] view_data.v(38) " "Inferred latch for \"LEDG\[1\]\" at view_data.v(38)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657719 "|debugging_tools|view_data:data_viewer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder view_data:data_viewer\|seven_seg_decoder:decode1 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"view_data:data_viewer\|seven_seg_decoder:decode1\"" {  } { { "view_data.v" "decode1" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691014657719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:ram " "Elaborating entity \"memory\" for hierarchy \"memory:ram\"" {  } { { "debugging_tools.v" "ram" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691014657721 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "reg_file " "RAM logic \"reg_file\" is uninferred due to inappropriate RAM size" {  } { { "debugging_tools.v" "reg_file" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1691014657849 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1691014657849 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 17 C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/debugging_tools.ram0_debugging_tools_81197e81.hdl.mif " "Memory depth (32) in the design file differs from memory depth (17) in the Memory Initialization File \"C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/debugging_tools.ram0_debugging_tools_81197e81.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1691014657850 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory:ram\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory:ram\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691014657866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691014657866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691014657866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691014657866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691014657866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691014657866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691014657866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691014657866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691014657866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691014657866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691014657866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691014657866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691014657866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691014657866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691014657866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691014657866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691014657866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691014657866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_B OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_B set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691014657866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/debugging_tools.ram0_memory_e411fb78.hdl.mif " "Parameter INIT_FILE set to db/debugging_tools.ram0_memory_e411fb78.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691014657866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691014657866 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1691014657866 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1691014657866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:ram\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"memory:ram\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691014657897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:ram\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"memory:ram\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691014657897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691014657897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691014657897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691014657897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691014657897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691014657897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691014657897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691014657897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691014657897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691014657897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691014657897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691014657897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691014657897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691014657897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691014657897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691014657897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691014657897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691014657897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691014657897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/debugging_tools.ram0_memory_e411fb78.hdl.mif " "Parameter \"INIT_FILE\" = \"db/debugging_tools.ram0_memory_e411fb78.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691014657897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691014657897 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691014657897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dm82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dm82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dm82 " "Found entity 1: altsyncram_dm82" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691014657943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691014657973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014657973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bnb " "Found entity 1: mux_bnb" {  } { { "db/mux_bnb.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/mux_bnb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691014658000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014658000 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a8 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a9 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 357 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a10 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a11 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 425 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a12 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a13 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 493 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a14 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a15 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 561 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a16 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 595 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a17 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 629 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a18 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 663 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a19 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a20 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 731 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a21 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 765 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a22 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 799 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a23 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 833 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a24 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 867 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a25 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 901 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a26 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 935 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a27 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a28 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 1003 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a29 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 1037 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a30 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 1071 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a31 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 1105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a32 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 1139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a33 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 1173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a34 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 1207 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a35 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 1241 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a36 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 1275 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a37 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 1309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a38 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 1343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a39 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 1377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a40 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 1411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a41 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 1445 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a42 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 1479 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a43 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 1513 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a44 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 1547 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a45 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 1581 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a46 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 1615 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a47 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 1649 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a48 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 1683 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a49 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 1717 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a50 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 1751 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a51 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 1785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a52 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 1819 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a53 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 1853 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a54 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 1887 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a55 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 1921 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a56 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 1955 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a57 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 1989 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a58 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 2023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a59 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 2057 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a60 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 2091 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a61 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 2125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a62 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 2159 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a63 " "Synthesized away node \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 2193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658117 "|debugging_tools|memory:ram|altsyncram:memory_rtl_0|altsyncram_dm82:auto_generated|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1691014658117 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1691014658117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDG\[2\] " "Latch view_data:data_viewer\|LEDG\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658155 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDG\[3\] " "Latch view_data:data_viewer\|LEDG\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658155 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDG\[4\] " "Latch view_data:data_viewer\|LEDG\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658155 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDG\[5\] " "Latch view_data:data_viewer\|LEDG\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658155 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[0\] " "Latch view_data:data_viewer\|LEDR\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658155 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[1\] " "Latch view_data:data_viewer\|LEDR\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658155 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[2\] " "Latch view_data:data_viewer\|LEDR\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658156 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[3\] " "Latch view_data:data_viewer\|LEDR\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658156 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[4\] " "Latch view_data:data_viewer\|LEDR\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658156 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[5\] " "Latch view_data:data_viewer\|LEDR\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658156 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[6\] " "Latch view_data:data_viewer\|LEDR\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658156 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[7\] " "Latch view_data:data_viewer\|LEDR\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658156 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[8\] " "Latch view_data:data_viewer\|LEDR\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658156 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[9\] " "Latch view_data:data_viewer\|LEDR\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658156 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[10\] " "Latch view_data:data_viewer\|LEDR\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658156 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[11\] " "Latch view_data:data_viewer\|LEDR\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658156 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[12\] " "Latch view_data:data_viewer\|LEDR\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658156 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[13\] " "Latch view_data:data_viewer\|LEDR\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658156 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[14\] " "Latch view_data:data_viewer\|LEDR\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658156 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[15\] " "Latch view_data:data_viewer\|LEDR\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658156 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[0\] " "Latch view_data:data_viewer\|data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658156 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[1\] " "Latch view_data:data_viewer\|data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658156 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[2\] " "Latch view_data:data_viewer\|data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658156 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[3\] " "Latch view_data:data_viewer\|data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658156 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[4\] " "Latch view_data:data_viewer\|data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658156 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[5\] " "Latch view_data:data_viewer\|data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658156 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[6\] " "Latch view_data:data_viewer\|data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658156 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[7\] " "Latch view_data:data_viewer\|data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658156 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[8\] " "Latch view_data:data_viewer\|data\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658156 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[9\] " "Latch view_data:data_viewer\|data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658156 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[10\] " "Latch view_data:data_viewer\|data\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658157 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[11\] " "Latch view_data:data_viewer\|data\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658157 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[12\] " "Latch view_data:data_viewer\|data\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658157 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[13\] " "Latch view_data:data_viewer\|data\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658157 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[14\] " "Latch view_data:data_viewer\|data\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658157 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[15\] " "Latch view_data:data_viewer\|data\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691014658157 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691014658157 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR16_17\[0\] VCC " "Pin \"LEDR16_17\[0\]\" is stuck at VCC" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691014658169 "|debugging_tools|LEDR16_17[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1691014658169 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1691014658221 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ALTSYNCRAM 12 " "Removed 12 MSB VCC or GND address nodes from RAM block \"memory:ram\|altsyncram:memory_rtl_0\|altsyncram_dm82:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_dm82.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/db/altsyncram_dm82.tdf" 51 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 71 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691014658431 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "instr_decode_demo 24 " "Ignored 24 assignments for entity \"instr_decode_demo\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity instr_decode_demo -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658435 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1691014658435 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "loader 24 " "Ignored 24 assignments for entity \"loader\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity loader -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity loader -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity loader -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1691014658436 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "loader_demo 24 " "Ignored 24 assignments for entity \"loader_demo\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity loader_demo -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658436 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1691014658436 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "register_test 24 " "Ignored 24 assignments for entity \"register_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity register_test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1691014658437 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1691014658437 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mccoy/Documents/ECED3900/debugging_tools/output_files/debugging_tools.map.smsg " "Generated suppressed messages file C:/Users/mccoy/Documents/ECED3900/debugging_tools/output_files/debugging_tools.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014658463 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1691014658544 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691014658544 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1691014658570 "|debugging_tools|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1691014658570 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "223 " "Implemented 223 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1691014658570 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1691014658570 ""} { "Info" "ICUT_CUT_TM_LCELLS" "139 " "Implemented 139 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1691014658570 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1691014658570 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1691014658570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 258 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 258 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691014658594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  2 19:17:38 2023 " "Processing ended: Wed Aug  2 19:17:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691014658594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691014658594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691014658594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1691014658594 ""}
