// Seed: 311534978
module module_0 (
    input uwire id_0,
    input tri   id_1,
    input wor   id_2,
    input tri0  id_3,
    input wor   id_4
    , id_6
);
  assign id_6 = id_6;
  wire id_7;
endmodule
module module_1 (
    output tri id_0,
    output wand id_1,
    output tri1 id_2,
    output logic id_3,
    input wor id_4,
    input tri id_5,
    output supply1 id_6,
    input supply0 id_7,
    input supply1 id_8,
    input wand id_9,
    input wire id_10
);
  always id_3 <= 1 - 1;
  wire id_12;
  module_0(
      id_10, id_4, id_8, id_5, id_9
  );
  assign id_3 = 1'b0;
endmodule
