$date
	Thu Jul 25 10:01:11 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module riscv_top_tb $end
$var wire 32 ! o_riscv_dmem_rd_data [31:0] $end
$var wire 32 " o_riscv_imem_pc [31:0] $end
$var wire 32 # o_riscv_imem_instr [31:0] $end
$var wire 1 $ o_riscv_dmem_wr_en $end
$var wire 32 % o_riscv_dmem_wr_data [31:0] $end
$var wire 4 & o_riscv_dmem_byte_sel [3:0] $end
$var wire 32 ' o_riscv_dmem_addr [31:0] $end
$var reg 1 ( i_clk $end
$var reg 1 ) i_rstn $end
$var reg 256 * taskState [255:0] $end
$var reg 256 + vcd_file [255:0] $end
$var integer 32 , err [31:0] $end
$var integer 32 - i [31:0] $end
$scope module u_riscv_top $end
$var wire 1 ( i_clk $end
$var wire 1 ) i_rstn $end
$var wire 32 . o_riscv_dmem_rd_data [31:0] $end
$var wire 32 / o_riscv_imem_pc [31:0] $end
$var wire 32 0 o_riscv_imem_instr [31:0] $end
$var wire 1 $ o_riscv_dmem_wr_en $end
$var wire 32 1 o_riscv_dmem_wr_data [31:0] $end
$var wire 4 2 o_riscv_dmem_byte_sel [3:0] $end
$var wire 32 3 o_riscv_dmem_addr [31:0] $end
$scope module u_riscv_cpu $end
$var wire 32 4 dmem_rd_data [31:0] $end
$var wire 1 ( i_clk $end
$var wire 32 5 i_cpu_imem_rd_data [31:0] $end
$var wire 1 ) i_rstn $end
$var wire 2 6 src_rd [1:0] $end
$var wire 2 7 src_pc [1:0] $end
$var wire 3 8 src_imm [2:0] $end
$var wire 1 9 src_alu_b $end
$var wire 1 : src_alu_a $end
$var wire 1 ; reg_wr_en $end
$var wire 32 < o_cpu_imem_pc [31:0] $end
$var wire 1 $ o_cpu_dmem_wr_en $end
$var wire 32 = o_cpu_dmem_wr_data [31:0] $end
$var wire 4 > o_cpu_dmem_byte_sel [3:0] $end
$var wire 32 ? o_cpu_dmem_arr [31:0] $end
$var wire 32 @ i_cpu_imem_instr [31:0] $end
$var wire 1 A dmem_wr_en $end
$var wire 32 B dmem_wr_data [31:0] $end
$var wire 4 C dmem_byte_sel [3:0] $end
$var wire 32 D dmem_addr [31:0] $end
$var wire 1 E alu_zero $end
$var wire 4 F alu_ctrl [3:0] $end
$scope module u_riscv_ctrl $end
$var wire 3 G i_ctrl_funct3 [2:0] $end
$var wire 1 H i_ctrl_funct7_5b $end
$var wire 7 I i_ctrl_opcode [6:0] $end
$var wire 1 E i_ctrl_alu_zero $end
$var reg 256 J DEBUG_INSTR [255:0] $end
$var reg 4 K o_ctrl_alu_ctrl [3:0] $end
$var reg 4 L o_ctrl_mem_byte_sel [3:0] $end
$var reg 1 A o_ctrl_mem_wr_en $end
$var reg 1 ; o_ctrl_reg_wr_en $end
$var reg 1 : o_ctrl_src_alu_a $end
$var reg 1 9 o_ctrl_src_alu_b $end
$var reg 3 M o_ctrl_src_imm [2:0] $end
$var reg 2 N o_ctrl_src_pc [1:0] $end
$var reg 2 O o_ctrl_src_rd [1:0] $end
$var reg 1 P take_branch $end
$upscope $end
$scope module u_riscv_datapath $end
$var wire 1 ( i_clk $end
$var wire 4 Q i_dp_alu_ctrl [3:0] $end
$var wire 32 R i_dp_mem_rd_data [31:0] $end
$var wire 1 ; i_dp_reg_wr_en $end
$var wire 1 : i_dp_src_alu_a $end
$var wire 1 9 i_dp_src_alu_b $end
$var wire 3 S i_dp_src_imm [2:0] $end
$var wire 2 T i_dp_src_pc [1:0] $end
$var wire 2 U i_dp_src_rd [1:0] $end
$var wire 1 ) i_rstn $end
$var wire 32 V o_dp_mem_addr [31:0] $end
$var wire 32 W o_dp_mem_wr_data [31:0] $end
$var wire 32 X regfile_rs2_data [31:0] $end
$var wire 32 Y regfile_rs1_data [31:0] $end
$var wire 32 Z regfile_rd_data [31:0] $end
$var wire 32 [ pc_plus_imm [31:0] $end
$var wire 32 \ pc_plus_4 [31:0] $end
$var wire 32 ] pc_next [31:0] $end
$var wire 32 ^ o_dp_pc [31:0] $end
$var wire 1 E o_dp_alu_zero $end
$var wire 128 _ mux_concat_rd [127:0] $end
$var wire 96 ` mux_concat_pc [95:0] $end
$var wire 64 a mux_concat_alu_b [63:0] $end
$var wire 64 b mux_concat_alu_a [63:0] $end
$var wire 32 c immediate [31:0] $end
$var wire 32 d i_dp_instr [31:0] $end
$var wire 32 e alu_result [31:0] $end
$var wire 32 f alu_b [31:0] $end
$var wire 32 g alu_a [31:0] $end
$scope module u_riscv_adder_imm $end
$var wire 32 h o_adder_sum [31:0] $end
$var wire 32 i i_adder_b [31:0] $end
$var wire 32 j i_adder_a [31:0] $end
$upscope $end
$scope module u_riscv_adder_pc $end
$var wire 32 k i_adder_b [31:0] $end
$var wire 32 l o_adder_sum [31:0] $end
$var wire 32 m i_adder_a [31:0] $end
$upscope $end
$scope module u_riscv_alu $end
$var wire 4 n i_alu_ctrl [3:0] $end
$var wire 1 E o_alu_zero $end
$var wire 32 o i_alu_b [31:0] $end
$var wire 32 p i_alu_a [31:0] $end
$var reg 64 q DEBUG_ALU_OP [63:0] $end
$var reg 32 r o_alu_result [31:0] $end
$upscope $end
$scope module u_riscv_immdecode $end
$var wire 3 s i_imm_scr [2:0] $end
$var wire 32 t i_imm_instr [31:0] $end
$var reg 32 u o_imm_decode [31:0] $end
$upscope $end
$scope module u_riscv_mux_alu_a $end
$var wire 64 v i_mux_concat_data [63:0] $end
$var wire 1 : i_mux_sel $end
$var wire 32 w o_mux_data [31:0] $end
$scope begin genblk1[0] $end
$upscope $end
$scope begin genblk1[1] $end
$upscope $end
$upscope $end
$scope module u_riscv_mux_alu_b $end
$var wire 64 x i_mux_concat_data [63:0] $end
$var wire 1 9 i_mux_sel $end
$var wire 32 y o_mux_data [31:0] $end
$scope begin genblk1[0] $end
$upscope $end
$scope begin genblk1[1] $end
$upscope $end
$upscope $end
$scope module u_riscv_mux_pc $end
$var wire 96 z i_mux_concat_data [95:0] $end
$var wire 2 { i_mux_sel [1:0] $end
$var wire 32 | o_mux_data [31:0] $end
$scope begin genblk1[0] $end
$upscope $end
$scope begin genblk1[1] $end
$upscope $end
$scope begin genblk1[2] $end
$upscope $end
$upscope $end
$scope module u_riscv_mux_rd $end
$var wire 128 } i_mux_concat_data [127:0] $end
$var wire 2 ~ i_mux_sel [1:0] $end
$var wire 32 !" o_mux_data [31:0] $end
$scope begin genblk1[0] $end
$upscope $end
$scope begin genblk1[1] $end
$upscope $end
$scope begin genblk1[2] $end
$upscope $end
$scope begin genblk1[3] $end
$upscope $end
$upscope $end
$scope module u_riscv_register $end
$var wire 1 ( i_clk $end
$var wire 32 "" i_register_d [31:0] $end
$var wire 1 #" i_register_en $end
$var wire 1 ) i_rstn $end
$var reg 32 $" o_register_q [31:0] $end
$upscope $end
$scope module u_riscv_register_file $end
$var wire 1 ( i_clk $end
$var wire 5 %" i_regfile_rd_addr [4:0] $end
$var wire 32 &" i_regfile_rd_data [31:0] $end
$var wire 1 ; i_regfile_rd_wen $end
$var wire 5 '" i_regfile_rs1_addr [4:0] $end
$var wire 5 (" i_regfile_rs2_addr [4:0] $end
$var wire 32 )" o_regfile_rs1_data [31:0] $end
$var wire 32 *" o_regfile_rs2_data [31:0] $end
$upscope $end
$upscope $end
$scope module u_riscv_dmem_interface $end
$var wire 1 ( i_clk $end
$var wire 32 +" i_dmem_intf_addr [31:0] $end
$var wire 4 ," i_dmem_intf_byte_sel [3:0] $end
$var wire 3 -" i_dmem_intf_func3 [2:0] $end
$var wire 32 ." i_dmem_intf_rd_data [31:0] $end
$var wire 32 /" i_dmem_intf_wr_data [31:0] $end
$var wire 1 A i_dmem_intf_wr_en $end
$var wire 32 0" o_dmem_intf_addr [31:0] $end
$var wire 1 $ o_dmem_intf_wr_en $end
$var wire 32 1" o_dmem_intf_wr_data [31:0] $end
$var wire 4 2" o_dmem_intf_byte_sel [3:0] $end
$var wire 32 3" byte_aligned_dmem_rd_data [31:0] $end
$var reg 32 4" o_dmem_intf_rd_data [31:0] $end
$upscope $end
$upscope $end
$scope module u_riscv_dmem $end
$var wire 1 ( i_clk $end
$var wire 6 5" i_dmem_addr [5:0] $end
$var wire 4 6" i_dmem_byte_sel [3:0] $end
$var wire 32 7" i_dmem_data [31:0] $end
$var wire 1 $ i_dmem_wr_en $end
$var wire 32 8" o_dmem_data [31:0] $end
$var integer 32 9" i [31:0] $end
$upscope $end
$scope module u_riscv_imem $end
$var wire 1 ( i_clk $end
$var wire 6 :" i_imem_addr [5:0] $end
$var wire 32 ;" o_imem_data [31:0] $end
$upscope $end
$upscope $end
$scope task init $end
$upscope $end
$scope task resetReleaseAfterNCycles $end
$var reg 10 <" n [9:0] $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 =" \dmem_arr[0] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 >" \dmem_arr[1] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 ?" \dmem_arr[2] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 @" \dmem_arr[3] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 A" \dmem_arr[4] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 B" \dmem_arr[5] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 C" \dmem_arr[6] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 D" \dmem_arr[7] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 E" \dmem_arr[8] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 F" \dmem_arr[9] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 G" \dmem_arr[10] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 H" \dmem_arr[11] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 I" \dmem_arr[12] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 J" \dmem_arr[13] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 K" \dmem_arr[14] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 L" \dmem_arr[15] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 M" \dmem_arr[16] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 N" \dmem_arr[17] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 O" \dmem_arr[18] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 P" \dmem_arr[19] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 Q" \dmem_arr[20] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 R" \dmem_arr[21] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 S" \dmem_arr[22] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 T" \dmem_arr[23] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 U" \dmem_arr[24] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 V" \dmem_arr[25] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 W" \dmem_arr[26] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 X" \dmem_arr[27] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 Y" \dmem_arr[28] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 Z" \dmem_arr[29] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 [" \dmem_arr[30] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 \" \dmem_arr[31] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 ]" \dmem_arr[32] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 ^" \dmem_arr[33] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 _" \dmem_arr[34] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 `" \dmem_arr[35] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 a" \dmem_arr[36] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 b" \dmem_arr[37] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 c" \dmem_arr[38] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 d" \dmem_arr[39] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 e" \dmem_arr[40] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 f" \dmem_arr[41] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 g" \dmem_arr[42] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 h" \dmem_arr[43] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 i" \dmem_arr[44] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 j" \dmem_arr[45] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 k" \dmem_arr[46] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 l" \dmem_arr[47] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 m" \dmem_arr[48] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 n" \dmem_arr[49] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 o" \dmem_arr[50] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 p" \dmem_arr[51] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 q" \dmem_arr[52] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 r" \dmem_arr[53] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 s" \dmem_arr[54] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 t" \dmem_arr[55] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 u" \dmem_arr[56] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 v" \dmem_arr[57] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 w" \dmem_arr[58] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 x" \dmem_arr[59] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 y" \dmem_arr[60] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 z" \dmem_arr[61] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_dmem $end
$var reg 32 {" \dmem_arr[62] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_register_file $end
$var reg 32 |" \registers[0] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_register_file $end
$var reg 32 }" \registers[1] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_register_file $end
$var reg 32 ~" \registers[2] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_register_file $end
$var reg 32 !# \registers[3] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_register_file $end
$var reg 32 "# \registers[4] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_register_file $end
$var reg 32 ## \registers[5] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_register_file $end
$var reg 32 $# \registers[6] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_register_file $end
$var reg 32 %# \registers[7] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_register_file $end
$var reg 32 &# \registers[8] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_register_file $end
$var reg 32 '# \registers[9] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_register_file $end
$var reg 32 (# \registers[10] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_register_file $end
$var reg 32 )# \registers[11] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_register_file $end
$var reg 32 *# \registers[12] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_register_file $end
$var reg 32 +# \registers[13] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_register_file $end
$var reg 32 ,# \registers[14] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_register_file $end
$var reg 32 -# \registers[15] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_register_file $end
$var reg 32 .# \registers[16] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_register_file $end
$var reg 32 /# \registers[17] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_register_file $end
$var reg 32 0# \registers[18] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_register_file $end
$var reg 32 1# \registers[19] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_register_file $end
$var reg 32 2# \registers[20] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_register_file $end
$var reg 32 3# \registers[21] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_register_file $end
$var reg 32 4# \registers[22] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_register_file $end
$var reg 32 5# \registers[23] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_register_file $end
$var reg 32 6# \registers[24] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_register_file $end
$var reg 32 7# \registers[25] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_register_file $end
$var reg 32 8# \registers[26] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_register_file $end
$var reg 32 9# \registers[27] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_register_file $end
$var reg 32 :# \registers[28] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_register_file $end
$var reg 32 ;# \registers[29] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_register_file $end
$var reg 32 <# \registers[30] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module riscv_top_tb $end
$scope module u_riscv_top $end
$scope module u_riscv_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_register_file $end
$var reg 32 =# \registers[31] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx =#
bx <#
bx ;#
bx :#
bx 9#
bx 8#
bx 7#
bx 6#
bx 5#
bx 4#
bx 3#
bx 2#
bx 1#
bx 0#
bx /#
bx .#
bx -#
bx ,#
bx +#
bx *#
bx )#
bx (#
bx '#
bx &#
bx %#
bx $#
bx ##
bx "#
bx !#
bx ~"
bx }"
b0 |"
bx {"
bx z"
bx y"
bx x"
bx w"
bx v"
bx u"
bx t"
bx s"
bx r"
bx q"
bx p"
bx o"
bx n"
bx m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
b100 <"
b10100000000000100010011 ;"
b0 :"
bx 9"
bx 8"
bx00000000 7"
b1110 6"
b1 5"
bz 4"
b0zzzzzzzzzzzzzzzzzzzzzzzz 3"
b1110 2"
bx00000000 1"
b101 0"
bx /"
bz ."
b0 -"
b1111 ,"
b101 +"
bx *"
b0 )"
b101 ("
b0 '"
b101 &"
b10 %"
b0 $"
1#"
b100 ""
b101 !"
b0 ~
b10100000000000000000000000000000100zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz00000000000000000000000000000101 }
b100 |
b0 {
b1010000000000000000000000000000010100000000000000000000000000000100 z
b101 y
b101xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx x
b0 w
b0 v
b101 u
b10100000000000100010011 t
b1 s
b101 r
b10000010100010001000100 q
b0 p
b101 o
b0 n
b0 m
b100 l
b100 k
b0 j
b101 i
b101 h
b0 g
b101 f
b101 e
b10100000000000100010011 d
b101 c
b0 b
b101xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx a
b1010000000000000000000000000000010100000000000000000000000000000100 `
b10100000000000000000000000000000100zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz00000000000000000000000000000101 _
b0 ^
b100 ]
b100 \
b101 [
b101 Z
b0 Y
bx X
bx W
b101 V
b0 U
b0 T
b1 S
bz R
b0 Q
0P
b0 O
b0 N
b1 M
b1111 L
b0 K
b1100001011001000110010001101001 J
b10011 I
0H
b0 G
b0 F
0E
b101 D
b1111 C
bx B
0A
b10100000000000100010011 @
b101 ?
b1110 >
bx00000000 =
b0 <
1;
0:
19
b1 8
b0 7
b0 6
bx 5
bz 4
b101 3
b1110 2
bx00000000 1
b10100000000000100010011 0
b0 /
bx .
b100000 -
b0 ,
b101110001011110111011001100011011001000010111101110010011010010111001101100011011101100101111101110100011011110111000000101110011101100110001101100100 +
b101001001100101011100110110010101110100001000000100111101101110 *
0)
0(
b101 '
b1110 &
bx00000000 %
0$
b10100000000000100010011 #
b0 "
bx !
$end
#5000
bx >"
b101 ~"
1(
#10000
0(
#15000
b101 ~"
bx >"
1(
#20000
0(
#25000
bx >"
b101 ~"
1(
#30000
0(
#35000
b101 ~"
bx >"
1(
#40000
0(
b0 -
b10100100110010101110011011001010111010000100000010011110100011001000110 *
1)
#45000
b1100 Z
b1100 !"
b1100 &"
b11 5"
bx %
bx 1
bx =
bx 1"
bx 7"
b1111 &
b1111 2
b1111 >
b1111 2"
b1111 6"
bz 3"
b1100 '
b1100 3
b1100 ?
b1100 0"
b1100 D
b1100 V
b1100 +"
b1100 e
b1100 r
b1100 f
b1100 o
b1100 y
b11 %"
b1100 ("
b1100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx a
b1100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx x
b1100 c
b1100 i
b1100 u
b1000 ]
b1000 |
b1000 ""
b110000000000000110010011 #
b110000000000000110010011 0
b110000000000000110010011 @
b110000000000000110010011 d
b110000000000000110010011 t
b110000000000000110010011 ;"
b1 :"
b110000000000000000000000000000001000zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz00000000000000000000000000001100 _
b110000000000000000000000000000001000zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz00000000000000000000000000001100 }
b1000 \
b1000 l
b11000000000000000000000000000001000000000000000000000000000000001000 `
b11000000000000000000000000000001000000000000000000000000000000001000 z
b10000 [
b10000 h
b10000000000000000000000000000000000 b
b10000000000000000000000000000000000 v
b100 "
b100 /
b100 <
b100 ^
b100 j
b100 m
b100 $"
bx >"
b101 ~"
1(
#50000
0(
b1 -
#55000
b11 Z
b11 !"
b11 &"
b0 5"
bx000000000000000000000000 %
bx000000000000000000000000 1
bx000000000000000000000000 =
bx000000000000000000000000 1"
bx000000000000000000000000 7"
b1000 &
b1000 2
b1000 >
b1000 2"
b1000 6"
b0zzzzzzzz 3"
b11 '
b11 3
b11 ?
b11 0"
b11 D
b11 V
b11 +"
b11 e
b11 r
b1100 g
b1100 p
b1100 w
b11111111111111111111111111110111 f
b11111111111111111111111111110111 o
b11111111111111111111111111110111 y
b111 %"
b10111 ("
b1100 Y
b1100 )"
b11 '"
1H
b11111111111111111111111111110111xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx a
b11111111111111111111111111110111xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx x
b11111111111111111111111111110111 c
b11111111111111111111111111110111 i
b11111111111111111111111111110111 u
b1100 ]
b1100 |
b1100 ""
b11111111011100011000001110010011 #
b11111111011100011000001110010011 0
b11111111011100011000001110010011 @
b11111111011100011000001110010011 d
b11111111011100011000001110010011 t
b11111111011100011000001110010011 ;"
b10 :"
b1111111111111111111111111111011100000000000000000000000000001100zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz00000000000000000000000000000011 _
b1111111111111111111111111111011100000000000000000000000000001100zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz00000000000000000000000000000011 }
b1100 \
b1100 l
b111111111111111111111111111111111100000000000000000000000000001100 `
b111111111111111111111111111111111100000000000000000000000000001100 z
b11111111111111111111111111111111 [
b11111111111111111111111111111111 h
b100000000000000000000000000000001100 b
b100000000000000000000000000000001100 v
b1000 "
b1000 /
b1000 <
b1000 ^
b1000 j
b1000 m
b1000 $"
b1100 !#
bx @"
1(
#60000
0(
b10 -
#65000
b111 Z
b111 !"
b111 &"
b1 5"
b100111101010010 q
b111 '
b111 3
b111 ?
b111 0"
b111 D
b111 V
b111 +"
b111 e
b111 r
b11 g
b11 p
b11 w
bx 4"
b110111101110010 J
b110 F
b110 K
b110 Q
b110 n
b0 8
b0 M
b0 S
b0 s
09
b101 f
b101 o
b101 y
b100 %"
b101000000000000000000000000 %
b101000000000000000000000000 1
b101000000000000000000000000 =
b101000000000000000000000000 1"
b101000000000000000000000000 7"
b101 B
b101 W
b101 /"
b101 X
b101 *"
b10 ("
b11 Y
b11 )"
b111 '"
b110 -"
0H
b110 G
b110011 I
bx00000000000000000000000000000101 a
bx00000000000000000000000000000101 x
bx c
bx i
bx u
b10000 ]
b10000 |
b10000 ""
b1000111110001000110011 #
b1000111110001000110011 0
b1000111110001000110011 @
b1000111110001000110011 d
b1000111110001000110011 t
b1000111110001000110011 ;"
b11 :"
bx00000000000000000000000000010000zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz00000000000000000000000000000111 _
bx00000000000000000000000000010000zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz00000000000000000000000000000111 }
b10000 \
b10000 l
b111xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000010000 `
b111xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000010000 z
bx [
bx h
b110000000000000000000000000000000011 b
b110000000000000000000000000000000011 v
b1100 "
b1100 /
b1100 <
b1100 ^
b1100 j
b1100 m
b1100 $"
bx ="
b11 %#
1(
#70000
0(
b11 -
#75000
b100 Z
b100 !"
b100 &"
b1111 &
b1111 2
b1111 >
b1111 2"
b1111 6"
bz 3"
b10000010100111001000100 q
b100 '
b100 3
b100 ?
b100 0"
b100 D
b100 V
b100 +"
b100 e
b100 r
b111 f
b111 o
b111 y
b1100 g
b1100 p
b1100 w
b111 F
b111 K
b111 Q
b111 n
b11000010110111001100100 J
b101 %"
bx00000000000000000000000000000111 a
bx00000000000000000000000000000111 x
b111 %
b111 1
b111 =
b111 1"
b111 7"
b111 B
b111 W
b111 /"
b111 X
b111 *"
b100 ("
b1100 Y
b1100 )"
b11 '"
b111 -"
b111 G
b10100 ]
b10100 |
b10100 ""
b10000011111001010110011 #
b10000011111001010110011 0
b10000011111001010110011 @
b10000011111001010110011 d
b10000011111001010110011 t
b10000011111001010110011 ;"
b100 :"
bx00000000000000000000000000010100zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz00000000000000000000000000000100 _
bx00000000000000000000000000010100zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz00000000000000000000000000000100 }
b100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000010100 `
b100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000010100 z
b10100 \
b10100 l
b1000000000000000000000000000000001100 b
b1000000000000000000000000000000001100 v
b10000 "
b10000 /
b10000 <
b10000 ^
b10000 j
b10000 m
b10000 $"
b111 "#
bx >"
1(
#80000
0(
b100 -
#85000
b1011 Z
b1011 !"
b1011 &"
b10 5"
b111000000000000000000000000 %
b111000000000000000000000000 1
b111000000000000000000000000 =
b111000000000000000000000000 1"
b111000000000000000000000000 7"
b1000 &
b1000 2
b1000 >
b1000 2"
b1000 6"
b0zzzzzzzz 3"
b10000010100010001000100 q
b1011 '
b1011 3
b1011 ?
b1011 0"
b1011 D
b1011 V
b1011 +"
b1011 e
b1011 r
b100 g
b100 p
b100 w
bz 4"
b11000010110010001100100 J
b0 F
b0 K
b0 Q
b0 n
b100 Y
b100 )"
b101 '"
b0 -"
b0 G
b11000 ]
b11000 |
b11000 ""
b10000101000001010110011 #
b10000101000001010110011 0
b10000101000001010110011 @
b10000101000001010110011 d
b10000101000001010110011 t
b10000101000001010110011 ;"
b101 :"
bx00000000000000000000000000011000zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz00000000000000000000000000001011 _
bx00000000000000000000000000011000zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz00000000000000000000000000001011 }
b1011xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000011000 `
b1011xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000011000 z
b11000 \
b11000 l
b1010000000000000000000000000000000100 b
b1010000000000000000000000000000000100 v
b10100 "
b10100 /
b10100 <
b10100 ^
b10100 j
b10100 m
b10100 $"
bx >"
b100 ##
1(
#90000
0(
b101 -
#95000
b10100110101010101000010 q
b1001000 [
b1001000 h
b110000 c
b110000 i
b110000 u
b11 f
b11 o
b11 y
b1000 F
b1000 K
b1000 Q
b1000 n
b11000100110010101110001 J
0;
b11 8
b11 M
b11 S
b11 s
b1000 Z
b1000 !"
b1000 &"
b10 5"
b1111 &
b1111 2
b1111 >
b1111 2"
b1111 6"
bz 3"
b10000 %"
b11000000000000000000000000000000000011 a
b11000000000000000000000000000000000011 x
b11 %
b11 1
b11 =
b11 1"
b11 7"
b11 B
b11 W
b11 /"
b11 X
b11 *"
b111 ("
b1100011 I
b1000 '
b1000 3
b1000 ?
b1000 0"
b1000 D
b1000 V
b1000 +"
b1000 e
b1000 r
b11100 ]
b11100 |
b11100 ""
b10011100101000100001100011 #
b10011100101000100001100011 0
b10011100101000100001100011 @
b10011100101000100001100011 d
b10011100101000100001100011 t
b10011100101000100001100011 ;"
b110 :"
b1011 g
b1011 p
b1011 w
b11000000000000000000000000000000011100zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz00000000000000000000000000001000 _
b11000000000000000000000000000000011100zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz00000000000000000000000000001000 }
b10000000000000000000000000000100100000000000000000000000000000011100 `
b10000000000000000000000000000100100000000000000000000000000000011100 z
b11100 \
b11100 l
b11000 "
b11000 /
b11000 <
b11000 ^
b11000 j
b11000 m
b11000 $"
b1011 ##
b1100000000000000000000000000000001011 b
b1100000000000000000000000000000001011 v
b1011 Y
b1011 )"
bx ?"
1(
#100000
0(
b110 -
#105000
1E
b0 Z
b0 !"
b0 &"
b0 5"
b10100110100110001010100 q
b0 '
b0 3
b0 ?
b0 0"
b0 D
b0 V
b0 +"
b0 e
b0 r
b111 f
b111 o
b111 y
b1100 g
b1100 p
b1100 w
b11100110110110001110100 J
b10 F
b10 K
b10 Q
b10 n
b0 8
b0 M
b0 S
b0 s
1;
b100 %"
b111 %
b111 1
b111 =
b111 1"
b111 7"
b111 B
b111 W
b111 /"
b111 X
b111 *"
b100 ("
b1100 Y
b1100 )"
b11 '"
b10 -"
b10 G
b110011 I
bx00000000000000000000000000000111 a
bx00000000000000000000000000000111 x
bx c
bx i
bx u
b100000 ]
b100000 |
b100000 ""
b10000011010001000110011 #
b10000011010001000110011 0
b10000011010001000110011 @
b10000011010001000110011 d
b10000011010001000110011 t
b10000011010001000110011 ;"
b111 :"
bx00000000000000000000000000100000zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz00000000000000000000000000000000 _
bx00000000000000000000000000100000zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz00000000000000000000000000000000 }
b100000 \
b100000 l
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000100000 `
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000100000 z
bx [
bx h
b1110000000000000000000000000000001100 b
b1110000000000000000000000000000001100 v
b11100 "
b11100 /
b11100 <
b11100 ^
b11100 j
b11100 m
b11100 $"
bx ?"
bx .#
1(
#110000
0(
b111 -
#115000
b10100110101010101000010 q
b101000 [
b101000 h
b1000 c
b1000 i
b1000 u
b0 g
b0 p
b0 w
b1000 F
b1000 K
b1000 Q
b1000 n
b11000100110010101110001 J
0;
b11 8
b11 M
b11 S
b11 s
b1 7
b1 N
b1 T
b1 {
1P
b1000 %"
b0 ("
b0 Y
b0 )"
b100 '"
b0 -"
b0 G
b1100011 I
b101000 ]
b101000 |
b101000 ""
b100000010001100011 #
b100000010001100011 0
b100000010001100011 @
b100000010001100011 d
b100000010001100011 t
b100000010001100011 ;"
b1000 :"
b0 f
b0 o
b0 y
b100000000000000000000000000000100100zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz00000000000000000000000000000000 _
b100000000000000000000000000000100100zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz00000000000000000000000000000000 }
b10100000000000000000000000000000100100 `
b10100000000000000000000000000000100100 z
b100100 \
b100100 l
b10000000000000000000000000000000000000 b
b10000000000000000000000000000000000000 v
b100000 "
b100000 /
b100000 <
b100000 ^
b100000 j
b100000 m
b100000 $"
b0 "#
b100000000000000000000000000000000000 a
b100000000000000000000000000000000000 x
b0 %
b0 1
b0 =
b0 1"
b0 7"
b0 B
b0 W
b0 /"
b0 X
b0 *"
bx ="
1(
#120000
0(
b1000 -
#125000
b0zzzzzzzzzzzzzzzzzzzzzzzz 4"
0E
b1 Z
b1 !"
b1 &"
b1110 &
b1110 2
b1110 >
b1110 2"
b1110 6"
b0zzzzzzzzzzzzzzzzzzzzzzzz 3"
b10100110100110001010100 q
b1 '
b1 3
b1 ?
b1 0"
b1 D
b1 V
b1 +"
b1 e
b1 r
b101 f
b101 o
b101 y
b11 g
b11 p
b11 w
b11100110110110001110100 J
b10 F
b10 K
b10 Q
b10 n
b0 8
b0 M
b0 S
b0 s
1;
b0 7
b0 N
b0 T
b0 {
0P
b100 %"
b10100000000 %
b10100000000 1
b10100000000 =
b10100000000 1"
b10100000000 7"
b101 B
b101 W
b101 /"
b101 X
b101 *"
b10 ("
b11 Y
b11 )"
b111 '"
b10 -"
b10 G
b110011 I
bx00000000000000000000000000000101 a
bx00000000000000000000000000000101 x
bx c
bx i
bx u
b101100 ]
b101100 |
b101100 ""
b1000111010001000110011 #
b1000111010001000110011 0
b1000111010001000110011 @
b1000111010001000110011 d
b1000111010001000110011 t
b1000111010001000110011 ;"
b1010 :"
bx00000000000000000000000000101100zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz00000000000000000000000000000001 _
bx00000000000000000000000000101100zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz00000000000000000000000000000001 }
b101100 \
b101100 l
b1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000101100 `
b1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000101100 z
bx [
bx h
b10100000000000000000000000000000000011 b
b10100000000000000000000000000000000011 v
b101000 "
b101000 /
b101000 <
b101000 ^
b101000 j
b101000 m
b101000 $"
bx ="
bx &#
1(
#130000
0(
b1001 -
#135000
b1100 Z
b1100 !"
b1100 &"
b11 5"
b1111 &
b1111 2
b1111 >
b1111 2"
b1111 6"
bz 3"
b10000010100010001000100 q
b1100 '
b1100 3
b1100 ?
b1100 0"
b1100 D
b1100 V
b1100 +"
b1100 e
b1100 r
b1011 f
b1011 o
b1011 y
b1 g
b1 p
b1 w
bz 4"
b0 F
b0 K
b0 Q
b0 n
b11000010110010001100100 J
b111 %"
bx00000000000000000000000000001011 a
bx00000000000000000000000000001011 x
b1011 %
b1011 1
b1011 =
b1011 1"
b1011 7"
b1011 B
b1011 W
b1011 /"
b1011 X
b1011 *"
b101 ("
b1 Y
b1 )"
b100 '"
b0 -"
b0 G
b110000 ]
b110000 |
b110000 ""
b10100100000001110110011 #
b10100100000001110110011 0
b10100100000001110110011 @
b10100100000001110110011 d
b10100100000001110110011 t
b10100100000001110110011 ;"
b1011 :"
bx00000000000000000000000000110000zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz00000000000000000000000000001100 _
bx00000000000000000000000000110000zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz00000000000000000000000000001100 }
b1100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000110000 `
b1100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000110000 z
b110000 \
b110000 l
b10110000000000000000000000000000000001 b
b10110000000000000000000000000000000001 v
b101100 "
b101100 /
b101100 <
b101100 ^
b101100 j
b101100 m
b101100 $"
b1 "#
bx ="
1(
#140000
0(
b1010 -
#145000
b111 Z
b111 !"
b111 &"
b1 5"
b1000 &
b1000 2
b1000 >
b1000 2"
b1000 6"
b0zzzzzzzz 3"
b10100110101010101000010 q
b111 '
b111 3
b111 ?
b111 0"
b111 D
b111 V
b111 +"
b111 e
b111 r
b101 f
b101 o
b101 y
b1100 g
b1100 p
b1100 w
b11100110111010101100010 J
b1000 F
b1000 K
b1000 Q
b1000 n
bx00000000000000000000000000000101 a
bx00000000000000000000000000000101 x
b101000000000000000000000000 %
b101000000000000000000000000 1
b101000000000000000000000000 =
b101000000000000000000000000 1"
b101000000000000000000000000 7"
b101 B
b101 W
b101 /"
b101 X
b101 *"
b10 ("
b1100 Y
b1100 )"
b111 '"
1H
b110100 ]
b110100 |
b110100 ""
b1000000001000111000001110110011 #
b1000000001000111000001110110011 0
b1000000001000111000001110110011 @
b1000000001000111000001110110011 d
b1000000001000111000001110110011 t
b1000000001000111000001110110011 ;"
b1100 :"
bx00000000000000000000000000110100zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz00000000000000000000000000000111 _
bx00000000000000000000000000110100zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz00000000000000000000000000000111 }
b111xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000110100 `
b111xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000110100 z
b110100 \
b110100 l
b11000000000000000000000000000000001100 b
b11000000000000000000000000000000001100 v
b110000 "
b110000 /
b110000 <
b110000 ^
b110000 j
b110000 m
b110000 $"
bx @"
b1100 %#
1(
#150000
0(
b1011 -
#155000
0E
b10000010100010001000100 q
b10001000 [
b10001000 h
b1010100 c
b1010100 i
b1010100 u
bz 4"
b0 F
b0 K
b0 Q
b0 n
b111001101110111 J
1$
1A
0;
b1010100 f
b1010100 o
b1010100 y
19
b10 8
b10 M
b10 S
b10 s
b1100000 Z
b1100000 !"
b1100000 &"
b11000 5"
b1111 &
b1111 2
b1111 >
b1111 2"
b1111 6"
bz 3"
b10100 %"
b101010000000000000000000000000000000111 a
b101010000000000000000000000000000000111 x
b111 %
b111 1
b111 =
b111 1"
b111 7"
b111 B
b111 W
b111 /"
b111 X
b111 *"
b111 ("
b11 '"
b10 -"
0H
b10 G
b100011 I
b1100000 '
b1100000 3
b1100000 ?
b1100000 0"
b1100000 D
b1100000 V
b1100000 +"
b1100000 e
b1100000 r
b111000 ]
b111000 |
b111000 ""
b100011100011010101000100011 #
b100011100011010101000100011 0
b100011100011010101000100011 @
b100011100011010101000100011 d
b100011100011010101000100011 t
b100011100011010101000100011 ;"
b1101 :"
b1100 g
b1100 p
b1100 w
b101010000000000000000000000000000111000zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz00000000000000000000000001100000 _
b101010000000000000000000000000000111000zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz00000000000000000000000001100000 }
b11000000000000000000000000000001000100000000000000000000000000000111000 `
b11000000000000000000000000000001000100000000000000000000000000000111000 z
b111000 \
b111000 l
b110100 "
b110100 /
b110100 <
b110100 ^
b110100 j
b110100 m
b110100 $"
b111 %#
b11010000000000000000000000000000001100 b
b11010000000000000000000000000000001100 v
b1100 Y
b1100 )"
bx >"
1(
#160000
0(
b1100 -
#165000
bz 4"
b1111 &
b1111 2
b1111 >
b1111 2"
b1111 6"
bz 3"
b1100000 '
b1100000 3
b1100000 ?
b1100000 0"
b1100000 D
b1100000 V
b1100000 +"
b1100000 e
b1100000 r
b0 g
b0 p
b0 w
b110110001110111 J
b1 8
b1 M
b1 S
b1 s
bz Z
bz !"
bz &"
b1 6
b1 O
b1 U
b1 ~
1;
0$
0A
b1100000 f
b1100000 o
b1100000 y
b10 %"
b0 %
b0 1
b0 =
b0 1"
b0 7"
b0 B
b0 W
b0 /"
b0 X
b0 *"
b0 ("
b0 Y
b0 )"
b0 '"
b11 I
b110000000000000000000000000000000000000 a
b110000000000000000000000000000000000000 x
b1100000 c
b1100000 i
b1100000 u
b111100 ]
b111100 |
b111100 ""
b110000000000010000100000011 #
b110000000000010000100000011 0
b110000000000010000100000011 @
b110000000000010000100000011 d
b110000000000010000100000011 t
b110000000000010000100000011 ;"
b1110 :"
b110000000000000000000000000000000111100zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz00000000000000000000000001100000 _
b110000000000000000000000000000000111100zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz00000000000000000000000001100000 }
b111100 \
b111100 l
b11000000000000000000000000000001001100000000000000000000000000000111100 `
b11000000000000000000000000000001001100000000000000000000000000000111100 z
b10011000 [
b10011000 h
b11100000000000000000000000000000000000 b
b11100000000000000000000000000000000000 v
b111000 "
b111000 /
b111000 <
b111000 ^
b111000 j
b111000 m
b111000 $"
b111 U"
b111 !
b111 .
b111 5
b111 8"
bx 2#
b100 9"
1(
#170000
0(
b1101 -
#175000
bx 4"
xE
bx !
bx .
bx 5
bx 8"
bx 5"
bx &
bx 2
bx >
bx 2"
bx 6"
bx 3"
bx '
bx 3
bx ?
bx 0"
bx D
bx V
bx +"
bx e
bx r
bz g
bz p
bz w
b11000010110010001100100 J
09
bx Z
bx !"
bx &"
b0 6
b0 O
b0 U
b0 ~
b0 8
b0 M
b0 S
b0 s
b1011 f
b1011 o
b1011 y
b1001 %"
bx %
bx 1
bx =
bx 1"
bx 7"
b1011 B
b1011 W
b1011 /"
b1011 X
b1011 *"
b101 ("
bz Y
bz )"
b10 '"
b0 -"
b0 G
b110011 I
bx00000000000000000000000000001011 a
bx00000000000000000000000000001011 x
bx c
bx i
bx u
b1000000 ]
b1000000 |
b1000000 ""
b10100010000010010110011 #
b10100010000010010110011 0
b10100010000010010110011 @
b10100010000010010110011 d
b10100010000010010110011 t
b10100010000010010110011 ;"
b1111 :"
bx00000000000000000000000001000000zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx _
bx00000000000000000000000001000000zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
b1000000 \
b1000000 l
bx00000000000000000000000001000000 `
bx00000000000000000000000001000000 z
bx [
bx h
b111100zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz b
b111100zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz v
b111100 "
b111100 /
b111100 <
b111100 ^
b111100 j
b111100 m
b111100 $"
bz ~"
b111 U"
1(
#180000
0(
b1110 -
#185000
b1001000 [
b1001000 h
b1000 c
b1000 i
b1000 u
bx f
bx o
bx y
b0 g
b0 p
b0 w
b11010100110000101101100 J
b100 8
b100 M
b100 S
b100 s
b1000100 Z
b1000100 !"
b1000100 &"
b10 6
b10 O
b10 U
b10 ~
b1 7
b1 N
b1 T
b1 {
b11 %"
b1000xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx a
b1000xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx x
bx B
bx W
bx /"
bx X
bx *"
b1000 ("
b0 Y
b0 )"
b0 '"
b1101111 I
b1001000 ]
b1001000 |
b1001000 ""
b100000000000000111101111 #
b100000000000000111101111 0
b100000000000000111101111 @
b100000000000000111101111 d
b100000000000000111101111 t
b100000000000000111101111 ;"
b10000 :"
b100000000000000000000000000001000100zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx _
b100000000000000000000000000001000100zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
bx0000000000000000000000000100100000000000000000000000000001000100 `
bx0000000000000000000000000100100000000000000000000000000001000100 z
b1000100 \
b1000100 l
b100000000000000000000000000000000000000 b
b100000000000000000000000000000000000000 v
b1000000 "
b1000000 /
b1000000 <
b1000000 ^
b1000000 j
b1000000 m
b1000000 $"
bx '#
1(
#190000
0(
b1111 -
#195000
bz g
bz p
bz w
b11000010110010001100100 J
b0 6
b0 O
b0 U
b0 ~
b0 8
b0 M
b0 S
b0 s
b0 7
b0 N
b0 T
b0 {
b10 %"
b1001 ("
bz Y
bz )"
b10 '"
b110011 I
bx a
bx x
bx c
bx i
bx u
bx Z
bx !"
bx &"
b1001100 ]
b1001100 |
b1001100 ""
b100100010000000100110011 #
b100100010000000100110011 0
b100100010000000100110011 @
b100100010000000100110011 d
b100100010000000100110011 t
b100100010000000100110011 ;"
b10010 :"
bx00000000000000000000000001001100zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx _
bx00000000000000000000000001001100zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
b1001100 \
b1001100 l
bx00000000000000000000000001001100 `
bx00000000000000000000000001001100 z
bx [
bx h
b1001000zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz b
b1001000zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz v
b1001000 "
b1001000 /
b1001000 <
b1001000 ^
b1001000 j
b1001000 m
b1001000 $"
b1000100 !#
1(
#200000
0(
b10000 -
#205000
bz 4"
0E
b1100100 Z
b1100100 !"
b1100100 &"
b11001 5"
b1111 &
b1111 2
b1111 >
b1111 2"
b1111 6"
bz 3"
b1100100 '
b1100100 3
b1100100 ?
b1100100 0"
b1100100 D
b1100100 V
b1100100 +"
b1100100 e
b1100100 r
b100000 f
b100000 o
b100000 y
b1101100 [
b1101100 h
b100000xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx a
b100000xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx x
b100000 c
b100000 i
b100000 u
b111001101110111 J
b10 8
b10 M
b10 S
b10 s
19
0;
1$
1A
b0 %"
b10 ("
b11 '"
b10 -"
b10 G
b100011 I
b1010000 ]
b1010000 |
b1010000 ""
b10001000011010000000100011 #
b10001000011010000000100011 0
b10001000011010000000100011 @
b10001000011010000000100011 d
b10001000011010000000100011 t
b10001000011010000000100011 ;"
b10011 :"
b1000100 g
b1000100 p
b1000100 w
b10000000000000000000000000000001010000zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz00000000000000000000000001100100 _
b10000000000000000000000000000001010000zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz00000000000000000000000001100100 }
b11001000000000000000000000000000110110000000000000000000000000001010000 `
b11001000000000000000000000000000110110000000000000000000000000001010000 z
b1010000 \
b1010000 l
b1001100 "
b1001100 /
b1001100 <
b1001100 ^
b1001100 j
b1001100 m
b1001100 $"
bx ~"
b100110000000000000000000000000001000100 b
b100110000000000000000000000000001000100 v
b1000100 Y
b1000100 )"
1(
#210000
0(
b10001 -
#215000
b0x 7
b0x N
b0x T
b0x {
xP
bx 4"
xE
bx Z
bx !"
bx &"
bx 5"
bx &
bx 2
bx >
bx 2"
bx 6"
bx 3"
b10100110101010101000010 q
bx '
bx 3
bx ?
bx 0"
bx D
bx V
bx +"
bx e
bx r
bx g
bx p
bx w
b1000 F
b1000 K
b1000 Q
b1000 n
b11000100110010101110001 J
0$
0A
09
b11 8
b11 M
b11 S
b11 s
bx f
bx o
bx y
bx Y
bx )"
b10 '"
b0 -"
b0 G
b1100011 I
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx a
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx x
b0 c
b0 i
b0 u
bx ]
bx |
bx ""
b1000010000000001100011 #
b1000010000000001100011 0
b1000010000000001100011 @
b1000010000000001100011 d
b1000010000000001100011 t
b1000010000000001100011 ;"
b10100 :"
b1010100zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx _
b1010100zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
b1010100 \
b1010100 l
bx0000000000000000000000000101000000000000000000000000000001010100 `
bx0000000000000000000000000101000000000000000000000000000001010100 z
b1010000 [
b1010000 h
b1010000xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx b
b1010000xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx v
b1010000 "
b1010000 /
b1010000 <
b1010000 ^
b1010000 j
b1010000 m
b1010000 $"
b0 |"
bx V"
b100 9"
1(
#220000
0(
b10010 -
#225000
b10000010100010001000100 q
b0 F
b0 K
b0 Q
b0 n
b111 8
b111 M
b111 S
b111 s
1;
b0 7
b0 N
b0 T
b0 {
0P
bx %"
bx ("
bx '"
bx -"
xH
bx G
bx I
bx a
bx x
bx c
bx i
bx u
bx #
bx 0
bx @
bx d
bx t
bx ;"
bx :"
bxzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx _
bxzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
bx \
bx l
bx `
bx z
bx [
bx h
bx b
bx v
bx "
bx /
bx <
bx ^
bx j
bx m
bx $"
b0 |"
1(
#230000
0(
b10011 -
#235000
1(
#240000
0(
b10100 -
#245000
1(
#250000
0(
b10101 -
#255000
1(
#260000
0(
b10110 -
#265000
1(
#270000
0(
b10111 -
#275000
1(
#280000
0(
b11000 -
#285000
1(
#290000
0(
b11001 -
#295000
1(
#300000
0(
b11010 -
#305000
1(
#310000
0(
b11011 -
#315000
1(
#320000
0(
b11100 -
#325000
1(
#330000
0(
b11101 -
#335000
1(
#340000
0(
b11110 -
#345000
1(
#350000
0(
b11111 -
#355000
1(
#360000
0(
b100000 -
#365000
1(
#370000
0(
b100001 -
#375000
1(
#380000
0(
b100010 -
#385000
1(
#390000
0(
b100011 -
#395000
1(
#400000
0(
b100100 -
#405000
1(
#410000
0(
b100101 -
#415000
1(
#420000
0(
b100110 -
#425000
1(
#430000
0(
b100111 -
#435000
1(
#440000
0(
b101000 -
#445000
1(
#450000
0(
b101001 -
#455000
1(
#460000
0(
b101010 -
#465000
1(
#470000
0(
b101011 -
#475000
1(
#480000
0(
b101100 -
#485000
1(
#490000
0(
b101101 -
#495000
1(
#500000
0(
b101110 -
#505000
1(
#510000
0(
b101111 -
#515000
1(
#520000
0(
b110000 -
#525000
1(
#530000
0(
b110001 -
#535000
1(
#540000
0(
b110010 -
#545000
1(
#550000
0(
b110011 -
#555000
1(
#560000
0(
b110100 -
#565000
1(
#570000
0(
b110101 -
#575000
1(
#580000
0(
b110110 -
#585000
1(
#590000
0(
b110111 -
#595000
1(
#600000
0(
b111000 -
#605000
1(
#610000
0(
b111001 -
#615000
1(
#620000
0(
b111010 -
#625000
1(
#630000
0(
b111011 -
#635000
1(
#640000
0(
b111100 -
#645000
1(
#650000
0(
b111101 -
#655000
1(
#660000
0(
b111110 -
#665000
1(
#670000
0(
b111111 -
#675000
1(
#680000
0(
b1000000 -
#685000
1(
#690000
0(
b1000001 -
#695000
1(
#700000
0(
b1000010 -
#705000
1(
#710000
0(
b1000011 -
#715000
1(
#720000
0(
b1000100 -
#725000
1(
#730000
0(
b1000101 -
#735000
1(
#740000
0(
b1000110 -
#745000
1(
#750000
0(
b1000111 -
#755000
1(
#760000
0(
b1001000 -
#765000
1(
#770000
0(
b1001001 -
#775000
1(
#780000
0(
b1001010 -
#785000
1(
#790000
0(
b1001011 -
#795000
1(
#800000
0(
b1001100 -
#805000
1(
#810000
0(
b1001101 -
#815000
1(
#820000
0(
b1001110 -
#825000
1(
#830000
0(
b1001111 -
#835000
1(
#840000
0(
b1010000 -
#845000
1(
#850000
0(
b1010001 -
#855000
1(
#860000
0(
b1010010 -
#865000
1(
#870000
0(
b1010011 -
#875000
1(
#880000
0(
b1010100 -
#885000
1(
#890000
0(
b1010101 -
#895000
1(
#900000
0(
b1010110 -
#905000
1(
#910000
0(
b1010111 -
#915000
1(
#920000
0(
b1011000 -
#925000
1(
#930000
0(
b1011001 -
#935000
1(
#940000
0(
b1011010 -
#945000
1(
#950000
0(
b1011011 -
#955000
1(
#960000
0(
b1011100 -
#965000
1(
#970000
0(
b1011101 -
#975000
1(
#980000
0(
b1011110 -
#985000
1(
#990000
0(
b1011111 -
#995000
1(
#1000000
0(
b1100000 -
#1005000
1(
#1010000
0(
b1100001 -
#1015000
1(
#1020000
0(
b1100010 -
#1025000
1(
#1030000
0(
b1100011 -
#1035000
1(
#1040000
0(
b1100100 -
#1045000
1(
#1050000
0(
