# Tiny Tapeout project information
project:
  title:        "Universal Shift Register"   # Project title
  author:       "Jeet"              # Your name
  discord:      ""                           # Optional
  description:  "4-bit Universal Shift Register with hold, shift left, shift right, and parallel load"
  language:     "Verilog"
  clock_hz:     0                            # Clock frequency (0 = external clock provided)

  # How many tiles your design occupies? A single tile is ~167x108 Âµm.
  tiles: "1x1"

  # Top module name (must start with tt_um_)
  top_module:  "tt_um_universal_shift_register"

  # List your project's source files here.
  # Files must be in ./src and listed one per line.
  source_files:
    - "project.v"

# Pinout for datasheet/website
pinout:
  # Inputs
  ui[0]: "S0"
  ui[1]: "S1"
  ui[2]: "SL"
  ui[3]: "SR"
  ui[4]: "D0"
  ui[5]: "D1"
  ui[6]: "D2"
  ui[7]: "D3"

  # Outputs
  uo[0]: "Q0"
  uo[1]: "Q1"
  uo[2]: "Q2"
  uo[3]: "Q3"
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
