// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2019 by Wilson Snyder.

int a = -12'd1;
int b = 65536'd1;
int c = 1231232312312312'd1;
