kfifo_in_locked	,	F_48
atomic_set	,	F_62
spin_lock_init	,	F_74
"half full or greater"	,	L_40
ENOSYS	,	V_129
invert_level	,	V_139
CNTRL_WIN_3_4	,	V_43
CNTRL_WIN_3_3	,	V_44
"\tLow pass filter:                   %s\n"	,	L_47
resolution	,	V_137
"rby"	,	L_8
STATS_RTO	,	V_90
dev	,	V_5
FIFO_RXTX_LVL	,	V_116
tx_s_parameters	,	V_179
stats	,	V_70
default_rx_params	,	V_175
cx_andor	,	F_8
kfifo_free	,	F_81
state	,	V_66
"ror"	,	L_6
cduty	,	V_150
CNTRL_EDG_NONE	,	V_124
cx23888_ir_read4	,	F_5
cx_read	,	F_6
events	,	V_78
rx_kfifo	,	V_100
"mark"	,	L_17
v4l2_device_unregister_subdev	,	F_84
CX23888_IR_FILTR_REG	,	V_57
"\tPulse width timer timed-out:       %s\n"	,	L_49
"tse"	,	L_10
rx_kfifo_lock	,	V_101
FIFO_RX_DEPTH	,	V_74
CX23888_IR_STATS_REG	,	V_71
"space:burst mark:noburst"	,	L_61
do_div	,	F_23
"\tExpected carrier (16 clocks):      %u Hz\n"	,	L_44
size	,	V_164
cx23888_ir_write4	,	F_3
"\tFIFO overrun:                      %s\n"	,	L_51
ns_to_lpf_count	,	F_18
GFP_KERNEL	,	V_168
rxclk_rx_s_max_pulse_width	,	F_40
tx_params_lock	,	V_141
""	,	L_20
ssize_t	,	T_6
CNTRL_EDG_BOTH	,	V_37
lpf_count_to_us	,	F_20
rse	,	V_84
freq	,	V_15
v4l2_subdev_init	,	F_76
mutex_init	,	F_79
rsr	,	V_80
sd	,	V_3
mutex_unlock	,	F_59
CX23888_IR_CDUTY_REG	,	V_55
control_tx_enable	,	F_29
freq_to_clock_divider	,	F_15
CNTRL_EDG_FALL	,	V_154
v4l2_dev	,	V_174
pulse_width_count_to_ns	,	F_22
FIFO_RXTX_RTO	,	V_115
rte	,	V_85
"rto"	,	L_5
u8	,	T_4
atomic_read	,	F_54
d	,	V_10
"roe"	,	L_13
i	,	V_75
j	,	V_76
k	,	V_77
rto	,	V_81
n	,	V_19
control_rx_irq_watermark	,	F_28
o	,	V_126
carrier_freq_to_clock_divider	,	F_13
p	,	V_112
"\tBusy:                              %s\n"	,	L_53
buf	,	V_108
s	,	V_147
u	,	V_113
v	,	V_41
control_rx_demodulation_enable	,	F_32
handled	,	V_65
w	,	V_114
mutex_lock	,	F_58
CNTRL_R	,	V_156
"(timed out)"	,	L_19
"\tLoopback mode:                     %s\n"	,	L_41
"\tCarrier duty cycle:                %2u/16\n"	,	L_64
rxclk_rx_s_carrier	,	F_38
CX23888_IR_FIFO_REG	,	V_98
cx23888_ir_and_or4	,	F_7
modulation	,	V_131
txclk	,	V_148
grp_id	,	V_172
cx23888_ir_tx_shutdown	,	F_66
cx23888_ir_tx_s_parameters	,	F_67
reg	,	V_160
CNTRL_WIN	,	V_46
kfifo_len	,	F_51
rem	,	V_20
min_width_ns	,	V_56
"\tNext carrier edge window:	    16 clocks -%1d/+%1d, %u to %u Hz\n"	,	L_45
default_tx_params	,	V_178
ret	,	V_167
invert	,	V_47
duty_cycle	,	V_54
"\tPulse timers' start/stop trigger:  %s\n"	,	L_34
cx23888_ir_remove	,	F_82
count	,	V_18
cx23888_ir_tx_write	,	F_64
"%s/888-ir"	,	L_66
CX23888_IR_REG_BASE	,	V_161
spin_unlock_irqrestore	,	F_52
rx_params_lock	,	V_122
kfifo_alloc	,	F_75
count_to_lpf_count	,	F_17
rx_data	,	V_73
name	,	V_171
"IRQ Enables: %s %s %s %s\n"	,	L_9
CX23888_IR_REFCLK_FREQ	,	V_13
CNTRL_LBM	,	V_157
v4l2_subdev_notify	,	F_47
cntrl	,	V_68
CDUTY_CDC	,	V_151
cx23888_ir_fifo_rec	,	V_72
V4L2_SUBDEV_IR_RX_FIFO_SERVICE_REQ	,	V_106
control_tx_polarity_invert	,	F_35
"   "	,	L_3
"tby"	,	L_7
rx_fifo_watermark	,	V_27
"overflow marker"	,	L_37
cx23885_dev	,	V_4
timeout	,	V_120
duration	,	V_119
cx23888_ir_probe	,	F_72
CNTRL_EDG	,	V_153
divider	,	V_14
kzalloc	,	F_73
"rising edge"	,	L_31
cx23885_find_hw	,	F_83
"\tModulation onto a carrier:         %s\n"	,	L_57
CNTRL_CPL	,	V_48
V4L2_SUBDEV_IR_RX_END_OF_RX_DETECTED	,	V_104
mask	,	V_58
txclk_tx_s_carrier	,	F_37
"\tFIFO:                              %s\n"	,	L_29
"\tOutput pin level inversion         %s\n"	,	L_59
clock_divider_to_resolution	,	F_21
hw_fifo_data	,	V_99
cx23888_ir_s_register	,	F_71
v4l2_dbg	,	F_46
irqen	,	V_69
ir_core_data	,	V_117
STATS_RSR	,	V_89
v4l2_info	,	F_69
carrier_freq	,	V_132
STATS_RBY	,	V_94
"rx read: end of rx\n"	,	L_21
cx23888_ir_rx_s_parameters	,	F_61
rxclk_divider	,	V_111
"\tFIFO service request interrupt:    %s\n"	,	L_55
v4l2_device_register_subdev	,	F_78
"not empty"	,	L_39
v4l2_subdev_call	,	F_80
txclk_divider	,	V_144
"IR Receiver:\n"	,	L_22
kfifo_out_locked	,	F_55
ENOMEM	,	V_169
"\tFIFO service requested:            %s\n"	,	L_54
and_mask	,	V_8
"rsr"	,	L_4
rx_invert	,	V_110
cx23888_ir_state	,	V_1
tx_params	,	V_142
V4L2_SUBDEV_IR_RX_SW_FIFO_OVERRUN	,	V_102
"no"	,	L_25
clock_divider_to_ns	,	F_12
interrupt_enable	,	V_140
default_params	,	V_166
"IR Transmitter:\n"	,	L_56
enable	,	V_29
cx23888_ir_irq_handler	,	F_45
DIV_ROUND_CLOSEST	,	F_11
rollovers	,	V_16
CX23888_IR_RX_KFIFO_SIZE	,	V_105
CNTRL_TXE	,	V_30
"loopback active"	,	L_42
val	,	V_165
irqenable_tx	,	F_44
"disabled"	,	L_28
"??? edge"	,	L_33
ir	,	V_176
CNTRL_TIC	,	V_26
"yes"	,	L_24
ns_to_clock_divider	,	F_10
control_tx_modulation_enable	,	F_31
clock_divider_to_freq	,	F_16
v4l2_err	,	F_49
CX23888_IR_CNTRL_REG	,	V_25
clocks	,	V_21
CX23888_IR_RXCLK_REG	,	V_51
CX23888_IR_LEARN_REG	,	V_163
"\tCarrier (16 clocks):               %u Hz\n"	,	L_63
CX23885_HW_888_IR	,	V_173
V4L2_SUBDEV_IR_TX_FIFO_SERVICE_REQ	,	V_95
cx23888_ir_rx_read	,	F_53
status	,	V_64
ENODEV	,	V_180
kfree	,	F_85
IRQEN_RTE	,	V_59
flags	,	V_67
cx23888_ir_log_status	,	F_68
v4l2_subdev	,	V_2
cx_write	,	F_4
"\tFIFO data on pulse timer overflow: %s\n"	,	L_35
to_state	,	F_1
CNTRL_TFE	,	V_31
V4L2_SUBDEV_IR_RX_HW_FIFO_OVERRUN	,	V_103
"half full or less"	,	L_58
count_to_clock_divider	,	F_9
"rte"	,	L_12
"space"	,	L_18
carrier_range_low	,	V_39
u16	,	T_2
"\tDemodulation from a carrier:       %s\n"	,	L_26
"\tPulse width timer time-out intr:   %s\n"	,	L_50
cx23888_ir_tx_g_parameters	,	F_65
rxclk	,	V_149
irqenable_rx	,	F_43
IRQEN_RSE	,	V_61
max_pulse_width	,	V_135
FILTR_LPF	,	V_17
STATS_ROR	,	V_91
lpf_count_to_ns	,	F_19
STATS_TSR	,	V_88
EINVAL	,	V_162
"falling edge"	,	L_30
control_rx_s_carrier_window	,	F_34
V4L2_SUBDEV_IR_TX_NOTIFY	,	V_96
RX_FIFO_HALF_FULL	,	V_138
pulse_width_count_to_us	,	F_24
STATS_TBY	,	V_93
V4L2_SUBDEV_IR_RX_NOTIFY	,	V_107
V4L2_SUBDEV_IR_MODE_PULSE_WIDTH	,	V_128
CNTRL_EDG_RISE	,	V_155
"IR receiver software FIFO overrun\n"	,	L_14
CNTRL_DMD	,	V_35
CX23888_IR_IRQEN_REG	,	V_62
num	,	V_109
control_tx_irq_watermark	,	F_27
filtr	,	V_152
size_t	,	T_5
bytes_per_data_element	,	V_130
v4l2_set_subdevdata	,	F_77
cx23888_ir_controller_ops	,	V_170
mode	,	V_127
carrier_range_upper	,	V_134
v4l2_get_subdevdata	,	F_2
"rse"	,	L_11
u32	,	T_1
tx_fifo_watermark	,	V_23
"\tMin acceptable pulse width (LPF):  %u us, %u ns\n"	,	L_48
CNTRL_RXE	,	V_32
"normal receive"	,	L_43
CNTRL_IVO	,	V_49
"\tFIFO interrupt watermark:          %s\n"	,	L_38
level	,	V_24
clock_divider_to_carrier_freq	,	F_14
CNTRL_RIC	,	V_28
CX23888_IR_TXCLK_REG	,	V_50
"\tMax measurable pulse width:        %u us, %llu ns\n"	,	L_46
edge_types	,	V_36
ir_888_debug	,	V_92
cx23888_ir_rx_g_parameters	,	F_57
pulse_clocks_to_clock_divider	,	F_26
FIFO_RX_NDV	,	V_97
spin_lock_irqsave	,	F_50
kror	,	V_87
v4l2_dbg_register	,	V_159
control_rx_s_edge_detection	,	F_33
"\tMax pulse width:                   %u us, %llu ns\n"	,	L_65
CNTRL_MOD	,	V_34
rx_params	,	V_123
shutdown	,	V_125
TX_FIFO_HALF_EMPTY	,	V_145
rx_s_parameters	,	V_177
"tsr"	,	L_2
ns	,	V_12
v4l2_subdev_ir_parameters	,	V_121
tse	,	V_83
c16	,	V_42
roe	,	V_86
CNTRL_WIN_4_4	,	V_158
CNTRL_WIN_4_3	,	V_45
txclk_tx_s_max_pulse_width	,	F_39
IR_MAX_DURATION	,	V_53
FIFO_RXTX	,	V_22
CNTRL_RFE	,	V_33
kfifo_reset	,	F_63
tsr	,	V_79
"IRQ Status:  %s %s %s %s %s %s\n"	,	L_1
"IR receiver hardware FIFO overrun\n"	,	L_15
carrier_range_high	,	V_40
cduty_tx_s_duty_cycle	,	F_41
ror	,	V_82
pulse_clocks	,	V_52
noise_filter_min_width	,	V_136
cx23888_ir_rx_shutdown	,	F_60
"enabled"	,	L_27
addr	,	V_6
value	,	V_7
invert_carrier_sense	,	V_146
RXCLK_RCD	,	V_11
init_ir_raw_event	,	F_56
"not loaded"	,	L_36
or_value	,	V_9
control_rx_enable	,	F_30
"rising &amp; falling edges"	,	L_32
"\tFIFO overrun interrupt:            %s\n"	,	L_52
control_tx_level_invert	,	F_36
filter_rx_s_min_width	,	F_42
IRQEN_ROE	,	V_60
IRQEN_TSE	,	V_63
cx23888_ir_g_register	,	F_70
"\tEnabled:                           %s\n"	,	L_23
TXCLK_TCD	,	V_143
"\tCarrier polarity:                  %s\n"	,	L_60
u64	,	T_3
carrier	,	V_38
carrier_range_lower	,	V_133
"space:noburst mark:burst"	,	L_62
pulse	,	V_118
ns_to_pulse_clocks	,	F_25
"rx read: %10u ns  %s  %s\n"	,	L_16
