TimeQuest Timing Analyzer report for g08_lab3
Thu Nov 02 00:30:07 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLK'
 12. Slow Model Hold: 'CLK'
 13. Slow Model Minimum Pulse Width: 'CLK'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'CLK'
 26. Fast Model Hold: 'CLK'
 27. Fast Model Minimum Pulse Width: 'CLK'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Propagation Delay
 33. Minimum Propagation Delay
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Progagation Delay
 40. Minimum Progagation Delay
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; g08_lab3                                           ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C20F484C7                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 156.32 MHz ; 156.32 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -5.397 ; -1679.925     ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.624 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; -1.814 ; -459.425              ;
+-------+--------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                   ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ; g08_stack52:inst2|lpm_ff:inst30|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ; g08_stack52:inst2|lpm_ff:inst30|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ; g08_stack52:inst2|lpm_ff:inst30|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ; g08_stack52:inst2|lpm_ff:inst30|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ; g08_stack52:inst2|lpm_ff:inst30|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ; g08_stack52:inst2|lpm_ff:inst30|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1  ; g08_stack52:inst2|lpm_ff:inst30|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2  ; g08_stack52:inst2|lpm_ff:inst30|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3  ; g08_stack52:inst2|lpm_ff:inst30|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4  ; g08_stack52:inst2|lpm_ff:inst30|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5  ; g08_stack52:inst2|lpm_ff:inst30|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1  ; g08_stack52:inst2|lpm_ff:inst30|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2  ; g08_stack52:inst2|lpm_ff:inst30|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3  ; g08_stack52:inst2|lpm_ff:inst30|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4  ; g08_stack52:inst2|lpm_ff:inst30|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5  ; g08_stack52:inst2|lpm_ff:inst30|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1  ; g08_stack52:inst2|lpm_ff:inst30|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2  ; g08_stack52:inst2|lpm_ff:inst30|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3  ; g08_stack52:inst2|lpm_ff:inst30|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4  ; g08_stack52:inst2|lpm_ff:inst30|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5  ; g08_stack52:inst2|lpm_ff:inst30|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1  ; g08_stack52:inst2|lpm_ff:inst30|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2  ; g08_stack52:inst2|lpm_ff:inst30|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3  ; g08_stack52:inst2|lpm_ff:inst30|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4  ; g08_stack52:inst2|lpm_ff:inst30|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5  ; g08_stack52:inst2|lpm_ff:inst30|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1  ; g08_stack52:inst2|lpm_ff:inst30|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2  ; g08_stack52:inst2|lpm_ff:inst30|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3  ; g08_stack52:inst2|lpm_ff:inst30|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4  ; g08_stack52:inst2|lpm_ff:inst30|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5  ; g08_stack52:inst2|lpm_ff:inst30|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1  ; g08_stack52:inst2|lpm_ff:inst30|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2  ; g08_stack52:inst2|lpm_ff:inst30|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3  ; g08_stack52:inst2|lpm_ff:inst30|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4  ; g08_stack52:inst2|lpm_ff:inst30|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.397 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5  ; g08_stack52:inst2|lpm_ff:inst30|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 6.357      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst49|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst49|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst49|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst49|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst49|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst49|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst49|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst49|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst49|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst49|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst49|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst49|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst49|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst49|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst49|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst49|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst49|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst49|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst49|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst49|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst49|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst49|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst49|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst49|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst49|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst49|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst49|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst49|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst49|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst49|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst49|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst49|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst49|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst49|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst49|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.281 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst49|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 6.232      ;
; -5.256 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst94|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.091     ; 6.203      ;
; -5.256 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst94|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.091     ; 6.203      ;
; -5.256 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst94|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.091     ; 6.203      ;
; -5.256 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst94|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.091     ; 6.203      ;
; -5.256 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst94|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.091     ; 6.203      ;
; -5.256 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst94|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.091     ; 6.203      ;
; -5.256 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst94|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.091     ; 6.203      ;
; -5.256 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst94|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.091     ; 6.203      ;
; -5.256 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst94|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.091     ; 6.203      ;
; -5.256 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst94|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.091     ; 6.203      ;
; -5.256 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst94|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.091     ; 6.203      ;
; -5.256 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst94|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.091     ; 6.203      ;
; -5.256 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst94|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.091     ; 6.203      ;
; -5.256 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst94|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.091     ; 6.203      ;
; -5.256 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst94|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.091     ; 6.203      ;
; -5.256 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst94|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.091     ; 6.203      ;
; -5.256 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst94|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.091     ; 6.203      ;
; -5.256 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst94|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.091     ; 6.203      ;
; -5.256 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst94|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.091     ; 6.203      ;
; -5.256 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst94|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.091     ; 6.203      ;
; -5.256 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst94|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.091     ; 6.203      ;
; -5.256 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst94|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.091     ; 6.203      ;
; -5.256 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst94|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.091     ; 6.203      ;
; -5.256 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst94|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.091     ; 6.203      ;
; -5.256 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst94|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.091     ; 6.203      ;
; -5.256 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst94|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.091     ; 6.203      ;
; -5.256 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst94|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.091     ; 6.203      ;
; -5.256 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst94|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.091     ; 6.203      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.624 ; g08_stack52:inst2|lpm_ff:inst61|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst62|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; g08_stack52:inst2|lpm_ff:inst29|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst30|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; g08_stack52:inst2|lpm_ff:inst30|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst29|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.910      ;
; 0.626 ; g08_stack52:inst2|lpm_ff:inst79|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst76|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.912      ;
; 0.626 ; g08_stack52:inst2|lpm_ff:inst35|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst37|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.912      ;
; 0.627 ; g08_stack52:inst2|lpm_ff:inst93|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst94|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.913      ;
; 0.628 ; g08_stack52:inst2|lpm_ff:inst29|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst30|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.914      ;
; 0.629 ; g08_stack52:inst2|lpm_ff:inst30|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst29|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; g08_stack52:inst2|lpm_ff:inst35|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst37|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.915      ;
; 0.630 ; g08_stack52:inst2|lpm_ff:inst14|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst13|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.916      ;
; 0.636 ; g08_stack52:inst2|lpm_ff:inst76|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst79|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.922      ;
; 0.638 ; g08_stack52:inst2|lpm_ff:inst79|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst76|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.924      ;
; 0.641 ; g08_stack52:inst2|lpm_ff:inst79|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst76|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.927      ;
; 0.641 ; g08_stack52:inst2|lpm_ff:inst65|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst66|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.927      ;
; 0.853 ; g08_stack52:inst2|lpm_ff:inst35|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst33|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; -0.001     ; 1.138      ;
; 0.860 ; g08_stack52:inst2|lpm_ff:inst76|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst79|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.146      ;
; 0.870 ; g08_stack52:inst2|lpm_ff:inst66|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst69|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.157      ;
; 0.870 ; g08_stack52:inst2|lpm_ff:inst30|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst29|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.156      ;
; 0.877 ; g08_stack52:inst2|lpm_ff:inst75|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst73|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; -0.001     ; 1.162      ;
; 0.884 ; g08_stack52:inst2|lpm_ff:inst33|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst35|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.171      ;
; 0.884 ; g08_stack52:inst2|lpm_ff:inst35|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst33|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; -0.001     ; 1.169      ;
; 0.968 ; g08_stack52:inst2|lpm_ff:inst76|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst79|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.254      ;
; 0.969 ; g08_stack52:inst2|lpm_ff:inst65|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst66|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.255      ;
; 0.969 ; g08_stack52:inst2|lpm_ff:inst14|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst13|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.255      ;
; 0.970 ; g08_stack52:inst2|lpm_ff:inst76|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst79|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.256      ;
; 0.970 ; g08_stack52:inst2|lpm_ff:inst3|dffs[3]                                                                          ; g08_stack52:inst2|lpm_ff:inst|dffs[3]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.256      ;
; 0.970 ; g08_stack52:inst2|lpm_ff:inst6|dffs[3]                                                                          ; g08_stack52:inst2|lpm_ff:inst5|dffs[3]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.256      ;
; 0.970 ; g08_stack52:inst2|lpm_ff:inst54|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst53|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.256      ;
; 0.970 ; g08_stack52:inst2|lpm_ff:inst26|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst25|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.256      ;
; 0.970 ; g08_stack52:inst2|lpm_ff:inst3|dffs[1]                                                                          ; g08_stack52:inst2|lpm_ff:inst|dffs[1]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.256      ;
; 0.971 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[10] ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[10] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.257      ;
; 0.971 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[19] ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[19] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.257      ;
; 0.971 ; g08_stack52:inst2|lpm_ff:inst94|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst93|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.257      ;
; 0.971 ; g08_stack52:inst2|lpm_ff:inst93|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst94|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.257      ;
; 0.971 ; g08_stack52:inst2|lpm_ff:inst75|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst73|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.257      ;
; 0.972 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[1]  ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.258      ;
; 0.972 ; g08_stack52:inst2|lpm_ff:inst11|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst9|dffs[5]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.258      ;
; 0.972 ; g08_stack52:inst2|lpm_ff:inst9|dffs[5]                                                                          ; g08_stack52:inst2|lpm_ff:inst11|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.258      ;
; 0.972 ; g08_stack52:inst2|lpm_ff:inst62|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst61|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.258      ;
; 0.973 ; g08_stack52:inst2|lpm_ff:inst90|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst89|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.259      ;
; 0.973 ; g08_stack52:inst2|lpm_ff:inst76|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst79|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.259      ;
; 0.973 ; g08_stack52:inst2|lpm_ff:inst11|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst9|dffs[0]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.259      ;
; 0.973 ; g08_stack52:inst2|lpm_ff:inst80|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst83|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.259      ;
; 0.973 ; g08_stack52:inst2|lpm_ff:inst57|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst59|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.259      ;
; 0.973 ; g08_stack52:inst2|lpm_ff:inst85|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst87|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.259      ;
; 0.973 ; g08_stack52:inst2|lpm_ff:inst87|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst85|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.259      ;
; 0.974 ; g08_stack52:inst2|lpm_ff:inst57|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst59|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.260      ;
; 0.974 ; g08_stack52:inst2|lpm_ff:inst89|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst90|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.260      ;
; 0.975 ; g08_stack52:inst2|lpm_ff:inst62|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst61|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.261      ;
; 0.975 ; g08_stack52:inst2|lpm_ff:inst26|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst25|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.261      ;
; 0.975 ; g08_stack52:inst2|lpm_ff:inst5|dffs[3]                                                                          ; g08_stack52:inst2|lpm_ff:inst6|dffs[3]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.261      ;
; 0.975 ; g08_stack52:inst2|lpm_ff:inst11|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst9|dffs[3]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.261      ;
; 0.975 ; g08_stack52:inst2|lpm_ff:inst57|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst59|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.261      ;
; 0.975 ; g08_stack52:inst2|lpm_ff:inst37|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst35|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.261      ;
; 0.975 ; g08_stack52:inst2|lpm_ff:inst23|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst21|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.261      ;
; 0.976 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[11] ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[11] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[14] ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[14] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; g08_stack52:inst2|lpm_ff:inst25|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst26|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; g08_stack52:inst2|lpm_ff:inst57|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst59|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; g08_stack52:inst2|lpm_ff:inst41|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst42|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; g08_stack52:inst2|lpm_ff:inst5|dffs[1]                                                                          ; g08_stack52:inst2|lpm_ff:inst6|dffs[1]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.262      ;
; 0.977 ; g08_stack52:inst2|lpm_ff:inst47|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst45|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; g08_stack52:inst2|lpm_ff:inst69|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst71|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; g08_stack52:inst2|lpm_ff:inst30|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst29|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; g08_stack52:inst2|lpm_ff:inst14|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst13|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; g08_stack52:inst2|lpm_ff:inst35|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst37|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; g08_stack52:inst2|lpm_ff:inst90|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst89|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; g08_stack52:inst2|lpm_ff:inst61|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst62|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; g08_stack52:inst2|lpm_ff:inst21|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst23|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.263      ;
; 0.978 ; g08_stack52:inst2|lpm_ff:inst79|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst76|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.264      ;
; 0.978 ; g08_stack52:inst2|lpm_ff:inst59|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst57|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.264      ;
; 0.978 ; g08_stack52:inst2|lpm_ff:inst13|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst14|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.264      ;
; 0.978 ; g08_stack52:inst2|lpm_ff:inst85|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst87|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.264      ;
; 0.978 ; g08_stack52:inst2|lpm_ff:inst79|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst76|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.264      ;
; 0.978 ; g08_stack52:inst2|lpm_ff:inst9|dffs[0]                                                                          ; g08_stack52:inst2|lpm_ff:inst11|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.264      ;
; 0.979 ; g08_stack52:inst2|lpm_ff:inst|dffs[3]                                                                           ; g08_stack52:inst2|lpm_ff:inst3|dffs[3]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.265      ;
; 0.979 ; g08_stack52:inst2|lpm_ff:inst62|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst61|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.265      ;
; 0.979 ; g08_stack52:inst2|lpm_ff:inst|dffs[2]                                                                           ; g08_stack52:inst2|lpm_ff:inst3|dffs[2]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.265      ;
; 0.979 ; g08_stack52:inst2|lpm_ff:inst21|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst23|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.265      ;
; 0.979 ; g08_stack52:inst2|lpm_ff:inst79|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst76|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.265      ;
; 0.979 ; g08_stack52:inst2|lpm_ff:inst61|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst62|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.265      ;
; 0.980 ; g08_stack52:inst2|lpm_ff:inst21|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst23|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; g08_stack52:inst2|lpm_ff:inst61|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst62|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; g08_stack52:inst2|lpm_ff:inst90|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst89|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; g08_stack52:inst2|lpm_ff:inst41|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst42|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; g08_stack52:inst2|lpm_ff:inst23|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst21|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; g08_stack52:inst2|lpm_ff:inst5|dffs[2]                                                                          ; g08_stack52:inst2|lpm_ff:inst6|dffs[2]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; g08_stack52:inst2|lpm_ff:inst41|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst42|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; g08_stack52:inst2|lpm_ff:inst3|dffs[0]                                                                          ; g08_stack52:inst2|lpm_ff:inst|dffs[0]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; g08_stack52:inst2|lpm_ff:inst53|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst54|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; g08_stack52:inst2|lpm_ff:inst21|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst23|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; g08_stack52:inst2|lpm_ff:inst|dffs[1]                                                                           ; g08_stack52:inst2|lpm_ff:inst3|dffs[1]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; g08_stack52:inst2|lpm_ff:inst53|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst54|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; g08_stack52:inst2|lpm_ff:inst47|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst45|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.266      ;
; 0.981 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[12] ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[12] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.267      ;
; 0.981 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[17] ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[17] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.267      ;
; 0.981 ; g08_stack52:inst2|lpm_ff:inst|dffs[4]                                                                           ; g08_stack52:inst2|lpm_ff:inst3|dffs[4]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.267      ;
; 0.981 ; g08_stack52:inst2|lpm_ff:inst53|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst54|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.267      ;
; 0.981 ; g08_stack52:inst2|lpm_ff:inst71|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst69|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.267      ;
; 0.981 ; g08_stack52:inst2|lpm_ff:inst75|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst73|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.267      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ;
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                                                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[0]                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[0]                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[10]                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[10]                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[11]                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[11]                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[12]                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[12]                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[13]                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[13]                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[14]                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[14]                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[15]                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[15]                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[16]                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[16]                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[17]                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[17]                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[18]                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[18]                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[19]                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[19]                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[1]                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[1]                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[20]                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[20]                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[2]                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[2]                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[3]                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[3]                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[4]                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[4]                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[5]                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[5]                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[6]                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[6]                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[7]                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[7]                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[8]                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[8]                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[9]                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[9]                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0]                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0]                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1]                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1]                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[2]                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[2]                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[3]                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[3]                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[4]                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[4]                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5]                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5]                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[0]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[0]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[1]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[1]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[2]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[2]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[3]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[3]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[4]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[4]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[5]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[5]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[0]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[0]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[1]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[1]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[2]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[2]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[3]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[3]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[4]                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ADDR[*]   ; CLK        ; 1.477 ; 1.477 ; Rise       ; CLK             ;
;  ADDR[0]  ; CLK        ; 0.304 ; 0.304 ; Rise       ; CLK             ;
;  ADDR[1]  ; CLK        ; 1.295 ; 1.295 ; Rise       ; CLK             ;
;  ADDR[2]  ; CLK        ; 0.957 ; 0.957 ; Rise       ; CLK             ;
;  ADDR[3]  ; CLK        ; 1.124 ; 1.124 ; Rise       ; CLK             ;
;  ADDR[4]  ; CLK        ; 0.204 ; 0.204 ; Rise       ; CLK             ;
;  ADDR[5]  ; CLK        ; 1.477 ; 1.477 ; Rise       ; CLK             ;
; BUTTON    ; CLK        ; 6.035 ; 6.035 ; Rise       ; CLK             ;
; MODE[*]   ; CLK        ; 2.952 ; 2.952 ; Rise       ; CLK             ;
;  MODE[0]  ; CLK        ; 2.952 ; 2.952 ; Rise       ; CLK             ;
;  MODE[1]  ; CLK        ; 2.845 ; 2.845 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ADDR[*]   ; CLK        ; 0.092  ; 0.092  ; Rise       ; CLK             ;
;  ADDR[0]  ; CLK        ; 0.060  ; 0.060  ; Rise       ; CLK             ;
;  ADDR[1]  ; CLK        ; -0.965 ; -0.965 ; Rise       ; CLK             ;
;  ADDR[2]  ; CLK        ; -0.001 ; -0.001 ; Rise       ; CLK             ;
;  ADDR[3]  ; CLK        ; -0.668 ; -0.668 ; Rise       ; CLK             ;
;  ADDR[4]  ; CLK        ; 0.092  ; 0.092  ; Rise       ; CLK             ;
;  ADDR[5]  ; CLK        ; -0.831 ; -0.831 ; Rise       ; CLK             ;
; BUTTON    ; CLK        ; -5.214 ; -5.214 ; Rise       ; CLK             ;
; MODE[*]   ; CLK        ; -0.308 ; -0.308 ; Rise       ; CLK             ;
;  MODE[0]  ; CLK        ; -0.392 ; -0.392 ; Rise       ; CLK             ;
;  MODE[1]  ; CLK        ; -0.308 ; -0.308 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; NUMS[*]   ; CLK        ; 8.151  ; 8.151  ; Rise       ; CLK             ;
;  NUMS[0]  ; CLK        ; 7.805  ; 7.805  ; Rise       ; CLK             ;
;  NUMS[1]  ; CLK        ; 7.756  ; 7.756  ; Rise       ; CLK             ;
;  NUMS[2]  ; CLK        ; 8.009  ; 8.009  ; Rise       ; CLK             ;
;  NUMS[3]  ; CLK        ; 8.120  ; 8.120  ; Rise       ; CLK             ;
;  NUMS[4]  ; CLK        ; 8.111  ; 8.111  ; Rise       ; CLK             ;
;  NUMS[5]  ; CLK        ; 8.151  ; 8.151  ; Rise       ; CLK             ;
; SEG_1[*]  ; CLK        ; 22.718 ; 22.718 ; Rise       ; CLK             ;
;  SEG_1[0] ; CLK        ; 22.372 ; 22.372 ; Rise       ; CLK             ;
;  SEG_1[1] ; CLK        ; 22.675 ; 22.675 ; Rise       ; CLK             ;
;  SEG_1[2] ; CLK        ; 22.677 ; 22.677 ; Rise       ; CLK             ;
;  SEG_1[3] ; CLK        ; 22.674 ; 22.674 ; Rise       ; CLK             ;
;  SEG_1[4] ; CLK        ; 22.683 ; 22.683 ; Rise       ; CLK             ;
;  SEG_1[5] ; CLK        ; 22.718 ; 22.718 ; Rise       ; CLK             ;
; SEG_2[*]  ; CLK        ; 25.239 ; 25.239 ; Rise       ; CLK             ;
;  SEG_2[0] ; CLK        ; 25.225 ; 25.225 ; Rise       ; CLK             ;
;  SEG_2[1] ; CLK        ; 25.238 ; 25.238 ; Rise       ; CLK             ;
;  SEG_2[2] ; CLK        ; 25.239 ; 25.239 ; Rise       ; CLK             ;
;  SEG_2[3] ; CLK        ; 24.909 ; 24.909 ; Rise       ; CLK             ;
;  SEG_2[4] ; CLK        ; 24.915 ; 24.915 ; Rise       ; CLK             ;
;  SEG_2[5] ; CLK        ; 24.931 ; 24.931 ; Rise       ; CLK             ;
;  SEG_2[6] ; CLK        ; 24.931 ; 24.931 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; NUMS[*]   ; CLK        ; 7.756  ; 7.756  ; Rise       ; CLK             ;
;  NUMS[0]  ; CLK        ; 7.805  ; 7.805  ; Rise       ; CLK             ;
;  NUMS[1]  ; CLK        ; 7.756  ; 7.756  ; Rise       ; CLK             ;
;  NUMS[2]  ; CLK        ; 8.009  ; 8.009  ; Rise       ; CLK             ;
;  NUMS[3]  ; CLK        ; 8.120  ; 8.120  ; Rise       ; CLK             ;
;  NUMS[4]  ; CLK        ; 8.111  ; 8.111  ; Rise       ; CLK             ;
;  NUMS[5]  ; CLK        ; 8.151  ; 8.151  ; Rise       ; CLK             ;
; SEG_1[*]  ; CLK        ; 13.465 ; 13.465 ; Rise       ; CLK             ;
;  SEG_1[0] ; CLK        ; 13.465 ; 13.465 ; Rise       ; CLK             ;
;  SEG_1[1] ; CLK        ; 13.768 ; 13.768 ; Rise       ; CLK             ;
;  SEG_1[2] ; CLK        ; 13.782 ; 13.782 ; Rise       ; CLK             ;
;  SEG_1[3] ; CLK        ; 13.775 ; 13.775 ; Rise       ; CLK             ;
;  SEG_1[4] ; CLK        ; 13.789 ; 13.789 ; Rise       ; CLK             ;
;  SEG_1[5] ; CLK        ; 13.823 ; 13.823 ; Rise       ; CLK             ;
; SEG_2[*]  ; CLK        ; 13.693 ; 13.693 ; Rise       ; CLK             ;
;  SEG_2[0] ; CLK        ; 14.004 ; 14.004 ; Rise       ; CLK             ;
;  SEG_2[1] ; CLK        ; 14.034 ; 14.034 ; Rise       ; CLK             ;
;  SEG_2[2] ; CLK        ; 14.020 ; 14.020 ; Rise       ; CLK             ;
;  SEG_2[3] ; CLK        ; 13.693 ; 13.693 ; Rise       ; CLK             ;
;  SEG_2[4] ; CLK        ; 13.694 ; 13.694 ; Rise       ; CLK             ;
;  SEG_2[5] ; CLK        ; 13.710 ; 13.710 ; Rise       ; CLK             ;
;  SEG_2[6] ; CLK        ; 13.715 ; 13.715 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; ADDR[0]    ; ADDR_L0     ; 6.024  ;        ;        ; 6.024  ;
; ADDR[0]    ; SEG_1[0]    ; 20.835 ; 20.835 ; 20.835 ; 20.835 ;
; ADDR[0]    ; SEG_1[1]    ; 21.138 ; 21.138 ; 21.138 ; 21.138 ;
; ADDR[0]    ; SEG_1[2]    ; 21.140 ; 21.140 ; 21.140 ; 21.140 ;
; ADDR[0]    ; SEG_1[3]    ; 21.137 ; 21.137 ; 21.137 ; 21.137 ;
; ADDR[0]    ; SEG_1[4]    ; 21.146 ; 21.146 ; 21.146 ; 21.146 ;
; ADDR[0]    ; SEG_1[5]    ; 21.181 ; 21.181 ; 21.181 ; 21.181 ;
; ADDR[0]    ; SEG_2[0]    ; 23.688 ; 23.688 ; 23.688 ; 23.688 ;
; ADDR[0]    ; SEG_2[1]    ; 23.701 ; 23.701 ; 23.701 ; 23.701 ;
; ADDR[0]    ; SEG_2[2]    ; 23.702 ; 23.702 ; 23.702 ; 23.702 ;
; ADDR[0]    ; SEG_2[3]    ; 23.372 ; 23.372 ; 23.372 ; 23.372 ;
; ADDR[0]    ; SEG_2[4]    ; 23.378 ; 23.378 ; 23.378 ; 23.378 ;
; ADDR[0]    ; SEG_2[5]    ; 23.394 ; 23.394 ; 23.394 ; 23.394 ;
; ADDR[0]    ; SEG_2[6]    ; 23.394 ; 23.394 ; 23.394 ; 23.394 ;
; ADDR[1]    ; ADDR_L1     ; 5.876  ;        ;        ; 5.876  ;
; ADDR[1]    ; SEG_1[0]    ; 21.225 ; 21.225 ; 21.225 ; 21.225 ;
; ADDR[1]    ; SEG_1[1]    ; 21.528 ; 21.528 ; 21.528 ; 21.528 ;
; ADDR[1]    ; SEG_1[2]    ; 21.530 ; 21.530 ; 21.530 ; 21.530 ;
; ADDR[1]    ; SEG_1[3]    ; 21.527 ; 21.527 ; 21.527 ; 21.527 ;
; ADDR[1]    ; SEG_1[4]    ; 21.536 ; 21.536 ; 21.536 ; 21.536 ;
; ADDR[1]    ; SEG_1[5]    ; 21.571 ; 21.571 ; 21.571 ; 21.571 ;
; ADDR[1]    ; SEG_2[0]    ; 24.078 ; 24.078 ; 24.078 ; 24.078 ;
; ADDR[1]    ; SEG_2[1]    ; 24.091 ; 24.091 ; 24.091 ; 24.091 ;
; ADDR[1]    ; SEG_2[2]    ; 24.092 ; 24.092 ; 24.092 ; 24.092 ;
; ADDR[1]    ; SEG_2[3]    ; 23.762 ; 23.762 ; 23.762 ; 23.762 ;
; ADDR[1]    ; SEG_2[4]    ; 23.768 ; 23.768 ; 23.768 ; 23.768 ;
; ADDR[1]    ; SEG_2[5]    ; 23.784 ; 23.784 ; 23.784 ; 23.784 ;
; ADDR[1]    ; SEG_2[6]    ; 23.784 ; 23.784 ; 23.784 ; 23.784 ;
; ADDR[2]    ; ADDR_L2     ; 6.270  ;        ;        ; 6.270  ;
; ADDR[2]    ; SEG_1[0]    ; 20.955 ; 20.955 ; 20.955 ; 20.955 ;
; ADDR[2]    ; SEG_1[1]    ; 20.764 ; 21.258 ; 21.258 ; 20.764 ;
; ADDR[2]    ; SEG_1[2]    ; 21.260 ; 21.260 ; 21.260 ; 21.260 ;
; ADDR[2]    ; SEG_1[3]    ; 21.257 ; 21.257 ; 21.257 ; 21.257 ;
; ADDR[2]    ; SEG_1[4]    ; 20.772 ; 21.266 ; 21.266 ; 20.772 ;
; ADDR[2]    ; SEG_1[5]    ; 21.301 ; 21.301 ; 21.301 ; 21.301 ;
; ADDR[2]    ; SEG_2[0]    ; 23.808 ; 23.808 ; 23.808 ; 23.808 ;
; ADDR[2]    ; SEG_2[1]    ; 23.821 ; 23.821 ; 23.821 ; 23.821 ;
; ADDR[2]    ; SEG_2[2]    ; 23.822 ; 23.822 ; 23.822 ; 23.822 ;
; ADDR[2]    ; SEG_2[3]    ; 23.492 ; 23.492 ; 23.492 ; 23.492 ;
; ADDR[2]    ; SEG_2[4]    ; 23.498 ; 23.498 ; 23.498 ; 23.498 ;
; ADDR[2]    ; SEG_2[5]    ; 23.514 ; 23.514 ; 23.514 ; 23.514 ;
; ADDR[2]    ; SEG_2[6]    ; 23.514 ; 23.514 ; 23.514 ; 23.514 ;
; ADDR[3]    ; ADDR_L3     ; 6.148  ;        ;        ; 6.148  ;
; ADDR[3]    ; SEG_1[0]    ; 19.005 ; 19.005 ; 19.005 ; 19.005 ;
; ADDR[3]    ; SEG_1[1]    ; 18.951 ; 19.308 ; 19.308 ; 18.951 ;
; ADDR[3]    ; SEG_1[2]    ; 19.310 ; 19.310 ; 19.310 ; 19.310 ;
; ADDR[3]    ; SEG_1[3]    ; 19.307 ; 19.307 ; 19.307 ; 19.307 ;
; ADDR[3]    ; SEG_1[4]    ; 18.959 ; 19.316 ; 19.316 ; 18.959 ;
; ADDR[3]    ; SEG_1[5]    ; 19.351 ; 19.351 ; 19.351 ; 19.351 ;
; ADDR[3]    ; SEG_2[0]    ; 21.858 ; 21.858 ; 21.858 ; 21.858 ;
; ADDR[3]    ; SEG_2[1]    ; 21.871 ; 21.871 ; 21.871 ; 21.871 ;
; ADDR[3]    ; SEG_2[2]    ; 21.872 ; 21.872 ; 21.872 ; 21.872 ;
; ADDR[3]    ; SEG_2[3]    ; 21.542 ; 21.542 ; 21.542 ; 21.542 ;
; ADDR[3]    ; SEG_2[4]    ; 21.548 ; 21.548 ; 21.548 ; 21.548 ;
; ADDR[3]    ; SEG_2[5]    ; 21.564 ; 21.564 ; 21.564 ; 21.564 ;
; ADDR[3]    ; SEG_2[6]    ; 21.564 ; 21.564 ; 21.564 ; 21.564 ;
; ADDR[4]    ; ADDR_L4     ; 5.252  ;        ;        ; 5.252  ;
; ADDR[4]    ; SEG_1[0]    ; 18.362 ; 18.362 ; 18.362 ; 18.362 ;
; ADDR[4]    ; SEG_1[1]    ; 17.198 ; 18.665 ; 18.665 ; 17.198 ;
; ADDR[4]    ; SEG_1[2]    ; 18.667 ; 18.667 ; 18.667 ; 18.667 ;
; ADDR[4]    ; SEG_1[3]    ; 18.664 ; 18.664 ; 18.664 ; 18.664 ;
; ADDR[4]    ; SEG_1[4]    ; 17.206 ; 18.673 ; 18.673 ; 17.206 ;
; ADDR[4]    ; SEG_1[5]    ; 18.708 ; 18.708 ; 18.708 ; 18.708 ;
; ADDR[4]    ; SEG_2[0]    ; 21.215 ; 21.215 ; 21.215 ; 21.215 ;
; ADDR[4]    ; SEG_2[1]    ; 21.228 ; 21.228 ; 21.228 ; 21.228 ;
; ADDR[4]    ; SEG_2[2]    ; 21.229 ; 21.229 ; 21.229 ; 21.229 ;
; ADDR[4]    ; SEG_2[3]    ; 20.899 ; 20.899 ; 20.899 ; 20.899 ;
; ADDR[4]    ; SEG_2[4]    ; 20.905 ; 20.905 ; 20.905 ; 20.905 ;
; ADDR[4]    ; SEG_2[5]    ; 20.921 ; 20.921 ; 20.921 ; 20.921 ;
; ADDR[4]    ; SEG_2[6]    ; 20.921 ; 20.921 ; 20.921 ; 20.921 ;
; ADDR[5]    ; ADDR_L5     ; 6.696  ;        ;        ; 6.696  ;
; ADDR[5]    ; SEG_1[0]    ; 19.429 ; 19.429 ; 19.429 ; 19.429 ;
; ADDR[5]    ; SEG_1[1]    ; 18.755 ; 19.732 ; 19.732 ; 18.755 ;
; ADDR[5]    ; SEG_1[2]    ; 19.734 ; 19.734 ; 19.734 ; 19.734 ;
; ADDR[5]    ; SEG_1[3]    ; 19.731 ; 19.731 ; 19.731 ; 19.731 ;
; ADDR[5]    ; SEG_1[4]    ; 18.763 ; 19.740 ; 19.740 ; 18.763 ;
; ADDR[5]    ; SEG_1[5]    ; 19.775 ; 19.775 ; 19.775 ; 19.775 ;
; ADDR[5]    ; SEG_2[0]    ; 22.282 ; 22.282 ; 22.282 ; 22.282 ;
; ADDR[5]    ; SEG_2[1]    ; 22.295 ; 22.295 ; 22.295 ; 22.295 ;
; ADDR[5]    ; SEG_2[2]    ; 22.296 ; 22.296 ; 22.296 ; 22.296 ;
; ADDR[5]    ; SEG_2[3]    ; 21.966 ; 21.966 ; 21.966 ; 21.966 ;
; ADDR[5]    ; SEG_2[4]    ; 21.972 ; 21.972 ; 21.972 ; 21.972 ;
; ADDR[5]    ; SEG_2[5]    ; 21.988 ; 21.988 ; 21.988 ; 21.988 ;
; ADDR[5]    ; SEG_2[6]    ; 21.988 ; 21.988 ; 21.988 ; 21.988 ;
; MODE[0]    ; MODE_L0     ; 4.635  ;        ;        ; 4.635  ;
; MODE[1]    ; MODE_L1     ; 4.978  ;        ;        ; 4.978  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; ADDR[0]    ; ADDR_L0     ; 6.024  ;        ;        ; 6.024  ;
; ADDR[0]    ; SEG_1[0]    ; 12.695 ; 12.695 ; 12.695 ; 12.695 ;
; ADDR[0]    ; SEG_1[1]    ; 13.207 ; 12.998 ; 12.998 ; 13.207 ;
; ADDR[0]    ; SEG_1[2]    ; 13.000 ; 13.000 ; 13.000 ; 13.000 ;
; ADDR[0]    ; SEG_1[3]    ; 12.997 ; 12.997 ; 12.997 ; 12.997 ;
; ADDR[0]    ; SEG_1[4]    ; 13.215 ; 13.006 ; 13.006 ; 13.215 ;
; ADDR[0]    ; SEG_1[5]    ; 13.041 ; 13.041 ; 13.041 ; 13.041 ;
; ADDR[0]    ; SEG_2[0]    ; 12.626 ; 12.626 ; 12.626 ; 12.626 ;
; ADDR[0]    ; SEG_2[1]    ; 12.656 ; 12.656 ; 12.656 ; 12.656 ;
; ADDR[0]    ; SEG_2[2]    ; 12.642 ; 12.642 ; 12.642 ; 12.642 ;
; ADDR[0]    ; SEG_2[3]    ; 12.315 ; 12.315 ; 12.315 ; 12.315 ;
; ADDR[0]    ; SEG_2[4]    ; 12.316 ; 12.316 ; 12.316 ; 12.316 ;
; ADDR[0]    ; SEG_2[5]    ; 12.332 ; 12.332 ; 12.332 ; 12.332 ;
; ADDR[0]    ; SEG_2[6]    ; 12.337 ; 12.337 ; 12.337 ; 12.337 ;
; ADDR[1]    ; ADDR_L1     ; 5.876  ;        ;        ; 5.876  ;
; ADDR[1]    ; SEG_1[0]    ; 12.562 ; 12.562 ; 12.562 ; 12.562 ;
; ADDR[1]    ; SEG_1[1]    ; 12.865 ; 13.195 ; 13.195 ; 12.865 ;
; ADDR[1]    ; SEG_1[2]    ; 12.867 ; 12.867 ; 12.867 ; 12.867 ;
; ADDR[1]    ; SEG_1[3]    ; 12.864 ; 12.864 ; 12.864 ; 12.864 ;
; ADDR[1]    ; SEG_1[4]    ; 12.873 ; 13.216 ; 13.216 ; 12.873 ;
; ADDR[1]    ; SEG_1[5]    ; 12.908 ; 12.908 ; 12.908 ; 12.908 ;
; ADDR[1]    ; SEG_2[0]    ; 13.366 ; 13.366 ; 13.366 ; 13.366 ;
; ADDR[1]    ; SEG_2[1]    ; 13.381 ; 13.381 ; 13.381 ; 13.381 ;
; ADDR[1]    ; SEG_2[2]    ; 13.378 ; 13.378 ; 13.378 ; 13.378 ;
; ADDR[1]    ; SEG_2[3]    ; 13.056 ; 13.056 ; 13.056 ; 13.056 ;
; ADDR[1]    ; SEG_2[4]    ; 13.056 ; 13.056 ; 13.056 ; 13.056 ;
; ADDR[1]    ; SEG_2[5]    ; 13.072 ; 13.072 ; 13.072 ; 13.072 ;
; ADDR[1]    ; SEG_2[6]    ; 13.069 ; 13.069 ; 13.069 ; 13.069 ;
; ADDR[2]    ; ADDR_L2     ; 6.270  ;        ;        ; 6.270  ;
; ADDR[2]    ; SEG_1[0]    ; 11.937 ; 11.937 ; 11.937 ; 11.937 ;
; ADDR[2]    ; SEG_1[1]    ; 12.637 ; 12.240 ; 12.240 ; 12.637 ;
; ADDR[2]    ; SEG_1[2]    ; 12.254 ; 12.254 ; 12.254 ; 12.254 ;
; ADDR[2]    ; SEG_1[3]    ; 12.247 ; 12.247 ; 12.247 ; 12.247 ;
; ADDR[2]    ; SEG_1[4]    ; 12.658 ; 12.261 ; 12.261 ; 12.658 ;
; ADDR[2]    ; SEG_1[5]    ; 12.295 ; 12.295 ; 12.295 ; 12.295 ;
; ADDR[2]    ; SEG_2[0]    ; 12.442 ; 12.442 ; 12.442 ; 12.442 ;
; ADDR[2]    ; SEG_2[1]    ; 12.472 ; 12.472 ; 12.472 ; 12.472 ;
; ADDR[2]    ; SEG_2[2]    ; 12.458 ; 12.458 ; 12.458 ; 12.458 ;
; ADDR[2]    ; SEG_2[3]    ; 12.131 ; 12.131 ; 12.131 ; 12.131 ;
; ADDR[2]    ; SEG_2[4]    ; 12.132 ; 12.132 ; 12.132 ; 12.132 ;
; ADDR[2]    ; SEG_2[5]    ; 12.148 ; 12.148 ; 12.148 ; 12.148 ;
; ADDR[2]    ; SEG_2[6]    ; 12.153 ; 12.153 ; 12.153 ; 12.153 ;
; ADDR[3]    ; ADDR_L3     ; 6.148  ;        ;        ; 6.148  ;
; ADDR[3]    ; SEG_1[0]    ; 11.952 ; 11.952 ; 11.952 ; 11.952 ;
; ADDR[3]    ; SEG_1[1]    ; 12.475 ; 12.255 ; 12.255 ; 12.475 ;
; ADDR[3]    ; SEG_1[2]    ; 12.269 ; 12.269 ; 12.269 ; 12.269 ;
; ADDR[3]    ; SEG_1[3]    ; 12.262 ; 12.262 ; 12.262 ; 12.262 ;
; ADDR[3]    ; SEG_1[4]    ; 12.483 ; 12.276 ; 12.276 ; 12.483 ;
; ADDR[3]    ; SEG_1[5]    ; 12.310 ; 12.310 ; 12.310 ; 12.310 ;
; ADDR[3]    ; SEG_2[0]    ; 12.104 ; 12.104 ; 12.104 ; 12.104 ;
; ADDR[3]    ; SEG_2[1]    ; 12.134 ; 12.134 ; 12.134 ; 12.134 ;
; ADDR[3]    ; SEG_2[2]    ; 12.120 ; 12.120 ; 12.120 ; 12.120 ;
; ADDR[3]    ; SEG_2[3]    ; 11.793 ; 11.793 ; 11.793 ; 11.793 ;
; ADDR[3]    ; SEG_2[4]    ; 11.794 ; 11.794 ; 11.794 ; 11.794 ;
; ADDR[3]    ; SEG_2[5]    ; 11.810 ; 11.810 ; 11.810 ; 11.810 ;
; ADDR[3]    ; SEG_2[6]    ; 11.815 ; 11.815 ; 11.815 ; 11.815 ;
; ADDR[4]    ; ADDR_L4     ; 5.252  ;        ;        ; 5.252  ;
; ADDR[4]    ; SEG_1[0]    ; 10.520 ; 10.520 ; 10.520 ; 10.520 ;
; ADDR[4]    ; SEG_1[1]    ; 11.092 ; 10.823 ; 10.823 ; 11.092 ;
; ADDR[4]    ; SEG_1[2]    ; 10.837 ; 10.837 ; 10.837 ; 10.837 ;
; ADDR[4]    ; SEG_1[3]    ; 10.830 ; 10.830 ; 10.830 ; 10.830 ;
; ADDR[4]    ; SEG_1[4]    ; 11.113 ; 10.844 ; 10.844 ; 11.113 ;
; ADDR[4]    ; SEG_1[5]    ; 10.878 ; 10.878 ; 10.878 ; 10.878 ;
; ADDR[4]    ; SEG_2[0]    ; 11.309 ; 11.309 ; 11.309 ; 11.309 ;
; ADDR[4]    ; SEG_2[1]    ; 11.324 ; 11.324 ; 11.324 ; 11.324 ;
; ADDR[4]    ; SEG_2[2]    ; 11.321 ; 11.321 ; 11.321 ; 11.321 ;
; ADDR[4]    ; SEG_2[3]    ; 10.999 ; 10.999 ; 10.999 ; 10.999 ;
; ADDR[4]    ; SEG_2[4]    ; 10.999 ; 10.999 ; 10.999 ; 10.999 ;
; ADDR[4]    ; SEG_2[5]    ; 11.015 ; 11.015 ; 11.015 ; 11.015 ;
; ADDR[4]    ; SEG_2[6]    ; 11.012 ; 11.012 ; 11.012 ; 11.012 ;
; ADDR[5]    ; ADDR_L5     ; 6.696  ;        ;        ; 6.696  ;
; ADDR[5]    ; SEG_1[0]    ; 11.938 ; 11.938 ; 11.938 ; 11.938 ;
; ADDR[5]    ; SEG_1[1]    ; 14.003 ; 12.241 ; 12.241 ; 14.003 ;
; ADDR[5]    ; SEG_1[2]    ; 12.255 ; 12.255 ; 12.255 ; 12.255 ;
; ADDR[5]    ; SEG_1[3]    ; 12.248 ; 12.248 ; 12.248 ; 12.248 ;
; ADDR[5]    ; SEG_1[4]    ; 14.024 ; 12.262 ; 12.262 ; 14.024 ;
; ADDR[5]    ; SEG_1[5]    ; 12.296 ; 12.296 ; 12.296 ; 12.296 ;
; ADDR[5]    ; SEG_2[0]    ; 12.727 ; 12.727 ; 12.727 ; 12.727 ;
; ADDR[5]    ; SEG_2[1]    ; 12.742 ; 12.742 ; 12.742 ; 12.742 ;
; ADDR[5]    ; SEG_2[2]    ; 12.739 ; 12.739 ; 12.739 ; 12.739 ;
; ADDR[5]    ; SEG_2[3]    ; 12.417 ; 12.417 ; 12.417 ; 12.417 ;
; ADDR[5]    ; SEG_2[4]    ; 12.417 ; 12.417 ; 12.417 ; 12.417 ;
; ADDR[5]    ; SEG_2[5]    ; 12.433 ; 12.433 ; 12.433 ; 12.433 ;
; ADDR[5]    ; SEG_2[6]    ; 12.430 ; 12.430 ; 12.430 ; 12.430 ;
; MODE[0]    ; MODE_L0     ; 4.635  ;        ;        ; 4.635  ;
; MODE[1]    ; MODE_L1     ; 4.978  ;        ;        ; 4.978  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -2.209 ; -667.092      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.239 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; -1.423 ; -374.532              ;
+-------+--------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                   ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ; g08_stack52:inst2|lpm_ff:inst30|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ; g08_stack52:inst2|lpm_ff:inst30|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ; g08_stack52:inst2|lpm_ff:inst30|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ; g08_stack52:inst2|lpm_ff:inst30|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ; g08_stack52:inst2|lpm_ff:inst30|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ; g08_stack52:inst2|lpm_ff:inst30|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1  ; g08_stack52:inst2|lpm_ff:inst30|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2  ; g08_stack52:inst2|lpm_ff:inst30|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3  ; g08_stack52:inst2|lpm_ff:inst30|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4  ; g08_stack52:inst2|lpm_ff:inst30|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5  ; g08_stack52:inst2|lpm_ff:inst30|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1  ; g08_stack52:inst2|lpm_ff:inst30|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2  ; g08_stack52:inst2|lpm_ff:inst30|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3  ; g08_stack52:inst2|lpm_ff:inst30|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4  ; g08_stack52:inst2|lpm_ff:inst30|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5  ; g08_stack52:inst2|lpm_ff:inst30|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1  ; g08_stack52:inst2|lpm_ff:inst30|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2  ; g08_stack52:inst2|lpm_ff:inst30|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3  ; g08_stack52:inst2|lpm_ff:inst30|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4  ; g08_stack52:inst2|lpm_ff:inst30|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5  ; g08_stack52:inst2|lpm_ff:inst30|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1  ; g08_stack52:inst2|lpm_ff:inst30|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2  ; g08_stack52:inst2|lpm_ff:inst30|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3  ; g08_stack52:inst2|lpm_ff:inst30|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4  ; g08_stack52:inst2|lpm_ff:inst30|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5  ; g08_stack52:inst2|lpm_ff:inst30|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1  ; g08_stack52:inst2|lpm_ff:inst30|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2  ; g08_stack52:inst2|lpm_ff:inst30|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3  ; g08_stack52:inst2|lpm_ff:inst30|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4  ; g08_stack52:inst2|lpm_ff:inst30|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5  ; g08_stack52:inst2|lpm_ff:inst30|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1  ; g08_stack52:inst2|lpm_ff:inst30|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2  ; g08_stack52:inst2|lpm_ff:inst30|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3  ; g08_stack52:inst2|lpm_ff:inst30|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4  ; g08_stack52:inst2|lpm_ff:inst30|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.209 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5  ; g08_stack52:inst2|lpm_ff:inst30|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 3.176      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst94|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst94|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst94|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst94|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst94|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst94|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst94|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst94|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst94|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst94|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst94|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst94|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst94|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst94|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst94|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst94|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst94|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst94|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst94|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst94|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst94|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst94|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst94|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst94|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst94|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst94|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst94|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst94|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst94|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst94|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst94|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst94|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst94|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst94|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst94|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.169 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst94|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.122      ;
; -2.157 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst93|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.110      ;
; -2.157 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst93|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.110      ;
; -2.157 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst93|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.110      ;
; -2.157 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst93|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.110      ;
; -2.157 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst93|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.110      ;
; -2.157 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst93|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.110      ;
; -2.157 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst93|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.110      ;
; -2.157 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst93|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.110      ;
; -2.157 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst93|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.110      ;
; -2.157 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst93|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.110      ;
; -2.157 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst93|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.110      ;
; -2.157 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst93|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.110      ;
; -2.157 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst93|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.110      ;
; -2.157 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst93|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.110      ;
; -2.157 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst93|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.110      ;
; -2.157 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst93|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.110      ;
; -2.157 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst93|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.110      ;
; -2.157 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst93|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.110      ;
; -2.157 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst93|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.110      ;
; -2.157 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst93|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.110      ;
; -2.157 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst93|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.110      ;
; -2.157 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst93|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.110      ;
; -2.157 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst93|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.110      ;
; -2.157 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst93|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.110      ;
; -2.157 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst93|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.110      ;
; -2.157 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst93|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.110      ;
; -2.157 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst93|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.110      ;
; -2.157 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst93|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.110      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.239 ; g08_stack52:inst2|lpm_ff:inst30|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst29|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; g08_stack52:inst2|lpm_ff:inst61|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst62|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; g08_stack52:inst2|lpm_ff:inst29|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst30|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; g08_stack52:inst2|lpm_ff:inst35|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst37|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; g08_stack52:inst2|lpm_ff:inst79|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst76|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; g08_stack52:inst2|lpm_ff:inst30|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst29|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; g08_stack52:inst2|lpm_ff:inst93|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst94|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; g08_stack52:inst2|lpm_ff:inst29|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst30|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; g08_stack52:inst2|lpm_ff:inst14|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst13|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; g08_stack52:inst2|lpm_ff:inst35|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst37|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; g08_stack52:inst2|lpm_ff:inst76|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst79|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.399      ;
; 0.249 ; g08_stack52:inst2|lpm_ff:inst79|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst76|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.401      ;
; 0.251 ; g08_stack52:inst2|lpm_ff:inst79|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst76|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; g08_stack52:inst2|lpm_ff:inst65|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst66|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.403      ;
; 0.328 ; g08_stack52:inst2|lpm_ff:inst76|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst79|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.480      ;
; 0.332 ; g08_stack52:inst2|lpm_ff:inst66|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst69|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.001      ; 0.485      ;
; 0.332 ; g08_stack52:inst2|lpm_ff:inst30|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst29|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.484      ;
; 0.335 ; g08_stack52:inst2|lpm_ff:inst75|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst73|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.487      ;
; 0.337 ; g08_stack52:inst2|lpm_ff:inst33|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst35|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.489      ;
; 0.337 ; g08_stack52:inst2|lpm_ff:inst35|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst33|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.489      ;
; 0.342 ; g08_stack52:inst2|lpm_ff:inst35|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst33|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.494      ;
; 0.357 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[10] ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[10] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.509      ;
; 0.359 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[11] ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[11] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[19] ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[19] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; g08_stack52:inst2|lpm_ff:inst93|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst94|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; g08_stack52:inst2|lpm_ff:inst65|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst66|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[1]  ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; g08_stack52:inst2|lpm_ff:inst9|dffs[5]                                                                          ; g08_stack52:inst2|lpm_ff:inst11|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; g08_stack52:inst2|lpm_ff:inst79|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst76|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; g08_stack52:inst2|lpm_ff:inst76|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst79|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; g08_stack52:inst2|lpm_ff:inst94|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst93|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; g08_stack52:inst2|lpm_ff:inst75|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst73|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; g08_stack52:inst2|lpm_ff:inst14|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst13|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; g08_stack52:inst2|lpm_ff:inst79|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst76|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; g08_stack52:inst2|lpm_ff:inst89|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst90|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; g08_stack52:inst2|lpm_ff:inst80|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst83|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; g08_stack52:inst2|lpm_ff:inst57|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst59|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; g08_stack52:inst2|lpm_ff:inst26|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst25|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; g08_stack52:inst2|lpm_ff:inst85|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst87|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[12] ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[12] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[14] ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[14] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[17] ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[17] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; g08_stack52:inst2|lpm_ff:inst25|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst26|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; g08_stack52:inst2|lpm_ff:inst69|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst71|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; g08_stack52:inst2|lpm_ff:inst76|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst79|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; g08_stack52:inst2|lpm_ff:inst57|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst59|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; g08_stack52:inst2|lpm_ff:inst3|dffs[3]                                                                          ; g08_stack52:inst2|lpm_ff:inst|dffs[3]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; g08_stack52:inst2|lpm_ff:inst6|dffs[3]                                                                          ; g08_stack52:inst2|lpm_ff:inst5|dffs[3]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; g08_stack52:inst2|lpm_ff:inst11|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst9|dffs[5]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; g08_stack52:inst2|lpm_ff:inst62|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst61|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; g08_stack52:inst2|lpm_ff:inst57|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst59|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; g08_stack52:inst2|lpm_ff:inst79|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst76|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; g08_stack52:inst2|lpm_ff:inst54|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst53|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; g08_stack52:inst2|lpm_ff:inst41|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst42|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; g08_stack52:inst2|lpm_ff:inst3|dffs[1]                                                                          ; g08_stack52:inst2|lpm_ff:inst|dffs[1]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; g08_stack52:inst2|lpm_ff:inst5|dffs[1]                                                                          ; g08_stack52:inst2|lpm_ff:inst6|dffs[1]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[7]  ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; g08_stack52:inst2|lpm_ff:inst5|dffs[3]                                                                          ; g08_stack52:inst2|lpm_ff:inst6|dffs[3]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; g08_stack52:inst2|lpm_ff:inst13|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst14|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; g08_stack52:inst2|lpm_ff:inst90|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst89|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; g08_stack52:inst2|lpm_ff:inst11|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst9|dffs[0]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; g08_stack52:inst2|lpm_ff:inst61|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst62|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; g08_stack52:inst2|lpm_ff:inst87|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst85|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; g08_stack52:inst2|lpm_ff:inst61|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst62|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; g08_stack52:inst2|lpm_ff:inst21|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst23|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[9]  ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; g08_stack52:inst2|lpm_ff:inst85|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst87|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; g08_stack52:inst2|lpm_ff:inst76|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst79|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; g08_stack52:inst2|lpm_ff:inst9|dffs[0]                                                                          ; g08_stack52:inst2|lpm_ff:inst11|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; g08_stack52:inst2|lpm_ff:inst23|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst21|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[3]  ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[4]      ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[4]      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0]      ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0]      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g08_stack52:inst2|lpm_ff:inst|dffs[4]                                                                           ; g08_stack52:inst2|lpm_ff:inst3|dffs[4]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g08_stack52:inst2|lpm_ff:inst47|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst45|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g08_stack52:inst2|lpm_ff:inst57|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst59|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g08_stack52:inst2|lpm_ff:inst62|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst61|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g08_stack52:inst2|lpm_ff:inst73|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst75|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g08_stack52:inst2|lpm_ff:inst30|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst29|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g08_stack52:inst2|lpm_ff:inst26|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst25|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g08_stack52:inst2|lpm_ff:inst|dffs[3]                                                                           ; g08_stack52:inst2|lpm_ff:inst3|dffs[3]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g08_stack52:inst2|lpm_ff:inst11|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst9|dffs[3]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g08_stack52:inst2|lpm_ff:inst14|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst13|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g08_stack52:inst2|lpm_ff:inst41|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst42|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g08_stack52:inst2|lpm_ff:inst21|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst23|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g08_stack52:inst2|lpm_ff:inst85|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst87|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g08_stack52:inst2|lpm_ff:inst53|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst54|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g08_stack52:inst2|lpm_ff:inst37|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst35|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g08_stack52:inst2|lpm_ff:inst21|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst23|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g08_stack52:inst2|lpm_ff:inst|dffs[1]                                                                           ; g08_stack52:inst2|lpm_ff:inst3|dffs[1]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g08_stack52:inst2|lpm_ff:inst89|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst90|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g08_stack52:inst2|lpm_ff:inst90|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst89|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g08_stack52:inst2|lpm_ff:inst53|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst54|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g08_stack52:inst2|lpm_ff:inst35|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst37|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; g08_stack52:inst2|lpm_ff:inst21|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst23|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; g08_stack52:inst2|lpm_ff:inst35|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst37|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; g08_stack52:inst2|lpm_ff:inst61|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst62|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; g08_stack52:inst2|lpm_ff:inst80|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst83|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; g08_stack52:inst2|lpm_ff:inst41|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst42|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; g08_stack52:inst2|lpm_ff:inst59|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst57|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.519      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[0]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[0]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[10]                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[10]                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[11]                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[11]                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[12]                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[12]                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[13]                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[13]                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[14]                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[14]                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[15]                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[15]                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[16]                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[16]                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[17]                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[17]                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[18]                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[18]                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[19]                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[19]                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[1]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[1]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[20]                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[20]                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[2]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[2]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[3]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[3]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[4]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[4]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[5]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[5]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[6]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[6]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[7]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[7]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[8]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[8]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[9]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[9]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0]                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0]                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1]                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1]                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[2]                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[2]                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[3]                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[3]                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[4]                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[4]                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5]                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5]                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[0]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[0]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[1]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[1]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[2]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[2]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[3]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[3]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[4]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[4]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[5]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[5]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[0]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[0]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[1]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[1]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[2]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[2]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[3]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[3]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[4]                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ADDR[*]   ; CLK        ; 0.127  ; 0.127  ; Rise       ; CLK             ;
;  ADDR[0]  ; CLK        ; -0.396 ; -0.396 ; Rise       ; CLK             ;
;  ADDR[1]  ; CLK        ; 0.035  ; 0.035  ; Rise       ; CLK             ;
;  ADDR[2]  ; CLK        ; -0.094 ; -0.094 ; Rise       ; CLK             ;
;  ADDR[3]  ; CLK        ; 0.025  ; 0.025  ; Rise       ; CLK             ;
;  ADDR[4]  ; CLK        ; -0.422 ; -0.422 ; Rise       ; CLK             ;
;  ADDR[5]  ; CLK        ; 0.127  ; 0.127  ; Rise       ; CLK             ;
; BUTTON    ; CLK        ; 2.687  ; 2.687  ; Rise       ; CLK             ;
; MODE[*]   ; CLK        ; 0.778  ; 0.778  ; Rise       ; CLK             ;
;  MODE[0]  ; CLK        ; 0.778  ; 0.778  ; Rise       ; CLK             ;
;  MODE[1]  ; CLK        ; 0.664  ; 0.664  ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ADDR[*]   ; CLK        ; 0.576  ; 0.576  ; Rise       ; CLK             ;
;  ADDR[0]  ; CLK        ; 0.545  ; 0.545  ; Rise       ; CLK             ;
;  ADDR[1]  ; CLK        ; 0.145  ; 0.145  ; Rise       ; CLK             ;
;  ADDR[2]  ; CLK        ; 0.495  ; 0.495  ; Rise       ; CLK             ;
;  ADDR[3]  ; CLK        ; 0.237  ; 0.237  ; Rise       ; CLK             ;
;  ADDR[4]  ; CLK        ; 0.576  ; 0.576  ; Rise       ; CLK             ;
;  ADDR[5]  ; CLK        ; 0.151  ; 0.151  ; Rise       ; CLK             ;
; BUTTON    ; CLK        ; -2.330 ; -2.330 ; Rise       ; CLK             ;
; MODE[*]   ; CLK        ; 0.427  ; 0.427  ; Rise       ; CLK             ;
;  MODE[0]  ; CLK        ; 0.381  ; 0.381  ; Rise       ; CLK             ;
;  MODE[1]  ; CLK        ; 0.427  ; 0.427  ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; NUMS[*]   ; CLK        ; 4.241  ; 4.241  ; Rise       ; CLK             ;
;  NUMS[0]  ; CLK        ; 4.095  ; 4.095  ; Rise       ; CLK             ;
;  NUMS[1]  ; CLK        ; 4.066  ; 4.066  ; Rise       ; CLK             ;
;  NUMS[2]  ; CLK        ; 4.158  ; 4.158  ; Rise       ; CLK             ;
;  NUMS[3]  ; CLK        ; 4.213  ; 4.213  ; Rise       ; CLK             ;
;  NUMS[4]  ; CLK        ; 4.211  ; 4.211  ; Rise       ; CLK             ;
;  NUMS[5]  ; CLK        ; 4.241  ; 4.241  ; Rise       ; CLK             ;
; SEG_1[*]  ; CLK        ; 9.807  ; 9.807  ; Rise       ; CLK             ;
;  SEG_1[0] ; CLK        ; 9.673  ; 9.673  ; Rise       ; CLK             ;
;  SEG_1[1] ; CLK        ; 9.761  ; 9.761  ; Rise       ; CLK             ;
;  SEG_1[2] ; CLK        ; 9.763  ; 9.763  ; Rise       ; CLK             ;
;  SEG_1[3] ; CLK        ; 9.765  ; 9.765  ; Rise       ; CLK             ;
;  SEG_1[4] ; CLK        ; 9.773  ; 9.773  ; Rise       ; CLK             ;
;  SEG_1[5] ; CLK        ; 9.807  ; 9.807  ; Rise       ; CLK             ;
; SEG_2[*]  ; CLK        ; 10.685 ; 10.685 ; Rise       ; CLK             ;
;  SEG_2[0] ; CLK        ; 10.669 ; 10.669 ; Rise       ; CLK             ;
;  SEG_2[1] ; CLK        ; 10.685 ; 10.685 ; Rise       ; CLK             ;
;  SEG_2[2] ; CLK        ; 10.682 ; 10.682 ; Rise       ; CLK             ;
;  SEG_2[3] ; CLK        ; 10.565 ; 10.565 ; Rise       ; CLK             ;
;  SEG_2[4] ; CLK        ; 10.573 ; 10.573 ; Rise       ; CLK             ;
;  SEG_2[5] ; CLK        ; 10.577 ; 10.577 ; Rise       ; CLK             ;
;  SEG_2[6] ; CLK        ; 10.576 ; 10.576 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; NUMS[*]   ; CLK        ; 4.066 ; 4.066 ; Rise       ; CLK             ;
;  NUMS[0]  ; CLK        ; 4.095 ; 4.095 ; Rise       ; CLK             ;
;  NUMS[1]  ; CLK        ; 4.066 ; 4.066 ; Rise       ; CLK             ;
;  NUMS[2]  ; CLK        ; 4.158 ; 4.158 ; Rise       ; CLK             ;
;  NUMS[3]  ; CLK        ; 4.213 ; 4.213 ; Rise       ; CLK             ;
;  NUMS[4]  ; CLK        ; 4.211 ; 4.211 ; Rise       ; CLK             ;
;  NUMS[5]  ; CLK        ; 4.241 ; 4.241 ; Rise       ; CLK             ;
; SEG_1[*]  ; CLK        ; 6.241 ; 6.241 ; Rise       ; CLK             ;
;  SEG_1[0] ; CLK        ; 6.241 ; 6.241 ; Rise       ; CLK             ;
;  SEG_1[1] ; CLK        ; 6.348 ; 6.348 ; Rise       ; CLK             ;
;  SEG_1[2] ; CLK        ; 6.339 ; 6.339 ; Rise       ; CLK             ;
;  SEG_1[3] ; CLK        ; 6.337 ; 6.337 ; Rise       ; CLK             ;
;  SEG_1[4] ; CLK        ; 6.350 ; 6.350 ; Rise       ; CLK             ;
;  SEG_1[5] ; CLK        ; 6.383 ; 6.383 ; Rise       ; CLK             ;
; SEG_2[*]  ; CLK        ; 6.327 ; 6.327 ; Rise       ; CLK             ;
;  SEG_2[0] ; CLK        ; 6.427 ; 6.427 ; Rise       ; CLK             ;
;  SEG_2[1] ; CLK        ; 6.460 ; 6.460 ; Rise       ; CLK             ;
;  SEG_2[2] ; CLK        ; 6.446 ; 6.446 ; Rise       ; CLK             ;
;  SEG_2[3] ; CLK        ; 6.327 ; 6.327 ; Rise       ; CLK             ;
;  SEG_2[4] ; CLK        ; 6.331 ; 6.331 ; Rise       ; CLK             ;
;  SEG_2[5] ; CLK        ; 6.338 ; 6.338 ; Rise       ; CLK             ;
;  SEG_2[6] ; CLK        ; 6.346 ; 6.346 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; ADDR[0]    ; ADDR_L0     ; 2.896 ;       ;       ; 2.896 ;
; ADDR[0]    ; SEG_1[0]    ; 8.645 ; 8.645 ; 8.645 ; 8.645 ;
; ADDR[0]    ; SEG_1[1]    ; 8.733 ; 8.733 ; 8.733 ; 8.733 ;
; ADDR[0]    ; SEG_1[2]    ; 8.735 ; 8.735 ; 8.735 ; 8.735 ;
; ADDR[0]    ; SEG_1[3]    ; 8.737 ; 8.737 ; 8.737 ; 8.737 ;
; ADDR[0]    ; SEG_1[4]    ; 8.745 ; 8.745 ; 8.745 ; 8.745 ;
; ADDR[0]    ; SEG_1[5]    ; 8.779 ; 8.779 ; 8.779 ; 8.779 ;
; ADDR[0]    ; SEG_2[0]    ; 9.641 ; 9.641 ; 9.641 ; 9.641 ;
; ADDR[0]    ; SEG_2[1]    ; 9.657 ; 9.657 ; 9.657 ; 9.657 ;
; ADDR[0]    ; SEG_2[2]    ; 9.654 ; 9.654 ; 9.654 ; 9.654 ;
; ADDR[0]    ; SEG_2[3]    ; 9.537 ; 9.537 ; 9.537 ; 9.537 ;
; ADDR[0]    ; SEG_2[4]    ; 9.545 ; 9.545 ; 9.545 ; 9.545 ;
; ADDR[0]    ; SEG_2[5]    ; 9.549 ; 9.549 ; 9.549 ; 9.549 ;
; ADDR[0]    ; SEG_2[6]    ; 9.548 ; 9.548 ; 9.548 ; 9.548 ;
; ADDR[1]    ; ADDR_L1     ; 2.818 ;       ;       ; 2.818 ;
; ADDR[1]    ; SEG_1[0]    ; 8.683 ; 8.683 ; 8.683 ; 8.683 ;
; ADDR[1]    ; SEG_1[1]    ; 8.771 ; 8.771 ; 8.771 ; 8.771 ;
; ADDR[1]    ; SEG_1[2]    ; 8.773 ; 8.773 ; 8.773 ; 8.773 ;
; ADDR[1]    ; SEG_1[3]    ; 8.775 ; 8.775 ; 8.775 ; 8.775 ;
; ADDR[1]    ; SEG_1[4]    ; 8.783 ; 8.783 ; 8.783 ; 8.783 ;
; ADDR[1]    ; SEG_1[5]    ; 8.817 ; 8.817 ; 8.817 ; 8.817 ;
; ADDR[1]    ; SEG_2[0]    ; 9.679 ; 9.679 ; 9.679 ; 9.679 ;
; ADDR[1]    ; SEG_2[1]    ; 9.695 ; 9.695 ; 9.695 ; 9.695 ;
; ADDR[1]    ; SEG_2[2]    ; 9.692 ; 9.692 ; 9.692 ; 9.692 ;
; ADDR[1]    ; SEG_2[3]    ; 9.575 ; 9.575 ; 9.575 ; 9.575 ;
; ADDR[1]    ; SEG_2[4]    ; 9.583 ; 9.583 ; 9.583 ; 9.583 ;
; ADDR[1]    ; SEG_2[5]    ; 9.587 ; 9.587 ; 9.587 ; 9.587 ;
; ADDR[1]    ; SEG_2[6]    ; 9.586 ; 9.586 ; 9.586 ; 9.586 ;
; ADDR[2]    ; ADDR_L2     ; 3.088 ;       ;       ; 3.088 ;
; ADDR[2]    ; SEG_1[0]    ; 8.701 ; 8.701 ; 8.701 ; 8.701 ;
; ADDR[2]    ; SEG_1[1]    ; 8.617 ; 8.789 ; 8.789 ; 8.617 ;
; ADDR[2]    ; SEG_1[2]    ; 8.791 ; 8.791 ; 8.791 ; 8.791 ;
; ADDR[2]    ; SEG_1[3]    ; 8.793 ; 8.793 ; 8.793 ; 8.793 ;
; ADDR[2]    ; SEG_1[4]    ; 8.629 ; 8.801 ; 8.801 ; 8.629 ;
; ADDR[2]    ; SEG_1[5]    ; 8.835 ; 8.835 ; 8.835 ; 8.835 ;
; ADDR[2]    ; SEG_2[0]    ; 9.697 ; 9.697 ; 9.697 ; 9.697 ;
; ADDR[2]    ; SEG_2[1]    ; 9.713 ; 9.713 ; 9.713 ; 9.713 ;
; ADDR[2]    ; SEG_2[2]    ; 9.710 ; 9.710 ; 9.710 ; 9.710 ;
; ADDR[2]    ; SEG_2[3]    ; 9.593 ; 9.593 ; 9.593 ; 9.593 ;
; ADDR[2]    ; SEG_2[4]    ; 9.601 ; 9.601 ; 9.601 ; 9.601 ;
; ADDR[2]    ; SEG_2[5]    ; 9.605 ; 9.605 ; 9.605 ; 9.605 ;
; ADDR[2]    ; SEG_2[6]    ; 9.604 ; 9.604 ; 9.604 ; 9.604 ;
; ADDR[3]    ; ADDR_L3     ; 3.006 ;       ;       ; 3.006 ;
; ADDR[3]    ; SEG_1[0]    ; 8.054 ; 8.054 ; 8.054 ; 8.054 ;
; ADDR[3]    ; SEG_1[1]    ; 7.842 ; 8.142 ; 8.142 ; 7.842 ;
; ADDR[3]    ; SEG_1[2]    ; 8.144 ; 8.144 ; 8.144 ; 8.144 ;
; ADDR[3]    ; SEG_1[3]    ; 8.146 ; 8.146 ; 8.146 ; 8.146 ;
; ADDR[3]    ; SEG_1[4]    ; 7.854 ; 8.154 ; 8.154 ; 7.854 ;
; ADDR[3]    ; SEG_1[5]    ; 8.188 ; 8.188 ; 8.188 ; 8.188 ;
; ADDR[3]    ; SEG_2[0]    ; 9.050 ; 9.050 ; 9.050 ; 9.050 ;
; ADDR[3]    ; SEG_2[1]    ; 9.066 ; 9.066 ; 9.066 ; 9.066 ;
; ADDR[3]    ; SEG_2[2]    ; 9.063 ; 9.063 ; 9.063 ; 9.063 ;
; ADDR[3]    ; SEG_2[3]    ; 8.946 ; 8.946 ; 8.946 ; 8.946 ;
; ADDR[3]    ; SEG_2[4]    ; 8.954 ; 8.954 ; 8.954 ; 8.954 ;
; ADDR[3]    ; SEG_2[5]    ; 8.958 ; 8.958 ; 8.958 ; 8.958 ;
; ADDR[3]    ; SEG_2[6]    ; 8.957 ; 8.957 ; 8.957 ; 8.957 ;
; ADDR[4]    ; ADDR_L4     ; 2.570 ;       ;       ; 2.570 ;
; ADDR[4]    ; SEG_1[0]    ; 7.657 ; 7.657 ; 7.657 ; 7.657 ;
; ADDR[4]    ; SEG_1[1]    ; 7.154 ; 7.745 ; 7.745 ; 7.154 ;
; ADDR[4]    ; SEG_1[2]    ; 7.747 ; 7.747 ; 7.747 ; 7.747 ;
; ADDR[4]    ; SEG_1[3]    ; 7.749 ; 7.749 ; 7.749 ; 7.749 ;
; ADDR[4]    ; SEG_1[4]    ; 7.166 ; 7.757 ; 7.757 ; 7.166 ;
; ADDR[4]    ; SEG_1[5]    ; 7.791 ; 7.791 ; 7.791 ; 7.791 ;
; ADDR[4]    ; SEG_2[0]    ; 8.653 ; 8.653 ; 8.653 ; 8.653 ;
; ADDR[4]    ; SEG_2[1]    ; 8.669 ; 8.669 ; 8.669 ; 8.669 ;
; ADDR[4]    ; SEG_2[2]    ; 8.666 ; 8.666 ; 8.666 ; 8.666 ;
; ADDR[4]    ; SEG_2[3]    ; 8.549 ; 8.549 ; 8.549 ; 8.549 ;
; ADDR[4]    ; SEG_2[4]    ; 8.557 ; 8.557 ; 8.557 ; 8.557 ;
; ADDR[4]    ; SEG_2[5]    ; 8.561 ; 8.561 ; 8.561 ; 8.561 ;
; ADDR[4]    ; SEG_2[6]    ; 8.560 ; 8.560 ; 8.560 ; 8.560 ;
; ADDR[5]    ; ADDR_L5     ; 3.249 ;       ;       ; 3.249 ;
; ADDR[5]    ; SEG_1[0]    ; 8.143 ; 8.143 ; 8.143 ; 8.143 ;
; ADDR[5]    ; SEG_1[1]    ; 7.814 ; 8.231 ; 8.231 ; 7.814 ;
; ADDR[5]    ; SEG_1[2]    ; 8.233 ; 8.233 ; 8.233 ; 8.233 ;
; ADDR[5]    ; SEG_1[3]    ; 8.235 ; 8.235 ; 8.235 ; 8.235 ;
; ADDR[5]    ; SEG_1[4]    ; 7.826 ; 8.243 ; 8.243 ; 7.826 ;
; ADDR[5]    ; SEG_1[5]    ; 8.277 ; 8.277 ; 8.277 ; 8.277 ;
; ADDR[5]    ; SEG_2[0]    ; 9.139 ; 9.139 ; 9.139 ; 9.139 ;
; ADDR[5]    ; SEG_2[1]    ; 9.155 ; 9.155 ; 9.155 ; 9.155 ;
; ADDR[5]    ; SEG_2[2]    ; 9.152 ; 9.152 ; 9.152 ; 9.152 ;
; ADDR[5]    ; SEG_2[3]    ; 9.035 ; 9.035 ; 9.035 ; 9.035 ;
; ADDR[5]    ; SEG_2[4]    ; 9.043 ; 9.043 ; 9.043 ; 9.043 ;
; ADDR[5]    ; SEG_2[5]    ; 9.047 ; 9.047 ; 9.047 ; 9.047 ;
; ADDR[5]    ; SEG_2[6]    ; 9.046 ; 9.046 ; 9.046 ; 9.046 ;
; MODE[0]    ; MODE_L0     ; 2.289 ;       ;       ; 2.289 ;
; MODE[1]    ; MODE_L1     ; 2.423 ;       ;       ; 2.423 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; ADDR[0]    ; ADDR_L0     ; 2.896 ;       ;       ; 2.896 ;
; ADDR[0]    ; SEG_1[0]    ; 5.437 ; 5.437 ; 5.437 ; 5.437 ;
; ADDR[0]    ; SEG_1[1]    ; 5.525 ; 5.525 ; 5.525 ; 5.525 ;
; ADDR[0]    ; SEG_1[2]    ; 5.527 ; 5.527 ; 5.527 ; 5.527 ;
; ADDR[0]    ; SEG_1[3]    ; 5.529 ; 5.529 ; 5.529 ; 5.529 ;
; ADDR[0]    ; SEG_1[4]    ; 5.537 ; 5.537 ; 5.537 ; 5.537 ;
; ADDR[0]    ; SEG_1[5]    ; 5.571 ; 5.571 ; 5.571 ; 5.571 ;
; ADDR[0]    ; SEG_2[0]    ; 5.403 ; 5.403 ; 5.403 ; 5.403 ;
; ADDR[0]    ; SEG_2[1]    ; 5.436 ; 5.436 ; 5.436 ; 5.436 ;
; ADDR[0]    ; SEG_2[2]    ; 5.422 ; 5.422 ; 5.422 ; 5.422 ;
; ADDR[0]    ; SEG_2[3]    ; 5.303 ; 5.303 ; 5.303 ; 5.303 ;
; ADDR[0]    ; SEG_2[4]    ; 5.307 ; 5.307 ; 5.307 ; 5.307 ;
; ADDR[0]    ; SEG_2[5]    ; 5.314 ; 5.314 ; 5.314 ; 5.314 ;
; ADDR[0]    ; SEG_2[6]    ; 5.322 ; 5.322 ; 5.322 ; 5.322 ;
; ADDR[1]    ; ADDR_L1     ; 2.818 ;       ;       ; 2.818 ;
; ADDR[1]    ; SEG_1[0]    ; 5.362 ; 5.362 ; 5.362 ; 5.362 ;
; ADDR[1]    ; SEG_1[1]    ; 5.450 ; 5.585 ; 5.585 ; 5.450 ;
; ADDR[1]    ; SEG_1[2]    ; 5.452 ; 5.452 ; 5.452 ; 5.452 ;
; ADDR[1]    ; SEG_1[3]    ; 5.454 ; 5.454 ; 5.454 ; 5.454 ;
; ADDR[1]    ; SEG_1[4]    ; 5.462 ; 5.587 ; 5.587 ; 5.462 ;
; ADDR[1]    ; SEG_1[5]    ; 5.496 ; 5.496 ; 5.496 ; 5.496 ;
; ADDR[1]    ; SEG_2[0]    ; 5.644 ; 5.644 ; 5.644 ; 5.644 ;
; ADDR[1]    ; SEG_2[1]    ; 5.662 ; 5.662 ; 5.662 ; 5.662 ;
; ADDR[1]    ; SEG_2[2]    ; 5.659 ; 5.659 ; 5.659 ; 5.659 ;
; ADDR[1]    ; SEG_2[3]    ; 5.544 ; 5.544 ; 5.544 ; 5.544 ;
; ADDR[1]    ; SEG_2[4]    ; 5.548 ; 5.548 ; 5.548 ; 5.548 ;
; ADDR[1]    ; SEG_2[5]    ; 5.555 ; 5.555 ; 5.555 ; 5.555 ;
; ADDR[1]    ; SEG_2[6]    ; 5.552 ; 5.552 ; 5.552 ; 5.552 ;
; ADDR[2]    ; ADDR_L2     ; 3.088 ;       ;       ; 3.088 ;
; ADDR[2]    ; SEG_1[0]    ; 5.162 ; 5.162 ; 5.162 ; 5.162 ;
; ADDR[2]    ; SEG_1[1]    ; 5.430 ; 5.269 ; 5.269 ; 5.430 ;
; ADDR[2]    ; SEG_1[2]    ; 5.260 ; 5.260 ; 5.260 ; 5.260 ;
; ADDR[2]    ; SEG_1[3]    ; 5.258 ; 5.258 ; 5.258 ; 5.258 ;
; ADDR[2]    ; SEG_1[4]    ; 5.432 ; 5.271 ; 5.271 ; 5.432 ;
; ADDR[2]    ; SEG_1[5]    ; 5.304 ; 5.304 ; 5.304 ; 5.304 ;
; ADDR[2]    ; SEG_2[0]    ; 5.343 ; 5.343 ; 5.343 ; 5.343 ;
; ADDR[2]    ; SEG_2[1]    ; 5.376 ; 5.376 ; 5.376 ; 5.376 ;
; ADDR[2]    ; SEG_2[2]    ; 5.362 ; 5.362 ; 5.362 ; 5.362 ;
; ADDR[2]    ; SEG_2[3]    ; 5.243 ; 5.243 ; 5.243 ; 5.243 ;
; ADDR[2]    ; SEG_2[4]    ; 5.247 ; 5.247 ; 5.247 ; 5.247 ;
; ADDR[2]    ; SEG_2[5]    ; 5.254 ; 5.254 ; 5.254 ; 5.254 ;
; ADDR[2]    ; SEG_2[6]    ; 5.262 ; 5.262 ; 5.262 ; 5.262 ;
; ADDR[3]    ; ADDR_L3     ; 3.006 ;       ;       ; 3.006 ;
; ADDR[3]    ; SEG_1[0]    ; 5.189 ; 5.189 ; 5.189 ; 5.189 ;
; ADDR[3]    ; SEG_1[1]    ; 5.365 ; 5.296 ; 5.296 ; 5.365 ;
; ADDR[3]    ; SEG_1[2]    ; 5.287 ; 5.287 ; 5.287 ; 5.287 ;
; ADDR[3]    ; SEG_1[3]    ; 5.285 ; 5.285 ; 5.285 ; 5.285 ;
; ADDR[3]    ; SEG_1[4]    ; 5.377 ; 5.298 ; 5.298 ; 5.377 ;
; ADDR[3]    ; SEG_1[5]    ; 5.331 ; 5.331 ; 5.331 ; 5.331 ;
; ADDR[3]    ; SEG_2[0]    ; 5.243 ; 5.243 ; 5.243 ; 5.243 ;
; ADDR[3]    ; SEG_2[1]    ; 5.276 ; 5.276 ; 5.276 ; 5.276 ;
; ADDR[3]    ; SEG_2[2]    ; 5.262 ; 5.262 ; 5.262 ; 5.262 ;
; ADDR[3]    ; SEG_2[3]    ; 5.143 ; 5.143 ; 5.143 ; 5.143 ;
; ADDR[3]    ; SEG_2[4]    ; 5.147 ; 5.147 ; 5.147 ; 5.147 ;
; ADDR[3]    ; SEG_2[5]    ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; ADDR[3]    ; SEG_2[6]    ; 5.162 ; 5.162 ; 5.162 ; 5.162 ;
; ADDR[4]    ; ADDR_L4     ; 2.570 ;       ;       ; 2.570 ;
; ADDR[4]    ; SEG_1[0]    ; 4.689 ; 4.689 ; 4.689 ; 4.689 ;
; ADDR[4]    ; SEG_1[1]    ; 4.886 ; 4.796 ; 4.796 ; 4.886 ;
; ADDR[4]    ; SEG_1[2]    ; 4.787 ; 4.787 ; 4.787 ; 4.787 ;
; ADDR[4]    ; SEG_1[3]    ; 4.785 ; 4.785 ; 4.785 ; 4.785 ;
; ADDR[4]    ; SEG_1[4]    ; 4.888 ; 4.798 ; 4.798 ; 4.888 ;
; ADDR[4]    ; SEG_1[5]    ; 4.831 ; 4.831 ; 4.831 ; 4.831 ;
; ADDR[4]    ; SEG_2[0]    ; 4.953 ; 4.953 ; 4.953 ; 4.953 ;
; ADDR[4]    ; SEG_2[1]    ; 4.971 ; 4.971 ; 4.971 ; 4.971 ;
; ADDR[4]    ; SEG_2[2]    ; 4.968 ; 4.968 ; 4.968 ; 4.968 ;
; ADDR[4]    ; SEG_2[3]    ; 4.853 ; 4.853 ; 4.853 ; 4.853 ;
; ADDR[4]    ; SEG_2[4]    ; 4.857 ; 4.857 ; 4.857 ; 4.857 ;
; ADDR[4]    ; SEG_2[5]    ; 4.864 ; 4.864 ; 4.864 ; 4.864 ;
; ADDR[4]    ; SEG_2[6]    ; 4.861 ; 4.861 ; 4.861 ; 4.861 ;
; ADDR[5]    ; ADDR_L5     ; 3.249 ;       ;       ; 3.249 ;
; ADDR[5]    ; SEG_1[0]    ; 5.280 ; 5.280 ; 5.280 ; 5.280 ;
; ADDR[5]    ; SEG_1[1]    ; 6.027 ; 5.387 ; 5.387 ; 6.027 ;
; ADDR[5]    ; SEG_1[2]    ; 5.378 ; 5.378 ; 5.378 ; 5.378 ;
; ADDR[5]    ; SEG_1[3]    ; 5.376 ; 5.376 ; 5.376 ; 5.376 ;
; ADDR[5]    ; SEG_1[4]    ; 6.029 ; 5.389 ; 5.389 ; 6.029 ;
; ADDR[5]    ; SEG_1[5]    ; 5.422 ; 5.422 ; 5.422 ; 5.422 ;
; ADDR[5]    ; SEG_2[0]    ; 5.544 ; 5.544 ; 5.544 ; 5.544 ;
; ADDR[5]    ; SEG_2[1]    ; 5.562 ; 5.562 ; 5.562 ; 5.562 ;
; ADDR[5]    ; SEG_2[2]    ; 5.559 ; 5.559 ; 5.559 ; 5.559 ;
; ADDR[5]    ; SEG_2[3]    ; 5.444 ; 5.444 ; 5.444 ; 5.444 ;
; ADDR[5]    ; SEG_2[4]    ; 5.448 ; 5.448 ; 5.448 ; 5.448 ;
; ADDR[5]    ; SEG_2[5]    ; 5.455 ; 5.455 ; 5.455 ; 5.455 ;
; ADDR[5]    ; SEG_2[6]    ; 5.452 ; 5.452 ; 5.452 ; 5.452 ;
; MODE[0]    ; MODE_L0     ; 2.289 ;       ;       ; 2.289 ;
; MODE[1]    ; MODE_L1     ; 2.423 ;       ;       ; 2.423 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.397    ; 0.239 ; N/A      ; N/A     ; -1.814              ;
;  CLK             ; -5.397    ; 0.239 ; N/A      ; N/A     ; -1.814              ;
; Design-wide TNS  ; -1679.925 ; 0.0   ; 0.0      ; 0.0     ; -459.425            ;
;  CLK             ; -1679.925 ; 0.000 ; N/A      ; N/A     ; -459.425            ;
+------------------+-----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ADDR[*]   ; CLK        ; 1.477 ; 1.477 ; Rise       ; CLK             ;
;  ADDR[0]  ; CLK        ; 0.304 ; 0.304 ; Rise       ; CLK             ;
;  ADDR[1]  ; CLK        ; 1.295 ; 1.295 ; Rise       ; CLK             ;
;  ADDR[2]  ; CLK        ; 0.957 ; 0.957 ; Rise       ; CLK             ;
;  ADDR[3]  ; CLK        ; 1.124 ; 1.124 ; Rise       ; CLK             ;
;  ADDR[4]  ; CLK        ; 0.204 ; 0.204 ; Rise       ; CLK             ;
;  ADDR[5]  ; CLK        ; 1.477 ; 1.477 ; Rise       ; CLK             ;
; BUTTON    ; CLK        ; 6.035 ; 6.035 ; Rise       ; CLK             ;
; MODE[*]   ; CLK        ; 2.952 ; 2.952 ; Rise       ; CLK             ;
;  MODE[0]  ; CLK        ; 2.952 ; 2.952 ; Rise       ; CLK             ;
;  MODE[1]  ; CLK        ; 2.845 ; 2.845 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ADDR[*]   ; CLK        ; 0.576  ; 0.576  ; Rise       ; CLK             ;
;  ADDR[0]  ; CLK        ; 0.545  ; 0.545  ; Rise       ; CLK             ;
;  ADDR[1]  ; CLK        ; 0.145  ; 0.145  ; Rise       ; CLK             ;
;  ADDR[2]  ; CLK        ; 0.495  ; 0.495  ; Rise       ; CLK             ;
;  ADDR[3]  ; CLK        ; 0.237  ; 0.237  ; Rise       ; CLK             ;
;  ADDR[4]  ; CLK        ; 0.576  ; 0.576  ; Rise       ; CLK             ;
;  ADDR[5]  ; CLK        ; 0.151  ; 0.151  ; Rise       ; CLK             ;
; BUTTON    ; CLK        ; -2.330 ; -2.330 ; Rise       ; CLK             ;
; MODE[*]   ; CLK        ; 0.427  ; 0.427  ; Rise       ; CLK             ;
;  MODE[0]  ; CLK        ; 0.381  ; 0.381  ; Rise       ; CLK             ;
;  MODE[1]  ; CLK        ; 0.427  ; 0.427  ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; NUMS[*]   ; CLK        ; 8.151  ; 8.151  ; Rise       ; CLK             ;
;  NUMS[0]  ; CLK        ; 7.805  ; 7.805  ; Rise       ; CLK             ;
;  NUMS[1]  ; CLK        ; 7.756  ; 7.756  ; Rise       ; CLK             ;
;  NUMS[2]  ; CLK        ; 8.009  ; 8.009  ; Rise       ; CLK             ;
;  NUMS[3]  ; CLK        ; 8.120  ; 8.120  ; Rise       ; CLK             ;
;  NUMS[4]  ; CLK        ; 8.111  ; 8.111  ; Rise       ; CLK             ;
;  NUMS[5]  ; CLK        ; 8.151  ; 8.151  ; Rise       ; CLK             ;
; SEG_1[*]  ; CLK        ; 22.718 ; 22.718 ; Rise       ; CLK             ;
;  SEG_1[0] ; CLK        ; 22.372 ; 22.372 ; Rise       ; CLK             ;
;  SEG_1[1] ; CLK        ; 22.675 ; 22.675 ; Rise       ; CLK             ;
;  SEG_1[2] ; CLK        ; 22.677 ; 22.677 ; Rise       ; CLK             ;
;  SEG_1[3] ; CLK        ; 22.674 ; 22.674 ; Rise       ; CLK             ;
;  SEG_1[4] ; CLK        ; 22.683 ; 22.683 ; Rise       ; CLK             ;
;  SEG_1[5] ; CLK        ; 22.718 ; 22.718 ; Rise       ; CLK             ;
; SEG_2[*]  ; CLK        ; 25.239 ; 25.239 ; Rise       ; CLK             ;
;  SEG_2[0] ; CLK        ; 25.225 ; 25.225 ; Rise       ; CLK             ;
;  SEG_2[1] ; CLK        ; 25.238 ; 25.238 ; Rise       ; CLK             ;
;  SEG_2[2] ; CLK        ; 25.239 ; 25.239 ; Rise       ; CLK             ;
;  SEG_2[3] ; CLK        ; 24.909 ; 24.909 ; Rise       ; CLK             ;
;  SEG_2[4] ; CLK        ; 24.915 ; 24.915 ; Rise       ; CLK             ;
;  SEG_2[5] ; CLK        ; 24.931 ; 24.931 ; Rise       ; CLK             ;
;  SEG_2[6] ; CLK        ; 24.931 ; 24.931 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; NUMS[*]   ; CLK        ; 4.066 ; 4.066 ; Rise       ; CLK             ;
;  NUMS[0]  ; CLK        ; 4.095 ; 4.095 ; Rise       ; CLK             ;
;  NUMS[1]  ; CLK        ; 4.066 ; 4.066 ; Rise       ; CLK             ;
;  NUMS[2]  ; CLK        ; 4.158 ; 4.158 ; Rise       ; CLK             ;
;  NUMS[3]  ; CLK        ; 4.213 ; 4.213 ; Rise       ; CLK             ;
;  NUMS[4]  ; CLK        ; 4.211 ; 4.211 ; Rise       ; CLK             ;
;  NUMS[5]  ; CLK        ; 4.241 ; 4.241 ; Rise       ; CLK             ;
; SEG_1[*]  ; CLK        ; 6.241 ; 6.241 ; Rise       ; CLK             ;
;  SEG_1[0] ; CLK        ; 6.241 ; 6.241 ; Rise       ; CLK             ;
;  SEG_1[1] ; CLK        ; 6.348 ; 6.348 ; Rise       ; CLK             ;
;  SEG_1[2] ; CLK        ; 6.339 ; 6.339 ; Rise       ; CLK             ;
;  SEG_1[3] ; CLK        ; 6.337 ; 6.337 ; Rise       ; CLK             ;
;  SEG_1[4] ; CLK        ; 6.350 ; 6.350 ; Rise       ; CLK             ;
;  SEG_1[5] ; CLK        ; 6.383 ; 6.383 ; Rise       ; CLK             ;
; SEG_2[*]  ; CLK        ; 6.327 ; 6.327 ; Rise       ; CLK             ;
;  SEG_2[0] ; CLK        ; 6.427 ; 6.427 ; Rise       ; CLK             ;
;  SEG_2[1] ; CLK        ; 6.460 ; 6.460 ; Rise       ; CLK             ;
;  SEG_2[2] ; CLK        ; 6.446 ; 6.446 ; Rise       ; CLK             ;
;  SEG_2[3] ; CLK        ; 6.327 ; 6.327 ; Rise       ; CLK             ;
;  SEG_2[4] ; CLK        ; 6.331 ; 6.331 ; Rise       ; CLK             ;
;  SEG_2[5] ; CLK        ; 6.338 ; 6.338 ; Rise       ; CLK             ;
;  SEG_2[6] ; CLK        ; 6.346 ; 6.346 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; ADDR[0]    ; ADDR_L0     ; 6.024  ;        ;        ; 6.024  ;
; ADDR[0]    ; SEG_1[0]    ; 20.835 ; 20.835 ; 20.835 ; 20.835 ;
; ADDR[0]    ; SEG_1[1]    ; 21.138 ; 21.138 ; 21.138 ; 21.138 ;
; ADDR[0]    ; SEG_1[2]    ; 21.140 ; 21.140 ; 21.140 ; 21.140 ;
; ADDR[0]    ; SEG_1[3]    ; 21.137 ; 21.137 ; 21.137 ; 21.137 ;
; ADDR[0]    ; SEG_1[4]    ; 21.146 ; 21.146 ; 21.146 ; 21.146 ;
; ADDR[0]    ; SEG_1[5]    ; 21.181 ; 21.181 ; 21.181 ; 21.181 ;
; ADDR[0]    ; SEG_2[0]    ; 23.688 ; 23.688 ; 23.688 ; 23.688 ;
; ADDR[0]    ; SEG_2[1]    ; 23.701 ; 23.701 ; 23.701 ; 23.701 ;
; ADDR[0]    ; SEG_2[2]    ; 23.702 ; 23.702 ; 23.702 ; 23.702 ;
; ADDR[0]    ; SEG_2[3]    ; 23.372 ; 23.372 ; 23.372 ; 23.372 ;
; ADDR[0]    ; SEG_2[4]    ; 23.378 ; 23.378 ; 23.378 ; 23.378 ;
; ADDR[0]    ; SEG_2[5]    ; 23.394 ; 23.394 ; 23.394 ; 23.394 ;
; ADDR[0]    ; SEG_2[6]    ; 23.394 ; 23.394 ; 23.394 ; 23.394 ;
; ADDR[1]    ; ADDR_L1     ; 5.876  ;        ;        ; 5.876  ;
; ADDR[1]    ; SEG_1[0]    ; 21.225 ; 21.225 ; 21.225 ; 21.225 ;
; ADDR[1]    ; SEG_1[1]    ; 21.528 ; 21.528 ; 21.528 ; 21.528 ;
; ADDR[1]    ; SEG_1[2]    ; 21.530 ; 21.530 ; 21.530 ; 21.530 ;
; ADDR[1]    ; SEG_1[3]    ; 21.527 ; 21.527 ; 21.527 ; 21.527 ;
; ADDR[1]    ; SEG_1[4]    ; 21.536 ; 21.536 ; 21.536 ; 21.536 ;
; ADDR[1]    ; SEG_1[5]    ; 21.571 ; 21.571 ; 21.571 ; 21.571 ;
; ADDR[1]    ; SEG_2[0]    ; 24.078 ; 24.078 ; 24.078 ; 24.078 ;
; ADDR[1]    ; SEG_2[1]    ; 24.091 ; 24.091 ; 24.091 ; 24.091 ;
; ADDR[1]    ; SEG_2[2]    ; 24.092 ; 24.092 ; 24.092 ; 24.092 ;
; ADDR[1]    ; SEG_2[3]    ; 23.762 ; 23.762 ; 23.762 ; 23.762 ;
; ADDR[1]    ; SEG_2[4]    ; 23.768 ; 23.768 ; 23.768 ; 23.768 ;
; ADDR[1]    ; SEG_2[5]    ; 23.784 ; 23.784 ; 23.784 ; 23.784 ;
; ADDR[1]    ; SEG_2[6]    ; 23.784 ; 23.784 ; 23.784 ; 23.784 ;
; ADDR[2]    ; ADDR_L2     ; 6.270  ;        ;        ; 6.270  ;
; ADDR[2]    ; SEG_1[0]    ; 20.955 ; 20.955 ; 20.955 ; 20.955 ;
; ADDR[2]    ; SEG_1[1]    ; 20.764 ; 21.258 ; 21.258 ; 20.764 ;
; ADDR[2]    ; SEG_1[2]    ; 21.260 ; 21.260 ; 21.260 ; 21.260 ;
; ADDR[2]    ; SEG_1[3]    ; 21.257 ; 21.257 ; 21.257 ; 21.257 ;
; ADDR[2]    ; SEG_1[4]    ; 20.772 ; 21.266 ; 21.266 ; 20.772 ;
; ADDR[2]    ; SEG_1[5]    ; 21.301 ; 21.301 ; 21.301 ; 21.301 ;
; ADDR[2]    ; SEG_2[0]    ; 23.808 ; 23.808 ; 23.808 ; 23.808 ;
; ADDR[2]    ; SEG_2[1]    ; 23.821 ; 23.821 ; 23.821 ; 23.821 ;
; ADDR[2]    ; SEG_2[2]    ; 23.822 ; 23.822 ; 23.822 ; 23.822 ;
; ADDR[2]    ; SEG_2[3]    ; 23.492 ; 23.492 ; 23.492 ; 23.492 ;
; ADDR[2]    ; SEG_2[4]    ; 23.498 ; 23.498 ; 23.498 ; 23.498 ;
; ADDR[2]    ; SEG_2[5]    ; 23.514 ; 23.514 ; 23.514 ; 23.514 ;
; ADDR[2]    ; SEG_2[6]    ; 23.514 ; 23.514 ; 23.514 ; 23.514 ;
; ADDR[3]    ; ADDR_L3     ; 6.148  ;        ;        ; 6.148  ;
; ADDR[3]    ; SEG_1[0]    ; 19.005 ; 19.005 ; 19.005 ; 19.005 ;
; ADDR[3]    ; SEG_1[1]    ; 18.951 ; 19.308 ; 19.308 ; 18.951 ;
; ADDR[3]    ; SEG_1[2]    ; 19.310 ; 19.310 ; 19.310 ; 19.310 ;
; ADDR[3]    ; SEG_1[3]    ; 19.307 ; 19.307 ; 19.307 ; 19.307 ;
; ADDR[3]    ; SEG_1[4]    ; 18.959 ; 19.316 ; 19.316 ; 18.959 ;
; ADDR[3]    ; SEG_1[5]    ; 19.351 ; 19.351 ; 19.351 ; 19.351 ;
; ADDR[3]    ; SEG_2[0]    ; 21.858 ; 21.858 ; 21.858 ; 21.858 ;
; ADDR[3]    ; SEG_2[1]    ; 21.871 ; 21.871 ; 21.871 ; 21.871 ;
; ADDR[3]    ; SEG_2[2]    ; 21.872 ; 21.872 ; 21.872 ; 21.872 ;
; ADDR[3]    ; SEG_2[3]    ; 21.542 ; 21.542 ; 21.542 ; 21.542 ;
; ADDR[3]    ; SEG_2[4]    ; 21.548 ; 21.548 ; 21.548 ; 21.548 ;
; ADDR[3]    ; SEG_2[5]    ; 21.564 ; 21.564 ; 21.564 ; 21.564 ;
; ADDR[3]    ; SEG_2[6]    ; 21.564 ; 21.564 ; 21.564 ; 21.564 ;
; ADDR[4]    ; ADDR_L4     ; 5.252  ;        ;        ; 5.252  ;
; ADDR[4]    ; SEG_1[0]    ; 18.362 ; 18.362 ; 18.362 ; 18.362 ;
; ADDR[4]    ; SEG_1[1]    ; 17.198 ; 18.665 ; 18.665 ; 17.198 ;
; ADDR[4]    ; SEG_1[2]    ; 18.667 ; 18.667 ; 18.667 ; 18.667 ;
; ADDR[4]    ; SEG_1[3]    ; 18.664 ; 18.664 ; 18.664 ; 18.664 ;
; ADDR[4]    ; SEG_1[4]    ; 17.206 ; 18.673 ; 18.673 ; 17.206 ;
; ADDR[4]    ; SEG_1[5]    ; 18.708 ; 18.708 ; 18.708 ; 18.708 ;
; ADDR[4]    ; SEG_2[0]    ; 21.215 ; 21.215 ; 21.215 ; 21.215 ;
; ADDR[4]    ; SEG_2[1]    ; 21.228 ; 21.228 ; 21.228 ; 21.228 ;
; ADDR[4]    ; SEG_2[2]    ; 21.229 ; 21.229 ; 21.229 ; 21.229 ;
; ADDR[4]    ; SEG_2[3]    ; 20.899 ; 20.899 ; 20.899 ; 20.899 ;
; ADDR[4]    ; SEG_2[4]    ; 20.905 ; 20.905 ; 20.905 ; 20.905 ;
; ADDR[4]    ; SEG_2[5]    ; 20.921 ; 20.921 ; 20.921 ; 20.921 ;
; ADDR[4]    ; SEG_2[6]    ; 20.921 ; 20.921 ; 20.921 ; 20.921 ;
; ADDR[5]    ; ADDR_L5     ; 6.696  ;        ;        ; 6.696  ;
; ADDR[5]    ; SEG_1[0]    ; 19.429 ; 19.429 ; 19.429 ; 19.429 ;
; ADDR[5]    ; SEG_1[1]    ; 18.755 ; 19.732 ; 19.732 ; 18.755 ;
; ADDR[5]    ; SEG_1[2]    ; 19.734 ; 19.734 ; 19.734 ; 19.734 ;
; ADDR[5]    ; SEG_1[3]    ; 19.731 ; 19.731 ; 19.731 ; 19.731 ;
; ADDR[5]    ; SEG_1[4]    ; 18.763 ; 19.740 ; 19.740 ; 18.763 ;
; ADDR[5]    ; SEG_1[5]    ; 19.775 ; 19.775 ; 19.775 ; 19.775 ;
; ADDR[5]    ; SEG_2[0]    ; 22.282 ; 22.282 ; 22.282 ; 22.282 ;
; ADDR[5]    ; SEG_2[1]    ; 22.295 ; 22.295 ; 22.295 ; 22.295 ;
; ADDR[5]    ; SEG_2[2]    ; 22.296 ; 22.296 ; 22.296 ; 22.296 ;
; ADDR[5]    ; SEG_2[3]    ; 21.966 ; 21.966 ; 21.966 ; 21.966 ;
; ADDR[5]    ; SEG_2[4]    ; 21.972 ; 21.972 ; 21.972 ; 21.972 ;
; ADDR[5]    ; SEG_2[5]    ; 21.988 ; 21.988 ; 21.988 ; 21.988 ;
; ADDR[5]    ; SEG_2[6]    ; 21.988 ; 21.988 ; 21.988 ; 21.988 ;
; MODE[0]    ; MODE_L0     ; 4.635  ;        ;        ; 4.635  ;
; MODE[1]    ; MODE_L1     ; 4.978  ;        ;        ; 4.978  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; ADDR[0]    ; ADDR_L0     ; 2.896 ;       ;       ; 2.896 ;
; ADDR[0]    ; SEG_1[0]    ; 5.437 ; 5.437 ; 5.437 ; 5.437 ;
; ADDR[0]    ; SEG_1[1]    ; 5.525 ; 5.525 ; 5.525 ; 5.525 ;
; ADDR[0]    ; SEG_1[2]    ; 5.527 ; 5.527 ; 5.527 ; 5.527 ;
; ADDR[0]    ; SEG_1[3]    ; 5.529 ; 5.529 ; 5.529 ; 5.529 ;
; ADDR[0]    ; SEG_1[4]    ; 5.537 ; 5.537 ; 5.537 ; 5.537 ;
; ADDR[0]    ; SEG_1[5]    ; 5.571 ; 5.571 ; 5.571 ; 5.571 ;
; ADDR[0]    ; SEG_2[0]    ; 5.403 ; 5.403 ; 5.403 ; 5.403 ;
; ADDR[0]    ; SEG_2[1]    ; 5.436 ; 5.436 ; 5.436 ; 5.436 ;
; ADDR[0]    ; SEG_2[2]    ; 5.422 ; 5.422 ; 5.422 ; 5.422 ;
; ADDR[0]    ; SEG_2[3]    ; 5.303 ; 5.303 ; 5.303 ; 5.303 ;
; ADDR[0]    ; SEG_2[4]    ; 5.307 ; 5.307 ; 5.307 ; 5.307 ;
; ADDR[0]    ; SEG_2[5]    ; 5.314 ; 5.314 ; 5.314 ; 5.314 ;
; ADDR[0]    ; SEG_2[6]    ; 5.322 ; 5.322 ; 5.322 ; 5.322 ;
; ADDR[1]    ; ADDR_L1     ; 2.818 ;       ;       ; 2.818 ;
; ADDR[1]    ; SEG_1[0]    ; 5.362 ; 5.362 ; 5.362 ; 5.362 ;
; ADDR[1]    ; SEG_1[1]    ; 5.450 ; 5.585 ; 5.585 ; 5.450 ;
; ADDR[1]    ; SEG_1[2]    ; 5.452 ; 5.452 ; 5.452 ; 5.452 ;
; ADDR[1]    ; SEG_1[3]    ; 5.454 ; 5.454 ; 5.454 ; 5.454 ;
; ADDR[1]    ; SEG_1[4]    ; 5.462 ; 5.587 ; 5.587 ; 5.462 ;
; ADDR[1]    ; SEG_1[5]    ; 5.496 ; 5.496 ; 5.496 ; 5.496 ;
; ADDR[1]    ; SEG_2[0]    ; 5.644 ; 5.644 ; 5.644 ; 5.644 ;
; ADDR[1]    ; SEG_2[1]    ; 5.662 ; 5.662 ; 5.662 ; 5.662 ;
; ADDR[1]    ; SEG_2[2]    ; 5.659 ; 5.659 ; 5.659 ; 5.659 ;
; ADDR[1]    ; SEG_2[3]    ; 5.544 ; 5.544 ; 5.544 ; 5.544 ;
; ADDR[1]    ; SEG_2[4]    ; 5.548 ; 5.548 ; 5.548 ; 5.548 ;
; ADDR[1]    ; SEG_2[5]    ; 5.555 ; 5.555 ; 5.555 ; 5.555 ;
; ADDR[1]    ; SEG_2[6]    ; 5.552 ; 5.552 ; 5.552 ; 5.552 ;
; ADDR[2]    ; ADDR_L2     ; 3.088 ;       ;       ; 3.088 ;
; ADDR[2]    ; SEG_1[0]    ; 5.162 ; 5.162 ; 5.162 ; 5.162 ;
; ADDR[2]    ; SEG_1[1]    ; 5.430 ; 5.269 ; 5.269 ; 5.430 ;
; ADDR[2]    ; SEG_1[2]    ; 5.260 ; 5.260 ; 5.260 ; 5.260 ;
; ADDR[2]    ; SEG_1[3]    ; 5.258 ; 5.258 ; 5.258 ; 5.258 ;
; ADDR[2]    ; SEG_1[4]    ; 5.432 ; 5.271 ; 5.271 ; 5.432 ;
; ADDR[2]    ; SEG_1[5]    ; 5.304 ; 5.304 ; 5.304 ; 5.304 ;
; ADDR[2]    ; SEG_2[0]    ; 5.343 ; 5.343 ; 5.343 ; 5.343 ;
; ADDR[2]    ; SEG_2[1]    ; 5.376 ; 5.376 ; 5.376 ; 5.376 ;
; ADDR[2]    ; SEG_2[2]    ; 5.362 ; 5.362 ; 5.362 ; 5.362 ;
; ADDR[2]    ; SEG_2[3]    ; 5.243 ; 5.243 ; 5.243 ; 5.243 ;
; ADDR[2]    ; SEG_2[4]    ; 5.247 ; 5.247 ; 5.247 ; 5.247 ;
; ADDR[2]    ; SEG_2[5]    ; 5.254 ; 5.254 ; 5.254 ; 5.254 ;
; ADDR[2]    ; SEG_2[6]    ; 5.262 ; 5.262 ; 5.262 ; 5.262 ;
; ADDR[3]    ; ADDR_L3     ; 3.006 ;       ;       ; 3.006 ;
; ADDR[3]    ; SEG_1[0]    ; 5.189 ; 5.189 ; 5.189 ; 5.189 ;
; ADDR[3]    ; SEG_1[1]    ; 5.365 ; 5.296 ; 5.296 ; 5.365 ;
; ADDR[3]    ; SEG_1[2]    ; 5.287 ; 5.287 ; 5.287 ; 5.287 ;
; ADDR[3]    ; SEG_1[3]    ; 5.285 ; 5.285 ; 5.285 ; 5.285 ;
; ADDR[3]    ; SEG_1[4]    ; 5.377 ; 5.298 ; 5.298 ; 5.377 ;
; ADDR[3]    ; SEG_1[5]    ; 5.331 ; 5.331 ; 5.331 ; 5.331 ;
; ADDR[3]    ; SEG_2[0]    ; 5.243 ; 5.243 ; 5.243 ; 5.243 ;
; ADDR[3]    ; SEG_2[1]    ; 5.276 ; 5.276 ; 5.276 ; 5.276 ;
; ADDR[3]    ; SEG_2[2]    ; 5.262 ; 5.262 ; 5.262 ; 5.262 ;
; ADDR[3]    ; SEG_2[3]    ; 5.143 ; 5.143 ; 5.143 ; 5.143 ;
; ADDR[3]    ; SEG_2[4]    ; 5.147 ; 5.147 ; 5.147 ; 5.147 ;
; ADDR[3]    ; SEG_2[5]    ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; ADDR[3]    ; SEG_2[6]    ; 5.162 ; 5.162 ; 5.162 ; 5.162 ;
; ADDR[4]    ; ADDR_L4     ; 2.570 ;       ;       ; 2.570 ;
; ADDR[4]    ; SEG_1[0]    ; 4.689 ; 4.689 ; 4.689 ; 4.689 ;
; ADDR[4]    ; SEG_1[1]    ; 4.886 ; 4.796 ; 4.796 ; 4.886 ;
; ADDR[4]    ; SEG_1[2]    ; 4.787 ; 4.787 ; 4.787 ; 4.787 ;
; ADDR[4]    ; SEG_1[3]    ; 4.785 ; 4.785 ; 4.785 ; 4.785 ;
; ADDR[4]    ; SEG_1[4]    ; 4.888 ; 4.798 ; 4.798 ; 4.888 ;
; ADDR[4]    ; SEG_1[5]    ; 4.831 ; 4.831 ; 4.831 ; 4.831 ;
; ADDR[4]    ; SEG_2[0]    ; 4.953 ; 4.953 ; 4.953 ; 4.953 ;
; ADDR[4]    ; SEG_2[1]    ; 4.971 ; 4.971 ; 4.971 ; 4.971 ;
; ADDR[4]    ; SEG_2[2]    ; 4.968 ; 4.968 ; 4.968 ; 4.968 ;
; ADDR[4]    ; SEG_2[3]    ; 4.853 ; 4.853 ; 4.853 ; 4.853 ;
; ADDR[4]    ; SEG_2[4]    ; 4.857 ; 4.857 ; 4.857 ; 4.857 ;
; ADDR[4]    ; SEG_2[5]    ; 4.864 ; 4.864 ; 4.864 ; 4.864 ;
; ADDR[4]    ; SEG_2[6]    ; 4.861 ; 4.861 ; 4.861 ; 4.861 ;
; ADDR[5]    ; ADDR_L5     ; 3.249 ;       ;       ; 3.249 ;
; ADDR[5]    ; SEG_1[0]    ; 5.280 ; 5.280 ; 5.280 ; 5.280 ;
; ADDR[5]    ; SEG_1[1]    ; 6.027 ; 5.387 ; 5.387 ; 6.027 ;
; ADDR[5]    ; SEG_1[2]    ; 5.378 ; 5.378 ; 5.378 ; 5.378 ;
; ADDR[5]    ; SEG_1[3]    ; 5.376 ; 5.376 ; 5.376 ; 5.376 ;
; ADDR[5]    ; SEG_1[4]    ; 6.029 ; 5.389 ; 5.389 ; 6.029 ;
; ADDR[5]    ; SEG_1[5]    ; 5.422 ; 5.422 ; 5.422 ; 5.422 ;
; ADDR[5]    ; SEG_2[0]    ; 5.544 ; 5.544 ; 5.544 ; 5.544 ;
; ADDR[5]    ; SEG_2[1]    ; 5.562 ; 5.562 ; 5.562 ; 5.562 ;
; ADDR[5]    ; SEG_2[2]    ; 5.559 ; 5.559 ; 5.559 ; 5.559 ;
; ADDR[5]    ; SEG_2[3]    ; 5.444 ; 5.444 ; 5.444 ; 5.444 ;
; ADDR[5]    ; SEG_2[4]    ; 5.448 ; 5.448 ; 5.448 ; 5.448 ;
; ADDR[5]    ; SEG_2[5]    ; 5.455 ; 5.455 ; 5.455 ; 5.455 ;
; ADDR[5]    ; SEG_2[6]    ; 5.452 ; 5.452 ; 5.452 ; 5.452 ;
; MODE[0]    ; MODE_L0     ; 2.289 ;       ;       ; 2.289 ;
; MODE[1]    ; MODE_L1     ; 2.423 ;       ;       ; 2.423 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 39792    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 39792    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 1067  ; 1067 ;
; Unconstrained Output Ports      ; 27    ; 27   ;
; Unconstrained Output Port Paths ; 4148  ; 4148 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Thu Nov 02 00:30:02 2017
Info: Command: quartus_sta g08_lab3 -c g08_lab3
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'g08_lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.397
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.397     -1679.925 CLK 
Info (332146): Worst-case hold slack is 0.624
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.624         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.814
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.814      -459.425 CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.209
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.209      -667.092 CLK 
Info (332146): Worst-case hold slack is 0.239
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.239         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -374.532 CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 454 megabytes
    Info: Processing ended: Thu Nov 02 00:30:07 2017
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:03


