-- generated by newgenasym Mon Dec 11 12:11:03 2017

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \fp3p7-766-3-2\ is
    port (    
	\in\:      INOUT  STD_LOGIC;    
	\out\:     INOUT  STD_LOGIC);
end \fp3p7-766-3-2\;
