{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1770529773194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770529773195 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2025  Altera Corporation. All rights reserved. " "Copyright (C) 2025  Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770529773195 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770529773195 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770529773195 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770529773195 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770529773195 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770529773195 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770529773195 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Altera Quartus Prime License Agreement, " "Subscription Agreement, the Altera Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770529773195 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Altera IP License Agreement, or other applicable license " "the Altera IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770529773195 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770529773195 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770529773195 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera and sold by Altera or its authorized distributors.  Please " "Altera and sold by Altera or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770529773195 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the Altera Software License Subscription Agreements  " "refer to the Altera Software License Subscription Agreements " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770529773195 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "on the Quartus Prime software download page. " "on the Quartus Prime software download page." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770529773195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  8 11:19:30 2026 " "Processing started: Sun Feb  8 11:19:30 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770529773195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1770529773195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU/CPU --do_report_timing " "Command: quartus_sta CPU/CPU --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1770529773195 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1770529774941 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1770529775603 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1770529775603 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770529775759 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770529775759 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1770529776121 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1770529776122 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLKT CLKT " "create_clock -period 1.000 -name CLKT CLKT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1770529776122 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770529776122 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1770529776123 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770529776123 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1770529776124 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1770529776140 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1770529776153 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1770529776153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.799 " "Worst-case setup slack is -4.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529776155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529776155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.799            -112.274 CLKT  " "   -4.799            -112.274 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529776155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770529776155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.385 " "Worst-case hold slack is 0.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529776157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529776157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 CLKT  " "    0.385               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529776157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770529776157 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770529776159 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770529776161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529776163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529776163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -58.255 CLKT  " "   -3.000             -58.255 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529776163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770529776163 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -4.799 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -4.799" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776181 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770529776181 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -4.799 (VIOLATED) " "Path #1: Setup slack is -4.799 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:inst5\|inst12 " "From Node    : PC:inst5\|inst12" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Flags:inst4\|register:D\|my_dff " "To Node      : Flags:inst4\|register:D\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT (INVERTED) " "Launch Clock : CLKT (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT " "Latch Clock  : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.500      0.500           launch edge time " "     0.500      0.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.678      3.178  F        clock network delay " "     3.678      3.178  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.910      0.232     uTco  PC:inst5\|inst12 " "     3.910      0.232     uTco  PC:inst5\|inst12" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.910      0.000 FF  CELL  inst5\|inst12\|q " "     3.910      0.000 FF  CELL  inst5\|inst12\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.333      0.423 FF    IC  inst\|inst16\|F\[11\]~2\|dataa " "     4.333      0.423 FF    IC  inst\|inst16\|F\[11\]~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.762      0.429 FR  CELL  inst\|inst16\|F\[11\]~2\|combout " "     4.762      0.429 FR  CELL  inst\|inst16\|F\[11\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.995      0.233 RR    IC  inst2\|opdef1\|Decoder0~0\|datac " "     4.995      0.233 RR    IC  inst2\|opdef1\|Decoder0~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.265      0.270 RF  CELL  inst2\|opdef1\|Decoder0~0\|combout " "     5.265      0.270 RF  CELL  inst2\|opdef1\|Decoder0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.604      0.339 FF    IC  inst3\|inst1\|inst69\|Out\[2\]\|datab " "     5.604      0.339 FF    IC  inst3\|inst1\|inst69\|Out\[2\]\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.029      0.425 FF  CELL  inst3\|inst1\|inst69\|Out\[2\]\|combout " "     6.029      0.425 FF  CELL  inst3\|inst1\|inst69\|Out\[2\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.706      0.677 FF    IC  inst3\|inst1\|inst31~0\|datac " "     6.706      0.677 FF    IC  inst3\|inst1\|inst31~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.987      0.281 FF  CELL  inst3\|inst1\|inst31~0\|combout " "     6.987      0.281 FF  CELL  inst3\|inst1\|inst31~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.232      0.245 FF    IC  inst3\|inst1\|inst47\|WideOr0~0\|datad " "     7.232      0.245 FF    IC  inst3\|inst1\|inst47\|WideOr0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.357      0.125 FF  CELL  inst3\|inst1\|inst47\|WideOr0~0\|combout " "     7.357      0.125 FF  CELL  inst3\|inst1\|inst47\|WideOr0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.602      0.245 FF    IC  inst3\|inst1\|inst28\|Out~2\|datac " "     7.602      0.245 FF    IC  inst3\|inst1\|inst28\|Out~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.882      0.280 FF  CELL  inst3\|inst1\|inst28\|Out~2\|combout " "     7.882      0.280 FF  CELL  inst3\|inst1\|inst28\|Out~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.110      0.228 FF    IC  inst3\|inst1\|inst28\|Out~3\|datad " "     8.110      0.228 FF    IC  inst3\|inst1\|inst28\|Out~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.260      0.150 FR  CELL  inst3\|inst1\|inst28\|Out~3\|combout " "     8.260      0.150 FR  CELL  inst3\|inst1\|inst28\|Out~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.685      0.425 RR    IC  inst3\|inst5~4\|dataa " "     8.685      0.425 RR    IC  inst3\|inst5~4\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.114      0.429 RF  CELL  inst3\|inst5~4\|combout " "     9.114      0.429 RF  CELL  inst3\|inst5~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.114      0.000 FF    IC  inst4\|D\|my_dff\|d " "     9.114      0.000 FF    IC  inst4\|D\|my_dff\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.218      0.104 FF  CELL  Flags:inst4\|register:D\|my_dff " "     9.218      0.104 FF  CELL  Flags:inst4\|register:D\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "     1.000      1.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.389      3.389  R        clock network delay " "     4.389      3.389  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.421      0.032           clock pessimism removed " "     4.421      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.401     -0.020           clock uncertainty " "     4.401     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.419      0.018     uTsu  Flags:inst4\|register:D\|my_dff " "     4.419      0.018     uTsu  Flags:inst4\|register:D\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.218 " "Data Arrival Time  :     9.218" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.419 " "Data Required Time :     4.419" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -4.799 (VIOLATED) " "Slack              :    -4.799 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776182 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770529776182 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.385 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.385" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776183 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770529776183 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.385  " "Path #1: Hold slack is 0.385 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mainreg:inst7\|reg_8_bit:A\|register:reg5\|my_dff " "From Node    : mainreg:inst7\|reg_8_bit:A\|register:reg5\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mainreg:inst7\|reg_8_bit:A\|register:reg5\|my_dff " "To Node      : mainreg:inst7\|reg_8_bit:A\|register:reg5\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT " "Launch Clock : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT " "Latch Clock  : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.383      3.383  R        clock network delay " "     3.383      3.383  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.615      0.232     uTco  mainreg:inst7\|reg_8_bit:A\|register:reg5\|my_dff " "     3.615      0.232     uTco  mainreg:inst7\|reg_8_bit:A\|register:reg5\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.615      0.000 FF  CELL  inst7\|A\|reg5\|my_dff\|q " "     3.615      0.000 FF  CELL  inst7\|A\|reg5\|my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.615      0.000 FF    IC  WMR\|Mux2~0\|datac " "     3.615      0.000 FF    IC  WMR\|Mux2~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.976      0.361 FF  CELL  WMR\|Mux2~0\|combout " "     3.976      0.361 FF  CELL  WMR\|Mux2~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.976      0.000 FF    IC  inst7\|A\|reg5\|my_dff\|d " "     3.976      0.000 FF    IC  inst7\|A\|reg5\|my_dff\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.052      0.076 FF  CELL  mainreg:inst7\|reg_8_bit:A\|register:reg5\|my_dff " "     4.052      0.076 FF  CELL  mainreg:inst7\|reg_8_bit:A\|register:reg5\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.513      3.513  R        clock network delay " "     3.513      3.513  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.481     -0.032           clock pessimism removed " "     3.481     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.481      0.000           clock uncertainty " "     3.481      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.667      0.186      uTh  mainreg:inst7\|reg_8_bit:A\|register:reg5\|my_dff " "     3.667      0.186      uTh  mainreg:inst7\|reg_8_bit:A\|register:reg5\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.052 " "Data Arrival Time  :     4.052" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.667 " "Data Required Time :     3.667" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.385  " "Slack              :     0.385 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776184 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770529776184 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1770529776184 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770529776225 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1770529776231 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1770529776231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.304 " "Worst-case setup slack is -4.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529776232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529776232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.304             -98.987 CLKT  " "   -4.304             -98.987 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529776232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770529776232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.338 " "Worst-case hold slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529776235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529776235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 CLKT  " "    0.338               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529776235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770529776235 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770529776238 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770529776240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529776242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529776242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -58.255 CLKT  " "   -3.000             -58.255 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529776242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770529776242 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -4.304 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -4.304" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770529776260 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -4.304 (VIOLATED) " "Path #1: Setup slack is -4.304 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:inst5\|inst12 " "From Node    : PC:inst5\|inst12" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Flags:inst4\|register:D\|my_dff " "To Node      : Flags:inst4\|register:D\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT (INVERTED) " "Launch Clock : CLKT (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT " "Latch Clock  : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.500      0.500           launch edge time " "     0.500      0.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.361      2.861  F        clock network delay " "     3.361      2.861  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.574      0.213     uTco  PC:inst5\|inst12 " "     3.574      0.213     uTco  PC:inst5\|inst12" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.574      0.000 FF  CELL  inst5\|inst12\|q " "     3.574      0.000 FF  CELL  inst5\|inst12\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.956      0.382 FF    IC  inst\|inst16\|F\[11\]~2\|dataa " "     3.956      0.382 FF    IC  inst\|inst16\|F\[11\]~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.338      0.382 FR  CELL  inst\|inst16\|F\[11\]~2\|combout " "     4.338      0.382 FR  CELL  inst\|inst16\|F\[11\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.552      0.214 RR    IC  inst2\|opdef1\|Decoder0~0\|datac " "     4.552      0.214 RR    IC  inst2\|opdef1\|Decoder0~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.797      0.245 RF  CELL  inst2\|opdef1\|Decoder0~0\|combout " "     4.797      0.245 RF  CELL  inst2\|opdef1\|Decoder0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.103      0.306 FF    IC  inst3\|inst1\|inst69\|Out\[2\]\|datab " "     5.103      0.306 FF    IC  inst3\|inst1\|inst69\|Out\[2\]\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.480      0.377 FR  CELL  inst3\|inst1\|inst69\|Out\[2\]\|combout " "     5.480      0.377 FR  CELL  inst3\|inst1\|inst69\|Out\[2\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.128      0.648 RR    IC  inst3\|inst1\|inst31~0\|datac " "     6.128      0.648 RR    IC  inst3\|inst1\|inst31~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.391      0.263 RR  CELL  inst3\|inst1\|inst31~0\|combout " "     6.391      0.263 RR  CELL  inst3\|inst1\|inst31~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.590      0.199 RR    IC  inst3\|inst1\|inst47\|WideOr0~0\|datad " "     6.590      0.199 RR    IC  inst3\|inst1\|inst47\|WideOr0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.734      0.144 RR  CELL  inst3\|inst1\|inst47\|WideOr0~0\|combout " "     6.734      0.144 RR  CELL  inst3\|inst1\|inst47\|WideOr0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.926      0.192 RR    IC  inst3\|inst1\|inst28\|Out~2\|datac " "     6.926      0.192 RR    IC  inst3\|inst1\|inst28\|Out~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.191      0.265 RR  CELL  inst3\|inst1\|inst28\|Out~2\|combout " "     7.191      0.265 RR  CELL  inst3\|inst1\|inst28\|Out~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.379      0.188 RR    IC  inst3\|inst1\|inst28\|Out~3\|datad " "     7.379      0.188 RR    IC  inst3\|inst1\|inst28\|Out~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.523      0.144 RR  CELL  inst3\|inst1\|inst28\|Out~3\|combout " "     7.523      0.144 RR  CELL  inst3\|inst1\|inst28\|Out~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.929      0.406 RR    IC  inst3\|inst5~4\|dataa " "     7.929      0.406 RR    IC  inst3\|inst5~4\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.321      0.392 RF  CELL  inst3\|inst5~4\|combout " "     8.321      0.392 RF  CELL  inst3\|inst5~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.321      0.000 FF    IC  inst4\|D\|my_dff\|d " "     8.321      0.000 FF    IC  inst4\|D\|my_dff\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.411      0.090 FF  CELL  Flags:inst4\|register:D\|my_dff " "     8.411      0.090 FF  CELL  Flags:inst4\|register:D\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "     1.000      1.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.080      3.080  R        clock network delay " "     4.080      3.080  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.108      0.028           clock pessimism removed " "     4.108      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.088     -0.020           clock uncertainty " "     4.088     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.107      0.019     uTsu  Flags:inst4\|register:D\|my_dff " "     4.107      0.019     uTsu  Flags:inst4\|register:D\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.411 " "Data Arrival Time  :     8.411" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.107 " "Data Required Time :     4.107" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -4.304 (VIOLATED) " "Slack              :    -4.304 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776260 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770529776260 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.338 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.338" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770529776262 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.338  " "Path #1: Hold slack is 0.338 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mainreg:inst7\|reg_8_bit:A\|register:reg5\|my_dff " "From Node    : mainreg:inst7\|reg_8_bit:A\|register:reg5\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mainreg:inst7\|reg_8_bit:A\|register:reg5\|my_dff " "To Node      : mainreg:inst7\|reg_8_bit:A\|register:reg5\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT " "Launch Clock : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT " "Latch Clock  : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.076      3.076  R        clock network delay " "     3.076      3.076  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.289      0.213     uTco  mainreg:inst7\|reg_8_bit:A\|register:reg5\|my_dff " "     3.289      0.213     uTco  mainreg:inst7\|reg_8_bit:A\|register:reg5\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.289      0.000 FF  CELL  inst7\|A\|reg5\|my_dff\|q " "     3.289      0.000 FF  CELL  inst7\|A\|reg5\|my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.289      0.000 FF    IC  WMR\|Mux2~0\|datac " "     3.289      0.000 FF    IC  WMR\|Mux2~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.608      0.319 FF  CELL  WMR\|Mux2~0\|combout " "     3.608      0.319 FF  CELL  WMR\|Mux2~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.608      0.000 FF    IC  inst7\|A\|reg5\|my_dff\|d " "     3.608      0.000 FF    IC  inst7\|A\|reg5\|my_dff\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.673      0.065 FF  CELL  mainreg:inst7\|reg_8_bit:A\|register:reg5\|my_dff " "     3.673      0.065 FF  CELL  mainreg:inst7\|reg_8_bit:A\|register:reg5\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.192      3.192  R        clock network delay " "     3.192      3.192  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.164     -0.028           clock pessimism removed " "     3.164     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.164      0.000           clock uncertainty " "     3.164      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.335      0.171      uTh  mainreg:inst7\|reg_8_bit:A\|register:reg5\|my_dff " "     3.335      0.171      uTh  mainreg:inst7\|reg_8_bit:A\|register:reg5\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.673 " "Data Arrival Time  :     3.673" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.335 " "Data Required Time :     3.335" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.338  " "Slack              :     0.338 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776262 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770529776262 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1770529776263 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770529776284 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1770529776286 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1770529776286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.442 " "Worst-case setup slack is -2.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529776289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529776289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.442             -48.143 CLKT  " "   -2.442             -48.143 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529776289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770529776289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529776293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529776293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 CLKT  " "    0.174               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529776293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770529776293 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770529776296 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770529776299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529776301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529776301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -49.113 CLKT  " "   -3.000             -49.113 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770529776301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770529776301 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.442 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.442" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770529776321 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -2.442 (VIOLATED) " "Path #1: Setup slack is -2.442 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:inst5\|inst12 " "From Node    : PC:inst5\|inst12" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Flags:inst4\|register:D\|my_dff " "To Node      : Flags:inst4\|register:D\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT (INVERTED) " "Launch Clock : CLKT (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT " "Latch Clock  : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.500      0.500           launch edge time " "     0.500      0.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.536      2.036  F        clock network delay " "     2.536      2.036  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.641      0.105     uTco  PC:inst5\|inst12 " "     2.641      0.105     uTco  PC:inst5\|inst12" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.641      0.000 FF  CELL  inst5\|inst12\|q " "     2.641      0.000 FF  CELL  inst5\|inst12\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.848      0.207 FF    IC  inst\|inst16\|F\[11\]~2\|dataa " "     2.848      0.207 FF    IC  inst\|inst16\|F\[11\]~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.061      0.213 FR  CELL  inst\|inst16\|F\[11\]~2\|combout " "     3.061      0.213 FR  CELL  inst\|inst16\|F\[11\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.167      0.106 RR    IC  inst2\|opdef1\|Decoder0~0\|datac " "     3.167      0.106 RR    IC  inst2\|opdef1\|Decoder0~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.292      0.125 RF  CELL  inst2\|opdef1\|Decoder0~0\|combout " "     3.292      0.125 RF  CELL  inst2\|opdef1\|Decoder0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.460      0.168 FF    IC  inst3\|inst1\|inst69\|Out\[2\]\|datab " "     3.460      0.168 FF    IC  inst3\|inst1\|inst69\|Out\[2\]\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.667      0.207 FF  CELL  inst3\|inst1\|inst69\|Out\[2\]\|combout " "     3.667      0.207 FF  CELL  inst3\|inst1\|inst69\|Out\[2\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.022      0.355 FF    IC  inst3\|inst1\|inst31~0\|datac " "     4.022      0.355 FF    IC  inst3\|inst1\|inst31~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.155      0.133 FF  CELL  inst3\|inst1\|inst31~0\|combout " "     4.155      0.133 FF  CELL  inst3\|inst1\|inst31~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.274      0.119 FF    IC  inst3\|inst1\|inst47\|WideOr0~0\|datad " "     4.274      0.119 FF    IC  inst3\|inst1\|inst47\|WideOr0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.337      0.063 FF  CELL  inst3\|inst1\|inst47\|WideOr0~0\|combout " "     4.337      0.063 FF  CELL  inst3\|inst1\|inst47\|WideOr0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.455      0.118 FF    IC  inst3\|inst1\|inst28\|Out~2\|datac " "     4.455      0.118 FF    IC  inst3\|inst1\|inst28\|Out~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.588      0.133 FF  CELL  inst3\|inst1\|inst28\|Out~2\|combout " "     4.588      0.133 FF  CELL  inst3\|inst1\|inst28\|Out~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.695      0.107 FF    IC  inst3\|inst1\|inst28\|Out~3\|datad " "     4.695      0.107 FF    IC  inst3\|inst1\|inst28\|Out~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.758      0.063 FF  CELL  inst3\|inst1\|inst28\|Out~3\|combout " "     4.758      0.063 FF  CELL  inst3\|inst1\|inst28\|Out~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.985      0.227 FF    IC  inst3\|inst5~4\|dataa " "     4.985      0.227 FF    IC  inst3\|inst5~4\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.183      0.198 FR  CELL  inst3\|inst5~4\|combout " "     5.183      0.198 FR  CELL  inst3\|inst5~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.183      0.000 RR    IC  inst4\|D\|my_dff\|d " "     5.183      0.000 RR    IC  inst4\|D\|my_dff\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.220      0.037 RR  CELL  Flags:inst4\|register:D\|my_dff " "     5.220      0.037 RR  CELL  Flags:inst4\|register:D\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "     1.000      1.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.772      1.772  R        clock network delay " "     2.772      1.772  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.791      0.019           clock pessimism removed " "     2.791      0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.771     -0.020           clock uncertainty " "     2.771     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.778      0.007     uTsu  Flags:inst4\|register:D\|my_dff " "     2.778      0.007     uTsu  Flags:inst4\|register:D\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.220 " "Data Arrival Time  :     5.220" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.778 " "Data Required Time :     2.778" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -2.442 (VIOLATED) " "Slack              :    -2.442 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776321 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770529776321 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.174 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.174" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770529776323 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.174  " "Path #1: Hold slack is 0.174 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mainreg:inst7\|reg_8_bit:A\|register:reg7\|my_dff " "From Node    : mainreg:inst7\|reg_8_bit:A\|register:reg7\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mainreg:inst7\|reg_8_bit:A\|register:reg7\|my_dff " "To Node      : mainreg:inst7\|reg_8_bit:A\|register:reg7\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT " "Launch Clock : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT " "Latch Clock  : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.761      1.761  R        clock network delay " "     1.761      1.761  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.866      0.105     uTco  mainreg:inst7\|reg_8_bit:A\|register:reg7\|my_dff " "     1.866      0.105     uTco  mainreg:inst7\|reg_8_bit:A\|register:reg7\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.866      0.000 RR  CELL  inst7\|A\|reg7\|my_dff\|q " "     1.866      0.000 RR  CELL  inst7\|A\|reg7\|my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.866      0.000 RR    IC  WMR\|Mux0~0\|datac " "     1.866      0.000 RR    IC  WMR\|Mux0~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.037      0.171 RR  CELL  WMR\|Mux0~0\|combout " "     2.037      0.171 RR  CELL  WMR\|Mux0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.037      0.000 RR    IC  inst7\|A\|reg7\|my_dff\|d " "     2.037      0.000 RR    IC  inst7\|A\|reg7\|my_dff\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.068      0.031 RR  CELL  mainreg:inst7\|reg_8_bit:A\|register:reg7\|my_dff " "     2.068      0.031 RR  CELL  mainreg:inst7\|reg_8_bit:A\|register:reg7\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.830      1.830  R        clock network delay " "     1.830      1.830  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.810     -0.020           clock pessimism removed " "     1.810     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.810      0.000           clock uncertainty " "     1.810      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.894      0.084      uTh  mainreg:inst7\|reg_8_bit:A\|register:reg7\|my_dff " "     1.894      0.084      uTh  mainreg:inst7\|reg_8_bit:A\|register:reg7\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.068 " "Data Arrival Time  :     2.068" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.894 " "Data Required Time :     1.894" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.174  " "Slack              :     0.174 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770529776323 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770529776323 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1770529776758 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1770529776758 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770529776818 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb  8 11:19:36 2026 " "Processing ended: Sun Feb  8 11:19:36 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770529776818 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770529776818 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770529776818 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1770529776818 ""}
