`timescale 1ns / 1ps

module UART_RAM_TFT(
    Clk,
    Reset_n,
    uart_rx,
    
    VGA_RGB,//TFTæ•°æ®è¾“å‡º
    VGA_HS, //TFTè¡ŒåŒæ­¥ä¿¡å?
    VGA_VS, //TFTåœºåŒæ­¥ä¿¡å?
    VGA_BLK,        //VGA åœºæ¶ˆéšä¿¡å?
    VGA_CLK,
    TFT_BL  //èƒŒå…‰
);


    input Clk;
    input Reset_n;
    input uart_rx;
    output [15:0]VGA_RGB;
    output VGA_HS;
    output VGA_VS;
    output VGA_BLK;     //VGA åœºæ¶ˆéšä¿¡å?
    output VGA_CLK; 
    output TFT_BL;

    wire [7:0]rx_data;
    wire rx_done;
    
    wire ram_wren;
    wire [16:0]ram_wraddr;
    wire [15:0]ram_wrdata;
    reg  [16:0]ram_rdaddr;
    wire Clk_TFT;
    wire [15:0]ram_rddata;
    
    assign VGA_CLK = Clk_TFT;
    assign TFT_BL = 1;
    
    MMCM MMCM(
        .clk_out1(Clk_TFT),
        .clk_in1(Clk)
    );
    
    uart_byte_rx uart_byte_rx(
        .Clk(Clk),
        .Reset_n(Reset_n),
        .Baud_Set(4),
        .uart_rx(uart_rx),
        .Data(rx_data),
        .Rx_Done(rx_done)  
    ); 
    
    img_rx_wr img_rx_wr(
        .Clk(Clk),
        .Reset_n(Reset_n),
        .rx_data(rx_data),
        .rx_done(rx_done),
        .ram_wren(ram_wren),
        .ram_wraddr(ram_wraddr),
        .ram_wrdata(ram_wrdata)
    );
    
    RAM RAM (
      .clka(Clk),    // input wire clka
      .ena(1),      // input wire ena
      .wea(ram_wren),      // input wire [0 : 0] wea
      .addra(ram_wraddr),  // input wire [16 : 0] addra
      .dina(ram_wrdata),    // input wire [15 : 0] dina
      
      .clkb(Clk_TFT),    // input wire clkb
      .enb(1),      // input wire enb
      .addrb(ram_rdaddr),  // input wire [16 : 0] addrb
      .doutb(ram_rddata)  // output wire [15 : 0] doutb
    );

    wire Data_Req;
    wire [11:0]hcount,vcount;
    
    wire [15:0]disp_data;
    VGA_CTRL VGA_CTRL(
        .Clk(Clk_TFT),    //ç³»ç»Ÿè¾“å…¥æ—¶é’Ÿ33MHZ
        .Reset_n(Reset_n),
        .Data(disp_data),    //å¾…æ˜¾ç¤ºæ•°æ?
		.Data_Req(Data_Req),
        .hcount(hcount),        //VGAè¡Œæ‰«æè®¡æ•°å™¨
        .vcount(vcount),        //VGAåœºæ‰«æè®¡æ•°å™¨
        .VGA_RGB(VGA_RGB),  //VGAæ•°æ®è¾“å‡º
        .VGA_HS(VGA_HS),        //VGAè¡ŒåŒæ­¥ä¿¡å?
        .VGA_VS(VGA_VS),        //VGAåœºåŒæ­¥ä¿¡å?
        .VGA_BLK(VGA_BLK)      //VGA åœºæ¶ˆéšä¿¡å?
    );
    
    
    wire ram_data_en;//   256*256(hcount <= 255 && vcount <= 255 )
    assign ram_data_en = Data_Req &&  (hcount <= 12'd255)  && (vcount <= 12'd255);
    
    


    

    //RAMä¸­å­˜å‚¨çš„å›¾åƒæ˜?256*256çš„åƒç´ çŸ©é˜?
    always@(posedge Clk_TFT or negedge Reset_n)
    if(!Reset_n)
        ram_rdaddr <= 0;
    else if(ram_data_en) 
      begin
        if(ram_rdaddr == 65535)     //è‹¥æ˜¯256*256  åˆ™å®šä½?16ä½è®¡æ»¡åæº¢å‡ºæ¸…é›¶è€?200*200å®šä½16ä½ä¸ä¼šæº¢å‡ºæ¸…é›¶é? æˆæ•°æ®æ³¢åŠ¨(å›¾åƒæ³¢åŠ¨)
          ram_rdaddr <= 0;
        else   
          ram_rdaddr <= ram_rdaddr + 1'd1;
      end

    
    
    wire [7:0]R ,G ,B;
    assign R = 8'hFF,G = 8'h00,B = 8'h00;
    wire [15:0]RED; 
    assign RED = {R[7:3],G[7:2],B[7:3]};
    //  256*256(hcount <= 257 && vcount <= 255)
    wire data_en;
    assign data_en = Data_Req &&  (hcount <= 12'd257)  && (vcount <= 12'd255);
    assign disp_data = data_en? ram_rddata:RED;//å°†å¤šä½™å›¾åƒæ˜¾ç¤ºçº¢è‰?
    //assign disp_data = ram_data_en? ram_rddata:0;    //å°†å¤šä½™æ•°æ®å½’0æ˜¾ç¤ºé»‘è‰²

//è‹¥è¦æ”¹å˜æ•°æ®ä½?300*300åˆ™è¦å°†Ramé‡Œçš„è¾“å…¥widthè®¾ç½®ä¸ºç›¸åº”çš„ä½å®½,å¹¶æ›´æ”¹å¯¹åº”çš„ä¾‹åŒ–ä½å®½
//ä¸”ram_rdaddr == xxxxå…¶ä¸­ xxxxä½æ•°æ®æœ€å¤§å??  è‹¥ä½å®½å¤§äºå®é™…éœ€è¦å?¼åˆ™è¦æ³¨æ„ram_rdaddråœ¨æœ€å¤§å?¼åæ˜¯å¦æ¸?0

    
endmodule
