
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack max 440.97

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: credit_t_route_inst.l_counters_inst.o_credits[9]$_SDFFE_PP1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: credit_t_route_inst.l_counters_inst.o_credits[9]$_SDFFE_PP1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ credit_t_route_inst.l_counters_inst.o_credits[9]$_SDFFE_PP1P_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.54   17.80   35.92   35.92 ^ credit_t_route_inst.l_counters_inst.o_credits[9]$_SDFFE_PP1P_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _0065_ (net)
                 17.80    0.02   35.94 ^ _0844_/A (XOR2x2_ASAP7_75t_R)
     1    0.58    7.33   19.94   55.88 ^ _0844_/Y (XOR2x2_ASAP7_75t_R)
                                         _0463_ (net)
                  7.33    0.00   55.88 ^ _0845_/B (NAND2x1_ASAP7_75t_R)
     1    0.57    6.31    5.91   61.79 v _0845_/Y (NAND2x1_ASAP7_75t_R)
                                         _0087_ (net)
                  6.31    0.00   61.79 v credit_t_route_inst.l_counters_inst.o_credits[9]$_SDFFE_PP1P_/D (DFFHQNx1_ASAP7_75t_R)
                                 61.79   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ credit_t_route_inst.l_counters_inst.o_credits[9]$_SDFFE_PP1P_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.62    8.62   library hold time
                                  8.62   data required time
-----------------------------------------------------------------------------
                                  8.62   data required time
                                -61.79   data arrival time
-----------------------------------------------------------------------------
                                 53.17   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: r_i[72] (input port clocked by core_clock)
Endpoint: credit_t_route_inst.u0_counters_inst.o_credits[9]$_SDFFE_PP1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        200.00  200.00 v input external delay
     1    0.98    0.00    0.00  200.00 v r_i[72] (in)
                                         r_i[72] (net)
                  0.10    0.03  200.03 v input148/A (BUFx3_ASAP7_75t_R)
     3    2.96    8.36   12.20  212.23 v input148/Y (BUFx3_ASAP7_75t_R)
                                         net148 (net)
                  8.37    0.17  212.40 v _1463_/C (OR3x2_ASAP7_75t_R)
     4    2.95   16.20   33.37  245.77 v _1463_/Y (OR3x2_ASAP7_75t_R)
                                         _0346_ (net)
                 16.21    0.07  245.84 v _1466_/A3 (AO32x2_ASAP7_75t_R)
     3    2.13   12.27   30.86  276.70 v _1466_/Y (AO32x2_ASAP7_75t_R)
                                         _0349_ (net)
                 12.28    0.10  276.80 v _1467_/C (OR3x2_ASAP7_75t_R)
     5    5.39   23.40   38.67  315.47 v _1467_/Y (OR3x2_ASAP7_75t_R)
                                         _0350_ (net)
                 23.40    0.10  315.57 v _0714_/A1 (OAI21x1_ASAP7_75t_R)
     6    8.49   61.16   33.24  348.82 ^ _0714_/Y (OAI21x1_ASAP7_75t_R)
                                         _0366_ (net)
                 61.17    0.23  349.05 ^ _0715_/A (BUFx6f_ASAP7_75t_R)
    10    7.49   12.34   23.81  372.86 ^ _0715_/Y (BUFx6f_ASAP7_75t_R)
                                         _0367_ (net)
                 12.34    0.12  372.97 ^ _0716_/A (BUFx6f_ASAP7_75t_R)
    13   10.43   14.45   17.16  390.13 ^ _0716_/Y (BUFx6f_ASAP7_75t_R)
                                         net358 (net)
                 14.47    0.33  390.46 ^ _1491_/B (HAxp5_ASAP7_75t_R)
     3    2.39   41.86   40.65  431.12 ^ _1491_/SN (HAxp5_ASAP7_75t_R)
                                         _0037_ (net)
                 41.86    0.03  431.14 ^ _0938_/A2 (OA21x2_ASAP7_75t_R)
     1    1.18    8.57   22.80  453.95 ^ _0938_/Y (OA21x2_ASAP7_75t_R)
                                         _0537_ (net)
                  8.57    0.02  453.97 ^ _0939_/A2 (OAI21x1_ASAP7_75t_R)
     2    1.94   16.93    9.31  463.28 v _0939_/Y (OAI21x1_ASAP7_75t_R)
                                         _0538_ (net)
                 16.93    0.12  463.39 v _0940_/C (OA211x2_ASAP7_75t_R)
     1    0.49    8.88   29.02  492.42 v _0940_/Y (OA211x2_ASAP7_75t_R)
                                         _0539_ (net)
                  8.88    0.00  492.42 v _0942_/A2 (AO22x1_ASAP7_75t_R)
     1    1.19   11.18   20.04  512.46 v _0942_/Y (AO22x1_ASAP7_75t_R)
                                         _0541_ (net)
                 11.18    0.03  512.48 v _0943_/B (XOR2x2_ASAP7_75t_R)
     1    1.16    8.89   23.13  535.62 v _0943_/Y (XOR2x2_ASAP7_75t_R)
                                         _0542_ (net)
                  8.89    0.02  535.64 v _0944_/B (NAND2x1_ASAP7_75t_R)
     1    0.66   10.75    8.18  543.81 ^ _0944_/Y (NAND2x1_ASAP7_75t_R)
                                         _0107_ (net)
                 10.75    0.00  543.82 ^ credit_t_route_inst.u0_counters_inst.o_credits[9]$_SDFFE_PP1P_/D (DFFHQNx1_ASAP7_75t_R)
                                543.82   data arrival time

                  0.00 1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ credit_t_route_inst.u0_counters_inst.o_credits[9]$_SDFFE_PP1P_/CLK (DFFHQNx1_ASAP7_75t_R)
                        -15.21  984.79   library setup time
                                984.79   data required time
-----------------------------------------------------------------------------
                                984.79   data required time
                               -543.82   data arrival time
-----------------------------------------------------------------------------
                                440.97   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: r_i[72] (input port clocked by core_clock)
Endpoint: credit_t_route_inst.u0_counters_inst.o_credits[9]$_SDFFE_PP1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        200.00  200.00 v input external delay
     1    0.98    0.00    0.00  200.00 v r_i[72] (in)
                                         r_i[72] (net)
                  0.10    0.03  200.03 v input148/A (BUFx3_ASAP7_75t_R)
     3    2.96    8.36   12.20  212.23 v input148/Y (BUFx3_ASAP7_75t_R)
                                         net148 (net)
                  8.37    0.17  212.40 v _1463_/C (OR3x2_ASAP7_75t_R)
     4    2.95   16.20   33.37  245.77 v _1463_/Y (OR3x2_ASAP7_75t_R)
                                         _0346_ (net)
                 16.21    0.07  245.84 v _1466_/A3 (AO32x2_ASAP7_75t_R)
     3    2.13   12.27   30.86  276.70 v _1466_/Y (AO32x2_ASAP7_75t_R)
                                         _0349_ (net)
                 12.28    0.10  276.80 v _1467_/C (OR3x2_ASAP7_75t_R)
     5    5.39   23.40   38.67  315.47 v _1467_/Y (OR3x2_ASAP7_75t_R)
                                         _0350_ (net)
                 23.40    0.10  315.57 v _0714_/A1 (OAI21x1_ASAP7_75t_R)
     6    8.49   61.16   33.24  348.82 ^ _0714_/Y (OAI21x1_ASAP7_75t_R)
                                         _0366_ (net)
                 61.17    0.23  349.05 ^ _0715_/A (BUFx6f_ASAP7_75t_R)
    10    7.49   12.34   23.81  372.86 ^ _0715_/Y (BUFx6f_ASAP7_75t_R)
                                         _0367_ (net)
                 12.34    0.12  372.97 ^ _0716_/A (BUFx6f_ASAP7_75t_R)
    13   10.43   14.45   17.16  390.13 ^ _0716_/Y (BUFx6f_ASAP7_75t_R)
                                         net358 (net)
                 14.47    0.33  390.46 ^ _1491_/B (HAxp5_ASAP7_75t_R)
     3    2.39   41.86   40.65  431.12 ^ _1491_/SN (HAxp5_ASAP7_75t_R)
                                         _0037_ (net)
                 41.86    0.03  431.14 ^ _0938_/A2 (OA21x2_ASAP7_75t_R)
     1    1.18    8.57   22.80  453.95 ^ _0938_/Y (OA21x2_ASAP7_75t_R)
                                         _0537_ (net)
                  8.57    0.02  453.97 ^ _0939_/A2 (OAI21x1_ASAP7_75t_R)
     2    1.94   16.93    9.31  463.28 v _0939_/Y (OAI21x1_ASAP7_75t_R)
                                         _0538_ (net)
                 16.93    0.12  463.39 v _0940_/C (OA211x2_ASAP7_75t_R)
     1    0.49    8.88   29.02  492.42 v _0940_/Y (OA211x2_ASAP7_75t_R)
                                         _0539_ (net)
                  8.88    0.00  492.42 v _0942_/A2 (AO22x1_ASAP7_75t_R)
     1    1.19   11.18   20.04  512.46 v _0942_/Y (AO22x1_ASAP7_75t_R)
                                         _0541_ (net)
                 11.18    0.03  512.48 v _0943_/B (XOR2x2_ASAP7_75t_R)
     1    1.16    8.89   23.13  535.62 v _0943_/Y (XOR2x2_ASAP7_75t_R)
                                         _0542_ (net)
                  8.89    0.02  535.64 v _0944_/B (NAND2x1_ASAP7_75t_R)
     1    0.66   10.75    8.18  543.81 ^ _0944_/Y (NAND2x1_ASAP7_75t_R)
                                         _0107_ (net)
                 10.75    0.00  543.82 ^ credit_t_route_inst.u0_counters_inst.o_credits[9]$_SDFFE_PP1P_/D (DFFHQNx1_ASAP7_75t_R)
                                543.82   data arrival time

                  0.00 1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ credit_t_route_inst.u0_counters_inst.o_credits[9]$_SDFFE_PP1P_/CLK (DFFHQNx1_ASAP7_75t_R)
                        -15.21  984.79   library setup time
                                984.79   data required time
-----------------------------------------------------------------------------
                                984.79   data required time
                               -543.82   data arrival time
-----------------------------------------------------------------------------
                                440.97   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
252.09129333496094

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7878

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
12.50373363494873

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.5427

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: credit_t_route_inst.u0_counters_inst.o_credits[1]$_SDFFE_PP1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: credit_t_route_inst.u0_counters_inst.o_credits[9]$_SDFFE_PP1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ credit_t_route_inst.u0_counters_inst.o_credits[1]$_SDFFE_PP1P_/CLK (DFFHQNx3_ASAP7_75t_R)
  49.82   49.82 ^ credit_t_route_inst.u0_counters_inst.o_credits[1]$_SDFFE_PP1P_/QN (DFFHQNx3_ASAP7_75t_R)
  43.51   93.33 ^ _1470_/Y (AND5x2_ASAP7_75t_R)
  21.50  114.83 v _0712_/Y (NOR3x1_ASAP7_75t_R)
  51.91  166.74 v _0713_/Y (OR5x2_ASAP7_75t_R)
  19.85  186.59 ^ _0714_/Y (OAI21x1_ASAP7_75t_R)
  24.04  210.63 ^ _0715_/Y (BUFx6f_ASAP7_75t_R)
  17.28  227.91 ^ _0716_/Y (BUFx6f_ASAP7_75t_R)
  40.98  268.89 ^ _1491_/SN (HAxp5_ASAP7_75t_R)
  22.83  291.72 ^ _0938_/Y (OA21x2_ASAP7_75t_R)
   9.33  301.05 v _0939_/Y (OAI21x1_ASAP7_75t_R)
  29.14  330.19 v _0940_/Y (OA211x2_ASAP7_75t_R)
  20.04  350.23 v _0942_/Y (AO22x1_ASAP7_75t_R)
  23.16  373.39 v _0943_/Y (XOR2x2_ASAP7_75t_R)
   8.20  381.59 ^ _0944_/Y (NAND2x1_ASAP7_75t_R)
   0.00  381.59 ^ credit_t_route_inst.u0_counters_inst.o_credits[9]$_SDFFE_PP1P_/D (DFFHQNx1_ASAP7_75t_R)
         381.59   data arrival time

1000.00 1000.00   clock core_clock (rise edge)
   0.00 1000.00   clock network delay (ideal)
   0.00 1000.00   clock reconvergence pessimism
        1000.00 ^ credit_t_route_inst.u0_counters_inst.o_credits[9]$_SDFFE_PP1P_/CLK (DFFHQNx1_ASAP7_75t_R)
 -15.21  984.79   library setup time
         984.79   data required time
---------------------------------------------------------
         984.79   data required time
        -381.59   data arrival time
---------------------------------------------------------
         603.19   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: credit_t_route_inst.l_counters_inst.o_credits[9]$_SDFFE_PP1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: credit_t_route_inst.l_counters_inst.o_credits[9]$_SDFFE_PP1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ credit_t_route_inst.l_counters_inst.o_credits[9]$_SDFFE_PP1P_/CLK (DFFHQNx1_ASAP7_75t_R)
  35.92   35.92 ^ credit_t_route_inst.l_counters_inst.o_credits[9]$_SDFFE_PP1P_/QN (DFFHQNx1_ASAP7_75t_R)
  19.96   55.88 ^ _0844_/Y (XOR2x2_ASAP7_75t_R)
   5.91   61.79 v _0845_/Y (NAND2x1_ASAP7_75t_R)
   0.00   61.79 v credit_t_route_inst.l_counters_inst.o_credits[9]$_SDFFE_PP1P_/D (DFFHQNx1_ASAP7_75t_R)
          61.79   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ credit_t_route_inst.l_counters_inst.o_credits[9]$_SDFFE_PP1P_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.62    8.62   library hold time
           8.62   data required time
---------------------------------------------------------
           8.62   data required time
         -61.79   data arrival time
---------------------------------------------------------
          53.17   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
543.8183

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
440.9693

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
81.087617

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.02e-05   1.59e-05   5.85e-09   9.61e-05  23.3%
Combinational          1.99e-04   1.17e-04   1.03e-07   3.16e-04  76.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.79e-04   1.33e-04   1.09e-07   4.12e-04 100.0%
                          67.7%      32.2%       0.0%
