INFO-FLOW: Workspace /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/solution1 opened at Thu Aug 20 04:24:50 +03 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7vx485t-ffg1157-1 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.07 sec.
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx485t 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.15 sec.
Execute     ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.29 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 9.91 sec.
Command ap_source done; error code: 1; 11.2 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/solution1 opened at Thu Aug 20 04:25:33 +03 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7vx485t-ffg1157-1 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.07 sec.
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx485t 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.15 sec.
Execute     ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.3 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 9.63 sec.
Command ap_source done; error code: 1; 10.93 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/solution1 opened at Thu Aug 20 04:26:32 +03 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7vx485t-ffg1157-1 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.08 sec.
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx485t 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.16 sec.
Execute     ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.29 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 9.26 sec.
Command ap_source done; error code: 1; 10.56 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/solution1 opened at Thu Aug 20 04:27:04 +03 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7vx485t-ffg1157-1 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.08 sec.
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx485t 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.16 sec.
Execute     ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.32 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.57 sec.
Command ap_source done; 1.9 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/solution1 opened at Thu Aug 20 04:29:18 +03 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7vx485t-ffg1157-1 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.06 sec.
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx485t 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.13 sec.
Execute     ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.27 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 18.12 sec.
Command ap_source done; error code: 1; 19.39 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/solution1 opened at Thu Aug 20 04:30:52 +03 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7vx485t-ffg1157-1 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.07 sec.
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx485t 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.14 sec.
Execute     ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.31 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 9.21 sec.
Command ap_source done; error code: 1; 10.52 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/solution1 opened at Thu Aug 20 04:31:49 +03 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7vx485t-ffg1157-1 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.08 sec.
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx485t 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.16 sec.
Execute     ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.31 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 9.27 sec.
Command ap_source done; error code: 1; 10.58 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/solution1 opened at Thu Aug 20 04:32:22 +03 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7vx485t-ffg1157-1 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.08 sec.
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx485t 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.16 sec.
Execute     ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.3 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.58 sec.
Command ap_source done; 1.88 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/solution1 opened at Thu Aug 20 04:35:19 +03 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7vx485t-ffg1157-1 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.09 sec.
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx485t 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.16 sec.
Execute     ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.31 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.41 sec.
Command ap_source done; 1.72 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/solution1 opened at Thu Aug 20 04:35:34 +03 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7vx485t-ffg1157-1 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.07 sec.
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx485t 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.14 sec.
Execute     ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.28 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 18.1 sec.
Command ap_source done; error code: 1; 19.38 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/solution1 opened at Thu Aug 20 04:36:18 +03 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7vx485t-ffg1157-1 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.09 sec.
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx485t 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.16 sec.
Execute     ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.32 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.57 sec.
Command ap_source done; 1.89 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/solution1 opened at Thu Aug 20 04:40:59 +03 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7vx485t-ffg1157-1 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.04 sec.
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx485t 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.11 sec.
Execute     ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.26 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 5.02 sec.
Command ap_source done; error code: 1; 6.28 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/solution1 opened at Thu Aug 20 04:41:48 +03 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7vx485t-ffg1157-1 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.08 sec.
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx485t 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.16 sec.
Execute     ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.32 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 4.98 sec.
Command ap_source done; error code: 1; 6.31 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/solution1 opened at Thu Aug 20 04:43:16 +03 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7vx485t-ffg1157-1 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.04 sec.
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx485t 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.1 sec.
Execute     ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.24 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 4.83 sec.
Command ap_source done; error code: 1; 6.08 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/solution1 opened at Thu Aug 20 04:43:36 +03 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7vx485t-ffg1157-1 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.06 sec.
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx485t 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.13 sec.
Execute     ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.27 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 4.92 sec.
Command ap_source done; error code: 1; 6.2 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/solution1 opened at Thu Aug 20 04:49:37 +03 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7vx485t-ffg1157-1 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.09 sec.
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx485t 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.16 sec.
Execute     ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.29 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 18.18 sec.
Command ap_source done; error code: 1; 19.48 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/solution1 opened at Thu Aug 20 04:50:18 +03 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7vx485t-ffg1157-1 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.11 sec.
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx485t 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.18 sec.
Execute     ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.32 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.59 sec.
Command ap_source done; 1.92 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/solution1 opened at Thu Aug 20 04:51:39 +03 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7vx485t-ffg1157-1 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.11 sec.
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx485t 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.18 sec.
Execute     ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.32 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 18.47 sec.
Command ap_source done; error code: 1; 19.79 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/solution1 opened at Thu Aug 20 04:52:17 +03 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7vx485t-ffg1157-1 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.13 sec.
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx485t 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.21 sec.
Execute     ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.35 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.58 sec.
Command ap_source done; 1.93 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/solution1 opened at Thu Aug 20 05:00:45 +03 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7vx485t-ffg1157-1 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.1 sec.
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx485t 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.18 sec.
Execute     ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.35 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO-FLOW: Workspace /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/solution1 opened at Thu Aug 20 05:01:04 +03 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source /media/hazal/storage/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7vx485t-ffg1157-1 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.1 sec.
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx485t 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.17 sec.
Execute     ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.33 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm_tb.c 
Execute     is_encrypted /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     is_xip /home/hazal/Desktop/PhD/hls/polybench_2mm_v2/.settings/2mm.c 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.4 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 20.6 sec.
Command ap_source done; 21.93 sec.
Execute cleanup_all 
