---
title: About
layout: page
---

# Journal Papers

[5] E. Bezati, __*S. Casale-Brunet*__, M. Mattavelli, J. Janneck, **Clock-gating of streaming applications for energy efficient implementations on FPGAs**, Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2016.

[4] C. Massimo, __*S. Casale-Brunet*__, E. Bezati, M. Mattavelli, J. Janneck, **Dataflow Programs Analysis and Optimization Using Model Predictive Control Techniques. Two Examples of Bounded Buffer Scheduling: Deadlock Avoidance and Deadlock Recovery Strategies**, Journal of Signal Processing Systems, 2015.

[3] C. Sau, P. Meloni, L. Raffo, F. Palumbo, E. Bezati, __*S. Casale-Brunet*__, M. Mattavelli, **Automated Design Flow for Multi-Functional Dataflow-Based Platforms**, Journal of Signal Processing Systems, Signal Image and Video Technology, 2015.

[2] M. Canale, __*S. Casale-Brunet*__, **A multidisciplinary approach for Model Predictive Control education: a Lego Mindstorms NXT-based framework**, In International Journal of Control, Automation and Systems, Vol. 12, 2014.

[1] __*S. Casale-Brunet*__, A. Elguindy, E. Bezati, R. Thavot, G. Roquier, M. Mattavelli, J. Janneck, **Methods to explore design space for MPEG RMC codec specifications**, Journal of Signal Processing: Image Communication, Vol. 28, 2013. 

<div class="breaker"></div>

# Conference Papers

[30]	E. Bezati, __*S. Casale-Brunet*__, M. Mattavelli, J. Janneck **High-Level System Synthesis and optimization of Dataflow Program**, Asilomar Conference on Signals, Systems, and Computers Website, Pacific Grove, California, 2016.

[29]	J. Janneck, __*S. Casale-Brunet*__, M. Michalska, E. Bezati, M. Mattavelli, **Trace-Based Manycore Partitioning of Stream Processing Applicationsms for MPSoCs**, Asilomar Conference on Signals, Systems, and Computers Website, Pacific Grove, California, 2016.

[28]	__*S. Casale-Brunet*__, E. Bezati, M. Mattavelli, **Programming models and methods for heterogeneous parallel embedded systems**, IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC-16), Lyon, France, 2016.

[27]	M. Michalska, __*S. Casale-Brunet*__, E. Bezati, M. Mattavelli, **High-precision performance estimation of dynamic dataflow programs**, IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC-16), Lyon, France, 2016.

[26]	M. Michalska, E. Bezati, J. Ahmad, __*S. Casale-Brunet*__, M. Mattavelli, **Performance Estimation of Program Partitions on Multi-core Platforms**, International Workshop on Power And Timing Modeling (PATMOS), Optimization and Simulation, Bremen, Germany, 2016.

[25]	M. Michalska, E. Bezati, __*S. Casale-Brunet*__, M. Mattavelli, **Partition scheduler model for dynamic dataflow programs**, Procedia Computer Science, International Conference on Computational Science (ICCS), San Diego, California, 2016.

[24]	M. Michalska, __*S. Casale-Brunet*__, E. Bezati, M. Mattavelli, **Execution Trace Graph Based Multi-Criteria Partitioning of Stream Programs**, International Conference on Computational Science (ICCS), Reykjavik, Iceland, 2015.

[23]	__*S. Casale-Brunet*__, M. Michalska, E. Bezati, M. Mattavelli, J. Janneck, M. Canale, **TURNUS: an open-source design space exploration framework for dynamic stream programs**, Conference on Design and Architectures for Signal and Image Processing (DASIP), Madrid, Spain, 2014.

[22]	__*S. Casale-Brunet*__, E. Bezati, M. Mattavelli, M. Canale, J. Janneck, **Execution trace graph analysis of dataflow programs: bounded buffer scheduling and deadlock recovery using model predictive control**, Conference on Design and Architectures for Signal and Image Processing (DASIP), Madrid, Spain, 2014.

[21] 	M. Canale, __*S. Casale-Brunet*__, E. Bezati, M. Mattavelli, J. Janneck, **Dataflow Programs Analysis and Optimization using Model Predictive Control Techniques: an example of bounded buffer scheduling**, IEEE Workshop on Signal Processing Systems (SiPS), Belfast, Northern Ireland, 2014.

[20]	J. Janneck, G. Cedersjö, E. Bezati, __*S. Casale-Brunet*__, **Dataflow Machines**, Asilomar Conference on Signals, Systems, and Computers Website, Pacific Grove, California, 2014.

[18]	D. De Saint Jorre, C. Alberti, M. Mattavelli, __*S. Casale-Brunet*__, **Exploring MPEG HEVC decoder parallelism for the efficient porting onto many-core platforms**, IEEE International Conference on Image Processing (ICIP), Paris, France, 2014.

[18]	J. Janneck, __*S. Casale-Brunet*__, M. Mattavelli, **Characterizing communication behavior of dataflow programs using trace analysis**, International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, Samos, Greece, 2014.

[17]	C. Sau, L. Raffo, F. Palumbo, E. Bezati, __*S. Casale-Brunet*__, M. Mattavelli, **Automated Design Flow for Coarse-Grained Reconfigurable Platforms: an RVC-CAL Multi-Standard Decoder Use-Case**, International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, Samos, Greece, 2014.

[16]	E. Bezati, __*S. Casale-Brunet*__, M. Mattavelli, J. Janneck, **Coarse grain clock gating of streaming applications in programmable logic implementations**, Electronic System Level Synthesis Conference (ESLsyn), San Francisco, California, 2014.

[15]	A. Rahman, __*S. Casale-Brunet*__, C. Alberti, M. Mattavelli, **A Methodology for Optimizing Buffer Sizes of Dynamic Dataflow FPGAs Implementations**, IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), Firenze, Italy, 2014.

[14]	__*S. Casale-Brunet*__, C. Alberti, M. Mattavelli, J. Janneck, **Systems Design Space Exploration by Serial Dataflow Program Executions**, International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, Samos, Greece, 2013. 

[13]	__*S. Casale-Brunet*__, E. Bezati, C. Alberti, M. Mattavelli, E. Amaldi, J. Janneck, **Multi-clock domain optimization for reconfigurable architectures in high-level dataflow applications**, Asilomar Conference on Signals, Systems, and Computers Website, Pacific Grove, California, 2013.

[12]	__*S. Casale-Brunet*__, E. Bezati, C. Alberti, M. Mattavelli, E. Amaldi, J. Janneck, **Partitioning and Optimization of high level Stream applications for Multi Clock Domain Architectures**, IEEE Workshop on Signal Processing Systems (SiPS), Taipei, Taiwan, 2013.

[11]	__*S. Casale-Brunet*__, E. Bezati, G. Roquier, C. Alberti, M. Mattavelli, J. Janneck, J. Boutellier, **Design Space Exploration and Implementation of RVC-CAL Applications using the TURNUS framework**, Conference on Design and Architectures for Signal and Image Processing (DASIP), Cagliari, Italy, 2013.

[10]	A. Rahman, __*S. Casale-Brunet*__, C. Alberti, M. Mattavelli, **Dataflow Program Analysis and Refactoring Techniques for Design Space Exploration: MPEG-4 AVC/H.264 Decoder Implementation Case Study**, Conference on Design and Architectures for Signal and Image Processing (DASIP), Cagliari, Italy, 2013.
 
[9]	__*S. Casale-Brunet*__, C. Alberti, M. Mattavelli, J. Janneck, **TURNUS: a unified dataflow design space exploration framework for heterogeneous parallel systems**, Conference on Design and Architectures for Signal and Image Processing (DASIP), Cagliari, Italy, 2013. 

[8]	M. Canale, __*S. Casale-Brunet*__, **A Lego Mindstorms NXT Experiment for Model Predictive Control Education**, European Control Conference (ECC), Zurich, Switzerland, 2013.

[7]	__*S. Casale-Brunet*__, C. Alberti, M. Mattavelli, J. Janneck, **Design Space Exploration of High Level Stream Programs on Parallel Architectures: A focus on the Buffer Size Minimization and Optimization Problem**, International Symposium on Image and Signal Processing and Analysis (ISPA), Trieste, Italy, 2013.

[6]	__*S. Casale-Brunet*__, M. Mattavelli, C. Alberti, J. Janneck, **Representing Guard Dependencies in Dataflow Execution Traces**, Conference on Computational Intelligence, Communication Systems and Networks (CICSyN), Madrid, Spain, 2013.

[5]	E. Bezati, __*S. Casale-Brunet*__, M. Mattavelli, J. Janneck, **Synthesis and optimization of high-level stream programs**, Electronic System Level Synthesis Conference (ESLsyn), Austin, Texas, 2013.

[4]	__*S. Casale-Brunet*__, M. Mattavelli, J. Janneck, **TURNUS: A design exploration framework for dataflow system design**, IEEE International Symposium on Circuits and Systems (ISCAS), Beijing, China, 2013.

[3]	__*S. Casale-Brunet*__, M. Mattavelli, J. Janneck, **Buffer optimization based on critical path analysis of a dataflow program design**, IEEE International Symposium on Circuits and Systems (ISCAS), Beijing, China, 2013.

[2]	A. Rahman, R. Thavot, __*S. Casale-Brunet*__, E. Bezati, M Mattavelli, **Design space exploration strategies for FPGA implementation of signal processing systems using CAL dataflow program**, Conference on Design and Architectures for Signal and Image Processing (DASIP), Karlsruhe, Germany, 2012.

[1] 	__*S. Casale-Brunet*__, M. Mattavelli, J. Janneck, **Profiling of Dataflow Programs Using Post Mortem Causation Traces**, IEEE Workshop on Signal Processing Systems (SiPS), Québec City, Canada, 2012.


