<root><simulation><result_generated_time />2023-11-08 22:05:23<layer><layer_spec />{'B': 1, 'K': 12, 'C': 512, 'OY': 19, 'OX': 19, 'IY': 19, 'IX': 19, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />2217984<total_data_size_element />{'W': 6144, 'I': 184832, 'O': 4332}<total_data_reuse />{'W': 361, 'I': 12.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C']}, {'Row': ['K']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />30</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [384, 1, 1], 'I': [32, 1, 1], 'O': [12, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 32)], [('K', 12)]], [], []]<I />[[[], [('K', 12)]], [[('C', 32)], []], [], []]<O />[[[('C', 32)], []], [[], [('K', 12)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('C', 2), ('C', 2), ('OX', 19), ('OY', 19)], [('C', 2), ('C', 2)], []]<I />[[('C', 2), ('C', 2)], [('OX', 19), ('OY', 19), ('C', 2), ('C', 2)], []]<O />[[('C', 2), ('C', 2)], [('OX', 19), ('OY', 19), ('C', 2), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 361, 1, 1], 'I': [12.0, 1.0, 1.0, 1.0], 'O': [32.0, 4, 4, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 49152, 49152], 'I': [32, 1478656, 1478656], 'O': [8, 34656, 34656], 'O_partial': [8, 34656, 0], 'O_final': [0, 0, 34656]}<actual_mem_utilization_individual />{'W': [0.06, 0.0, 0.0], 'I': [0.06, 0.04, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.05, 0.0], 'I': [0.06, 0.05, 0.0], 'O': [0.02, 0.05, 0.0]}<effective_mem_size_bit />{'W': [32, 24576, 49152], 'I': [16, 739328, 1478656], 'O': [8, 34656, 34656], 'O_partial': [8, 34656, 0], 'O_final': [0, 0, 34656]}<total_unit_count />{'W': [384, 384, 1, 1], 'I': [384, 32, 1, 1], 'O': [384, 12, 1, 1]}<unique_unit_count />{'W': [384, 384, 1, 1], 'I': [32, 32, 1, 1], 'O': [12, 12, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [12.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2217984, 6144], [6144, 6144], [6144, 0]]<I />[[184832, 184832], [184832, 184832], [184832, 0]]<O />[[(64980, 69312), (17328, 12996)], [(12996, 17328), (4332, 0)], [(0, 4332), (0, 0)]]<O_partial />[[(64980, 69312), (17328, 12996)], [(12996, 17328), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (4332, 0)], [(0, 4332), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[277248, 768], [96, 96], [24, 0]]<I />[[23104, 23104], [2888, 2888], [722, 0]]<O />[[(8122, 8664), (2166, 1624)], [(203, 271), (68, 0)], [(0, 17), (0, 0)]]<O_partial />[([8122, 8664], [2166, 1624]), ([203, 271], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [68, 0]), ([0, 17], [0, 0])]</mem_access_count_word><mac_count><active />2217984<idle />3696640</mac_count></basic_info><energy><total_energy />5035123.0<mem_energy_breakdown><W />[93.4, 19.0, 32.0]<I />[16.2, 572.4, 961.6]<O />[7.2, 53.7, 22.5]</mem_energy_breakdown><MAC_energy><active_MAC />4848513.0<idle_MAC />184832.0<total />5033345.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2472<utilization_without_data_loading />0.375<utilization_spatial />0.375<utilization_temporal_with_data_loading />0.6592<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />8762<latency_cycle_without_data_loading />5776<ideal_computing_cycle />5776<data_loading><load_cycle_total />2986<load_cycle_individual />{'W': [24, 96, 0], 'I': [2, 2888, 0]}<load_cycle_combined />{'W': 96, 'I': 2888}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-5775], [-4332, -4260], [-5776, -5776]], 'I': [[-5775], [-5772, -2886], [-5776, -5776]], 'O': [[-5776], [-5776, -5776], [-5708, -5759]]}<mem_stall_cycle_shared />{'W': [[-5775], [-4332, 0], [0, 0]], 'I': [[-5775], [-5772, 0], [0, 0]], 'O': [[-5776], [-5776, -5776], [-5708, -5759]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 49152, 49152], 'I': [32, 1478656, 1478656], 'O': [8, 34656, 34656], 'O_partial': [8, 34656, 0], 'O_final': [0, 0, 34656]}<data_size_each_level_total />{'W': [12288, 49152, 49152], 'I': [1024, 1478656, 1478656], 'O': [96, 34656, 34656]}<loop_cycles_each_level />{'W': [1444, 5776, 5776], 'I': [4, 5776, 5776], 'O': [4, 5776, 5776]}<top_ir_loop_size />{'W': [361, 1, 1], 'I': [1, 1, 1], 'O': [4, 4, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [8.5, 8.5], [8.5, 8.5]], 'I': [[8.0, 8.0], [256.0, 256.0], [256.0, 256.0]], 'O': [[8.0, 2.0], [24.0, 6.0], [6.0, 6.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [3072.0, 8.5], [8.5, 8.5]], 'I': [[8.0, 8.0], [256.0, 256.0], [256.0, 256.0]], 'O': [[8.0, 8.0], [96.0, 24.0], [24.0, 6.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [8.5, 8.5], [8.5, 0]], 'I': [[8.0, 8.0], [256.0, 256.0], [256.0, 0]], 'O': [[8.0, 2.0], [24.0, 6.0], [6.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [294.5, 288.5], [264.5, 6.0]], 'I': [[8.0, 8.0], [294.5, 288.5], [264.5, 6.0]], 'O': [[8.0, 2.0], [294.5, 288.5], [264.5, 6.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 5776], [1444, 1444, 4], [5776, 5776, 1]], 'I': [[1, 1, 5776], [4, 4, 1444], [5776, 5776, 1]], 'O': [[1, 1, 5776], [4, 4, 1444], [5776, 5776, 1]]}<trans_time_real />{'W': [[0, 1, 5776], [[0, 1444, 4], [24, 1444, 4]], [[96, 5776, 1], [24, 5776, 1]]], 'I': [[0, 1, 5776], [[0, 4, 1444], [2, 4, 1444]], [[2888, 5776, 1], [722, 5776, 1]]], 'O': [[0, 1, 5776], [[0, 4, 1444], [0, 4, 1444]], [[68, 5776, 1], [17, 5776, 1]]]}<single_stall_cycle />{'W': [[-1], [-1444, -1420], [-5680, -5752]], 'I': [[-1], [-4, -2], [-2888, -5054]], 'O': [[-1], [-4, -4], [-5708, -5759]]}<single_stall_count />{'W': [5775, 3, 0], 'I': [5775, 1443, 0], 'O': [5776, 1444, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [72, 0], 'I': [2886, 0], 'O': [0, 68]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [68, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-2818, -5776], [-5776, -5708]], 1: [[-5776, -5776], [-5708, -5776]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.6<mem_area_percentage />99.6 %</area></results><elapsed_time_second />0</simulation></root>