Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Feb 26 02:04:06 2023
| Host         : LAPTOP-7PHG5772 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file cm3_core_wrapper_timing_summary_postroute_physopted.rpt -pb cm3_core_wrapper_timing_summary_postroute_physopted.pb -rpx cm3_core_wrapper_timing_summary_postroute_physopted.rpx
| Design       : cm3_core_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.178        0.000                      0                10511        0.043        0.000                      0                10511        9.020        0.000                       0                  4319  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 10.000}       20.000          50.000          
SWCLK  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 0.178        0.000                      0                 8184        0.043        0.000                      0                 8184        9.020        0.000                       0                  4104  
SWCLK              91.047        0.000                      0                  353        0.140        0.000                      0                  353       49.500        0.000                       0                   215  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
SWCLK         CLK                 9.670        0.000                      0                  244        0.163        0.000                      0                  244  
CLK           SWCLK              13.002        0.000                      0                  128        0.135        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK                CLK                      9.454        0.000                      0                 1756        0.372        0.000                      0                 1756  
**async_default**  CLK                SWCLK                   17.507        0.000                      0                    2        0.240        0.000                      0                    2  
**async_default**  SWCLK              SWCLK                   94.320        0.000                      0                  180        0.759        0.000                      0                  180  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        19.635ns  (logic 5.061ns (25.776%)  route 14.574ns (74.224%))
  Logic Levels:           29  (CARRY4=7 LUT2=1 LUT3=2 LUT4=2 LUT5=6 LUT6=11)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 24.903 - 20.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.647     5.316    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X29Y70         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDCE (Prop_fdce_C_Q)         0.456     5.772 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[0]/Q
                         net (fo=2, routed)           0.452     6.224    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex[0]
    SLICE_X28Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.348 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_5/O
                         net (fo=1, routed)           0.000     6.348    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_5_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.861 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.861    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.978 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.978    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[7]_i_2_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.095 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.095    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.212 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.212    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.329 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.009     7.338    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.653 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[23]_i_4/O[3]
                         net (fo=16, routed)          0.635     8.288    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dpu_ahb_haddrd[18]
    SLICE_X30Y75         LUT3 (Prop_lut3_I1_O)        0.307     8.595 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/i___4_i_98/O
                         net (fo=16, routed)          1.206     9.801    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/ahb_haddrd[23]
    SLICE_X33Y79         LUT6 (Prop_lut6_I1_O)        0.124     9.925 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_474/O
                         net (fo=1, routed)           0.291    10.216    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_474_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I5_O)        0.124    10.340 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_333/O
                         net (fo=5, routed)           0.833    11.173    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_333_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I2_O)        0.124    11.297 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_129/O
                         net (fo=1, routed)           0.425    11.722    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_129_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I3_O)        0.124    11.846 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_31/O
                         net (fo=1, routed)           0.697    12.543    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/i___322_i_2
    SLICE_X33Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.667 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/i___322_i_7/O
                         net (fo=8, routed)           0.992    13.659    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___4_i_9
    SLICE_X27Y76         LUT5 (Prop_lut5_I4_O)        0.124    13.783 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___4_i_14/O
                         net (fo=10, routed)          1.185    14.968    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/fpb_matched_protd_reg[2]_1
    SLICE_X26Y73         LUT5 (Prop_lut5_I3_O)        0.124    15.092 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/fpb_matched_protd[2]_i_5/O
                         net (fo=1, routed)           0.862    15.954    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/fpb_matched_protd[2]_i_5_n_0
    SLICE_X25Y73         LUT6 (Prop_lut6_I4_O)        0.124    16.078 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/fpb_matched_protd[2]_i_1/O
                         net (fo=2, routed)           0.731    16.809    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/check_aligned_reg[0]
    SLICE_X24Y69         LUT5 (Prop_lut5_I0_O)        0.124    16.933 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/i___322_i_1/O
                         net (fo=10, routed)          0.446    17.379    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X23Y69         LUT5 (Prop_lut5_I4_O)        0.124    17.503 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___4_i_5/O
                         net (fo=6, routed)           0.163    17.666    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/lsu_st_imm_nonbuf_ex
    SLICE_X23Y69         LUT6 (Prop_lut6_I5_O)        0.124    17.790 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/dbg_halted_i_12/O
                         net (fo=6, routed)           0.457    18.247    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/lsu_pline_valid_de
    SLICE_X21Y69         LUT5 (Prop_lut5_I2_O)        0.124    18.371 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dbg_halted_i_14/O
                         net (fo=2, routed)           0.363    18.734    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_4_1
    SLICE_X20Y69         LUT6 (Prop_lut6_I2_O)        0.124    18.858 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_7/O
                         net (fo=1, routed)           0.414    19.271    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_7_n_0
    SLICE_X19Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.395 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_4/O
                         net (fo=3, routed)           0.489    19.884    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lsu_stall_ex
    SLICE_X19Y68         LUT5 (Prop_lut5_I2_O)        0.124    20.008 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_barrier_ex[1]_i_4/O
                         net (fo=8, routed)           0.790    20.798    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_atbase_ex_reg_1[0]
    SLICE_X17Y56         LUT4 (Prop_lut4_I1_O)        0.124    20.922 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lockup[0]_i_9/O
                         net (fo=2, routed)           0.553    21.475    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_complete_ex
    SLICE_X17Y52         LUT3 (Prop_lut3_I0_O)        0.124    21.599 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lockup[0]_i_4/O
                         net (fo=6, routed)           0.736    22.336    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/dpu_retire
    SLICE_X13Y50         LUT4 (Prop_lut4_I1_O)        0.124    22.460 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend[6]_i_7/O
                         net (fo=1, routed)           0.505    22.965    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/prev_int_pend_reg[6]_1
    SLICE_X10Y49         LUT6 (Prop_lut6_I5_O)        0.124    23.089 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/prev_int_pend[6]_i_1/O
                         net (fo=6, routed)           0.379    23.468    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[9]_0[5]
    SLICE_X9Y49          LUT6 (Prop_lut6_I4_O)        0.124    23.592 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry_i_2/O
                         net (fo=1, routed)           0.000    23.592    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry_i_2_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.990 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry/CO[3]
                         net (fo=8, routed)           0.961    24.951    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we
    SLICE_X9Y49          FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.511    24.904    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X9Y49          FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[3]/C
                         clock pessimism              0.277    25.180    
                         clock uncertainty           -0.035    25.145    
    SLICE_X9Y49          FDCE (Setup_fdce_C_CE)      -0.016    25.129    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[3]
  -------------------------------------------------------------------
                         required time                         25.129    
                         arrival time                         -24.951    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        19.635ns  (logic 5.061ns (25.776%)  route 14.574ns (74.224%))
  Logic Levels:           29  (CARRY4=7 LUT2=1 LUT3=2 LUT4=2 LUT5=6 LUT6=11)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 24.903 - 20.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.647     5.316    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X29Y70         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDCE (Prop_fdce_C_Q)         0.456     5.772 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[0]/Q
                         net (fo=2, routed)           0.452     6.224    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex[0]
    SLICE_X28Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.348 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_5/O
                         net (fo=1, routed)           0.000     6.348    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_5_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.861 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.861    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.978 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.978    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[7]_i_2_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.095 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.095    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.212 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.212    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.329 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.009     7.338    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.653 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[23]_i_4/O[3]
                         net (fo=16, routed)          0.635     8.288    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dpu_ahb_haddrd[18]
    SLICE_X30Y75         LUT3 (Prop_lut3_I1_O)        0.307     8.595 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/i___4_i_98/O
                         net (fo=16, routed)          1.206     9.801    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/ahb_haddrd[23]
    SLICE_X33Y79         LUT6 (Prop_lut6_I1_O)        0.124     9.925 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_474/O
                         net (fo=1, routed)           0.291    10.216    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_474_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I5_O)        0.124    10.340 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_333/O
                         net (fo=5, routed)           0.833    11.173    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_333_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I2_O)        0.124    11.297 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_129/O
                         net (fo=1, routed)           0.425    11.722    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_129_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I3_O)        0.124    11.846 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_31/O
                         net (fo=1, routed)           0.697    12.543    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/i___322_i_2
    SLICE_X33Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.667 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/i___322_i_7/O
                         net (fo=8, routed)           0.992    13.659    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___4_i_9
    SLICE_X27Y76         LUT5 (Prop_lut5_I4_O)        0.124    13.783 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___4_i_14/O
                         net (fo=10, routed)          1.185    14.968    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/fpb_matched_protd_reg[2]_1
    SLICE_X26Y73         LUT5 (Prop_lut5_I3_O)        0.124    15.092 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/fpb_matched_protd[2]_i_5/O
                         net (fo=1, routed)           0.862    15.954    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/fpb_matched_protd[2]_i_5_n_0
    SLICE_X25Y73         LUT6 (Prop_lut6_I4_O)        0.124    16.078 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/fpb_matched_protd[2]_i_1/O
                         net (fo=2, routed)           0.731    16.809    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/check_aligned_reg[0]
    SLICE_X24Y69         LUT5 (Prop_lut5_I0_O)        0.124    16.933 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/i___322_i_1/O
                         net (fo=10, routed)          0.446    17.379    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X23Y69         LUT5 (Prop_lut5_I4_O)        0.124    17.503 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___4_i_5/O
                         net (fo=6, routed)           0.163    17.666    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/lsu_st_imm_nonbuf_ex
    SLICE_X23Y69         LUT6 (Prop_lut6_I5_O)        0.124    17.790 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/dbg_halted_i_12/O
                         net (fo=6, routed)           0.457    18.247    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/lsu_pline_valid_de
    SLICE_X21Y69         LUT5 (Prop_lut5_I2_O)        0.124    18.371 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dbg_halted_i_14/O
                         net (fo=2, routed)           0.363    18.734    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_4_1
    SLICE_X20Y69         LUT6 (Prop_lut6_I2_O)        0.124    18.858 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_7/O
                         net (fo=1, routed)           0.414    19.271    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_7_n_0
    SLICE_X19Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.395 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_4/O
                         net (fo=3, routed)           0.489    19.884    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lsu_stall_ex
    SLICE_X19Y68         LUT5 (Prop_lut5_I2_O)        0.124    20.008 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_barrier_ex[1]_i_4/O
                         net (fo=8, routed)           0.790    20.798    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_atbase_ex_reg_1[0]
    SLICE_X17Y56         LUT4 (Prop_lut4_I1_O)        0.124    20.922 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lockup[0]_i_9/O
                         net (fo=2, routed)           0.553    21.475    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_complete_ex
    SLICE_X17Y52         LUT3 (Prop_lut3_I0_O)        0.124    21.599 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lockup[0]_i_4/O
                         net (fo=6, routed)           0.736    22.336    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/dpu_retire
    SLICE_X13Y50         LUT4 (Prop_lut4_I1_O)        0.124    22.460 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend[6]_i_7/O
                         net (fo=1, routed)           0.505    22.965    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/prev_int_pend_reg[6]_1
    SLICE_X10Y49         LUT6 (Prop_lut6_I5_O)        0.124    23.089 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/prev_int_pend[6]_i_1/O
                         net (fo=6, routed)           0.379    23.468    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[9]_0[5]
    SLICE_X9Y49          LUT6 (Prop_lut6_I4_O)        0.124    23.592 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry_i_2/O
                         net (fo=1, routed)           0.000    23.592    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry_i_2_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.990 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry/CO[3]
                         net (fo=8, routed)           0.961    24.951    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we
    SLICE_X9Y49          FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.511    24.904    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X9Y49          FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[4]/C
                         clock pessimism              0.277    25.180    
                         clock uncertainty           -0.035    25.145    
    SLICE_X9Y49          FDCE (Setup_fdce_C_CE)      -0.016    25.129    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[4]
  -------------------------------------------------------------------
                         required time                         25.129    
                         arrival time                         -24.951    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        19.635ns  (logic 5.061ns (25.776%)  route 14.574ns (74.224%))
  Logic Levels:           29  (CARRY4=7 LUT2=1 LUT3=2 LUT4=2 LUT5=6 LUT6=11)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 24.903 - 20.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.647     5.316    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X29Y70         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDCE (Prop_fdce_C_Q)         0.456     5.772 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[0]/Q
                         net (fo=2, routed)           0.452     6.224    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex[0]
    SLICE_X28Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.348 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_5/O
                         net (fo=1, routed)           0.000     6.348    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_5_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.861 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.861    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.978 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.978    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[7]_i_2_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.095 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.095    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.212 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.212    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.329 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.009     7.338    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.653 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[23]_i_4/O[3]
                         net (fo=16, routed)          0.635     8.288    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dpu_ahb_haddrd[18]
    SLICE_X30Y75         LUT3 (Prop_lut3_I1_O)        0.307     8.595 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/i___4_i_98/O
                         net (fo=16, routed)          1.206     9.801    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/ahb_haddrd[23]
    SLICE_X33Y79         LUT6 (Prop_lut6_I1_O)        0.124     9.925 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_474/O
                         net (fo=1, routed)           0.291    10.216    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_474_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I5_O)        0.124    10.340 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_333/O
                         net (fo=5, routed)           0.833    11.173    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_333_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I2_O)        0.124    11.297 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_129/O
                         net (fo=1, routed)           0.425    11.722    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_129_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I3_O)        0.124    11.846 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_31/O
                         net (fo=1, routed)           0.697    12.543    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/i___322_i_2
    SLICE_X33Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.667 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/i___322_i_7/O
                         net (fo=8, routed)           0.992    13.659    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___4_i_9
    SLICE_X27Y76         LUT5 (Prop_lut5_I4_O)        0.124    13.783 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___4_i_14/O
                         net (fo=10, routed)          1.185    14.968    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/fpb_matched_protd_reg[2]_1
    SLICE_X26Y73         LUT5 (Prop_lut5_I3_O)        0.124    15.092 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/fpb_matched_protd[2]_i_5/O
                         net (fo=1, routed)           0.862    15.954    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/fpb_matched_protd[2]_i_5_n_0
    SLICE_X25Y73         LUT6 (Prop_lut6_I4_O)        0.124    16.078 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/fpb_matched_protd[2]_i_1/O
                         net (fo=2, routed)           0.731    16.809    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/check_aligned_reg[0]
    SLICE_X24Y69         LUT5 (Prop_lut5_I0_O)        0.124    16.933 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/i___322_i_1/O
                         net (fo=10, routed)          0.446    17.379    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X23Y69         LUT5 (Prop_lut5_I4_O)        0.124    17.503 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___4_i_5/O
                         net (fo=6, routed)           0.163    17.666    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/lsu_st_imm_nonbuf_ex
    SLICE_X23Y69         LUT6 (Prop_lut6_I5_O)        0.124    17.790 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/dbg_halted_i_12/O
                         net (fo=6, routed)           0.457    18.247    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/lsu_pline_valid_de
    SLICE_X21Y69         LUT5 (Prop_lut5_I2_O)        0.124    18.371 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dbg_halted_i_14/O
                         net (fo=2, routed)           0.363    18.734    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_4_1
    SLICE_X20Y69         LUT6 (Prop_lut6_I2_O)        0.124    18.858 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_7/O
                         net (fo=1, routed)           0.414    19.271    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_7_n_0
    SLICE_X19Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.395 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_4/O
                         net (fo=3, routed)           0.489    19.884    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lsu_stall_ex
    SLICE_X19Y68         LUT5 (Prop_lut5_I2_O)        0.124    20.008 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_barrier_ex[1]_i_4/O
                         net (fo=8, routed)           0.790    20.798    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_atbase_ex_reg_1[0]
    SLICE_X17Y56         LUT4 (Prop_lut4_I1_O)        0.124    20.922 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lockup[0]_i_9/O
                         net (fo=2, routed)           0.553    21.475    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_complete_ex
    SLICE_X17Y52         LUT3 (Prop_lut3_I0_O)        0.124    21.599 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lockup[0]_i_4/O
                         net (fo=6, routed)           0.736    22.336    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/dpu_retire
    SLICE_X13Y50         LUT4 (Prop_lut4_I1_O)        0.124    22.460 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend[6]_i_7/O
                         net (fo=1, routed)           0.505    22.965    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/prev_int_pend_reg[6]_1
    SLICE_X10Y49         LUT6 (Prop_lut6_I5_O)        0.124    23.089 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/prev_int_pend[6]_i_1/O
                         net (fo=6, routed)           0.379    23.468    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[9]_0[5]
    SLICE_X9Y49          LUT6 (Prop_lut6_I4_O)        0.124    23.592 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry_i_2/O
                         net (fo=1, routed)           0.000    23.592    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry_i_2_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.990 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry/CO[3]
                         net (fo=8, routed)           0.961    24.951    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we
    SLICE_X9Y49          FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.511    24.904    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X9Y49          FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[7]/C
                         clock pessimism              0.277    25.180    
                         clock uncertainty           -0.035    25.145    
    SLICE_X9Y49          FDCE (Setup_fdce_C_CE)      -0.016    25.129    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[7]
  -------------------------------------------------------------------
                         required time                         25.129    
                         arrival time                         -24.951    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_alu_ctl_ex_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_sel_de_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        19.729ns  (logic 4.915ns (24.913%)  route 14.814ns (75.087%))
  Logic Levels:           28  (CARRY4=6 LUT2=4 LUT3=2 LUT4=1 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 24.886 - 20.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.658     5.327    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X9Y82          FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_alu_ctl_ex_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_alu_ctl_ex_reg[11]/Q
                         net (fo=18, routed)          1.242     7.024    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/Q[5]
    SLICE_X11Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.148 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___173_i_33/O
                         net (fo=68, routed)          0.725     7.874    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___173_i_33_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I0_O)        0.124     7.998 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___173_i_86/O
                         net (fo=2, routed)           0.593     8.591    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___173_i_86_n_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I5_O)        0.124     8.715 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___173_i_72/O
                         net (fo=2, routed)           0.668     9.383    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___173_i_72_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I5_O)        0.124     9.507 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___173_i_39/O
                         net (fo=4, routed)           0.965    10.472    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___173_i_39_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124    10.596 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_4/O
                         net (fo=1, routed)           0.154    10.750    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_4_n_0
    SLICE_X7Y94          LUT5 (Prop_lut5_I4_O)        0.124    10.874 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_2/O
                         net (fo=7, routed)           0.656    11.530    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___209
    SLICE_X11Y94         LUT3 (Prop_lut3_I2_O)        0.124    11.654 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___209_i_1/O
                         net (fo=2, routed)           0.564    12.218    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___150_0
    SLICE_X13Y91         LUT6 (Prop_lut6_I5_O)        0.124    12.342 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___150_i_1/O
                         net (fo=2, routed)           0.753    13.095    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu_n_324
    SLICE_X15Y87         LUT2 (Prop_lut2_I1_O)        0.124    13.219 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___150/O
                         net (fo=1, routed)           0.407    13.626    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___150_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I5_O)        0.124    13.750 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___113/O
                         net (fo=3, routed)           0.880    14.630    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[11]_i_2_0
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.124    14.754 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[11]_i_11/O
                         net (fo=1, routed)           0.000    14.754    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[11]_i_11_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.267 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.267    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[11]_i_2_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.384 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.384    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[15]_i_2_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.501 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.501    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.618 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.618    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.735 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.735    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.050 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___164_i_2/O[3]
                         net (fo=7, routed)           0.719    16.769    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X20Y86         LUT3 (Prop_lut3_I2_O)        0.307    17.076 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___164/O
                         net (fo=2, routed)           0.430    17.506    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex_reg[1]_2
    SLICE_X20Y85         LUT6 (Prop_lut6_I1_O)        0.124    17.630 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=2, routed)           0.852    18.482    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X20Y74         LUT4 (Prop_lut4_I0_O)        0.124    18.606 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_itfccpass_ex_i_6/O
                         net (fo=4, routed)           0.615    19.220    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_reg_0[0]
    SLICE_X19Y71         LUT6 (Prop_lut6_I1_O)        0.124    19.344 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_5/O
                         net (fo=1, routed)           0.665    20.010    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_5_n_0
    SLICE_X19Y71         LUT6 (Prop_lut6_I5_O)        0.124    20.134 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=19, routed)          0.679    20.812    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X19Y65         LUT5 (Prop_lut5_I4_O)        0.124    20.936 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/i___44_i_1/O
                         net (fo=5, routed)           0.808    21.744    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ex_br_det_ex_reg[0]_3
    SLICE_X18Y58         LUT2 (Prop_lut2_I1_O)        0.124    21.868 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_4/O
                         net (fo=4, routed)           0.292    22.160    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_4_n_0
    SLICE_X18Y58         LUT5 (Prop_lut5_I0_O)        0.124    22.284 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/i___47_i_2/O
                         net (fo=8, routed)           0.522    22.806    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_buf_ctrl_reg[2]
    SLICE_X14Y58         LUT6 (Prop_lut6_I1_O)        0.124    22.930 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/i___39_i_3/O
                         net (fo=14, routed)          0.892    23.822    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/instr_det_erly_br_trk_reg
    SLICE_X12Y58         LUT2 (Prop_lut2_I0_O)        0.152    23.974 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/i___39_i_4/O
                         net (fo=10, routed)          0.733    24.708    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch_n_433
    SLICE_X11Y54         LUT5 (Prop_lut5_I3_O)        0.348    25.056 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___43/O
                         net (fo=1, routed)           0.000    25.056    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_sel_de_reg[5]_2[4]
    SLICE_X11Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_sel_de_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.494    24.886    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X11Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_sel_de_reg[5]/C
                         clock pessimism              0.391    25.277    
                         clock uncertainty           -0.035    25.241    
    SLICE_X11Y54         FDCE (Setup_fdce_C_D)        0.031    25.272    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_sel_de_reg[5]
  -------------------------------------------------------------------
                         required time                         25.272    
                         arrival time                         -25.056    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        19.627ns  (logic 5.061ns (25.786%)  route 14.566ns (74.214%))
  Logic Levels:           29  (CARRY4=7 LUT2=1 LUT3=2 LUT4=2 LUT5=6 LUT6=11)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 24.903 - 20.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.647     5.316    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X29Y70         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDCE (Prop_fdce_C_Q)         0.456     5.772 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[0]/Q
                         net (fo=2, routed)           0.452     6.224    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex[0]
    SLICE_X28Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.348 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_5/O
                         net (fo=1, routed)           0.000     6.348    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_5_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.861 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.861    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.978 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.978    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[7]_i_2_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.095 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.095    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.212 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.212    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.329 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.009     7.338    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.653 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[23]_i_4/O[3]
                         net (fo=16, routed)          0.635     8.288    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dpu_ahb_haddrd[18]
    SLICE_X30Y75         LUT3 (Prop_lut3_I1_O)        0.307     8.595 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/i___4_i_98/O
                         net (fo=16, routed)          1.206     9.801    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/ahb_haddrd[23]
    SLICE_X33Y79         LUT6 (Prop_lut6_I1_O)        0.124     9.925 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_474/O
                         net (fo=1, routed)           0.291    10.216    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_474_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I5_O)        0.124    10.340 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_333/O
                         net (fo=5, routed)           0.833    11.173    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_333_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I2_O)        0.124    11.297 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_129/O
                         net (fo=1, routed)           0.425    11.722    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_129_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I3_O)        0.124    11.846 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_31/O
                         net (fo=1, routed)           0.697    12.543    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/i___322_i_2
    SLICE_X33Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.667 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/i___322_i_7/O
                         net (fo=8, routed)           0.992    13.659    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___4_i_9
    SLICE_X27Y76         LUT5 (Prop_lut5_I4_O)        0.124    13.783 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___4_i_14/O
                         net (fo=10, routed)          1.185    14.968    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/fpb_matched_protd_reg[2]_1
    SLICE_X26Y73         LUT5 (Prop_lut5_I3_O)        0.124    15.092 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/fpb_matched_protd[2]_i_5/O
                         net (fo=1, routed)           0.862    15.954    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/fpb_matched_protd[2]_i_5_n_0
    SLICE_X25Y73         LUT6 (Prop_lut6_I4_O)        0.124    16.078 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/fpb_matched_protd[2]_i_1/O
                         net (fo=2, routed)           0.731    16.809    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/check_aligned_reg[0]
    SLICE_X24Y69         LUT5 (Prop_lut5_I0_O)        0.124    16.933 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/i___322_i_1/O
                         net (fo=10, routed)          0.446    17.379    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X23Y69         LUT5 (Prop_lut5_I4_O)        0.124    17.503 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___4_i_5/O
                         net (fo=6, routed)           0.163    17.666    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/lsu_st_imm_nonbuf_ex
    SLICE_X23Y69         LUT6 (Prop_lut6_I5_O)        0.124    17.790 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/dbg_halted_i_12/O
                         net (fo=6, routed)           0.457    18.247    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/lsu_pline_valid_de
    SLICE_X21Y69         LUT5 (Prop_lut5_I2_O)        0.124    18.371 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dbg_halted_i_14/O
                         net (fo=2, routed)           0.363    18.734    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_4_1
    SLICE_X20Y69         LUT6 (Prop_lut6_I2_O)        0.124    18.858 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_7/O
                         net (fo=1, routed)           0.414    19.271    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_7_n_0
    SLICE_X19Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.395 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_4/O
                         net (fo=3, routed)           0.489    19.884    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lsu_stall_ex
    SLICE_X19Y68         LUT5 (Prop_lut5_I2_O)        0.124    20.008 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_barrier_ex[1]_i_4/O
                         net (fo=8, routed)           0.790    20.798    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_atbase_ex_reg_1[0]
    SLICE_X17Y56         LUT4 (Prop_lut4_I1_O)        0.124    20.922 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lockup[0]_i_9/O
                         net (fo=2, routed)           0.553    21.475    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_complete_ex
    SLICE_X17Y52         LUT3 (Prop_lut3_I0_O)        0.124    21.599 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lockup[0]_i_4/O
                         net (fo=6, routed)           0.736    22.336    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/dpu_retire
    SLICE_X13Y50         LUT4 (Prop_lut4_I1_O)        0.124    22.460 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend[6]_i_7/O
                         net (fo=1, routed)           0.505    22.965    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/prev_int_pend_reg[6]_1
    SLICE_X10Y49         LUT6 (Prop_lut6_I5_O)        0.124    23.089 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/prev_int_pend[6]_i_1/O
                         net (fo=6, routed)           0.379    23.468    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[9]_0[5]
    SLICE_X9Y49          LUT6 (Prop_lut6_I4_O)        0.124    23.592 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry_i_2/O
                         net (fo=1, routed)           0.000    23.592    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry_i_2_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.990 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry/CO[3]
                         net (fo=8, routed)           0.953    24.943    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we
    SLICE_X8Y49          FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.511    24.904    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X8Y49          FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[1]/C
                         clock pessimism              0.277    25.180    
                         clock uncertainty           -0.035    25.145    
    SLICE_X8Y49          FDCE (Setup_fdce_C_CE)       0.017    25.162    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[1]
  -------------------------------------------------------------------
                         required time                         25.162    
                         arrival time                         -24.943    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        19.627ns  (logic 5.061ns (25.786%)  route 14.566ns (74.214%))
  Logic Levels:           29  (CARRY4=7 LUT2=1 LUT3=2 LUT4=2 LUT5=6 LUT6=11)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 24.903 - 20.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.647     5.316    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X29Y70         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDCE (Prop_fdce_C_Q)         0.456     5.772 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[0]/Q
                         net (fo=2, routed)           0.452     6.224    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex[0]
    SLICE_X28Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.348 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_5/O
                         net (fo=1, routed)           0.000     6.348    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_5_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.861 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.861    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.978 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.978    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[7]_i_2_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.095 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.095    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.212 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.212    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.329 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.009     7.338    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.653 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[23]_i_4/O[3]
                         net (fo=16, routed)          0.635     8.288    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dpu_ahb_haddrd[18]
    SLICE_X30Y75         LUT3 (Prop_lut3_I1_O)        0.307     8.595 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/i___4_i_98/O
                         net (fo=16, routed)          1.206     9.801    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/ahb_haddrd[23]
    SLICE_X33Y79         LUT6 (Prop_lut6_I1_O)        0.124     9.925 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_474/O
                         net (fo=1, routed)           0.291    10.216    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_474_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I5_O)        0.124    10.340 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_333/O
                         net (fo=5, routed)           0.833    11.173    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_333_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I2_O)        0.124    11.297 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_129/O
                         net (fo=1, routed)           0.425    11.722    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_129_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I3_O)        0.124    11.846 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_31/O
                         net (fo=1, routed)           0.697    12.543    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/i___322_i_2
    SLICE_X33Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.667 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/i___322_i_7/O
                         net (fo=8, routed)           0.992    13.659    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___4_i_9
    SLICE_X27Y76         LUT5 (Prop_lut5_I4_O)        0.124    13.783 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___4_i_14/O
                         net (fo=10, routed)          1.185    14.968    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/fpb_matched_protd_reg[2]_1
    SLICE_X26Y73         LUT5 (Prop_lut5_I3_O)        0.124    15.092 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/fpb_matched_protd[2]_i_5/O
                         net (fo=1, routed)           0.862    15.954    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/fpb_matched_protd[2]_i_5_n_0
    SLICE_X25Y73         LUT6 (Prop_lut6_I4_O)        0.124    16.078 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/fpb_matched_protd[2]_i_1/O
                         net (fo=2, routed)           0.731    16.809    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/check_aligned_reg[0]
    SLICE_X24Y69         LUT5 (Prop_lut5_I0_O)        0.124    16.933 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/i___322_i_1/O
                         net (fo=10, routed)          0.446    17.379    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X23Y69         LUT5 (Prop_lut5_I4_O)        0.124    17.503 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___4_i_5/O
                         net (fo=6, routed)           0.163    17.666    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/lsu_st_imm_nonbuf_ex
    SLICE_X23Y69         LUT6 (Prop_lut6_I5_O)        0.124    17.790 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/dbg_halted_i_12/O
                         net (fo=6, routed)           0.457    18.247    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/lsu_pline_valid_de
    SLICE_X21Y69         LUT5 (Prop_lut5_I2_O)        0.124    18.371 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dbg_halted_i_14/O
                         net (fo=2, routed)           0.363    18.734    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_4_1
    SLICE_X20Y69         LUT6 (Prop_lut6_I2_O)        0.124    18.858 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_7/O
                         net (fo=1, routed)           0.414    19.271    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_7_n_0
    SLICE_X19Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.395 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_4/O
                         net (fo=3, routed)           0.489    19.884    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lsu_stall_ex
    SLICE_X19Y68         LUT5 (Prop_lut5_I2_O)        0.124    20.008 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_barrier_ex[1]_i_4/O
                         net (fo=8, routed)           0.790    20.798    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_atbase_ex_reg_1[0]
    SLICE_X17Y56         LUT4 (Prop_lut4_I1_O)        0.124    20.922 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lockup[0]_i_9/O
                         net (fo=2, routed)           0.553    21.475    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_complete_ex
    SLICE_X17Y52         LUT3 (Prop_lut3_I0_O)        0.124    21.599 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lockup[0]_i_4/O
                         net (fo=6, routed)           0.736    22.336    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/dpu_retire
    SLICE_X13Y50         LUT4 (Prop_lut4_I1_O)        0.124    22.460 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend[6]_i_7/O
                         net (fo=1, routed)           0.505    22.965    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/prev_int_pend_reg[6]_1
    SLICE_X10Y49         LUT6 (Prop_lut6_I5_O)        0.124    23.089 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/prev_int_pend[6]_i_1/O
                         net (fo=6, routed)           0.379    23.468    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[9]_0[5]
    SLICE_X9Y49          LUT6 (Prop_lut6_I4_O)        0.124    23.592 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry_i_2/O
                         net (fo=1, routed)           0.000    23.592    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry_i_2_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.990 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry/CO[3]
                         net (fo=8, routed)           0.953    24.943    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we
    SLICE_X8Y49          FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.511    24.904    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X8Y49          FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[2]/C
                         clock pessimism              0.277    25.180    
                         clock uncertainty           -0.035    25.145    
    SLICE_X8Y49          FDCE (Setup_fdce_C_CE)       0.017    25.162    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[2]
  -------------------------------------------------------------------
                         required time                         25.162    
                         arrival time                         -24.943    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        19.627ns  (logic 5.061ns (25.786%)  route 14.566ns (74.214%))
  Logic Levels:           29  (CARRY4=7 LUT2=1 LUT3=2 LUT4=2 LUT5=6 LUT6=11)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 24.903 - 20.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.647     5.316    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X29Y70         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDCE (Prop_fdce_C_Q)         0.456     5.772 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[0]/Q
                         net (fo=2, routed)           0.452     6.224    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex[0]
    SLICE_X28Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.348 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_5/O
                         net (fo=1, routed)           0.000     6.348    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_5_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.861 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.861    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.978 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.978    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[7]_i_2_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.095 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.095    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.212 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.212    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.329 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.009     7.338    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.653 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[23]_i_4/O[3]
                         net (fo=16, routed)          0.635     8.288    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dpu_ahb_haddrd[18]
    SLICE_X30Y75         LUT3 (Prop_lut3_I1_O)        0.307     8.595 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/i___4_i_98/O
                         net (fo=16, routed)          1.206     9.801    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/ahb_haddrd[23]
    SLICE_X33Y79         LUT6 (Prop_lut6_I1_O)        0.124     9.925 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_474/O
                         net (fo=1, routed)           0.291    10.216    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_474_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I5_O)        0.124    10.340 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_333/O
                         net (fo=5, routed)           0.833    11.173    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_333_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I2_O)        0.124    11.297 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_129/O
                         net (fo=1, routed)           0.425    11.722    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_129_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I3_O)        0.124    11.846 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_31/O
                         net (fo=1, routed)           0.697    12.543    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/i___322_i_2
    SLICE_X33Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.667 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/i___322_i_7/O
                         net (fo=8, routed)           0.992    13.659    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___4_i_9
    SLICE_X27Y76         LUT5 (Prop_lut5_I4_O)        0.124    13.783 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___4_i_14/O
                         net (fo=10, routed)          1.185    14.968    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/fpb_matched_protd_reg[2]_1
    SLICE_X26Y73         LUT5 (Prop_lut5_I3_O)        0.124    15.092 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/fpb_matched_protd[2]_i_5/O
                         net (fo=1, routed)           0.862    15.954    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/fpb_matched_protd[2]_i_5_n_0
    SLICE_X25Y73         LUT6 (Prop_lut6_I4_O)        0.124    16.078 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/fpb_matched_protd[2]_i_1/O
                         net (fo=2, routed)           0.731    16.809    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/check_aligned_reg[0]
    SLICE_X24Y69         LUT5 (Prop_lut5_I0_O)        0.124    16.933 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/i___322_i_1/O
                         net (fo=10, routed)          0.446    17.379    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X23Y69         LUT5 (Prop_lut5_I4_O)        0.124    17.503 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___4_i_5/O
                         net (fo=6, routed)           0.163    17.666    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/lsu_st_imm_nonbuf_ex
    SLICE_X23Y69         LUT6 (Prop_lut6_I5_O)        0.124    17.790 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/dbg_halted_i_12/O
                         net (fo=6, routed)           0.457    18.247    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/lsu_pline_valid_de
    SLICE_X21Y69         LUT5 (Prop_lut5_I2_O)        0.124    18.371 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dbg_halted_i_14/O
                         net (fo=2, routed)           0.363    18.734    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_4_1
    SLICE_X20Y69         LUT6 (Prop_lut6_I2_O)        0.124    18.858 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_7/O
                         net (fo=1, routed)           0.414    19.271    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_7_n_0
    SLICE_X19Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.395 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_4/O
                         net (fo=3, routed)           0.489    19.884    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lsu_stall_ex
    SLICE_X19Y68         LUT5 (Prop_lut5_I2_O)        0.124    20.008 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_barrier_ex[1]_i_4/O
                         net (fo=8, routed)           0.790    20.798    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_atbase_ex_reg_1[0]
    SLICE_X17Y56         LUT4 (Prop_lut4_I1_O)        0.124    20.922 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lockup[0]_i_9/O
                         net (fo=2, routed)           0.553    21.475    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_complete_ex
    SLICE_X17Y52         LUT3 (Prop_lut3_I0_O)        0.124    21.599 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lockup[0]_i_4/O
                         net (fo=6, routed)           0.736    22.336    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/dpu_retire
    SLICE_X13Y50         LUT4 (Prop_lut4_I1_O)        0.124    22.460 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend[6]_i_7/O
                         net (fo=1, routed)           0.505    22.965    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/prev_int_pend_reg[6]_1
    SLICE_X10Y49         LUT6 (Prop_lut6_I5_O)        0.124    23.089 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/prev_int_pend[6]_i_1/O
                         net (fo=6, routed)           0.379    23.468    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[9]_0[5]
    SLICE_X9Y49          LUT6 (Prop_lut6_I4_O)        0.124    23.592 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry_i_2/O
                         net (fo=1, routed)           0.000    23.592    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry_i_2_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.990 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry/CO[3]
                         net (fo=8, routed)           0.953    24.943    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we
    SLICE_X8Y49          FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.511    24.904    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X8Y49          FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[8]/C
                         clock pessimism              0.277    25.180    
                         clock uncertainty           -0.035    25.145    
    SLICE_X8Y49          FDCE (Setup_fdce_C_CE)       0.017    25.162    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[8]
  -------------------------------------------------------------------
                         required time                         25.162    
                         arrival time                         -24.943    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]_rep/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        19.544ns  (logic 4.787ns (24.493%)  route 14.757ns (75.507%))
  Logic Levels:           29  (CARRY4=6 LUT2=1 LUT3=2 LUT5=9 LUT6=11)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 24.877 - 20.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.647     5.316    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X29Y70         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDCE (Prop_fdce_C_Q)         0.456     5.772 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[0]/Q
                         net (fo=2, routed)           0.452     6.224    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex[0]
    SLICE_X28Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.348 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_5/O
                         net (fo=1, routed)           0.000     6.348    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_5_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.861 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.861    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.978 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.978    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[7]_i_2_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.095 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.095    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.212 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.212    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.329 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.009     7.338    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.653 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[23]_i_4/O[3]
                         net (fo=16, routed)          0.635     8.288    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dpu_ahb_haddrd[18]
    SLICE_X30Y75         LUT3 (Prop_lut3_I1_O)        0.307     8.595 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/i___4_i_98/O
                         net (fo=16, routed)          1.206     9.801    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/ahb_haddrd[23]
    SLICE_X33Y79         LUT6 (Prop_lut6_I1_O)        0.124     9.925 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_474/O
                         net (fo=1, routed)           0.291    10.216    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_474_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I5_O)        0.124    10.340 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_333/O
                         net (fo=5, routed)           0.833    11.173    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_333_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I2_O)        0.124    11.297 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_129/O
                         net (fo=1, routed)           0.425    11.722    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_129_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I3_O)        0.124    11.846 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/i___322_i_31/O
                         net (fo=1, routed)           0.697    12.543    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/i___322_i_2
    SLICE_X33Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.667 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/i___322_i_7/O
                         net (fo=8, routed)           0.992    13.659    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___4_i_9
    SLICE_X27Y76         LUT5 (Prop_lut5_I4_O)        0.124    13.783 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___4_i_14/O
                         net (fo=10, routed)          1.185    14.968    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/fpb_matched_protd_reg[2]_1
    SLICE_X26Y73         LUT5 (Prop_lut5_I3_O)        0.124    15.092 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/fpb_matched_protd[2]_i_5/O
                         net (fo=1, routed)           0.862    15.954    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/fpb_matched_protd[2]_i_5_n_0
    SLICE_X25Y73         LUT6 (Prop_lut6_I4_O)        0.124    16.078 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/fpb_matched_protd[2]_i_1/O
                         net (fo=2, routed)           0.731    16.809    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/check_aligned_reg[0]
    SLICE_X24Y69         LUT5 (Prop_lut5_I0_O)        0.124    16.933 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/i___322_i_1/O
                         net (fo=10, routed)          0.446    17.379    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X23Y69         LUT5 (Prop_lut5_I4_O)        0.124    17.503 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___4_i_5/O
                         net (fo=6, routed)           0.163    17.666    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/lsu_st_imm_nonbuf_ex
    SLICE_X23Y69         LUT6 (Prop_lut6_I5_O)        0.124    17.790 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/dbg_halted_i_12/O
                         net (fo=6, routed)           0.457    18.247    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/lsu_pline_valid_de
    SLICE_X21Y69         LUT5 (Prop_lut5_I2_O)        0.124    18.371 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dbg_halted_i_14/O
                         net (fo=2, routed)           0.363    18.734    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_4_1
    SLICE_X20Y69         LUT6 (Prop_lut6_I2_O)        0.124    18.858 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_7/O
                         net (fo=1, routed)           0.414    19.271    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_7_n_0
    SLICE_X19Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.395 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_4/O
                         net (fo=3, routed)           0.489    19.884    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lsu_stall_ex
    SLICE_X19Y68         LUT5 (Prop_lut5_I2_O)        0.124    20.008 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_barrier_ex[1]_i_4/O
                         net (fo=8, routed)           0.661    20.669    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_atbase_ex_reg_1[0]
    SLICE_X20Y63         LUT5 (Prop_lut5_I1_O)        0.124    20.793 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/dbg_halted_i_3/O
                         net (fo=6, routed)           0.509    21.302    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/dbg_halt_set
    SLICE_X19Y60         LUT3 (Prop_lut3_I0_O)        0.124    21.426 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___3_i_2/O
                         net (fo=2, routed)           0.651    22.077    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/i___3
    SLICE_X19Y59         LUT5 (Prop_lut5_I0_O)        0.124    22.201 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/i___3_i_1/O
                         net (fo=8, routed)           0.526    22.727    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]_rep_7
    SLICE_X18Y57         LUT5 (Prop_lut5_I3_O)        0.124    22.851 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[3]_i_11/O
                         net (fo=1, routed)           0.622    23.473    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[3]_i_11_n_0
    SLICE_X18Y57         LUT6 (Prop_lut6_I1_O)        0.124    23.597 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[3]_i_5/O
                         net (fo=2, routed)           0.610    24.207    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[3]_i_5_n_0
    SLICE_X20Y57         LUT6 (Prop_lut6_I4_O)        0.124    24.331 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[3]_rep_i_1/O
                         net (fo=1, routed)           0.529    24.860    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[3]_rep_i_1_n_0
    SLICE_X20Y57         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.485    24.877    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/HCLK
    SLICE_X20Y57         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]_rep/C
                         clock pessimism              0.291    25.167    
                         clock uncertainty           -0.035    25.132    
    SLICE_X20Y57         FDCE (Setup_fdce_C_D)       -0.031    25.101    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         25.101    
                         arrival time                         -24.860    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_alu_ctl_ex_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_sel_de_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        19.663ns  (logic 4.915ns (24.996%)  route 14.748ns (75.004%))
  Logic Levels:           28  (CARRY4=6 LUT2=4 LUT3=2 LUT4=1 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 24.886 - 20.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.658     5.327    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X9Y82          FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_alu_ctl_ex_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_alu_ctl_ex_reg[11]/Q
                         net (fo=18, routed)          1.242     7.024    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/Q[5]
    SLICE_X11Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.148 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___173_i_33/O
                         net (fo=68, routed)          0.725     7.874    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___173_i_33_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I0_O)        0.124     7.998 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___173_i_86/O
                         net (fo=2, routed)           0.593     8.591    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___173_i_86_n_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I5_O)        0.124     8.715 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___173_i_72/O
                         net (fo=2, routed)           0.668     9.383    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___173_i_72_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I5_O)        0.124     9.507 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___173_i_39/O
                         net (fo=4, routed)           0.965    10.472    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___173_i_39_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124    10.596 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_4/O
                         net (fo=1, routed)           0.154    10.750    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_4_n_0
    SLICE_X7Y94          LUT5 (Prop_lut5_I4_O)        0.124    10.874 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_2/O
                         net (fo=7, routed)           0.656    11.530    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___209
    SLICE_X11Y94         LUT3 (Prop_lut3_I2_O)        0.124    11.654 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___209_i_1/O
                         net (fo=2, routed)           0.564    12.218    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___150_0
    SLICE_X13Y91         LUT6 (Prop_lut6_I5_O)        0.124    12.342 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___150_i_1/O
                         net (fo=2, routed)           0.753    13.095    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu_n_324
    SLICE_X15Y87         LUT2 (Prop_lut2_I1_O)        0.124    13.219 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___150/O
                         net (fo=1, routed)           0.407    13.626    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___150_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I5_O)        0.124    13.750 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___113/O
                         net (fo=3, routed)           0.880    14.630    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[11]_i_2_0
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.124    14.754 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[11]_i_11/O
                         net (fo=1, routed)           0.000    14.754    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[11]_i_11_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.267 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.267    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[11]_i_2_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.384 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.384    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[15]_i_2_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.501 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.501    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.618 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.618    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.735 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.735    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.050 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___164_i_2/O[3]
                         net (fo=7, routed)           0.719    16.769    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X20Y86         LUT3 (Prop_lut3_I2_O)        0.307    17.076 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___164/O
                         net (fo=2, routed)           0.430    17.506    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex_reg[1]_2
    SLICE_X20Y85         LUT6 (Prop_lut6_I1_O)        0.124    17.630 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=2, routed)           0.852    18.482    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X20Y74         LUT4 (Prop_lut4_I0_O)        0.124    18.606 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_itfccpass_ex_i_6/O
                         net (fo=4, routed)           0.615    19.220    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_reg_0[0]
    SLICE_X19Y71         LUT6 (Prop_lut6_I1_O)        0.124    19.344 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_5/O
                         net (fo=1, routed)           0.665    20.010    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_5_n_0
    SLICE_X19Y71         LUT6 (Prop_lut6_I5_O)        0.124    20.134 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=19, routed)          0.679    20.812    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X19Y65         LUT5 (Prop_lut5_I4_O)        0.124    20.936 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/i___44_i_1/O
                         net (fo=5, routed)           0.808    21.744    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ex_br_det_ex_reg[0]_3
    SLICE_X18Y58         LUT2 (Prop_lut2_I1_O)        0.124    21.868 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_4/O
                         net (fo=4, routed)           0.292    22.160    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_4_n_0
    SLICE_X18Y58         LUT5 (Prop_lut5_I0_O)        0.124    22.284 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/i___47_i_2/O
                         net (fo=8, routed)           0.522    22.806    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_buf_ctrl_reg[2]
    SLICE_X14Y58         LUT6 (Prop_lut6_I1_O)        0.124    22.930 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/i___39_i_3/O
                         net (fo=14, routed)          0.892    23.822    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/instr_det_erly_br_trk_reg
    SLICE_X12Y58         LUT2 (Prop_lut2_I0_O)        0.152    23.974 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/i___39_i_4/O
                         net (fo=10, routed)          0.668    24.642    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch_n_433
    SLICE_X11Y54         LUT5 (Prop_lut5_I3_O)        0.348    24.990 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___40/O
                         net (fo=1, routed)           0.000    24.990    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_sel_de_reg[5]_2[2]
    SLICE_X11Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_sel_de_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.494    24.886    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X11Y54         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_sel_de_reg[2]/C
                         clock pessimism              0.391    25.277    
                         clock uncertainty           -0.035    25.241    
    SLICE_X11Y54         FDCE (Setup_fdce_C_D)        0.029    25.270    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_sel_de_reg[2]
  -------------------------------------------------------------------
                         required time                         25.270    
                         arrival time                         -24.990    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_alu_ctl_ex_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_rd_ptr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        19.708ns  (logic 4.915ns (24.939%)  route 14.793ns (75.061%))
  Logic Levels:           28  (CARRY4=6 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 24.885 - 20.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.658     5.327    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X9Y82          FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_alu_ctl_ex_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_alu_ctl_ex_reg[11]/Q
                         net (fo=18, routed)          1.242     7.024    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/Q[5]
    SLICE_X11Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.148 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___173_i_33/O
                         net (fo=68, routed)          0.725     7.874    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___173_i_33_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I0_O)        0.124     7.998 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___173_i_86/O
                         net (fo=2, routed)           0.593     8.591    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___173_i_86_n_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I5_O)        0.124     8.715 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___173_i_72/O
                         net (fo=2, routed)           0.668     9.383    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___173_i_72_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I5_O)        0.124     9.507 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___173_i_39/O
                         net (fo=4, routed)           0.965    10.472    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___173_i_39_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124    10.596 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_4/O
                         net (fo=1, routed)           0.154    10.750    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_4_n_0
    SLICE_X7Y94          LUT5 (Prop_lut5_I4_O)        0.124    10.874 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_2/O
                         net (fo=7, routed)           0.656    11.530    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___209
    SLICE_X11Y94         LUT3 (Prop_lut3_I2_O)        0.124    11.654 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___209_i_1/O
                         net (fo=2, routed)           0.564    12.218    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___150_0
    SLICE_X13Y91         LUT6 (Prop_lut6_I5_O)        0.124    12.342 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___150_i_1/O
                         net (fo=2, routed)           0.753    13.095    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu_n_324
    SLICE_X15Y87         LUT2 (Prop_lut2_I1_O)        0.124    13.219 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___150/O
                         net (fo=1, routed)           0.407    13.626    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___150_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I5_O)        0.124    13.750 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___113/O
                         net (fo=3, routed)           0.880    14.630    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[11]_i_2_0
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.124    14.754 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[11]_i_11/O
                         net (fo=1, routed)           0.000    14.754    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[11]_i_11_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.267 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.267    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[11]_i_2_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.384 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.384    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[15]_i_2_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.501 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.501    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.618 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.618    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.735 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.735    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.050 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___164_i_2/O[3]
                         net (fo=7, routed)           0.719    16.769    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X20Y86         LUT3 (Prop_lut3_I2_O)        0.307    17.076 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___164/O
                         net (fo=2, routed)           0.430    17.506    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex_reg[1]_2
    SLICE_X20Y85         LUT6 (Prop_lut6_I1_O)        0.124    17.630 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=2, routed)           0.852    18.482    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X20Y74         LUT4 (Prop_lut4_I0_O)        0.124    18.606 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_itfccpass_ex_i_6/O
                         net (fo=4, routed)           0.615    19.220    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_reg_0[0]
    SLICE_X19Y71         LUT6 (Prop_lut6_I1_O)        0.124    19.344 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_5/O
                         net (fo=1, routed)           0.665    20.010    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_5_n_0
    SLICE_X19Y71         LUT6 (Prop_lut6_I5_O)        0.124    20.134 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=19, routed)          0.679    20.812    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X19Y65         LUT5 (Prop_lut5_I4_O)        0.124    20.936 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/i___44_i_1/O
                         net (fo=5, routed)           0.808    21.744    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ex_br_det_ex_reg[0]_3
    SLICE_X18Y58         LUT2 (Prop_lut2_I1_O)        0.124    21.868 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_4/O
                         net (fo=4, routed)           0.292    22.160    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_4_n_0
    SLICE_X18Y58         LUT5 (Prop_lut5_I0_O)        0.124    22.284 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/i___47_i_2/O
                         net (fo=8, routed)           0.522    22.806    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_buf_ctrl_reg[2]
    SLICE_X14Y58         LUT6 (Prop_lut6_I1_O)        0.124    22.930 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/i___39_i_3/O
                         net (fo=14, routed)          0.892    23.822    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/instr_det_erly_br_trk_reg
    SLICE_X12Y58         LUT2 (Prop_lut2_I0_O)        0.152    23.974 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/i___39_i_4/O
                         net (fo=10, routed)          0.713    24.687    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_rd_ptr_reg[5]_3
    SLICE_X12Y58         LUT6 (Prop_lut6_I1_O)        0.348    25.035 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_rd_ptr[2]_i_1/O
                         net (fo=1, routed)           0.000    25.035    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_rd_ptr[2]
    SLICE_X12Y58         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_rd_ptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.493    24.885    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X12Y58         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_rd_ptr_reg[2]/C
                         clock pessimism              0.391    25.276    
                         clock uncertainty           -0.035    25.240    
    SLICE_X12Y58         FDCE (Setup_fdce_C_D)        0.077    25.317    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_rd_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         25.317    
                         arrival time                         -25.035    
  -------------------------------------------------------------------
                         slack                                  0.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.832%)  route 0.211ns (53.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.556     1.468    cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y17         FDRE                                         r  cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y17         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/Q
                         net (fo=1, routed)           0.211     1.820    cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[13]
    SLICE_X19Y18         LUT5 (Prop_lut5_I1_O)        0.045     1.865 r  cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[16]_i_1/O
                         net (fo=2, routed)           0.000     1.865    cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[16]
    SLICE_X19Y18         FDRE                                         r  cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.824     1.983    cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X19Y18         FDRE                                         r  cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]/C
                         clock pessimism             -0.252     1.732    
    SLICE_X19Y18         FDRE (Hold_fdre_C_D)         0.091     1.823    cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.957%)  route 0.118ns (48.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.557     1.469    cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X18Y19         FDRE                                         r  cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y19         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.118     1.716    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X20Y18         SRLC32E                                      r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.823     1.982    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X20Y18         SRLC32E                                      r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.480     1.502    
    SLICE_X20Y18         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.632    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.929%)  route 0.173ns (55.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.561     1.473    cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X19Y13         FDRE                                         r  cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.173     1.787    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X20Y12         SRLC32E                                      r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.828     1.987    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X20Y12         SRLC32E                                      r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.480     1.507    
    SLICE_X20Y12         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.690    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.654%)  route 0.155ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.562     1.474    cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X29Y12         FDRE                                         r  cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.155     1.770    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X30Y12         SRLC32E                                      r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.829     1.988    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y12         SRLC32E                                      r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.499     1.489    
    SLICE_X30Y12         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.672    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 cm3_core_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.592     1.504    cm3_core_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X39Y3          FDRE                                         r  cm3_core_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  cm3_core_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[1]/Q
                         net (fo=1, routed)           0.052     1.697    cm3_core_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg_n_0_[1]
    SLICE_X38Y3          LUT2 (Prop_lut2_I0_O)        0.045     1.742 r  cm3_core_i/proc_sys_reset_0/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.742    cm3_core_i/proc_sys_reset_0/U0/SEQ/p_3_out[2]
    SLICE_X38Y3          FDRE                                         r  cm3_core_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.861     2.020    cm3_core_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X38Y3          FDRE                                         r  cm3_core_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X38Y3          FDRE (Hold_fdre_C_D)         0.121     1.638    cm3_core_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.558     1.470    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X35Y18         FDRE                                         r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[20]/Q
                         net (fo=1, routed)           0.054     1.665    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[20]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.045     1.710 r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[20]_i_1/O
                         net (fo=1, routed)           0.000     1.710    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[20]
    SLICE_X34Y18         FDRE                                         r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.825     1.984    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X34Y18         FDRE                                         r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[20]/C
                         clock pessimism             -0.501     1.483    
    SLICE_X34Y18         FDRE (Hold_fdre_C_D)         0.121     1.604    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.558     1.470    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X25Y15         FDRE                                         r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[35]/Q
                         net (fo=1, routed)           0.054     1.665    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[35]
    SLICE_X24Y15         LUT3 (Prop_lut3_I2_O)        0.045     1.710 r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[35]_i_1__0/O
                         net (fo=1, routed)           0.000     1.710    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[35]_i_1__0_n_0
    SLICE_X24Y15         FDRE                                         r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.824     1.983    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X24Y15         FDRE                                         r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[35]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X24Y15         FDRE (Hold_fdre_C_D)         0.121     1.604    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.695%)  route 0.117ns (45.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.557     1.469    cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X18Y19         FDRE                                         r  cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.117     1.727    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X20Y19         SRLC32E                                      r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.822     1.981    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X20Y19         SRLC32E                                      r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism             -0.480     1.501    
    SLICE_X20Y19         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.618    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.930%)  route 0.280ns (60.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.560     1.472    cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X23Y11         FDRE                                         r  cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y11         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/Q
                         net (fo=1, routed)           0.280     1.893    cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[23]
    SLICE_X19Y14         LUT5 (Prop_lut5_I0_O)        0.045     1.938 r  cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_1/O
                         net (fo=2, routed)           0.000     1.938    cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[26]
    SLICE_X19Y14         FDRE                                         r  cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.828     1.987    cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X19Y14         FDRE                                         r  cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]/C
                         clock pessimism             -0.252     1.736    
    SLICE_X19Y14         FDRE (Hold_fdre_C_D)         0.092     1.828    cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.148ns (56.487%)  route 0.114ns (43.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.558     1.470    cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X24Y13         FDRE                                         r  cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y13         FDRE (Prop_fdre_C_Q)         0.148     1.618 r  cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.114     1.732    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X24Y12         SRLC32E                                      r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.826     1.985    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X24Y12         SRLC32E                                      r  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.499     1.486    
    SLICE_X24Y12         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.615    cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y5   cm3_core_i/CORTEXM3_AXI_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y5   cm3_core_i/CORTEXM3_AXI_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_1_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y6   cm3_core_i/CORTEXM3_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y6   cm3_core_i/CORTEXM3_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y12  cm3_core_i/CORTEXM3_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y12  cm3_core_i/CORTEXM3_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y2   cm3_core_i/CORTEXM3_AXI_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y2   cm3_core_i/CORTEXM3_AXI_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_1_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y7   cm3_core_i/CORTEXM3_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y7   cm3_core_i/CORTEXM3_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_2/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X24Y14  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X20Y15  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X24Y14  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X20Y15  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X20Y15  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X24Y12  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X24Y12  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X24Y12  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X24Y12  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X24Y14  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X20Y12  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y12  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X20Y12  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X20Y12  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y14  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X20Y12  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y12  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y14  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y14  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y14  cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  SWCLK
  To Clock:  SWCLK

Setup :            0  Failing Endpoints,  Worst Slack       91.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.047ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        8.569ns  (logic 1.076ns (12.556%)  route 7.493ns (87.444%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 104.875 - 100.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.740     5.409    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X40Y21         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.456     5.865 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]/Q
                         net (fo=19, routed)          1.517     7.382    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg_n_0_[0]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     7.506 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContErrReg_i_3/O
                         net (fo=10, routed)          1.527     9.032    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContErrReg_i_3_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.156 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_5/O
                         net (fo=1, routed)           1.025    10.182    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_5_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.306 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4/O
                         net (fo=2, routed)           1.049    11.354    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.478 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=24, routed)          1.522    13.001    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I1_O)        0.124    13.125 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.854    13.978    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X27Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.482   104.875    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X27Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[11]/C
                         clock pessimism              0.391   105.266    
                         clock uncertainty           -0.035   105.231    
    SLICE_X27Y25         FDCE (Setup_fdce_C_CE)      -0.205   105.026    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[11]
  -------------------------------------------------------------------
                         required time                        105.026    
                         arrival time                         -13.979    
  -------------------------------------------------------------------
                         slack                                 91.047    

Slack (MET) :             91.047ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        8.569ns  (logic 1.076ns (12.556%)  route 7.493ns (87.444%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 104.875 - 100.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.740     5.409    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X40Y21         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.456     5.865 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]/Q
                         net (fo=19, routed)          1.517     7.382    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg_n_0_[0]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     7.506 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContErrReg_i_3/O
                         net (fo=10, routed)          1.527     9.032    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContErrReg_i_3_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.156 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_5/O
                         net (fo=1, routed)           1.025    10.182    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_5_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.306 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4/O
                         net (fo=2, routed)           1.049    11.354    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.478 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=24, routed)          1.522    13.001    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I1_O)        0.124    13.125 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.854    13.978    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X27Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.482   104.875    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X27Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[5]/C
                         clock pessimism              0.391   105.266    
                         clock uncertainty           -0.035   105.231    
    SLICE_X27Y25         FDCE (Setup_fdce_C_CE)      -0.205   105.026    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[5]
  -------------------------------------------------------------------
                         required time                        105.026    
                         arrival time                         -13.979    
  -------------------------------------------------------------------
                         slack                                 91.047    

Slack (MET) :             91.047ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        8.569ns  (logic 1.076ns (12.556%)  route 7.493ns (87.444%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 104.875 - 100.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.740     5.409    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X40Y21         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.456     5.865 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]/Q
                         net (fo=19, routed)          1.517     7.382    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg_n_0_[0]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     7.506 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContErrReg_i_3/O
                         net (fo=10, routed)          1.527     9.032    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContErrReg_i_3_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.156 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_5/O
                         net (fo=1, routed)           1.025    10.182    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_5_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.306 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4/O
                         net (fo=2, routed)           1.049    11.354    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.478 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=24, routed)          1.522    13.001    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I1_O)        0.124    13.125 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.854    13.978    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X27Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.482   104.875    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X27Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]/C
                         clock pessimism              0.391   105.266    
                         clock uncertainty           -0.035   105.231    
    SLICE_X27Y25         FDCE (Setup_fdce_C_CE)      -0.205   105.026    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]
  -------------------------------------------------------------------
                         required time                        105.026    
                         arrival time                         -13.979    
  -------------------------------------------------------------------
                         slack                                 91.047    

Slack (MET) :             91.254ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        8.441ns  (logic 1.076ns (12.748%)  route 7.365ns (87.252%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 104.953 - 100.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.740     5.409    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X40Y21         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.456     5.865 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]/Q
                         net (fo=19, routed)          1.517     7.382    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg_n_0_[0]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     7.506 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContErrReg_i_3/O
                         net (fo=10, routed)          1.527     9.032    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContErrReg_i_3_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.156 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_5/O
                         net (fo=1, routed)           1.025    10.182    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_5_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.306 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4/O
                         net (fo=2, routed)           1.049    11.354    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.478 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=24, routed)          1.365    12.843    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.967 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=10, routed)          0.883    13.850    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X39Y23         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.560   104.953    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X39Y23         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg/C
                         clock pessimism              0.391   105.344    
                         clock uncertainty           -0.035   105.309    
    SLICE_X39Y23         FDCE (Setup_fdce_C_CE)      -0.205   105.104    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg
  -------------------------------------------------------------------
                         required time                        105.104    
                         arrival time                         -13.850    
  -------------------------------------------------------------------
                         slack                                 91.254    

Slack (MET) :             91.254ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGRSTREQReg_reg/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        8.441ns  (logic 1.076ns (12.748%)  route 7.365ns (87.252%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 104.953 - 100.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.740     5.409    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X40Y21         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.456     5.865 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]/Q
                         net (fo=19, routed)          1.517     7.382    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg_n_0_[0]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     7.506 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContErrReg_i_3/O
                         net (fo=10, routed)          1.527     9.032    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContErrReg_i_3_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.156 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_5/O
                         net (fo=1, routed)           1.025    10.182    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_5_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.306 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4/O
                         net (fo=2, routed)           1.049    11.354    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.478 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=24, routed)          1.365    12.843    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.967 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=10, routed)          0.883    13.850    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X39Y23         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGRSTREQReg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.560   104.953    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X39Y23         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGRSTREQReg_reg/C
                         clock pessimism              0.391   105.344    
                         clock uncertainty           -0.035   105.309    
    SLICE_X39Y23         FDCE (Setup_fdce_C_CE)      -0.205   105.104    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGRSTREQReg_reg
  -------------------------------------------------------------------
                         required time                        105.104    
                         arrival time                         -13.850    
  -------------------------------------------------------------------
                         slack                                 91.254    

Slack (MET) :             91.254ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        8.441ns  (logic 1.076ns (12.748%)  route 7.365ns (87.252%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 104.953 - 100.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.740     5.409    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X40Y21         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.456     5.865 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]/Q
                         net (fo=19, routed)          1.517     7.382    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg_n_0_[0]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     7.506 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContErrReg_i_3/O
                         net (fo=10, routed)          1.527     9.032    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContErrReg_i_3_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.156 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_5/O
                         net (fo=1, routed)           1.025    10.182    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_5_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.306 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4/O
                         net (fo=2, routed)           1.049    11.354    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.478 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=24, routed)          1.365    12.843    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.967 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=10, routed)          0.883    13.850    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X39Y23         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.560   104.953    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X39Y23         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg/C
                         clock pessimism              0.391   105.344    
                         clock uncertainty           -0.035   105.309    
    SLICE_X39Y23         FDCE (Setup_fdce_C_CE)      -0.205   105.104    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg
  -------------------------------------------------------------------
                         required time                        105.104    
                         arrival time                         -13.850    
  -------------------------------------------------------------------
                         slack                                 91.254    

Slack (MET) :             91.321ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        8.296ns  (logic 1.076ns (12.970%)  route 7.220ns (87.030%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 104.875 - 100.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.740     5.409    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X40Y21         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.456     5.865 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]/Q
                         net (fo=19, routed)          1.517     7.382    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg_n_0_[0]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     7.506 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContErrReg_i_3/O
                         net (fo=10, routed)          1.527     9.032    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContErrReg_i_3_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.156 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_5/O
                         net (fo=1, routed)           1.025    10.182    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_5_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.306 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4/O
                         net (fo=2, routed)           1.049    11.354    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.478 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=24, routed)          1.522    13.001    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I1_O)        0.124    13.125 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.581    13.705    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X27Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.482   104.875    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X27Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]/C
                         clock pessimism              0.391   105.266    
                         clock uncertainty           -0.035   105.231    
    SLICE_X27Y24         FDCE (Setup_fdce_C_CE)      -0.205   105.026    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]
  -------------------------------------------------------------------
                         required time                        105.026    
                         arrival time                         -13.705    
  -------------------------------------------------------------------
                         slack                                 91.321    

Slack (MET) :             91.321ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        8.296ns  (logic 1.076ns (12.970%)  route 7.220ns (87.030%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 104.875 - 100.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.740     5.409    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X40Y21         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.456     5.865 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]/Q
                         net (fo=19, routed)          1.517     7.382    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg_n_0_[0]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     7.506 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContErrReg_i_3/O
                         net (fo=10, routed)          1.527     9.032    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContErrReg_i_3_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.156 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_5/O
                         net (fo=1, routed)           1.025    10.182    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_5_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.306 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4/O
                         net (fo=2, routed)           1.049    11.354    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.478 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=24, routed)          1.522    13.001    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I1_O)        0.124    13.125 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.581    13.705    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X27Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.482   104.875    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X27Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]/C
                         clock pessimism              0.391   105.266    
                         clock uncertainty           -0.035   105.231    
    SLICE_X27Y24         FDCE (Setup_fdce_C_CE)      -0.205   105.026    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]
  -------------------------------------------------------------------
                         required time                        105.026    
                         arrival time                         -13.705    
  -------------------------------------------------------------------
                         slack                                 91.321    

Slack (MET) :             91.321ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        8.296ns  (logic 1.076ns (12.970%)  route 7.220ns (87.030%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 104.875 - 100.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.740     5.409    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X40Y21         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.456     5.865 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]/Q
                         net (fo=19, routed)          1.517     7.382    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg_n_0_[0]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     7.506 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContErrReg_i_3/O
                         net (fo=10, routed)          1.527     9.032    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContErrReg_i_3_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.156 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_5/O
                         net (fo=1, routed)           1.025    10.182    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_5_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.306 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4/O
                         net (fo=2, routed)           1.049    11.354    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.478 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=24, routed)          1.522    13.001    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I1_O)        0.124    13.125 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.581    13.705    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X27Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.482   104.875    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X27Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]/C
                         clock pessimism              0.391   105.266    
                         clock uncertainty           -0.035   105.231    
    SLICE_X27Y24         FDCE (Setup_fdce_C_CE)      -0.205   105.026    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]
  -------------------------------------------------------------------
                         required time                        105.026    
                         arrival time                         -13.705    
  -------------------------------------------------------------------
                         slack                                 91.321    

Slack (MET) :             91.321ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        8.296ns  (logic 1.076ns (12.970%)  route 7.220ns (87.030%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 104.875 - 100.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.740     5.409    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X40Y21         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.456     5.865 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]/Q
                         net (fo=19, routed)          1.517     7.382    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg_n_0_[0]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     7.506 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContErrReg_i_3/O
                         net (fo=10, routed)          1.527     9.032    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContErrReg_i_3_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.156 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_5/O
                         net (fo=1, routed)           1.025    10.182    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_5_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.306 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4/O
                         net (fo=2, routed)           1.049    11.354    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.478 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=24, routed)          1.522    13.001    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I1_O)        0.124    13.125 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.581    13.705    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X27Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.482   104.875    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X27Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[8]/C
                         clock pessimism              0.391   105.266    
                         clock uncertainty           -0.035   105.231    
    SLICE_X27Y24         FDCE (Setup_fdce_C_CE)      -0.205   105.026    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[8]
  -------------------------------------------------------------------
                         required time                        105.026    
                         arrival time                         -13.705    
  -------------------------------------------------------------------
                         slack                                 91.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.579     1.492    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X43Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDCE (Prop_fdce_C_Q)         0.141     1.633 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[26]/Q
                         net (fo=1, routed)           0.087     1.720    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg[26]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.765 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[26]_i_1/O
                         net (fo=1, routed)           0.000     1.765    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftRegD[26]
    SLICE_X42Y24         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.845     2.005    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X42Y24         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[26]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X42Y24         FDRE (Hold_fdre_C_D)         0.120     1.624    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerCnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerCnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.582     1.495    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X43Y21         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerCnt_reg[1]/Q
                         net (fo=5, routed)           0.099     1.734    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerCnt_reg__0[1]
    SLICE_X42Y21         LUT5 (Prop_lut5_I1_O)        0.045     1.779 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerCnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.779    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerCntD[3]
    SLICE_X42Y21         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.849     2.009    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X42Y21         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerCnt_reg[3]/C
                         clock pessimism             -0.501     1.507    
    SLICE_X42Y21         FDCE (Hold_fdce_C_D)         0.121     1.628    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.550     1.463    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X31Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[0]/Q
                         net (fo=3, routed)           0.099     1.703    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SBustrncnt[0]
    SLICE_X30Y24         LUT5 (Prop_lut5_I1_O)        0.045     1.748 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.748    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftRegD[12]
    SLICE_X30Y24         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.815     1.975    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X30Y24         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[12]/C
                         clock pessimism             -0.499     1.475    
    SLICE_X30Y24         FDRE (Hold_fdre_C_D)         0.120     1.595    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.577     1.490    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X38Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.164     1.654 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[6]/Q
                         net (fo=1, routed)           0.051     1.705    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg[6]
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.045     1.750 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.750    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftRegD[6]
    SLICE_X39Y24         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.843     2.003    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X39Y24         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[6]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X39Y24         FDRE (Hold_fdre_C_D)         0.091     1.593    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.290%)  route 0.129ns (47.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.551     1.464    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X26Y26         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[17]/Q
                         net (fo=3, routed)           0.129     1.733    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg_n_0_[17]
    SLICE_X29Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.815     1.975    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X29Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[17]/C
                         clock pessimism             -0.480     1.494    
    SLICE_X29Y25         FDCE (Hold_fdce_C_D)         0.075     1.569    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TurnCnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.240%)  route 0.113ns (37.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.580     1.493    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X43Y23         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDCE (Prop_fdce_C_Q)         0.141     1.634 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/Q
                         net (fo=15, routed)          0.113     1.746    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg__0__0[2]
    SLICE_X42Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.791 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TurnCnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.791    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TurnCntD[0]
    SLICE_X42Y23         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TurnCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.846     2.006    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X42Y23         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TurnCnt_reg[0]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X42Y23         FDCE (Hold_fdce_C_D)         0.121     1.626    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TurnCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.876%)  route 0.084ns (31.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.550     1.463    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X27Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]/Q
                         net (fo=3, routed)           0.084     1.688    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SBustrncnt[7]
    SLICE_X26Y25         LUT6 (Prop_lut6_I4_O)        0.045     1.733 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[19]_i_1/O
                         net (fo=1, routed)           0.000     1.733    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftRegD[19]
    SLICE_X26Y25         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.815     1.975    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X26Y25         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[19]/C
                         clock pessimism             -0.499     1.475    
    SLICE_X26Y25         FDRE (Hold_fdre_C_D)         0.092     1.567    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TurnCnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.826%)  route 0.115ns (38.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.580     1.493    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X43Y23         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDCE (Prop_fdce_C_Q)         0.141     1.634 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/Q
                         net (fo=15, routed)          0.115     1.748    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg__0__0[2]
    SLICE_X42Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.793 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TurnCnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.793    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TurnCntD[1]
    SLICE_X42Y23         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TurnCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.846     2.006    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X42Y23         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TurnCnt_reg[1]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X42Y23         FDCE (Hold_fdce_C_D)         0.120     1.625    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TurnCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.164ns (68.562%)  route 0.075ns (31.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.550     1.463    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X28Y25         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[16]/Q
                         net (fo=3, routed)           0.075     1.702    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg_n_0_[16]
    SLICE_X29Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.815     1.975    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X29Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[16]/C
                         clock pessimism             -0.499     1.475    
    SLICE_X29Y25         FDCE (Hold_fdce_C_D)         0.047     1.522    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.959%)  route 0.129ns (41.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.550     1.463    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X29Y24         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[21]/Q
                         net (fo=3, routed)           0.129     1.733    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg_n_0_[21]
    SLICE_X28Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.778 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[9]_i_1/O
                         net (fo=1, routed)           0.000     1.778    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntD[9]
    SLICE_X28Y23         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.816     1.976    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X28Y23         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[9]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X28Y23         FDCE (Hold_fdce_C_D)         0.121     1.598    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SWCLK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { SWCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  SWCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X37Y16   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X37Y16   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X36Y24   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X35Y24   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busreq_cdc_check_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X43Y25   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCDBGPWRUPREQ_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X41Y23   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCSYSPWRUPREQ_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X40Y27   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X40Y25   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X40Y25   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X37Y16   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X37Y16   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y24   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X41Y23   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCSYSPWRUPREQ_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X40Y27   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X40Y27   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X37Y24   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X37Y25   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X37Y25   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X40Y27   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y24   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X43Y25   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCDBGPWRUPREQ_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X40Y25   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X40Y25   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X37Y24   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X37Y25   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X37Y25   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X40Y28   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X40Y25   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X40Y28   cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  SWCLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        9.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.670ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        9.598ns  (logic 1.076ns (11.211%)  route 8.522ns (88.789%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 24.875 - 20.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.734     5.403    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X40Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     5.859 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/Q
                         net (fo=32, routed)          2.363     8.222    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SBusaddr[26]
    SLICE_X39Y29         LUT4 (Prop_lut4_I1_O)        0.124     8.346 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_32/O
                         net (fo=16, routed)          1.624     9.970    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_32_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I4_O)        0.124    10.094 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_23/O
                         net (fo=1, routed)           1.062    11.157    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_23_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I1_O)        0.124    11.281 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_12/O
                         net (fo=2, routed)           1.069    12.350    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_12_n_0
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.474 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_6/O
                         net (fo=15, routed)          1.136    13.610    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.734 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          1.267    15.001    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X24Y23         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.483    24.876    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X24Y23         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[3]/C
                         clock pessimism              0.000    24.876    
                         clock uncertainty           -0.035    24.840    
    SLICE_X24Y23         FDCE (Setup_fdce_C_CE)      -0.169    24.671    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[3]
  -------------------------------------------------------------------
                         required time                         24.671    
                         arrival time                         -15.001    
  -------------------------------------------------------------------
                         slack                                  9.670    

Slack (MET) :             9.769ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        9.497ns  (logic 1.076ns (11.330%)  route 8.421ns (88.670%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 24.874 - 20.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.734     5.403    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X40Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     5.859 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/Q
                         net (fo=32, routed)          2.363     8.222    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SBusaddr[26]
    SLICE_X39Y29         LUT4 (Prop_lut4_I1_O)        0.124     8.346 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_32/O
                         net (fo=16, routed)          1.624     9.970    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_32_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I4_O)        0.124    10.094 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_23/O
                         net (fo=1, routed)           1.062    11.157    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_23_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I1_O)        0.124    11.281 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_12/O
                         net (fo=2, routed)           1.069    12.350    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_12_n_0
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.474 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_6/O
                         net (fo=15, routed)          1.136    13.610    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.734 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          1.166    14.900    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X24Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.481    24.874    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X24Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[10]/C
                         clock pessimism              0.000    24.874    
                         clock uncertainty           -0.035    24.838    
    SLICE_X24Y25         FDCE (Setup_fdce_C_CE)      -0.169    24.669    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[10]
  -------------------------------------------------------------------
                         required time                         24.669    
                         arrival time                         -14.900    
  -------------------------------------------------------------------
                         slack                                  9.769    

Slack (MET) :             9.769ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        9.497ns  (logic 1.076ns (11.330%)  route 8.421ns (88.670%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 24.874 - 20.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.734     5.403    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X40Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     5.859 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/Q
                         net (fo=32, routed)          2.363     8.222    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SBusaddr[26]
    SLICE_X39Y29         LUT4 (Prop_lut4_I1_O)        0.124     8.346 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_32/O
                         net (fo=16, routed)          1.624     9.970    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_32_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I4_O)        0.124    10.094 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_23/O
                         net (fo=1, routed)           1.062    11.157    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_23_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I1_O)        0.124    11.281 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_12/O
                         net (fo=2, routed)           1.069    12.350    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_12_n_0
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.474 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_6/O
                         net (fo=15, routed)          1.136    13.610    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.734 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          1.166    14.900    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X24Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.481    24.874    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X24Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]/C
                         clock pessimism              0.000    24.874    
                         clock uncertainty           -0.035    24.838    
    SLICE_X24Y25         FDCE (Setup_fdce_C_CE)      -0.169    24.669    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]
  -------------------------------------------------------------------
                         required time                         24.669    
                         arrival time                         -14.900    
  -------------------------------------------------------------------
                         slack                                  9.769    

Slack (MET) :             9.899ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        9.367ns  (logic 1.076ns (11.487%)  route 8.291ns (88.513%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 24.874 - 20.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.734     5.403    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X40Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     5.859 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/Q
                         net (fo=32, routed)          2.363     8.222    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SBusaddr[26]
    SLICE_X39Y29         LUT4 (Prop_lut4_I1_O)        0.124     8.346 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_32/O
                         net (fo=16, routed)          1.624     9.970    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_32_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I4_O)        0.124    10.094 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_23/O
                         net (fo=1, routed)           1.062    11.157    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_23_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I1_O)        0.124    11.281 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_12/O
                         net (fo=2, routed)           1.069    12.350    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_12_n_0
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.474 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_6/O
                         net (fo=15, routed)          1.136    13.610    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.734 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          1.036    14.770    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X24Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.481    24.874    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X24Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[5]/C
                         clock pessimism              0.000    24.874    
                         clock uncertainty           -0.035    24.838    
    SLICE_X24Y24         FDCE (Setup_fdce_C_CE)      -0.169    24.669    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[5]
  -------------------------------------------------------------------
                         required time                         24.669    
                         arrival time                         -14.770    
  -------------------------------------------------------------------
                         slack                                  9.899    

Slack (MET) :             9.899ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        9.367ns  (logic 1.076ns (11.487%)  route 8.291ns (88.513%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 24.874 - 20.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.734     5.403    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X40Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     5.859 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/Q
                         net (fo=32, routed)          2.363     8.222    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SBusaddr[26]
    SLICE_X39Y29         LUT4 (Prop_lut4_I1_O)        0.124     8.346 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_32/O
                         net (fo=16, routed)          1.624     9.970    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_32_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I4_O)        0.124    10.094 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_23/O
                         net (fo=1, routed)           1.062    11.157    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_23_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I1_O)        0.124    11.281 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_12/O
                         net (fo=2, routed)           1.069    12.350    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_12_n_0
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.474 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_6/O
                         net (fo=15, routed)          1.136    13.610    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.734 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          1.036    14.770    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X24Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.481    24.874    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X24Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[7]/C
                         clock pessimism              0.000    24.874    
                         clock uncertainty           -0.035    24.838    
    SLICE_X24Y24         FDCE (Setup_fdce_C_CE)      -0.169    24.669    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[7]
  -------------------------------------------------------------------
                         required time                         24.669    
                         arrival time                         -14.770    
  -------------------------------------------------------------------
                         slack                                  9.899    

Slack (MET) :             9.999ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        9.237ns  (logic 1.076ns (11.649%)  route 8.161ns (88.351%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 24.879 - 20.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.734     5.403    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X40Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     5.859 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/Q
                         net (fo=32, routed)          2.363     8.222    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SBusaddr[26]
    SLICE_X39Y29         LUT4 (Prop_lut4_I1_O)        0.124     8.346 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_32/O
                         net (fo=16, routed)          1.624     9.970    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_32_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I4_O)        0.124    10.094 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_23/O
                         net (fo=1, routed)           1.062    11.157    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_23_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I1_O)        0.124    11.281 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_12/O
                         net (fo=2, routed)           1.069    12.350    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_12_n_0
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.474 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_6/O
                         net (fo=15, routed)          1.136    13.610    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.734 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.906    14.640    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X26Y23         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.487    24.880    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X26Y23         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[1]/C
                         clock pessimism              0.000    24.880    
                         clock uncertainty           -0.035    24.844    
    SLICE_X26Y23         FDCE (Setup_fdce_C_CE)      -0.205    24.639    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[1]
  -------------------------------------------------------------------
                         required time                         24.639    
                         arrival time                         -14.640    
  -------------------------------------------------------------------
                         slack                                  9.999    

Slack (MET) :             9.999ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        9.237ns  (logic 1.076ns (11.649%)  route 8.161ns (88.351%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 24.879 - 20.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.734     5.403    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X40Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     5.859 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/Q
                         net (fo=32, routed)          2.363     8.222    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SBusaddr[26]
    SLICE_X39Y29         LUT4 (Prop_lut4_I1_O)        0.124     8.346 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_32/O
                         net (fo=16, routed)          1.624     9.970    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_32_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I4_O)        0.124    10.094 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_23/O
                         net (fo=1, routed)           1.062    11.157    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_23_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I1_O)        0.124    11.281 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_12/O
                         net (fo=2, routed)           1.069    12.350    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_12_n_0
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.474 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_6/O
                         net (fo=15, routed)          1.136    13.610    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.734 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.906    14.640    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X27Y23         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.487    24.880    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X27Y23         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[2]/C
                         clock pessimism              0.000    24.880    
                         clock uncertainty           -0.035    24.844    
    SLICE_X27Y23         FDCE (Setup_fdce_C_CE)      -0.205    24.639    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[2]
  -------------------------------------------------------------------
                         required time                         24.639    
                         arrival time                         -14.640    
  -------------------------------------------------------------------
                         slack                                  9.999    

Slack (MET) :             9.999ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        9.237ns  (logic 1.076ns (11.649%)  route 8.161ns (88.351%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 24.879 - 20.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.734     5.403    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X40Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     5.859 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/Q
                         net (fo=32, routed)          2.363     8.222    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SBusaddr[26]
    SLICE_X39Y29         LUT4 (Prop_lut4_I1_O)        0.124     8.346 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_32/O
                         net (fo=16, routed)          1.624     9.970    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_32_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I4_O)        0.124    10.094 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_23/O
                         net (fo=1, routed)           1.062    11.157    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_23_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I1_O)        0.124    11.281 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_12/O
                         net (fo=2, routed)           1.069    12.350    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_12_n_0
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.474 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_6/O
                         net (fo=15, routed)          1.136    13.610    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.734 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.906    14.640    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X26Y23         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.487    24.880    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X26Y23         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[4]/C
                         clock pessimism              0.000    24.880    
                         clock uncertainty           -0.035    24.844    
    SLICE_X26Y23         FDCE (Setup_fdce_C_CE)      -0.205    24.639    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[4]
  -------------------------------------------------------------------
                         required time                         24.639    
                         arrival time                         -14.640    
  -------------------------------------------------------------------
                         slack                                  9.999    

Slack (MET) :             9.999ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        9.237ns  (logic 1.076ns (11.649%)  route 8.161ns (88.351%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 24.879 - 20.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.734     5.403    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X40Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     5.859 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/Q
                         net (fo=32, routed)          2.363     8.222    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SBusaddr[26]
    SLICE_X39Y29         LUT4 (Prop_lut4_I1_O)        0.124     8.346 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_32/O
                         net (fo=16, routed)          1.624     9.970    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_32_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I4_O)        0.124    10.094 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_23/O
                         net (fo=1, routed)           1.062    11.157    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_23_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I1_O)        0.124    11.281 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_12/O
                         net (fo=2, routed)           1.069    12.350    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_12_n_0
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.474 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_6/O
                         net (fo=15, routed)          1.136    13.610    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.734 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.906    14.640    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X26Y23         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.487    24.880    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X26Y23         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[6]/C
                         clock pessimism              0.000    24.880    
                         clock uncertainty           -0.035    24.844    
    SLICE_X26Y23         FDCE (Setup_fdce_C_CE)      -0.205    24.639    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[6]
  -------------------------------------------------------------------
                         required time                         24.639    
                         arrival time                         -14.640    
  -------------------------------------------------------------------
                         slack                                  9.999    

Slack (MET) :             9.999ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        9.237ns  (logic 1.076ns (11.649%)  route 8.161ns (88.351%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 24.879 - 20.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.734     5.403    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X40Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     5.859 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/Q
                         net (fo=32, routed)          2.363     8.222    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SBusaddr[26]
    SLICE_X39Y29         LUT4 (Prop_lut4_I1_O)        0.124     8.346 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_32/O
                         net (fo=16, routed)          1.624     9.970    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_32_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I4_O)        0.124    10.094 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_23/O
                         net (fo=1, routed)           1.062    11.157    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_23_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I1_O)        0.124    11.281 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_12/O
                         net (fo=2, routed)           1.069    12.350    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_12_n_0
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.474 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_6/O
                         net (fo=15, routed)          1.136    13.610    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.734 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.906    14.640    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X27Y23         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.487    24.880    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X27Y23         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[8]/C
                         clock pessimism              0.000    24.880    
                         clock uncertainty           -0.035    24.844    
    SLICE_X27Y23         FDCE (Setup_fdce_C_CE)      -0.205    24.639    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[8]
  -------------------------------------------------------------------
                         required time                         24.639    
                         arrival time                         -14.640    
  -------------------------------------------------------------------
                         slack                                  9.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.227ns (28.355%)  route 0.574ns (71.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.582     1.495    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X40Y27         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.128     1.623 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[6]/Q
                         net (fo=32, routed)          0.574     2.196    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SBusaddr[30]
    SLICE_X39Y25         LUT6 (Prop_lut6_I2_O)        0.099     2.295 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Rdbuff_cdc_check[0]_i_1/O
                         net (fo=1, routed)           0.000     2.295    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[31]_1[0]
    SLICE_X39Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.845     2.004    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X39Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[0]/C
                         clock pessimism              0.000     2.004    
                         clock uncertainty            0.035     2.040    
    SLICE_X39Y25         FDCE (Hold_fdce_C_D)         0.092     2.132    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusAbort/sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.141ns (18.670%)  route 0.614ns (81.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.577     1.490    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/SWCLKTCK
    SLICE_X36Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/Q
                         net (fo=1, routed)           0.614     2.245    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusAbort/Busabort_cdc_check
    SLICE_X34Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusAbort/sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.818     1.977    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusAbort/HCLK
    SLICE_X34Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusAbort/sync_reg_reg/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.035     2.013    
    SLICE_X34Y24         FDCE (Hold_fdce_C_D)         0.060     2.073    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusAbort/sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.226ns (27.180%)  route 0.605ns (72.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.550     1.463    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X29Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.128     1.591 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[20]/Q
                         net (fo=4, routed)           0.605     2.196    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg_reg[31][20]
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.098     2.294 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     2.294    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/D[20]
    SLICE_X29Y29         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.822     1.981    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X29Y29         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[20]/C
                         clock pessimism              0.000     1.981    
                         clock uncertainty            0.035     2.017    
    SLICE_X29Y29         FDRE (Hold_fdre_C_D)         0.092     2.109    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.186ns (21.552%)  route 0.677ns (78.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.550     1.463    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X29Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[16]/Q
                         net (fo=3, routed)           0.677     2.281    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg_reg[31][16]
    SLICE_X28Y28         LUT3 (Prop_lut3_I0_O)        0.045     2.326 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     2.326    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/D[16]
    SLICE_X28Y28         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.821     1.980    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X28Y28         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[16]/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.035     2.016    
    SLICE_X28Y28         FDRE (Hold_fdre_C_D)         0.121     2.137    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.186ns (22.225%)  route 0.651ns (77.775%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.550     1.463    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X29Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[15]/Q
                         net (fo=3, routed)           0.651     2.254    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg_reg[31][15]
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.045     2.299 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     2.299    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/D[15]
    SLICE_X29Y29         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.822     1.981    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X29Y29         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[15]/C
                         clock pessimism              0.000     1.981    
                         clock uncertainty            0.035     2.017    
    SLICE_X29Y29         FDRE (Hold_fdre_C_D)         0.091     2.108    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/shared_rwdata2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.226ns (26.726%)  route 0.620ns (73.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.550     1.463    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X29Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.128     1.591 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[20]/Q
                         net (fo=4, routed)           0.620     2.210    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg_reg[31][20]
    SLICE_X26Y29         LUT6 (Prop_lut6_I0_O)        0.098     2.308 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/shared_rwdata2[4]_i_1/O
                         net (fo=1, routed)           0.000     2.308    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/shared_rwdata2_reg[7]_0[12]
    SLICE_X26Y29         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/shared_rwdata2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.822     1.981    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/HCLK
    SLICE_X26Y29         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/shared_rwdata2_reg[4]/C
                         clock pessimism              0.000     1.981    
                         clock uncertainty            0.035     2.017    
    SLICE_X26Y29         FDRE (Hold_fdre_C_D)         0.091     2.108    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/shared_rwdata2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.186ns (21.277%)  route 0.688ns (78.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.551     1.464    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y26         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[23]/Q
                         net (fo=4, routed)           0.688     2.293    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg_reg[31][23]
    SLICE_X34Y27         LUT3 (Prop_lut3_I0_O)        0.045     2.338 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     2.338    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/D[23]
    SLICE_X34Y27         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.821     1.980    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X34Y27         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[23]/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.035     2.016    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.121     2.137    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.186ns (22.042%)  route 0.658ns (77.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.551     1.464    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y26         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[12]/Q
                         net (fo=3, routed)           0.658     2.262    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg_reg[31][12]
    SLICE_X33Y27         LUT3 (Prop_lut3_I0_O)        0.045     2.307 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     2.307    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/D[12]
    SLICE_X33Y27         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.820     1.979    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X33Y27         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[12]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.035     2.015    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.091     2.106    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/shared_rwdata2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.186ns (21.852%)  route 0.665ns (78.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.551     1.464    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y26         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[23]/Q
                         net (fo=4, routed)           0.665     2.270    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg_reg[31][23]
    SLICE_X35Y30         LUT6 (Prop_lut6_I0_O)        0.045     2.315 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/shared_rwdata2[7]_i_2/O
                         net (fo=1, routed)           0.000     2.315    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/shared_rwdata2_reg[7]_0[15]
    SLICE_X35Y30         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/shared_rwdata2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.824     1.983    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/HCLK
    SLICE_X35Y30         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/shared_rwdata2_reg[7]/C
                         clock pessimism              0.000     1.983    
                         clock uncertainty            0.035     2.019    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.091     2.110    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/shared_rwdata2_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.226ns (26.370%)  route 0.631ns (73.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.550     1.463    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X29Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.128     1.591 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[21]/Q
                         net (fo=4, routed)           0.631     2.222    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg_reg[31][21]
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.098     2.320 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     2.320    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/D[21]
    SLICE_X29Y29         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.822     1.981    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X29Y29         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[21]/C
                         clock pessimism              0.000     1.981    
                         clock uncertainty            0.035     2.017    
    SLICE_X29Y29         FDRE (Hold_fdre_C_D)         0.092     2.109    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.211    





---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  SWCLK

Setup :            0  Failing Endpoints,  Worst Slack       13.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.002ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (SWCLK rise@100.000ns - CLK rise@80.000ns)
  Data Path Delay:        6.305ns  (logic 1.138ns (18.049%)  route 5.167ns (81.951%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 104.875 - 100.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 85.328 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       80.000    80.000 r  
    K17                                               0.000    80.000 r  CLK (IN)
                         net (fo=0)                   0.000    80.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    81.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    83.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    83.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.659    85.328    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X32Y26         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.518    85.846 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/Q
                         net (fo=3, routed)           0.831    86.677    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buserror
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    86.801 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_12/O
                         net (fo=1, routed)           0.459    87.260    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_12_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I5_O)        0.124    87.384 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7/O
                         net (fo=1, routed)           0.452    87.836    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I4_O)        0.124    87.960 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4/O
                         net (fo=2, routed)           1.049    89.009    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.124    89.133 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=24, routed)          1.522    90.655    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I1_O)        0.124    90.779 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.854    91.633    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X27Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.482   104.875    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X27Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[11]/C
                         clock pessimism              0.000   104.875    
                         clock uncertainty           -0.035   104.839    
    SLICE_X27Y25         FDCE (Setup_fdce_C_CE)      -0.205   104.634    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[11]
  -------------------------------------------------------------------
                         required time                        104.634    
                         arrival time                         -91.633    
  -------------------------------------------------------------------
                         slack                                 13.002    

Slack (MET) :             13.002ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (SWCLK rise@100.000ns - CLK rise@80.000ns)
  Data Path Delay:        6.305ns  (logic 1.138ns (18.049%)  route 5.167ns (81.951%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 104.875 - 100.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 85.328 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       80.000    80.000 r  
    K17                                               0.000    80.000 r  CLK (IN)
                         net (fo=0)                   0.000    80.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    81.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    83.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    83.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.659    85.328    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X32Y26         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.518    85.846 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/Q
                         net (fo=3, routed)           0.831    86.677    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buserror
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    86.801 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_12/O
                         net (fo=1, routed)           0.459    87.260    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_12_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I5_O)        0.124    87.384 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7/O
                         net (fo=1, routed)           0.452    87.836    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I4_O)        0.124    87.960 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4/O
                         net (fo=2, routed)           1.049    89.009    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.124    89.133 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=24, routed)          1.522    90.655    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I1_O)        0.124    90.779 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.854    91.633    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X27Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.482   104.875    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X27Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[5]/C
                         clock pessimism              0.000   104.875    
                         clock uncertainty           -0.035   104.839    
    SLICE_X27Y25         FDCE (Setup_fdce_C_CE)      -0.205   104.634    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[5]
  -------------------------------------------------------------------
                         required time                        104.634    
                         arrival time                         -91.633    
  -------------------------------------------------------------------
                         slack                                 13.002    

Slack (MET) :             13.002ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (SWCLK rise@100.000ns - CLK rise@80.000ns)
  Data Path Delay:        6.305ns  (logic 1.138ns (18.049%)  route 5.167ns (81.951%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 104.875 - 100.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 85.328 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       80.000    80.000 r  
    K17                                               0.000    80.000 r  CLK (IN)
                         net (fo=0)                   0.000    80.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    81.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    83.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    83.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.659    85.328    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X32Y26         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.518    85.846 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/Q
                         net (fo=3, routed)           0.831    86.677    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buserror
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    86.801 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_12/O
                         net (fo=1, routed)           0.459    87.260    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_12_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I5_O)        0.124    87.384 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7/O
                         net (fo=1, routed)           0.452    87.836    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I4_O)        0.124    87.960 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4/O
                         net (fo=2, routed)           1.049    89.009    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.124    89.133 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=24, routed)          1.522    90.655    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I1_O)        0.124    90.779 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.854    91.633    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X27Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.482   104.875    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X27Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]/C
                         clock pessimism              0.000   104.875    
                         clock uncertainty           -0.035   104.839    
    SLICE_X27Y25         FDCE (Setup_fdce_C_CE)      -0.205   104.634    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]
  -------------------------------------------------------------------
                         required time                        104.634    
                         arrival time                         -91.633    
  -------------------------------------------------------------------
                         slack                                 13.002    

Slack (MET) :             13.208ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (SWCLK rise@100.000ns - CLK rise@80.000ns)
  Data Path Delay:        6.176ns  (logic 1.138ns (18.425%)  route 5.038ns (81.575%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 104.953 - 100.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 85.328 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       80.000    80.000 r  
    K17                                               0.000    80.000 r  CLK (IN)
                         net (fo=0)                   0.000    80.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    81.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    83.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    83.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.659    85.328    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X32Y26         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.518    85.846 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/Q
                         net (fo=3, routed)           0.831    86.677    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buserror
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    86.801 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_12/O
                         net (fo=1, routed)           0.459    87.260    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_12_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I5_O)        0.124    87.384 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7/O
                         net (fo=1, routed)           0.452    87.836    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I4_O)        0.124    87.960 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4/O
                         net (fo=2, routed)           1.049    89.009    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.124    89.133 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=24, routed)          1.365    90.497    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.124    90.621 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=10, routed)          0.883    91.504    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X39Y23         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.560   104.953    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X39Y23         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg/C
                         clock pessimism              0.000   104.953    
                         clock uncertainty           -0.035   104.917    
    SLICE_X39Y23         FDCE (Setup_fdce_C_CE)      -0.205   104.712    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg
  -------------------------------------------------------------------
                         required time                        104.712    
                         arrival time                         -91.504    
  -------------------------------------------------------------------
                         slack                                 13.208    

Slack (MET) :             13.208ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGRSTREQReg_reg/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (SWCLK rise@100.000ns - CLK rise@80.000ns)
  Data Path Delay:        6.176ns  (logic 1.138ns (18.425%)  route 5.038ns (81.575%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 104.953 - 100.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 85.328 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       80.000    80.000 r  
    K17                                               0.000    80.000 r  CLK (IN)
                         net (fo=0)                   0.000    80.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    81.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    83.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    83.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.659    85.328    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X32Y26         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.518    85.846 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/Q
                         net (fo=3, routed)           0.831    86.677    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buserror
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    86.801 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_12/O
                         net (fo=1, routed)           0.459    87.260    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_12_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I5_O)        0.124    87.384 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7/O
                         net (fo=1, routed)           0.452    87.836    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I4_O)        0.124    87.960 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4/O
                         net (fo=2, routed)           1.049    89.009    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.124    89.133 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=24, routed)          1.365    90.497    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.124    90.621 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=10, routed)          0.883    91.504    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X39Y23         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGRSTREQReg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.560   104.953    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X39Y23         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGRSTREQReg_reg/C
                         clock pessimism              0.000   104.953    
                         clock uncertainty           -0.035   104.917    
    SLICE_X39Y23         FDCE (Setup_fdce_C_CE)      -0.205   104.712    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGRSTREQReg_reg
  -------------------------------------------------------------------
                         required time                        104.712    
                         arrival time                         -91.504    
  -------------------------------------------------------------------
                         slack                                 13.208    

Slack (MET) :             13.208ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (SWCLK rise@100.000ns - CLK rise@80.000ns)
  Data Path Delay:        6.176ns  (logic 1.138ns (18.425%)  route 5.038ns (81.575%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 104.953 - 100.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 85.328 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       80.000    80.000 r  
    K17                                               0.000    80.000 r  CLK (IN)
                         net (fo=0)                   0.000    80.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    81.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    83.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    83.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.659    85.328    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X32Y26         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.518    85.846 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/Q
                         net (fo=3, routed)           0.831    86.677    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buserror
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    86.801 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_12/O
                         net (fo=1, routed)           0.459    87.260    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_12_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I5_O)        0.124    87.384 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7/O
                         net (fo=1, routed)           0.452    87.836    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I4_O)        0.124    87.960 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4/O
                         net (fo=2, routed)           1.049    89.009    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.124    89.133 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=24, routed)          1.365    90.497    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.124    90.621 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=10, routed)          0.883    91.504    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X39Y23         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.560   104.953    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X39Y23         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg/C
                         clock pessimism              0.000   104.953    
                         clock uncertainty           -0.035   104.917    
    SLICE_X39Y23         FDCE (Setup_fdce_C_CE)      -0.205   104.712    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg
  -------------------------------------------------------------------
                         required time                        104.712    
                         arrival time                         -91.504    
  -------------------------------------------------------------------
                         slack                                 13.208    

Slack (MET) :             13.275ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (SWCLK rise@100.000ns - CLK rise@80.000ns)
  Data Path Delay:        6.032ns  (logic 1.138ns (18.867%)  route 4.894ns (81.133%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 104.875 - 100.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 85.328 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       80.000    80.000 r  
    K17                                               0.000    80.000 r  CLK (IN)
                         net (fo=0)                   0.000    80.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    81.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    83.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    83.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.659    85.328    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X32Y26         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.518    85.846 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/Q
                         net (fo=3, routed)           0.831    86.677    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buserror
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    86.801 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_12/O
                         net (fo=1, routed)           0.459    87.260    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_12_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I5_O)        0.124    87.384 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7/O
                         net (fo=1, routed)           0.452    87.836    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I4_O)        0.124    87.960 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4/O
                         net (fo=2, routed)           1.049    89.009    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.124    89.133 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=24, routed)          1.522    90.655    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I1_O)        0.124    90.779 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.581    91.359    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X27Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.482   104.875    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X27Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]/C
                         clock pessimism              0.000   104.875    
                         clock uncertainty           -0.035   104.839    
    SLICE_X27Y24         FDCE (Setup_fdce_C_CE)      -0.205   104.634    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]
  -------------------------------------------------------------------
                         required time                        104.634    
                         arrival time                         -91.359    
  -------------------------------------------------------------------
                         slack                                 13.275    

Slack (MET) :             13.275ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (SWCLK rise@100.000ns - CLK rise@80.000ns)
  Data Path Delay:        6.032ns  (logic 1.138ns (18.867%)  route 4.894ns (81.133%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 104.875 - 100.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 85.328 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       80.000    80.000 r  
    K17                                               0.000    80.000 r  CLK (IN)
                         net (fo=0)                   0.000    80.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    81.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    83.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    83.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.659    85.328    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X32Y26         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.518    85.846 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/Q
                         net (fo=3, routed)           0.831    86.677    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buserror
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    86.801 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_12/O
                         net (fo=1, routed)           0.459    87.260    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_12_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I5_O)        0.124    87.384 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7/O
                         net (fo=1, routed)           0.452    87.836    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I4_O)        0.124    87.960 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4/O
                         net (fo=2, routed)           1.049    89.009    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.124    89.133 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=24, routed)          1.522    90.655    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I1_O)        0.124    90.779 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.581    91.359    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X27Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.482   104.875    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X27Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]/C
                         clock pessimism              0.000   104.875    
                         clock uncertainty           -0.035   104.839    
    SLICE_X27Y24         FDCE (Setup_fdce_C_CE)      -0.205   104.634    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]
  -------------------------------------------------------------------
                         required time                        104.634    
                         arrival time                         -91.359    
  -------------------------------------------------------------------
                         slack                                 13.275    

Slack (MET) :             13.275ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (SWCLK rise@100.000ns - CLK rise@80.000ns)
  Data Path Delay:        6.032ns  (logic 1.138ns (18.867%)  route 4.894ns (81.133%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 104.875 - 100.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 85.328 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       80.000    80.000 r  
    K17                                               0.000    80.000 r  CLK (IN)
                         net (fo=0)                   0.000    80.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    81.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    83.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    83.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.659    85.328    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X32Y26         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.518    85.846 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/Q
                         net (fo=3, routed)           0.831    86.677    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buserror
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    86.801 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_12/O
                         net (fo=1, routed)           0.459    87.260    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_12_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I5_O)        0.124    87.384 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7/O
                         net (fo=1, routed)           0.452    87.836    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I4_O)        0.124    87.960 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4/O
                         net (fo=2, routed)           1.049    89.009    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.124    89.133 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=24, routed)          1.522    90.655    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I1_O)        0.124    90.779 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.581    91.359    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X27Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.482   104.875    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X27Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]/C
                         clock pessimism              0.000   104.875    
                         clock uncertainty           -0.035   104.839    
    SLICE_X27Y24         FDCE (Setup_fdce_C_CE)      -0.205   104.634    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]
  -------------------------------------------------------------------
                         required time                        104.634    
                         arrival time                         -91.359    
  -------------------------------------------------------------------
                         slack                                 13.275    

Slack (MET) :             13.275ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (SWCLK rise@100.000ns - CLK rise@80.000ns)
  Data Path Delay:        6.032ns  (logic 1.138ns (18.867%)  route 4.894ns (81.133%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 104.875 - 100.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 85.328 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       80.000    80.000 r  
    K17                                               0.000    80.000 r  CLK (IN)
                         net (fo=0)                   0.000    80.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    81.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    83.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    83.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.659    85.328    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X32Y26         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.518    85.846 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/Q
                         net (fo=3, routed)           0.831    86.677    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buserror
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    86.801 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_12/O
                         net (fo=1, routed)           0.459    87.260    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_12_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I5_O)        0.124    87.384 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7/O
                         net (fo=1, routed)           0.452    87.836    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I4_O)        0.124    87.960 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4/O
                         net (fo=2, routed)           1.049    89.009    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_4_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.124    89.133 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=24, routed)          1.522    90.655    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I1_O)        0.124    90.779 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.581    91.359    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X27Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.482   104.875    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X27Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[8]/C
                         clock pessimism              0.000   104.875    
                         clock uncertainty           -0.035   104.839    
    SLICE_X27Y24         FDCE (Setup_fdce_C_CE)      -0.205   104.634    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[8]
  -------------------------------------------------------------------
                         required time                        104.634    
                         arrival time                         -91.359    
  -------------------------------------------------------------------
                         slack                                 13.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.162%)  route 0.617ns (76.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.582     1.494    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X41Y26         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDCE (Prop_fdce_C_Q)         0.141     1.635 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[25]/Q
                         net (fo=2, routed)           0.617     2.252    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[25]
    SLICE_X42Y26         LUT3 (Prop_lut3_I1_O)        0.045     2.297 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[25]_i_1/O
                         net (fo=1, routed)           0.000     2.297    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftRegD[25]
    SLICE_X42Y26         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.846     2.006    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X42Y26         FDRE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[25]/C
                         clock pessimism              0.000     2.006    
                         clock uncertainty            0.035     2.041    
    SLICE_X42Y26         FDRE (Hold_fdre_C_D)         0.121     2.162    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.209ns (25.350%)  route 0.615ns (74.650%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.549     1.461    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X24Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDCE (Prop_fdce_C_Q)         0.164     1.625 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]/Q
                         net (fo=3, routed)           0.615     2.241    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Q[11]
    SLICE_X27Y25         LUT6 (Prop_lut6_I1_O)        0.045     2.286 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_2/O
                         net (fo=1, routed)           0.000     2.286    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntD[11]
    SLICE_X27Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.815     1.975    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X27Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[11]/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.035     2.010    
    SLICE_X27Y25         FDCE (Hold_fdce_C_D)         0.091     2.101    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.141ns (17.725%)  route 0.654ns (82.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.579     1.491    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X39Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[0]/Q
                         net (fo=2, routed)           0.654     2.287    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[0]
    SLICE_X41Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.845     2.005    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X41Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[0]/C
                         clock pessimism              0.000     2.005    
                         clock uncertainty            0.035     2.040    
    SLICE_X41Y25         FDCE (Hold_fdce_C_D)         0.061     2.101    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Busacki_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uSyncBusAck/sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.164ns (20.233%)  route 0.647ns (79.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.552     1.464    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X32Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Busacki_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Busacki_cdc_check_reg/Q
                         net (fo=1, routed)           0.647     2.275    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uSyncBusAck/Busack
    SLICE_X33Y22         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uSyncBusAck/sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.818     1.978    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uSyncBusAck/SWCLKTCK
    SLICE_X33Y22         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uSyncBusAck/sync_reg_reg/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.035     2.013    
    SLICE_X33Y22         FDCE (Hold_fdce_C_D)         0.075     2.088    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uSyncBusAck/sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.578%)  route 0.638ns (77.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.553     1.465    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X31Y23         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/Q
                         net (fo=4, routed)           0.638     2.244    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Q[0]
    SLICE_X31Y24         LUT6 (Prop_lut6_I1_O)        0.045     2.289 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[0]_i_1/O
                         net (fo=1, routed)           0.000     2.289    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntD[0]
    SLICE_X31Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.815     1.975    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X31Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[0]/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.035     2.010    
    SLICE_X31Y24         FDCE (Hold_fdce_C_D)         0.091     2.101    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.141ns (17.494%)  route 0.665ns (82.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.582     1.494    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X41Y26         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDCE (Prop_fdce_C_Q)         0.141     1.635 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[25]/Q
                         net (fo=2, routed)           0.665     2.300    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[25]
    SLICE_X41Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.845     2.005    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X41Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[25]/C
                         clock pessimism              0.000     2.005    
                         clock uncertainty            0.035     2.040    
    SLICE_X41Y25         FDCE (Hold_fdce_C_D)         0.072     2.112    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.164ns (20.616%)  route 0.632ns (79.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.552     1.464    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X30Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[22]/Q
                         net (fo=2, routed)           0.632     2.260    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[22]
    SLICE_X28Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.815     1.975    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X28Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[22]/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.035     2.010    
    SLICE_X28Y24         FDCE (Hold_fdce_C_D)         0.053     2.063    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.209ns (24.927%)  route 0.629ns (75.073%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.549     1.461    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X24Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDCE (Prop_fdce_C_Q)         0.164     1.625 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[10]/Q
                         net (fo=4, routed)           0.629     2.255    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Q[10]
    SLICE_X27Y24         LUT6 (Prop_lut6_I1_O)        0.045     2.300 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[10]_i_1/O
                         net (fo=1, routed)           0.000     2.300    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntD[10]
    SLICE_X27Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.815     1.975    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X27Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.035     2.010    
    SLICE_X27Y24         FDCE (Hold_fdce_C_D)         0.091     2.101    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.141ns (17.099%)  route 0.684ns (82.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.582     1.494    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X40Y26         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDCE (Prop_fdce_C_Q)         0.141     1.635 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[4]/Q
                         net (fo=2, routed)           0.684     2.319    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[4]
    SLICE_X41Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.845     2.005    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X41Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[4]/C
                         clock pessimism              0.000     2.005    
                         clock uncertainty            0.035     2.040    
    SLICE_X41Y24         FDCE (Hold_fdce_C_D)         0.070     2.110    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.164ns (20.230%)  route 0.647ns (79.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.580     1.492    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X38Y26         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDCE (Prop_fdce_C_Q)         0.164     1.656 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[3]/Q
                         net (fo=2, routed)           0.647     2.303    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[3]
    SLICE_X38Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.843     2.003    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X38Y24         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[3]/C
                         clock pessimism              0.000     2.003    
                         clock uncertainty            0.035     2.038    
    SLICE_X38Y24         FDCE (Hold_fdce_C_D)         0.052     2.090    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.213    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        9.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.372ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.454ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_pmask_reg/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.916ns  (logic 0.580ns (5.849%)  route 9.336ns (94.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 24.868 - 20.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.665     5.334    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X23Y34         FDPE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.790 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/Q
                         net (fo=10, routed)          1.298     7.088    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_vect_reset_n
    SLICE_X23Y30         LUT3 (Prop_lut3_I2_O)        0.124     7.212 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/lockup[0]_i_2/O
                         net (fo=114, routed)         8.038    15.250    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/slp_wfe_pend_reg
    SLICE_X23Y65         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_pmask_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.476    24.868    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X23Y65         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_pmask_reg/C
                         clock pessimism              0.277    25.144    
                         clock uncertainty           -0.035    25.109    
    SLICE_X23Y65         FDCE (Recov_fdce_C_CLR)     -0.405    24.704    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_pmask_reg
  -------------------------------------------------------------------
                         required time                         24.704    
                         arrival time                         -15.250    
  -------------------------------------------------------------------
                         slack                                  9.454    

Slack (MET) :             9.454ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[2]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.916ns  (logic 0.580ns (5.849%)  route 9.336ns (94.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 24.868 - 20.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.665     5.334    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X23Y34         FDPE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.790 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/Q
                         net (fo=10, routed)          1.298     7.088    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_vect_reset_n
    SLICE_X23Y30         LUT3 (Prop_lut3_I2_O)        0.124     7.212 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/lockup[0]_i_2/O
                         net (fo=114, routed)         8.038    15.250    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/slp_wfe_pend_reg
    SLICE_X23Y65         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.476    24.868    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X23Y65         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[2]/C
                         clock pessimism              0.277    25.144    
                         clock uncertainty           -0.035    25.109    
    SLICE_X23Y65         FDCE (Recov_fdce_C_CLR)     -0.405    24.704    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[2]
  -------------------------------------------------------------------
                         required time                         24.704    
                         arrival time                         -15.250    
  -------------------------------------------------------------------
                         slack                                  9.454    

Slack (MET) :             10.077ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_srd_reg[0]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.377ns  (logic 0.580ns (6.185%)  route 8.797ns (93.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 24.947 - 20.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.660     5.329    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X23Y30         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDCE (Prop_fdce_C_Q)         0.456     5.785 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=10, routed)          1.445     7.230    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X22Y35         LUT3 (Prop_lut3_I2_O)        0.124     7.354 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[7]_i_2__6/O
                         net (fo=507, routed)         7.352    14.706    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_attrs_tex_reg[0]_0
    SLICE_X40Y82         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_srd_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.555    24.947    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/HCLK
    SLICE_X40Y82         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_srd_reg[0]/C
                         clock pessimism              0.277    25.223    
                         clock uncertainty           -0.035    25.188    
    SLICE_X40Y82         FDCE (Recov_fdce_C_CLR)     -0.405    24.783    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_srd_reg[0]
  -------------------------------------------------------------------
                         required time                         24.783    
                         arrival time                         -14.706    
  -------------------------------------------------------------------
                         slack                                 10.077    

Slack (MET) :             10.081ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[0]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.288ns  (logic 0.580ns (6.245%)  route 8.708ns (93.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 24.867 - 20.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.665     5.334    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X23Y34         FDPE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.790 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/Q
                         net (fo=10, routed)          1.298     7.088    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_vect_reset_n
    SLICE_X23Y30         LUT3 (Prop_lut3_I2_O)        0.124     7.212 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/lockup[0]_i_2/O
                         net (fo=114, routed)         7.410    14.622    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/slp_wfe_pend_reg
    SLICE_X22Y66         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.475    24.867    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X22Y66         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[0]/C
                         clock pessimism              0.277    25.143    
                         clock uncertainty           -0.035    25.108    
    SLICE_X22Y66         FDCE (Recov_fdce_C_CLR)     -0.405    24.703    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[0]
  -------------------------------------------------------------------
                         required time                         24.703    
                         arrival time                         -14.622    
  -------------------------------------------------------------------
                         slack                                 10.081    

Slack (MET) :             10.086ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[1]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.284ns  (logic 0.580ns (6.247%)  route 8.704ns (93.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 24.867 - 20.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.665     5.334    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X23Y34         FDPE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.790 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/Q
                         net (fo=10, routed)          1.298     7.088    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_vect_reset_n
    SLICE_X23Y30         LUT3 (Prop_lut3_I2_O)        0.124     7.212 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/lockup[0]_i_2/O
                         net (fo=114, routed)         7.406    14.618    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/slp_wfe_pend_reg
    SLICE_X23Y66         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.475    24.867    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X23Y66         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[1]/C
                         clock pessimism              0.277    25.143    
                         clock uncertainty           -0.035    25.108    
    SLICE_X23Y66         FDCE (Recov_fdce_C_CLR)     -0.405    24.703    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[1]
  -------------------------------------------------------------------
                         required time                         24.703    
                         arrival time                         -14.618    
  -------------------------------------------------------------------
                         slack                                 10.086    

Slack (MET) :             10.108ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/base_addr_reg[23]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.345ns  (logic 0.580ns (6.207%)  route 8.765ns (93.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 24.945 - 20.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.660     5.329    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X23Y30         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDCE (Prop_fdce_C_Q)         0.456     5.785 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=10, routed)          1.445     7.230    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X22Y35         LUT3 (Prop_lut3_I2_O)        0.124     7.354 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[7]_i_2__6/O
                         net (fo=507, routed)         7.319    14.673    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_attrs_tex_reg[0]_0
    SLICE_X40Y81         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/base_addr_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.553    24.945    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/HCLK
    SLICE_X40Y81         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/base_addr_reg[23]/C
                         clock pessimism              0.277    25.221    
                         clock uncertainty           -0.035    25.186    
    SLICE_X40Y81         FDCE (Recov_fdce_C_CLR)     -0.405    24.781    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/base_addr_reg[23]
  -------------------------------------------------------------------
                         required time                         24.781    
                         arrival time                         -14.673    
  -------------------------------------------------------------------
                         slack                                 10.108    

Slack (MET) :             10.112ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/region_srd_reg[3]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 0.580ns (6.210%)  route 8.760ns (93.790%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 24.945 - 20.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.660     5.329    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X23Y30         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDCE (Prop_fdce_C_Q)         0.456     5.785 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=10, routed)          1.445     7.230    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X22Y35         LUT3 (Prop_lut3_I2_O)        0.124     7.354 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[7]_i_2__6/O
                         net (fo=507, routed)         7.315    14.669    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/region_attrs_xn_reg_0
    SLICE_X41Y81         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/region_srd_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.553    24.945    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/HCLK
    SLICE_X41Y81         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/region_srd_reg[3]/C
                         clock pessimism              0.277    25.221    
                         clock uncertainty           -0.035    25.186    
    SLICE_X41Y81         FDCE (Recov_fdce_C_CLR)     -0.405    24.781    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/region_srd_reg[3]
  -------------------------------------------------------------------
                         required time                         24.781    
                         arrival time                         -14.669    
  -------------------------------------------------------------------
                         slack                                 10.112    

Slack (MET) :             10.112ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/region_srd_reg[5]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 0.580ns (6.210%)  route 8.760ns (93.790%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 24.945 - 20.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.660     5.329    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X23Y30         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDCE (Prop_fdce_C_Q)         0.456     5.785 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=10, routed)          1.445     7.230    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X22Y35         LUT3 (Prop_lut3_I2_O)        0.124     7.354 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[7]_i_2__6/O
                         net (fo=507, routed)         7.315    14.669    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/region_attrs_xn_reg_0
    SLICE_X41Y81         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/region_srd_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.553    24.945    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/HCLK
    SLICE_X41Y81         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/region_srd_reg[5]/C
                         clock pessimism              0.277    25.221    
                         clock uncertainty           -0.035    25.186    
    SLICE_X41Y81         FDCE (Recov_fdce_C_CLR)     -0.405    24.781    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/region_srd_reg[5]
  -------------------------------------------------------------------
                         required time                         24.781    
                         arrival time                         -14.669    
  -------------------------------------------------------------------
                         slack                                 10.112    

Slack (MET) :             10.112ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/region_srd_reg[6]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 0.580ns (6.210%)  route 8.760ns (93.790%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 24.945 - 20.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.660     5.329    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X23Y30         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDCE (Prop_fdce_C_Q)         0.456     5.785 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=10, routed)          1.445     7.230    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X22Y35         LUT3 (Prop_lut3_I2_O)        0.124     7.354 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[7]_i_2__6/O
                         net (fo=507, routed)         7.315    14.669    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/region_attrs_xn_reg_0
    SLICE_X41Y81         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/region_srd_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.553    24.945    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/HCLK
    SLICE_X41Y81         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/region_srd_reg[6]/C
                         clock pessimism              0.277    25.221    
                         clock uncertainty           -0.035    25.186    
    SLICE_X41Y81         FDCE (Recov_fdce_C_CLR)     -0.405    24.781    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/region_srd_reg[6]
  -------------------------------------------------------------------
                         required time                         24.781    
                         arrival time                         -14.669    
  -------------------------------------------------------------------
                         slack                                 10.112    

Slack (MET) :             10.258ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/base_addr_reg[24]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.199ns  (logic 0.580ns (6.305%)  route 8.619ns (93.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 24.950 - 20.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.660     5.329    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X23Y30         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDCE (Prop_fdce_C_Q)         0.456     5.785 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=10, routed)          1.445     7.230    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X22Y35         LUT3 (Prop_lut3_I2_O)        0.124     7.354 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[7]_i_2__6/O
                         net (fo=507, routed)         7.174    14.528    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/region_attrs_xn_reg_0
    SLICE_X40Y85         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/base_addr_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.558    24.950    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/HCLK
    SLICE_X40Y85         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/base_addr_reg[24]/C
                         clock pessimism              0.277    25.226    
                         clock uncertainty           -0.035    25.191    
    SLICE_X40Y85         FDCE (Recov_fdce_C_CLR)     -0.405    24.786    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/base_addr_reg[24]
  -------------------------------------------------------------------
                         required time                         24.786    
                         arrival time                         -14.528    
  -------------------------------------------------------------------
                         slack                                 10.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/mm_bf_far_reg[17]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.601%)  route 0.385ns (67.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.558     1.470    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X23Y34         FDPE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDPE (Prop_fdpe_C_Q)         0.141     1.611 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/Q
                         net (fo=10, routed)          0.201     1.813    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_vect_reset_n
    SLICE_X23Y33         LUT3 (Prop_lut3_I2_O)        0.045     1.858 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/FSM_onehot_state[4]_i_1/O
                         net (fo=114, routed)         0.183     2.041    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3
    SLICE_X20Y37         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/mm_bf_far_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.828     1.987    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X20Y37         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/mm_bf_far_reg[17]/C
                         clock pessimism             -0.252     1.736    
    SLICE_X20Y37         FDCE (Remov_fdce_C_CLR)     -0.067     1.669    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/mm_bf_far_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_reload_reg[0]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.197%)  route 0.430ns (69.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.554     1.466    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X23Y30         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=10, routed)          0.178     1.786    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X23Y30         LUT3 (Prop_lut3_I0_O)        0.045     1.831 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/lockup[0]_i_2/O
                         net (fo=114, routed)         0.251     2.082    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg
    SLICE_X16Y31         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_reload_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.824     1.983    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X16Y31         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_reload_reg[0]/C
                         clock pessimism             -0.252     1.732    
    SLICE_X16Y31         FDCE (Remov_fdce_C_CLR)     -0.067     1.665    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_reload_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_reload_reg[1]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.197%)  route 0.430ns (69.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.554     1.466    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X23Y30         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=10, routed)          0.178     1.786    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X23Y30         LUT3 (Prop_lut3_I0_O)        0.045     1.831 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/lockup[0]_i_2/O
                         net (fo=114, routed)         0.251     2.082    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg
    SLICE_X16Y31         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_reload_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.824     1.983    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X16Y31         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_reload_reg[1]/C
                         clock pessimism             -0.252     1.732    
    SLICE_X16Y31         FDCE (Remov_fdce_C_CLR)     -0.067     1.665    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_reload_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_reload_reg[2]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.197%)  route 0.430ns (69.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.554     1.466    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X23Y30         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=10, routed)          0.178     1.786    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X23Y30         LUT3 (Prop_lut3_I0_O)        0.045     1.831 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/lockup[0]_i_2/O
                         net (fo=114, routed)         0.251     2.082    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg
    SLICE_X16Y31         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_reload_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.824     1.983    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X16Y31         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_reload_reg[2]/C
                         clock pessimism             -0.252     1.732    
    SLICE_X16Y31         FDCE (Remov_fdce_C_CLR)     -0.067     1.665    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_reload_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[14]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.186ns (30.241%)  route 0.429ns (69.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.554     1.466    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X23Y30         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=10, routed)          0.177     1.785    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X23Y30         LUT3 (Prop_lut3_I0_O)        0.045     1.830 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=114, routed)         0.252     2.081    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0
    SLICE_X17Y29         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.822     1.981    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X17Y29         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[14]/C
                         clock pessimism             -0.252     1.730    
    SLICE_X17Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.638    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[15]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.186ns (30.241%)  route 0.429ns (69.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.554     1.466    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X23Y30         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=10, routed)          0.177     1.785    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X23Y30         LUT3 (Prop_lut3_I0_O)        0.045     1.830 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=114, routed)         0.252     2.081    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0
    SLICE_X17Y29         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.822     1.981    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X17Y29         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[15]/C
                         clock pessimism             -0.252     1.730    
    SLICE_X17Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.638    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[13]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.186ns (29.734%)  route 0.440ns (70.266%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.554     1.466    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X23Y30         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=10, routed)          0.177     1.785    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X23Y30         LUT3 (Prop_lut3_I0_O)        0.045     1.830 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=114, routed)         0.262     2.092    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0
    SLICE_X18Y29         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.822     1.981    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X18Y29         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[13]/C
                         clock pessimism             -0.252     1.730    
    SLICE_X18Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.638    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[16]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.548%)  route 0.443ns (70.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.554     1.466    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X23Y30         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=10, routed)          0.177     1.785    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X23Y30         LUT3 (Prop_lut3_I0_O)        0.045     1.830 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=114, routed)         0.266     2.096    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0
    SLICE_X15Y29         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.822     1.981    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X15Y29         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[16]/C
                         clock pessimism             -0.252     1.730    
    SLICE_X15Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.638    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/demc_vc_chkerr_reg/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.593%)  route 0.488ns (72.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.554     1.466    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X23Y30         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=10, routed)          0.317     1.925    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/int_poreset_n
    SLICE_X23Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.970 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/opt_demc_trcena_i_2/O
                         net (fo=327, routed)         0.171     2.140    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/opt_dbg_mask_ints_reg_0
    SLICE_X16Y30         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/demc_vc_chkerr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.823     1.982    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X16Y30         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/demc_vc_chkerr_reg/C
                         clock pessimism             -0.252     1.731    
    SLICE_X16Y30         FDCE (Remov_fdce_C_CLR)     -0.067     1.664    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/demc_vc_chkerr_reg
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/demc_vc_nocperr_reg/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.593%)  route 0.488ns (72.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.554     1.466    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X23Y30         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=10, routed)          0.317     1.925    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/int_poreset_n
    SLICE_X23Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.970 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/opt_demc_trcena_i_2/O
                         net (fo=327, routed)         0.171     2.140    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/opt_dbg_mask_ints_reg_0
    SLICE_X16Y30         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/demc_vc_nocperr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.823     1.982    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X16Y30         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/demc_vc_nocperr_reg/C
                         clock pessimism             -0.252     1.731    
    SLICE_X16Y30         FDCE (Remov_fdce_C_CLR)     -0.067     1.664    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/demc_vc_nocperr_reg
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.477    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK
  To Clock:  SWCLK

Setup :            0  Failing Endpoints,  Worst Slack       17.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.507ns  (required time - arrival time)
  Source:                 cm3_core_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SWCLK rise@100.000ns - CLK rise@80.000ns)
  Data Path Delay:        1.589ns  (logic 0.518ns (32.590%)  route 1.071ns (67.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 104.961 - 100.000 ) 
    Source Clock Delay      (SCD):    5.424ns = ( 85.424 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       80.000    80.000 r  
    K17                                               0.000    80.000 r  CLK (IN)
                         net (fo=0)                   0.000    80.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    81.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    83.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    83.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.755    85.424    cm3_core_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y6          FDRE                                         r  cm3_core_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.518    85.942 f  cm3_core_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=118, routed)         1.071    87.013    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg_0
    SLICE_X37Y16         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.568   104.961    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X37Y16         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/C
                         clock pessimism              0.000   104.961    
                         clock uncertainty           -0.035   104.925    
    SLICE_X37Y16         FDCE (Recov_fdce_C_CLR)     -0.405   104.520    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg
  -------------------------------------------------------------------
                         required time                        104.520    
                         arrival time                         -87.013    
  -------------------------------------------------------------------
                         slack                                 17.507    

Slack (MET) :             17.507ns  (required time - arrival time)
  Source:                 cm3_core_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SWCLK rise@100.000ns - CLK rise@80.000ns)
  Data Path Delay:        1.589ns  (logic 0.518ns (32.590%)  route 1.071ns (67.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 104.961 - 100.000 ) 
    Source Clock Delay      (SCD):    5.424ns = ( 85.424 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       80.000    80.000 r  
    K17                                               0.000    80.000 r  CLK (IN)
                         net (fo=0)                   0.000    80.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492    81.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    83.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    83.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        1.755    85.424    cm3_core_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y6          FDRE                                         r  cm3_core_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.518    85.942 f  cm3_core_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=118, routed)         1.071    87.013    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg_0
    SLICE_X37Y16         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.568   104.961    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X37Y16         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                         clock pessimism              0.000   104.961    
                         clock uncertainty           -0.035   104.925    
    SLICE_X37Y16         FDCE (Recov_fdce_C_CLR)     -0.405   104.520    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg
  -------------------------------------------------------------------
                         required time                        104.520    
                         arrival time                         -87.013    
  -------------------------------------------------------------------
                         slack                                 17.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 cm3_core_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.164ns (23.752%)  route 0.526ns (76.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.592     1.504    cm3_core_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y6          FDRE                                         r  cm3_core_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.164     1.668 f  cm3_core_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=118, routed)         0.526     2.195    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg_0
    SLICE_X37Y16         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.852     2.012    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X37Y16         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/C
                         clock pessimism              0.000     2.012    
                         clock uncertainty            0.035     2.047    
    SLICE_X37Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.955    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 cm3_core_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.164ns (23.752%)  route 0.526ns (76.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4103, routed)        0.592     1.504    cm3_core_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y6          FDRE                                         r  cm3_core_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.164     1.668 f  cm3_core_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=118, routed)         0.526     2.195    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg_0
    SLICE_X37Y16         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.852     2.012    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X37Y16         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                         clock pessimism              0.000     2.012    
                         clock uncertainty            0.035     2.047    
    SLICE_X37Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.955    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.240    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SWCLK
  To Clock:  SWCLK

Setup :            0  Failing Endpoints,  Worst Slack       94.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.759ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.320ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[14]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 0.580ns (11.397%)  route 4.509ns (88.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 104.871 - 100.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.744     5.413    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X37Y16         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.456     5.869 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.656     6.525    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124     6.649 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         3.853    10.502    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X25Y25         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.478   104.871    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X25Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[14]/C
                         clock pessimism              0.391   105.262    
                         clock uncertainty           -0.035   105.227    
    SLICE_X25Y25         FDCE (Recov_fdce_C_CLR)     -0.405   104.822    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[14]
  -------------------------------------------------------------------
                         required time                        104.822    
                         arrival time                         -10.502    
  -------------------------------------------------------------------
                         slack                                 94.320    

Slack (MET) :             94.320ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[19]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 0.580ns (11.397%)  route 4.509ns (88.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 104.871 - 100.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.744     5.413    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X37Y16         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.456     5.869 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.656     6.525    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124     6.649 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         3.853    10.502    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X25Y25         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.478   104.871    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X25Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[19]/C
                         clock pessimism              0.391   105.262    
                         clock uncertainty           -0.035   105.227    
    SLICE_X25Y25         FDCE (Recov_fdce_C_CLR)     -0.405   104.822    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[19]
  -------------------------------------------------------------------
                         required time                        104.822    
                         arrival time                         -10.502    
  -------------------------------------------------------------------
                         slack                                 94.320    

Slack (MET) :             94.363ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        5.132ns  (logic 0.580ns (11.302%)  route 4.552ns (88.698%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 104.957 - 100.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.744     5.413    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X37Y16         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.456     5.869 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.656     6.525    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124     6.649 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         3.896    10.545    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X40Y28         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.564   104.957    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X40Y28         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/C
                         clock pessimism              0.391   105.348    
                         clock uncertainty           -0.035   105.313    
    SLICE_X40Y28         FDCE (Recov_fdce_C_CLR)     -0.405   104.908    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]
  -------------------------------------------------------------------
                         required time                        104.908    
                         arrival time                         -10.545    
  -------------------------------------------------------------------
                         slack                                 94.363    

Slack (MET) :             94.363ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[3]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        5.132ns  (logic 0.580ns (11.302%)  route 4.552ns (88.698%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 104.957 - 100.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.744     5.413    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X37Y16         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.456     5.869 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.656     6.525    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124     6.649 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         3.896    10.545    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X40Y28         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.564   104.957    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X40Y28         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[3]/C
                         clock pessimism              0.391   105.348    
                         clock uncertainty           -0.035   105.313    
    SLICE_X40Y28         FDCE (Recov_fdce_C_CLR)     -0.405   104.908    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[3]
  -------------------------------------------------------------------
                         required time                        104.908    
                         arrival time                         -10.545    
  -------------------------------------------------------------------
                         slack                                 94.363    

Slack (MET) :             94.363ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[5]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        5.132ns  (logic 0.580ns (11.302%)  route 4.552ns (88.698%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 104.957 - 100.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.744     5.413    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X37Y16         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.456     5.869 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.656     6.525    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124     6.649 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         3.896    10.545    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X40Y28         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.564   104.957    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X40Y28         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[5]/C
                         clock pessimism              0.391   105.348    
                         clock uncertainty           -0.035   105.313    
    SLICE_X40Y28         FDCE (Recov_fdce_C_CLR)     -0.405   104.908    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[5]
  -------------------------------------------------------------------
                         required time                        104.908    
                         arrival time                         -10.545    
  -------------------------------------------------------------------
                         slack                                 94.363    

Slack (MET) :             94.363ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[7]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        5.132ns  (logic 0.580ns (11.302%)  route 4.552ns (88.698%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 104.957 - 100.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.744     5.413    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X37Y16         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.456     5.869 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.656     6.525    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124     6.649 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         3.896    10.545    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X40Y28         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.564   104.957    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X40Y28         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[7]/C
                         clock pessimism              0.391   105.348    
                         clock uncertainty           -0.035   105.313    
    SLICE_X40Y28         FDCE (Recov_fdce_C_CLR)     -0.405   104.908    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[7]
  -------------------------------------------------------------------
                         required time                        104.908    
                         arrival time                         -10.545    
  -------------------------------------------------------------------
                         slack                                 94.363    

Slack (MET) :             94.469ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[17]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 0.580ns (11.737%)  route 4.362ns (88.263%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 104.873 - 100.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.744     5.413    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X37Y16         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.456     5.869 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.656     6.525    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124     6.649 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         3.706    10.355    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X25Y26         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.480   104.873    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X25Y26         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[17]/C
                         clock pessimism              0.391   105.264    
                         clock uncertainty           -0.035   105.229    
    SLICE_X25Y26         FDCE (Recov_fdce_C_CLR)     -0.405   104.824    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[17]
  -------------------------------------------------------------------
                         required time                        104.824    
                         arrival time                         -10.355    
  -------------------------------------------------------------------
                         slack                                 94.469    

Slack (MET) :             94.550ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[18]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        4.866ns  (logic 0.580ns (11.920%)  route 4.286ns (88.080%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 104.878 - 100.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.744     5.413    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X37Y16         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.456     5.869 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.656     6.525    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124     6.649 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         3.630    10.279    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X26Y27         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.485   104.878    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X26Y27         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[18]/C
                         clock pessimism              0.391   105.269    
                         clock uncertainty           -0.035   105.234    
    SLICE_X26Y27         FDCE (Recov_fdce_C_CLR)     -0.405   104.829    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[18]
  -------------------------------------------------------------------
                         required time                        104.829    
                         arrival time                         -10.279    
  -------------------------------------------------------------------
                         slack                                 94.550    

Slack (MET) :             94.694ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[11]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 0.580ns (12.293%)  route 4.138ns (87.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 104.875 - 100.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.744     5.413    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X37Y16         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.456     5.869 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.656     6.525    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124     6.649 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         3.482    10.131    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X27Y25         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.482   104.875    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X27Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[11]/C
                         clock pessimism              0.391   105.266    
                         clock uncertainty           -0.035   105.231    
    SLICE_X27Y25         FDCE (Recov_fdce_C_CLR)     -0.405   104.826    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[11]
  -------------------------------------------------------------------
                         required time                        104.826    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                 94.694    

Slack (MET) :             94.694ns  (required time - arrival time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[5]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (SWCLK rise@100.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 0.580ns (12.293%)  route 4.138ns (87.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 104.875 - 100.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.744     5.413    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X37Y16         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.456     5.869 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.656     6.525    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124     6.649 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         3.482    10.131    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X27Y25         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)    100.000   100.000 r  
    N18                                               0.000   100.000 r  SWCLK (IN)
                         net (fo=0)                   0.000   100.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   103.301    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.392 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.482   104.875    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X27Y25         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[5]/C
                         clock pessimism              0.391   105.266    
                         clock uncertainty           -0.035   105.231    
    SLICE_X27Y25         FDCE (Recov_fdce_C_CLR)     -0.405   104.826    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[5]
  -------------------------------------------------------------------
                         required time                        104.826    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                 94.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[10]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.397%)  route 0.519ns (73.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.585     1.498    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X37Y16         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.219     1.858    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.903 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         0.300     2.202    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X38Y17         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.851     2.011    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X38Y17         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[10]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X38Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.443    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[9]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.397%)  route 0.519ns (73.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.585     1.498    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X37Y16         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.219     1.858    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.903 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         0.300     2.202    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X38Y17         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.851     2.011    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X38Y17         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[9]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X38Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.443    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[12]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.397%)  route 0.519ns (73.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.585     1.498    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X37Y16         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.219     1.858    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.903 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         0.300     2.202    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X39Y17         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.851     2.011    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X39Y17         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[12]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X39Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.418    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[13]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.221%)  route 0.582ns (75.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.585     1.498    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X37Y16         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.219     1.858    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.903 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         0.363     2.265    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X38Y18         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.850     2.010    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X38Y18         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[13]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X38Y18         FDCE (Remov_fdce_C_CLR)     -0.067     1.442    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[8]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.221%)  route 0.582ns (75.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.585     1.498    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X37Y16         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.219     1.858    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.903 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         0.363     2.265    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X38Y18         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.850     2.010    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X38Y18         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[8]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X38Y18         FDCE (Remov_fdce_C_CLR)     -0.067     1.442    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[11]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (24.001%)  route 0.589ns (75.999%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.585     1.498    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X37Y16         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.219     1.858    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.903 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         0.370     2.272    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X41Y18         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.852     2.012    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X41Y18         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[11]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X41Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.439    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[19]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.867%)  route 0.593ns (76.133%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.585     1.498    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X37Y16         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.219     1.858    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.903 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         0.374     2.277    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X40Y18         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.852     2.012    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X40Y18         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[19]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X40Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.439    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[20]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.867%)  route 0.593ns (76.133%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.585     1.498    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X37Y16         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.219     1.858    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.903 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         0.374     2.277    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X40Y18         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.852     2.012    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X40Y18         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[20]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X40Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.439    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[25]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.585%)  route 0.638ns (77.415%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.585     1.498    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X37Y16         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.219     1.858    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.903 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         0.418     2.321    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X42Y19         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.851     2.011    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X42Y19         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[25]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X42Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.464    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[27]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.585%)  route 0.638ns (77.415%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.585     1.498    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X37Y16         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.219     1.858    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.903 f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_i_2/O
                         net (fo=180, routed)         0.418     2.321    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X42Y19         FDCE                                         f  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N18                                               0.000     0.000 r  SWCLK (IN)
                         net (fo=0)                   0.000     0.000    SWCLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  SWCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    SWCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  SWCLK_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.851     2.011    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X42Y19         FDCE                                         r  cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[27]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X42Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.464    cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.858    





