part=xc7z020clg400-1

[hls]
clock=10ns
flow_target=vivado
syn.file=../../goossens-book-ip-projects/2025.1/rv32i_npp_ip/decode.cpp
syn.file=../../goossens-book-ip-projects/2025.1/rv32i_npp_ip/disassemble.cpp
syn.file=../../goossens-book-ip-projects/2025.1/rv32i_npp_ip/emulate.cpp
syn.file=../../goossens-book-ip-projects/2025.1/rv32i_npp_ip/execute.cpp
syn.file=../../goossens-book-ip-projects/2025.1/rv32i_npp_ip/fetch.cpp
syn.file=../../goossens-book-ip-projects/2025.1/rv32i_npp_ip/immediate.cpp
syn.file=../../goossens-book-ip-projects/2025.1/rv32i_npp_ip/print.cpp
syn.file=../../goossens-book-ip-projects/2025.1/rv32i_npp_ip/rv32i_npp_ip.cpp
syn.file=../../goossens-book-ip-projects/2025.1/rv32i_npp_ip/type.cpp
syn.top=rv32i_npp_ip
tb.file=../../goossens-book-ip-projects/2025.1/rv32i_npp_ip/testbench_rv32i_npp_ip.cpp
package.output.format=ip_catalog
vivado.rtl=verilog
package.output.syn=false