<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Control Register 0 - ctrlr0</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___s_p_i_s___c_t_l_r0.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Control Register 0 - ctrlr0</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___s_p_i_s.html">Component : SPI Slave Module - ALT_SPIS</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register controls the serial data transfer. It is impossible to write to this register when the SPI Slave is enabled. The SPI Slave is enabled and disabled by writing to the SPIENR register.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[3:0] </td><td align="left">RW </td><td align="left">0x7 </td><td align="left"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_DFS">Data Frame Size</a> </td></tr>
<tr>
<td align="left">[5:4] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_FRF">Frame Format</a> </td></tr>
<tr>
<td align="left">[6] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SCPH">Serial Clock Phase</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SCPOL">Serial Clock Polarity</a> </td></tr>
<tr>
<td align="left">[9:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_TMOD">Transfer Mode</a> </td></tr>
<tr>
<td align="left">[10] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SLV_OE">Slave Output Enable</a> </td></tr>
<tr>
<td align="left">[11] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SRL">Shift Register Loop</a> </td></tr>
<tr>
<td align="left">[15:12] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_CFS">Control Frame Size</a> </td></tr>
<tr>
<td align="left">[31:16] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Data Frame Size - dfs </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp85c0afbe5f566675266ae4571fad50fc"></a><a class="anchor" id="ALT_SPIS_CTLR0_DFS"></a></p>
<p>Selects the data frame length. When the data frame size is programmed to be less than 16 bits, the receive data are automatically right-justified by the receive logic, with the upper bits of the receiver FIFO zero-padded. You must right- justify transmit data before writing into the transmit FIFO. The transmit logic ignores the upper unused bits when transmitting the data.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gaa21f2c2fe60ab129bbddbd46266bfb21">ALT_SPIS_CTLR0_DFS_E_WIDTH4BIT</a> </td><td align="left">0x3 </td><td align="left">4-bit serial data transfer </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga7d624b743cce2f973aea76c78ae6b735">ALT_SPIS_CTLR0_DFS_E_WIDTH5BIT</a> </td><td align="left">0x4 </td><td align="left">5-bit serial data transfer </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gac2650bea6d9fcb557e912c5280bf86ae">ALT_SPIS_CTLR0_DFS_E_WIDTH6BIT</a> </td><td align="left">0x5 </td><td align="left">6-bit serial data transfer </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga313eb32a4dd8be58e23397b039d86fc8">ALT_SPIS_CTLR0_DFS_E_WIDTH7BIT</a> </td><td align="left">0x6 </td><td align="left">7-bit serial data transfer </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gac434b71b2b01fefb0ef50332689939f4">ALT_SPIS_CTLR0_DFS_E_WIDTH8BIT</a> </td><td align="left">0x7 </td><td align="left">8-bit serial data transfer </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga05d0a29983f1c4898dfb954af6e3031a">ALT_SPIS_CTLR0_DFS_E_WIDTH9BIT</a> </td><td align="left">0x8 </td><td align="left">9-bit serial data transfer </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gad29ad43be498434a53577e9340755538">ALT_SPIS_CTLR0_DFS_E_WIDTH10BIT</a> </td><td align="left">0x9 </td><td align="left">10-bit serial data transfer </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa21f2c2fe60ab129bbddbd46266bfb21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gaa21f2c2fe60ab129bbddbd46266bfb21">ALT_SPIS_CTLR0_DFS_E_WIDTH4BIT</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gaa21f2c2fe60ab129bbddbd46266bfb21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d624b743cce2f973aea76c78ae6b735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga7d624b743cce2f973aea76c78ae6b735">ALT_SPIS_CTLR0_DFS_E_WIDTH5BIT</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:ga7d624b743cce2f973aea76c78ae6b735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2650bea6d9fcb557e912c5280bf86ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gac2650bea6d9fcb557e912c5280bf86ae">ALT_SPIS_CTLR0_DFS_E_WIDTH6BIT</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="separator:gac2650bea6d9fcb557e912c5280bf86ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga313eb32a4dd8be58e23397b039d86fc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga313eb32a4dd8be58e23397b039d86fc8">ALT_SPIS_CTLR0_DFS_E_WIDTH7BIT</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="separator:ga313eb32a4dd8be58e23397b039d86fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac434b71b2b01fefb0ef50332689939f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gac434b71b2b01fefb0ef50332689939f4">ALT_SPIS_CTLR0_DFS_E_WIDTH8BIT</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:gac434b71b2b01fefb0ef50332689939f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05d0a29983f1c4898dfb954af6e3031a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga05d0a29983f1c4898dfb954af6e3031a">ALT_SPIS_CTLR0_DFS_E_WIDTH9BIT</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:ga05d0a29983f1c4898dfb954af6e3031a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad29ad43be498434a53577e9340755538"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gad29ad43be498434a53577e9340755538">ALT_SPIS_CTLR0_DFS_E_WIDTH10BIT</a>&#160;&#160;&#160;0x9</td></tr>
<tr class="separator:gad29ad43be498434a53577e9340755538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d48eea848ae4839fe25b1f94a65bdc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga7d48eea848ae4839fe25b1f94a65bdc8">ALT_SPIS_CTLR0_DFS_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga7d48eea848ae4839fe25b1f94a65bdc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c3e988e1d5ccfb94ad37938fcc754b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga6c3e988e1d5ccfb94ad37938fcc754b2">ALT_SPIS_CTLR0_DFS_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga6c3e988e1d5ccfb94ad37938fcc754b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0c6445f881f943a9ef4ed1f59f9513a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gac0c6445f881f943a9ef4ed1f59f9513a">ALT_SPIS_CTLR0_DFS_WIDTH</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gac0c6445f881f943a9ef4ed1f59f9513a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa690e560982ffedd1a82b293a813605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gafa690e560982ffedd1a82b293a813605">ALT_SPIS_CTLR0_DFS_SET_MSK</a>&#160;&#160;&#160;0x0000000f</td></tr>
<tr class="separator:gafa690e560982ffedd1a82b293a813605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe281ca2bcc87b70f9bcbe1d59e95cb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gafe281ca2bcc87b70f9bcbe1d59e95cb3">ALT_SPIS_CTLR0_DFS_CLR_MSK</a>&#160;&#160;&#160;0xfffffff0</td></tr>
<tr class="separator:gafe281ca2bcc87b70f9bcbe1d59e95cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4a643b7008ad609503f373aa359760b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gad4a643b7008ad609503f373aa359760b">ALT_SPIS_CTLR0_DFS_RESET</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:gad4a643b7008ad609503f373aa359760b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2065b4d1e8d19585cbf4e4b3febff3b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga2065b4d1e8d19585cbf4e4b3febff3b6">ALT_SPIS_CTLR0_DFS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000000f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga2065b4d1e8d19585cbf4e4b3febff3b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga032d8a3afe9294d1d4f531a358457166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga032d8a3afe9294d1d4f531a358457166">ALT_SPIS_CTLR0_DFS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000000f)</td></tr>
<tr class="separator:ga032d8a3afe9294d1d4f531a358457166"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Frame Format - frf </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2fa8c8ca82a34075f86a72222db06110"></a><a class="anchor" id="ALT_SPIS_CTLR0_FRF"></a></p>
<p>Selects which serial protocol transfers the data.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gab34cc5c46b1d5da000607d1d4a113e26">ALT_SPIS_CTLR0_FRF_E_MOTSPI</a> </td><td align="left">0x0 </td><td align="left">Motorola SPI </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gad5c280c8fd68e348f536282e12862edd">ALT_SPIS_CTLR0_FRF_E_TISSP</a> </td><td align="left">0x1 </td><td align="left">Texas instruments SSP </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gaa141480cdf871a93b0132ef993c6c223">ALT_SPIS_CTLR0_FRF_E_NATMW</a> </td><td align="left">0x2 </td><td align="left">National Semi Microwire </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gab34cc5c46b1d5da000607d1d4a113e26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gab34cc5c46b1d5da000607d1d4a113e26">ALT_SPIS_CTLR0_FRF_E_MOTSPI</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab34cc5c46b1d5da000607d1d4a113e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5c280c8fd68e348f536282e12862edd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gad5c280c8fd68e348f536282e12862edd">ALT_SPIS_CTLR0_FRF_E_TISSP</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gad5c280c8fd68e348f536282e12862edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa141480cdf871a93b0132ef993c6c223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gaa141480cdf871a93b0132ef993c6c223">ALT_SPIS_CTLR0_FRF_E_NATMW</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:gaa141480cdf871a93b0132ef993c6c223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08c0aa7cb18c9ea36982bbc4ed477d8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga08c0aa7cb18c9ea36982bbc4ed477d8a">ALT_SPIS_CTLR0_FRF_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga08c0aa7cb18c9ea36982bbc4ed477d8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aef4e3f659ddd7eeef0c79bc6b180b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga6aef4e3f659ddd7eeef0c79bc6b180b7">ALT_SPIS_CTLR0_FRF_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga6aef4e3f659ddd7eeef0c79bc6b180b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad49c772630a4510dd7c91cb1b5511885"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gad49c772630a4510dd7c91cb1b5511885">ALT_SPIS_CTLR0_FRF_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gad49c772630a4510dd7c91cb1b5511885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1424739358a3d7f42bfdc8bf7e8138a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga1424739358a3d7f42bfdc8bf7e8138a9">ALT_SPIS_CTLR0_FRF_SET_MSK</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr class="separator:ga1424739358a3d7f42bfdc8bf7e8138a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7a5fc7de1949e6ab9e9ce3b3e40a81e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gaa7a5fc7de1949e6ab9e9ce3b3e40a81e">ALT_SPIS_CTLR0_FRF_CLR_MSK</a>&#160;&#160;&#160;0xffffffcf</td></tr>
<tr class="separator:gaa7a5fc7de1949e6ab9e9ce3b3e40a81e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga974d60ff5f8ce24f82f729f87574b8ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga974d60ff5f8ce24f82f729f87574b8ec">ALT_SPIS_CTLR0_FRF_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga974d60ff5f8ce24f82f729f87574b8ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8dc52b44e6443ac284905b102dedd13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gab8dc52b44e6443ac284905b102dedd13">ALT_SPIS_CTLR0_FRF_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000030) &gt;&gt; 4)</td></tr>
<tr class="separator:gab8dc52b44e6443ac284905b102dedd13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2cc8c1d35aa6f4add6ac07b39e7680a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gaa2cc8c1d35aa6f4add6ac07b39e7680a">ALT_SPIS_CTLR0_FRF_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000030)</td></tr>
<tr class="separator:gaa2cc8c1d35aa6f4add6ac07b39e7680a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Serial Clock Phase - scph </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp228fdb8634078d85704e3a283880175c"></a><a class="anchor" id="ALT_SPIS_CTLR0_SCPH"></a></p>
<p>Valid when the frame format (FRF) is set to Motorola SPI. The serial clock phase selects the relationship of the serial clock with the slave select signal. When SCPH = 0, data are captured on the first edge of the serial clock. When SCPH = 1, the serial clock starts toggling one cycle after the slave select line is activated, and data are captured on the second edge of the serial clock.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga29a28beea4d7f5c89938341e6e95bacb">ALT_SPIS_CTLR0_SCPH_E_INACTLOW</a> </td><td align="left">0x0 </td><td align="left">Inactive state of serial clock is low </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga2559b58434d424ffe048b42cdc22985e">ALT_SPIS_CTLR0_SCPH_E_INACTHIGH</a> </td><td align="left">0x1 </td><td align="left">Inactive state of serial clock is high </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga29a28beea4d7f5c89938341e6e95bacb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga29a28beea4d7f5c89938341e6e95bacb">ALT_SPIS_CTLR0_SCPH_E_INACTLOW</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga29a28beea4d7f5c89938341e6e95bacb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2559b58434d424ffe048b42cdc22985e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga2559b58434d424ffe048b42cdc22985e">ALT_SPIS_CTLR0_SCPH_E_INACTHIGH</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga2559b58434d424ffe048b42cdc22985e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0601d8e53c7843dba92b9150e30937d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gab0601d8e53c7843dba92b9150e30937d">ALT_SPIS_CTLR0_SCPH_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gab0601d8e53c7843dba92b9150e30937d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a302a803b46a46bbd7109cb3c788b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga1a302a803b46a46bbd7109cb3c788b3c">ALT_SPIS_CTLR0_SCPH_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga1a302a803b46a46bbd7109cb3c788b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae531819dfffbf31a99f8a8db9b259f34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gae531819dfffbf31a99f8a8db9b259f34">ALT_SPIS_CTLR0_SCPH_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae531819dfffbf31a99f8a8db9b259f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeafc445c45b2269c60514f3d31963303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gaeafc445c45b2269c60514f3d31963303">ALT_SPIS_CTLR0_SCPH_SET_MSK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:gaeafc445c45b2269c60514f3d31963303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab872e9c3a3ae5593ae65c0a3f95f7fcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gab872e9c3a3ae5593ae65c0a3f95f7fcd">ALT_SPIS_CTLR0_SCPH_CLR_MSK</a>&#160;&#160;&#160;0xffffffbf</td></tr>
<tr class="separator:gab872e9c3a3ae5593ae65c0a3f95f7fcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b38713aed73ccdcc1c4440485906393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga3b38713aed73ccdcc1c4440485906393">ALT_SPIS_CTLR0_SCPH_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga3b38713aed73ccdcc1c4440485906393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c4c6bd23b28f4d2fd419401d069bc6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga0c4c6bd23b28f4d2fd419401d069bc6d">ALT_SPIS_CTLR0_SCPH_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td></tr>
<tr class="separator:ga0c4c6bd23b28f4d2fd419401d069bc6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae69de4866b7cbeed080bb839cacfcfc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gae69de4866b7cbeed080bb839cacfcfc9">ALT_SPIS_CTLR0_SCPH_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td></tr>
<tr class="separator:gae69de4866b7cbeed080bb839cacfcfc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Serial Clock Polarity - scpol </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc7ac6014e8172b61b3fcdc05953a1eb1"></a><a class="anchor" id="ALT_SPIS_CTLR0_SCPOL"></a></p>
<p>Valid when the frame format (FRF) is set to Motorola SPI. Used to select the polarity of the inactive serial clock, which is held inactive when the spi master is not actively transferring data on the serial bus.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gafc9b6910577a7a24c9957581917c699c">ALT_SPIS_CTLR0_SCPOL_E_MIDBIT</a> </td><td align="left">0x0 </td><td align="left">Serial clock toggles in middle of first data bit </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gaa866dd79a25f5765504cd2072d1ea9ac">ALT_SPIS_CTLR0_SCPOL_E_STARTBIT</a> </td><td align="left">0x1 </td><td align="left">Serial clock toggles at start of first data bit </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gafc9b6910577a7a24c9957581917c699c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gafc9b6910577a7a24c9957581917c699c">ALT_SPIS_CTLR0_SCPOL_E_MIDBIT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gafc9b6910577a7a24c9957581917c699c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa866dd79a25f5765504cd2072d1ea9ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gaa866dd79a25f5765504cd2072d1ea9ac">ALT_SPIS_CTLR0_SCPOL_E_STARTBIT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaa866dd79a25f5765504cd2072d1ea9ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66e7171d66102d64045415b53897b7e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga66e7171d66102d64045415b53897b7e6">ALT_SPIS_CTLR0_SCPOL_LSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga66e7171d66102d64045415b53897b7e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb6f53dc9141407f7cffbaaa03c99d27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gadb6f53dc9141407f7cffbaaa03c99d27">ALT_SPIS_CTLR0_SCPOL_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gadb6f53dc9141407f7cffbaaa03c99d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccfe093d4fb693434ed9ee3366b82cf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gaccfe093d4fb693434ed9ee3366b82cf5">ALT_SPIS_CTLR0_SCPOL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaccfe093d4fb693434ed9ee3366b82cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad567516d5e17efe5e7fff8154330d68e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gad567516d5e17efe5e7fff8154330d68e">ALT_SPIS_CTLR0_SCPOL_SET_MSK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:gad567516d5e17efe5e7fff8154330d68e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46f0e1b49de58edc57ea75c1e6a0dc6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga46f0e1b49de58edc57ea75c1e6a0dc6c">ALT_SPIS_CTLR0_SCPOL_CLR_MSK</a>&#160;&#160;&#160;0xffffff7f</td></tr>
<tr class="separator:ga46f0e1b49de58edc57ea75c1e6a0dc6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab495928585bcb33b288bf5f0fec0e73f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gab495928585bcb33b288bf5f0fec0e73f">ALT_SPIS_CTLR0_SCPOL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab495928585bcb33b288bf5f0fec0e73f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e0ec215f2665dec662c0194979331bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga1e0ec215f2665dec662c0194979331bc">ALT_SPIS_CTLR0_SCPOL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td></tr>
<tr class="separator:ga1e0ec215f2665dec662c0194979331bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga501ce8dda93fedd14b0901210caf7e59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga501ce8dda93fedd14b0901210caf7e59">ALT_SPIS_CTLR0_SCPOL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td></tr>
<tr class="separator:ga501ce8dda93fedd14b0901210caf7e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Transfer Mode - tmod </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe26dd121a31297d1615898b44497ba3d"></a><a class="anchor" id="ALT_SPIS_CTLR0_TMOD"></a></p>
<p>Selects the mode of transfer for serial communication. This field does not affect the transfer duplicity. Only indicates whether the receive or transmit data are valid. In transmit-only mode, data received from the external device is not valid and is not stored in the receive FIFO memory; it is overwritten on the next transfer. In receive-only mode, transmitted data are not valid. After the first write to the transmit FIFO, the same word is retransmitted for the duration of the transfer. In transmit-and-receive mode, both transmit and receive data are valid. The transfer continues until the transmit FIFO is empty. Data received from the external device are stored into the receive FIFO memory</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gae3859f18791aad10293a778212363493">ALT_SPIS_CTLR0_TMOD_E_TXRX</a> </td><td align="left">0x0 </td><td align="left">Transmit &amp; and Receive </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga458954503bed81e9579aeb1143324cde">ALT_SPIS_CTLR0_TMOD_E_TXONLY</a> </td><td align="left">0x1 </td><td align="left">Transmit Only </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gac64b2f241dd9004286b60dc61d3097f5">ALT_SPIS_CTLR0_TMOD_E_RXONLY</a> </td><td align="left">0x2 </td><td align="left">Receive Only </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae3859f18791aad10293a778212363493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gae3859f18791aad10293a778212363493">ALT_SPIS_CTLR0_TMOD_E_TXRX</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae3859f18791aad10293a778212363493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga458954503bed81e9579aeb1143324cde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga458954503bed81e9579aeb1143324cde">ALT_SPIS_CTLR0_TMOD_E_TXONLY</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga458954503bed81e9579aeb1143324cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac64b2f241dd9004286b60dc61d3097f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gac64b2f241dd9004286b60dc61d3097f5">ALT_SPIS_CTLR0_TMOD_E_RXONLY</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:gac64b2f241dd9004286b60dc61d3097f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88858a407759f0be0d816e102c54e680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga88858a407759f0be0d816e102c54e680">ALT_SPIS_CTLR0_TMOD_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga88858a407759f0be0d816e102c54e680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d5631c4c37eddf49fc3d76ca978f5ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga3d5631c4c37eddf49fc3d76ca978f5ed">ALT_SPIS_CTLR0_TMOD_MSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga3d5631c4c37eddf49fc3d76ca978f5ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaecde8b9892b936ca623ae96e5c553ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gaaecde8b9892b936ca623ae96e5c553ab">ALT_SPIS_CTLR0_TMOD_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaaecde8b9892b936ca623ae96e5c553ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3911f716bcf57f483e5aa98e4482705c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga3911f716bcf57f483e5aa98e4482705c">ALT_SPIS_CTLR0_TMOD_SET_MSK</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr class="separator:ga3911f716bcf57f483e5aa98e4482705c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga584a0753fcaf5cbd95b49bdcf00cd3cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga584a0753fcaf5cbd95b49bdcf00cd3cb">ALT_SPIS_CTLR0_TMOD_CLR_MSK</a>&#160;&#160;&#160;0xfffffcff</td></tr>
<tr class="separator:ga584a0753fcaf5cbd95b49bdcf00cd3cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga330e8d956f0b4ff49299940288709d84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga330e8d956f0b4ff49299940288709d84">ALT_SPIS_CTLR0_TMOD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga330e8d956f0b4ff49299940288709d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e176ccbbd00d4a538ef8231906ac260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga9e176ccbbd00d4a538ef8231906ac260">ALT_SPIS_CTLR0_TMOD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000300) &gt;&gt; 8)</td></tr>
<tr class="separator:ga9e176ccbbd00d4a538ef8231906ac260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3c5eb8e841b72d6b1cd53ac0b66d058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gae3c5eb8e841b72d6b1cd53ac0b66d058">ALT_SPIS_CTLR0_TMOD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000300)</td></tr>
<tr class="separator:gae3c5eb8e841b72d6b1cd53ac0b66d058"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Slave Output Enable - slv_oe </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp69f883d34520993c98f59317287da469"></a><a class="anchor" id="ALT_SPIS_CTLR0_SLV_OE"></a></p>
<p>This bit enables or disables the setting of the spis0_ssi_oe_n output from the SPI Slave. When SLV_OE = 1, the spis0_ssi_oe_n output can never be active. When the spis0_ssi_oe_n output controls the tri-state buffer on the txd output from the slave, a high impedance state is always present on the slave spis0_txd output when SLV_OE = 1. This is useful when the master transmits in broadcast mode (master transmits data to all slave devices). Only one slave may respond with data on the master spis0_rxd line. This bit is enabled after reset and must be disabled by software (when broadcast mode is used), if you do not want this device to respond with data.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga8fefdacba049c03eeeac7d1156e72c87">ALT_SPIS_CTLR0_SLV_OE_E_END</a> </td><td align="left">0x0 </td><td align="left">Slave txd is enabled </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga42f731ddfbfa6d13cbcd8866ef07d0fd">ALT_SPIS_CTLR0_SLV_OE_E_DISD</a> </td><td align="left">0x1 </td><td align="left">Slave txd is disabled </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga8fefdacba049c03eeeac7d1156e72c87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga8fefdacba049c03eeeac7d1156e72c87">ALT_SPIS_CTLR0_SLV_OE_E_END</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga8fefdacba049c03eeeac7d1156e72c87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f731ddfbfa6d13cbcd8866ef07d0fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga42f731ddfbfa6d13cbcd8866ef07d0fd">ALT_SPIS_CTLR0_SLV_OE_E_DISD</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga42f731ddfbfa6d13cbcd8866ef07d0fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b2ca6be53c75f186306f67762ea23ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga7b2ca6be53c75f186306f67762ea23ef">ALT_SPIS_CTLR0_SLV_OE_LSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga7b2ca6be53c75f186306f67762ea23ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae33395bea143e8bb12949619fd099237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gae33395bea143e8bb12949619fd099237">ALT_SPIS_CTLR0_SLV_OE_MSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gae33395bea143e8bb12949619fd099237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16470b6974b2c438b83156d3ecfc880f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga16470b6974b2c438b83156d3ecfc880f">ALT_SPIS_CTLR0_SLV_OE_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga16470b6974b2c438b83156d3ecfc880f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed23f5d373a59e388a828f1cbdc4ecfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gaed23f5d373a59e388a828f1cbdc4ecfd">ALT_SPIS_CTLR0_SLV_OE_SET_MSK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:gaed23f5d373a59e388a828f1cbdc4ecfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bc988e39a1f35f8eb48f26b94c431b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga5bc988e39a1f35f8eb48f26b94c431b8">ALT_SPIS_CTLR0_SLV_OE_CLR_MSK</a>&#160;&#160;&#160;0xfffffbff</td></tr>
<tr class="separator:ga5bc988e39a1f35f8eb48f26b94c431b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaba99b12035c1913098977c296f595b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gaeaba99b12035c1913098977c296f595b">ALT_SPIS_CTLR0_SLV_OE_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaeaba99b12035c1913098977c296f595b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d8fa163f6e5705d5e05d6b2f55d6e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga83d8fa163f6e5705d5e05d6b2f55d6e8">ALT_SPIS_CTLR0_SLV_OE_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td></tr>
<tr class="separator:ga83d8fa163f6e5705d5e05d6b2f55d6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46e754ac11da281d54c4725860b57219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga46e754ac11da281d54c4725860b57219">ALT_SPIS_CTLR0_SLV_OE_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td></tr>
<tr class="separator:ga46e754ac11da281d54c4725860b57219"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Shift Register Loop - srl </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8d2c5de02837ed9778e5cf5840a61b67"></a><a class="anchor" id="ALT_SPIS_CTLR0_SRL"></a></p>
<p>Used for testing purposes only. When internally active, connects the transmit shift register output to the receive shift register input.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gaa4a7c7150ffe1fffb3315b580ea2fe90">ALT_SPIS_CTLR0_SRL_E_NORMMOD</a> </td><td align="left">0x0 </td><td align="left">Normal Mode Operation </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gaddaa59faa0059fc934bd4c7b18f78c94">ALT_SPIS_CTLR0_SRL_E_TESTMOD</a> </td><td align="left">0x1 </td><td align="left">Test Mode Operation </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa4a7c7150ffe1fffb3315b580ea2fe90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gaa4a7c7150ffe1fffb3315b580ea2fe90">ALT_SPIS_CTLR0_SRL_E_NORMMOD</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa4a7c7150ffe1fffb3315b580ea2fe90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddaa59faa0059fc934bd4c7b18f78c94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gaddaa59faa0059fc934bd4c7b18f78c94">ALT_SPIS_CTLR0_SRL_E_TESTMOD</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaddaa59faa0059fc934bd4c7b18f78c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8299a471fbe0764a280dd5c86f755adb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga8299a471fbe0764a280dd5c86f755adb">ALT_SPIS_CTLR0_SRL_LSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga8299a471fbe0764a280dd5c86f755adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c2767fe046d0e32b2d1d60f0c33c602"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga9c2767fe046d0e32b2d1d60f0c33c602">ALT_SPIS_CTLR0_SRL_MSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga9c2767fe046d0e32b2d1d60f0c33c602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59a66b330575247d12659becef24f762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga59a66b330575247d12659becef24f762">ALT_SPIS_CTLR0_SRL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga59a66b330575247d12659becef24f762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc0c3f3147ed4c23526abeb50af741f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gacc0c3f3147ed4c23526abeb50af741f5">ALT_SPIS_CTLR0_SRL_SET_MSK</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:gacc0c3f3147ed4c23526abeb50af741f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9234ef36e821c71ad35b69ae9e4ed373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga9234ef36e821c71ad35b69ae9e4ed373">ALT_SPIS_CTLR0_SRL_CLR_MSK</a>&#160;&#160;&#160;0xfffff7ff</td></tr>
<tr class="separator:ga9234ef36e821c71ad35b69ae9e4ed373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dc8ffcf1d037fb407a0faefb640e3b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga6dc8ffcf1d037fb407a0faefb640e3b2">ALT_SPIS_CTLR0_SRL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6dc8ffcf1d037fb407a0faefb640e3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f428e2cea34169f0ecc7f9ee80002e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gaa0f428e2cea34169f0ecc7f9ee80002e">ALT_SPIS_CTLR0_SRL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000800) &gt;&gt; 11)</td></tr>
<tr class="separator:gaa0f428e2cea34169f0ecc7f9ee80002e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07946adca3da30ebe577831563923ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga07946adca3da30ebe577831563923ee4">ALT_SPIS_CTLR0_SRL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 11) &amp; 0x00000800)</td></tr>
<tr class="separator:ga07946adca3da30ebe577831563923ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Control Frame Size - cfs </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp87e64a41399af3f4b4efead068bf57d1"></a><a class="anchor" id="ALT_SPIS_CTLR0_CFS"></a></p>
<p>Selects the length of the control word for the Microwire frame format. The length (in bits) is the value of this field plus 1.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga6ca048f2497eb74f8b3c283cf5f6f147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga6ca048f2497eb74f8b3c283cf5f6f147">ALT_SPIS_CTLR0_CFS_LSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga6ca048f2497eb74f8b3c283cf5f6f147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b3c5c674cdb532296a1ce757c49a242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga2b3c5c674cdb532296a1ce757c49a242">ALT_SPIS_CTLR0_CFS_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga2b3c5c674cdb532296a1ce757c49a242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9522c4cb9b85e793e1632a94629a2070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga9522c4cb9b85e793e1632a94629a2070">ALT_SPIS_CTLR0_CFS_WIDTH</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga9522c4cb9b85e793e1632a94629a2070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga186c4d6d8390455aa256f687b72e4da2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga186c4d6d8390455aa256f687b72e4da2">ALT_SPIS_CTLR0_CFS_SET_MSK</a>&#160;&#160;&#160;0x0000f000</td></tr>
<tr class="separator:ga186c4d6d8390455aa256f687b72e4da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c770f0660b35c6cad6cfaad26adcc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gaa4c770f0660b35c6cad6cfaad26adcc9">ALT_SPIS_CTLR0_CFS_CLR_MSK</a>&#160;&#160;&#160;0xffff0fff</td></tr>
<tr class="separator:gaa4c770f0660b35c6cad6cfaad26adcc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43ce13452e19f52a4db3e7434791d007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga43ce13452e19f52a4db3e7434791d007">ALT_SPIS_CTLR0_CFS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga43ce13452e19f52a4db3e7434791d007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf44b1173ae186106f340f6b26d472a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#gaf44b1173ae186106f340f6b26d472a72">ALT_SPIS_CTLR0_CFS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000f000) &gt;&gt; 12)</td></tr>
<tr class="separator:gaf44b1173ae186106f340f6b26d472a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f30f0a913072bf7860ad1b3380957f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga1f30f0a913072bf7860ad1b3380957f8">ALT_SPIS_CTLR0_CFS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x0000f000)</td></tr>
<tr class="separator:ga1f30f0a913072bf7860ad1b3380957f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___s_p_i_s___c_t_l_r0__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#struct_a_l_t___s_p_i_s___c_t_l_r0__s">ALT_SPIS_CTLR0_s</a></td></tr>
<tr class="separator:struct_a_l_t___s_p_i_s___c_t_l_r0__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga811a2f226e0d00ad2637617aa36dacf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga811a2f226e0d00ad2637617aa36dacf9">ALT_SPIS_CTLR0_OFST</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga811a2f226e0d00ad2637617aa36dacf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga495965ca3a2a6e30190ae70e44e08536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga495965ca3a2a6e30190ae70e44e08536">ALT_SPIS_CTLR0_ADDR</a>(base)&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga811a2f226e0d00ad2637617aa36dacf9">ALT_SPIS_CTLR0_OFST</a>))</td></tr>
<tr class="separator:ga495965ca3a2a6e30190ae70e44e08536"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga89c110f52db5ff2de0d163b57a321586"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#struct_a_l_t___s_p_i_s___c_t_l_r0__s">ALT_SPIS_CTLR0_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga89c110f52db5ff2de0d163b57a321586">ALT_SPIS_CTLR0_t</a></td></tr>
<tr class="separator:ga89c110f52db5ff2de0d163b57a321586"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___s_p_i_s___c_t_l_r0__s" id="struct_a_l_t___s_p_i_s___c_t_l_r0__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_SPIS_CTLR0_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html">ALT_SPIS_CTLR0</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afe199064908d10bd296e6cb0b5ef1773"></a>uint32_t</td>
<td class="fieldname">
dfs: 4</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_DFS">Data Frame Size</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac13dbd61ca2a379c5ed58a26877207af"></a>uint32_t</td>
<td class="fieldname">
frf: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_FRF">Frame Format</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a292e749699a6ad3cac039ef60041ed42"></a>uint32_t</td>
<td class="fieldname">
scph: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SCPH">Serial Clock Phase</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aef8ab1ec034a27bb21a739f1b8069776"></a>uint32_t</td>
<td class="fieldname">
scpol: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SCPOL">Serial Clock Polarity</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4980153ea9905a41c6a861ec720930d7"></a>uint32_t</td>
<td class="fieldname">
tmod: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_TMOD">Transfer Mode</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab2f82dd7848fcce779e4cffa6a111f3d"></a>uint32_t</td>
<td class="fieldname">
slv_oe: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SLV_OE">Slave Output Enable</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7932de8ef7f1d340dba01ca71518a0c6"></a>uint32_t</td>
<td class="fieldname">
srl: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SRL">Shift Register Loop</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aba4473bba0fe216692899a73fc78936f"></a>uint32_t</td>
<td class="fieldname">
cfs: 4</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_CFS">Control Frame Size</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac0f8c1c319f1685ce7faf2a175e49910"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 16</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gaa21f2c2fe60ab129bbddbd46266bfb21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_DFS_E_WIDTH4BIT&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_DFS">ALT_SPIS_CTLR0_DFS</a></p>
<p>4-bit serial data transfer </p>

</div>
</div>
<a class="anchor" id="ga7d624b743cce2f973aea76c78ae6b735"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_DFS_E_WIDTH5BIT&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_DFS">ALT_SPIS_CTLR0_DFS</a></p>
<p>5-bit serial data transfer </p>

</div>
</div>
<a class="anchor" id="gac2650bea6d9fcb557e912c5280bf86ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_DFS_E_WIDTH6BIT&#160;&#160;&#160;0x5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_DFS">ALT_SPIS_CTLR0_DFS</a></p>
<p>6-bit serial data transfer </p>

</div>
</div>
<a class="anchor" id="ga313eb32a4dd8be58e23397b039d86fc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_DFS_E_WIDTH7BIT&#160;&#160;&#160;0x6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_DFS">ALT_SPIS_CTLR0_DFS</a></p>
<p>7-bit serial data transfer </p>

</div>
</div>
<a class="anchor" id="gac434b71b2b01fefb0ef50332689939f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_DFS_E_WIDTH8BIT&#160;&#160;&#160;0x7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_DFS">ALT_SPIS_CTLR0_DFS</a></p>
<p>8-bit serial data transfer </p>

</div>
</div>
<a class="anchor" id="ga05d0a29983f1c4898dfb954af6e3031a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_DFS_E_WIDTH9BIT&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_DFS">ALT_SPIS_CTLR0_DFS</a></p>
<p>9-bit serial data transfer </p>

</div>
</div>
<a class="anchor" id="gad29ad43be498434a53577e9340755538"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_DFS_E_WIDTH10BIT&#160;&#160;&#160;0x9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_DFS">ALT_SPIS_CTLR0_DFS</a></p>
<p>10-bit serial data transfer </p>

</div>
</div>
<a class="anchor" id="ga7d48eea848ae4839fe25b1f94a65bdc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_DFS_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_DFS">ALT_SPIS_CTLR0_DFS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6c3e988e1d5ccfb94ad37938fcc754b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_DFS_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_DFS">ALT_SPIS_CTLR0_DFS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac0c6445f881f943a9ef4ed1f59f9513a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_DFS_WIDTH&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_DFS">ALT_SPIS_CTLR0_DFS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafa690e560982ffedd1a82b293a813605"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_DFS_SET_MSK&#160;&#160;&#160;0x0000000f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_DFS">ALT_SPIS_CTLR0_DFS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafe281ca2bcc87b70f9bcbe1d59e95cb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_DFS_CLR_MSK&#160;&#160;&#160;0xfffffff0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_DFS">ALT_SPIS_CTLR0_DFS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad4a643b7008ad609503f373aa359760b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_DFS_RESET&#160;&#160;&#160;0x7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_DFS">ALT_SPIS_CTLR0_DFS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2065b4d1e8d19585cbf4e4b3febff3b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_DFS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000000f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_DFS">ALT_SPIS_CTLR0_DFS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga032d8a3afe9294d1d4f531a358457166"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_DFS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_DFS">ALT_SPIS_CTLR0_DFS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gab34cc5c46b1d5da000607d1d4a113e26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_FRF_E_MOTSPI&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_FRF">ALT_SPIS_CTLR0_FRF</a></p>
<p>Motorola SPI </p>

</div>
</div>
<a class="anchor" id="gad5c280c8fd68e348f536282e12862edd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_FRF_E_TISSP&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_FRF">ALT_SPIS_CTLR0_FRF</a></p>
<p>Texas instruments SSP </p>

</div>
</div>
<a class="anchor" id="gaa141480cdf871a93b0132ef993c6c223"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_FRF_E_NATMW&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_FRF">ALT_SPIS_CTLR0_FRF</a></p>
<p>National Semi Microwire </p>

</div>
</div>
<a class="anchor" id="ga08c0aa7cb18c9ea36982bbc4ed477d8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_FRF_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_FRF">ALT_SPIS_CTLR0_FRF</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6aef4e3f659ddd7eeef0c79bc6b180b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_FRF_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_FRF">ALT_SPIS_CTLR0_FRF</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad49c772630a4510dd7c91cb1b5511885"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_FRF_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_FRF">ALT_SPIS_CTLR0_FRF</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1424739358a3d7f42bfdc8bf7e8138a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_FRF_SET_MSK&#160;&#160;&#160;0x00000030</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_FRF">ALT_SPIS_CTLR0_FRF</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa7a5fc7de1949e6ab9e9ce3b3e40a81e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_FRF_CLR_MSK&#160;&#160;&#160;0xffffffcf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_FRF">ALT_SPIS_CTLR0_FRF</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga974d60ff5f8ce24f82f729f87574b8ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_FRF_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_FRF">ALT_SPIS_CTLR0_FRF</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab8dc52b44e6443ac284905b102dedd13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_FRF_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000030) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_FRF">ALT_SPIS_CTLR0_FRF</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa2cc8c1d35aa6f4add6ac07b39e7680a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_FRF_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_FRF">ALT_SPIS_CTLR0_FRF</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga29a28beea4d7f5c89938341e6e95bacb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SCPH_E_INACTLOW&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SCPH">ALT_SPIS_CTLR0_SCPH</a></p>
<p>Inactive state of serial clock is low </p>

</div>
</div>
<a class="anchor" id="ga2559b58434d424ffe048b42cdc22985e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SCPH_E_INACTHIGH&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SCPH">ALT_SPIS_CTLR0_SCPH</a></p>
<p>Inactive state of serial clock is high </p>

</div>
</div>
<a class="anchor" id="gab0601d8e53c7843dba92b9150e30937d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SCPH_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SCPH">ALT_SPIS_CTLR0_SCPH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1a302a803b46a46bbd7109cb3c788b3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SCPH_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SCPH">ALT_SPIS_CTLR0_SCPH</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae531819dfffbf31a99f8a8db9b259f34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SCPH_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SCPH">ALT_SPIS_CTLR0_SCPH</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaeafc445c45b2269c60514f3d31963303"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SCPH_SET_MSK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SCPH">ALT_SPIS_CTLR0_SCPH</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab872e9c3a3ae5593ae65c0a3f95f7fcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SCPH_CLR_MSK&#160;&#160;&#160;0xffffffbf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SCPH">ALT_SPIS_CTLR0_SCPH</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3b38713aed73ccdcc1c4440485906393"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SCPH_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SCPH">ALT_SPIS_CTLR0_SCPH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0c4c6bd23b28f4d2fd419401d069bc6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SCPH_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SCPH">ALT_SPIS_CTLR0_SCPH</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gae69de4866b7cbeed080bb839cacfcfc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SCPH_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SCPH">ALT_SPIS_CTLR0_SCPH</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gafc9b6910577a7a24c9957581917c699c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SCPOL_E_MIDBIT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SCPOL">ALT_SPIS_CTLR0_SCPOL</a></p>
<p>Serial clock toggles in middle of first data bit </p>

</div>
</div>
<a class="anchor" id="gaa866dd79a25f5765504cd2072d1ea9ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SCPOL_E_STARTBIT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SCPOL">ALT_SPIS_CTLR0_SCPOL</a></p>
<p>Serial clock toggles at start of first data bit </p>

</div>
</div>
<a class="anchor" id="ga66e7171d66102d64045415b53897b7e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SCPOL_LSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SCPOL">ALT_SPIS_CTLR0_SCPOL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadb6f53dc9141407f7cffbaaa03c99d27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SCPOL_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SCPOL">ALT_SPIS_CTLR0_SCPOL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaccfe093d4fb693434ed9ee3366b82cf5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SCPOL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SCPOL">ALT_SPIS_CTLR0_SCPOL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad567516d5e17efe5e7fff8154330d68e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SCPOL_SET_MSK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SCPOL">ALT_SPIS_CTLR0_SCPOL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga46f0e1b49de58edc57ea75c1e6a0dc6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SCPOL_CLR_MSK&#160;&#160;&#160;0xffffff7f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SCPOL">ALT_SPIS_CTLR0_SCPOL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab495928585bcb33b288bf5f0fec0e73f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SCPOL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SCPOL">ALT_SPIS_CTLR0_SCPOL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1e0ec215f2665dec662c0194979331bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SCPOL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SCPOL">ALT_SPIS_CTLR0_SCPOL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga501ce8dda93fedd14b0901210caf7e59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SCPOL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SCPOL">ALT_SPIS_CTLR0_SCPOL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae3859f18791aad10293a778212363493"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_TMOD_E_TXRX&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_TMOD">ALT_SPIS_CTLR0_TMOD</a></p>
<p>Transmit &amp; and Receive </p>

</div>
</div>
<a class="anchor" id="ga458954503bed81e9579aeb1143324cde"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_TMOD_E_TXONLY&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_TMOD">ALT_SPIS_CTLR0_TMOD</a></p>
<p>Transmit Only </p>

</div>
</div>
<a class="anchor" id="gac64b2f241dd9004286b60dc61d3097f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_TMOD_E_RXONLY&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_TMOD">ALT_SPIS_CTLR0_TMOD</a></p>
<p>Receive Only </p>

</div>
</div>
<a class="anchor" id="ga88858a407759f0be0d816e102c54e680"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_TMOD_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_TMOD">ALT_SPIS_CTLR0_TMOD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3d5631c4c37eddf49fc3d76ca978f5ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_TMOD_MSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_TMOD">ALT_SPIS_CTLR0_TMOD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaaecde8b9892b936ca623ae96e5c553ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_TMOD_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_TMOD">ALT_SPIS_CTLR0_TMOD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3911f716bcf57f483e5aa98e4482705c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_TMOD_SET_MSK&#160;&#160;&#160;0x00000300</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_TMOD">ALT_SPIS_CTLR0_TMOD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga584a0753fcaf5cbd95b49bdcf00cd3cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_TMOD_CLR_MSK&#160;&#160;&#160;0xfffffcff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_TMOD">ALT_SPIS_CTLR0_TMOD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga330e8d956f0b4ff49299940288709d84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_TMOD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_TMOD">ALT_SPIS_CTLR0_TMOD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9e176ccbbd00d4a538ef8231906ac260"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_TMOD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000300) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_TMOD">ALT_SPIS_CTLR0_TMOD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gae3c5eb8e841b72d6b1cd53ac0b66d058"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_TMOD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_TMOD">ALT_SPIS_CTLR0_TMOD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga8fefdacba049c03eeeac7d1156e72c87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SLV_OE_E_END&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SLV_OE">ALT_SPIS_CTLR0_SLV_OE</a></p>
<p>Slave txd is enabled </p>

</div>
</div>
<a class="anchor" id="ga42f731ddfbfa6d13cbcd8866ef07d0fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SLV_OE_E_DISD&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SLV_OE">ALT_SPIS_CTLR0_SLV_OE</a></p>
<p>Slave txd is disabled </p>

</div>
</div>
<a class="anchor" id="ga7b2ca6be53c75f186306f67762ea23ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SLV_OE_LSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SLV_OE">ALT_SPIS_CTLR0_SLV_OE</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae33395bea143e8bb12949619fd099237"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SLV_OE_MSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SLV_OE">ALT_SPIS_CTLR0_SLV_OE</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga16470b6974b2c438b83156d3ecfc880f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SLV_OE_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SLV_OE">ALT_SPIS_CTLR0_SLV_OE</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaed23f5d373a59e388a828f1cbdc4ecfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SLV_OE_SET_MSK&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SLV_OE">ALT_SPIS_CTLR0_SLV_OE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5bc988e39a1f35f8eb48f26b94c431b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SLV_OE_CLR_MSK&#160;&#160;&#160;0xfffffbff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SLV_OE">ALT_SPIS_CTLR0_SLV_OE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaeaba99b12035c1913098977c296f595b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SLV_OE_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SLV_OE">ALT_SPIS_CTLR0_SLV_OE</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga83d8fa163f6e5705d5e05d6b2f55d6e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SLV_OE_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SLV_OE">ALT_SPIS_CTLR0_SLV_OE</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga46e754ac11da281d54c4725860b57219"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SLV_OE_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SLV_OE">ALT_SPIS_CTLR0_SLV_OE</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa4a7c7150ffe1fffb3315b580ea2fe90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SRL_E_NORMMOD&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SRL">ALT_SPIS_CTLR0_SRL</a></p>
<p>Normal Mode Operation </p>

</div>
</div>
<a class="anchor" id="gaddaa59faa0059fc934bd4c7b18f78c94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SRL_E_TESTMOD&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SRL">ALT_SPIS_CTLR0_SRL</a></p>
<p>Test Mode Operation </p>

</div>
</div>
<a class="anchor" id="ga8299a471fbe0764a280dd5c86f755adb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SRL_LSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SRL">ALT_SPIS_CTLR0_SRL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9c2767fe046d0e32b2d1d60f0c33c602"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SRL_MSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SRL">ALT_SPIS_CTLR0_SRL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga59a66b330575247d12659becef24f762"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SRL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SRL">ALT_SPIS_CTLR0_SRL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacc0c3f3147ed4c23526abeb50af741f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SRL_SET_MSK&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SRL">ALT_SPIS_CTLR0_SRL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9234ef36e821c71ad35b69ae9e4ed373"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SRL_CLR_MSK&#160;&#160;&#160;0xfffff7ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SRL">ALT_SPIS_CTLR0_SRL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6dc8ffcf1d037fb407a0faefb640e3b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SRL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SRL">ALT_SPIS_CTLR0_SRL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa0f428e2cea34169f0ecc7f9ee80002e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SRL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000800) &gt;&gt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SRL">ALT_SPIS_CTLR0_SRL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga07946adca3da30ebe577831563923ee4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_SRL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 11) &amp; 0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_SRL">ALT_SPIS_CTLR0_SRL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga6ca048f2497eb74f8b3c283cf5f6f147"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_CFS_LSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_CFS">ALT_SPIS_CTLR0_CFS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2b3c5c674cdb532296a1ce757c49a242"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_CFS_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_CFS">ALT_SPIS_CTLR0_CFS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9522c4cb9b85e793e1632a94629a2070"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_CFS_WIDTH&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_CFS">ALT_SPIS_CTLR0_CFS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga186c4d6d8390455aa256f687b72e4da2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_CFS_SET_MSK&#160;&#160;&#160;0x0000f000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_CFS">ALT_SPIS_CTLR0_CFS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa4c770f0660b35c6cad6cfaad26adcc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_CFS_CLR_MSK&#160;&#160;&#160;0xffff0fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_CFS">ALT_SPIS_CTLR0_CFS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga43ce13452e19f52a4db3e7434791d007"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_CFS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_CFS">ALT_SPIS_CTLR0_CFS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf44b1173ae186106f340f6b26d472a72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_CFS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000f000) &gt;&gt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_CFS">ALT_SPIS_CTLR0_CFS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga1f30f0a913072bf7860ad1b3380957f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_CFS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x0000f000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ALT_SPIS_CTLR0_CFS">ALT_SPIS_CTLR0_CFS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga811a2f226e0d00ad2637617aa36dacf9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_OFST&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html">ALT_SPIS_CTLR0</a> register from the beginning of the component. </p>

</div>
</div>
<a class="anchor" id="ga495965ca3a2a6e30190ae70e44e08536"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_CTLR0_ADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga811a2f226e0d00ad2637617aa36dacf9">ALT_SPIS_CTLR0_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html">ALT_SPIS_CTLR0</a> register. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga89c110f52db5ff2de0d163b57a321586"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#struct_a_l_t___s_p_i_s___c_t_l_r0__s">ALT_SPIS_CTLR0_s</a> <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html#ga89c110f52db5ff2de0d163b57a321586">ALT_SPIS_CTLR0_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___s_p_i_s___c_t_l_r0.html">ALT_SPIS_CTLR0</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:55:05 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
