Analysis & Synthesis report for MIPS_INTERMEDIARIA
Thu Jun  2 20:24:13 2022
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
 15. Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_FINAL
 16. Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_UlaCtrl
 17. Parameter Settings for User Entity Instance: ULAMIPS:ULA
 18. Parameter Settings for User Entity Instance: registradorGenerico:PC
 19. Parameter Settings for User Entity Instance: somaConstante:incrementaPC
 20. Parameter Settings for User Entity Instance: somadorGenerico:somadorImediato
 21. Parameter Settings for User Entity Instance: ROMMIPS:ROM
 22. Parameter Settings for User Entity Instance: RAMMIPS:RAMMIPS
 23. Parameter Settings for User Entity Instance: bancoRegistradores:bancoReg
 24. Parameter Settings for User Entity Instance: estendeSinalGenerico:estendeSinal
 25. Parameter Settings for User Entity Instance: LUI:LUI
 26. Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_Prox_PC
 27. Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_JR
 28. Parameter Settings for User Entity Instance: muxGenerico4x1:MUX_RtRd
 29. Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_RtImediato
 30. Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_Resultados
 31. Parameter Settings for User Entity Instance: muxGenerico4x1:MUX_ULAMemoria
 32. Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_EstendeSinal
 33. Parameter Settings for User Entity Instance: debugMonitor:monitor
 34. Parameter Settings for User Entity Instance: debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0
 35. Parameter Settings for User Entity Instance: debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl
 36. Port Connectivity Checks: "conversorHex7Seg:decoder_binario5"
 37. Port Connectivity Checks: "conversorHex7Seg:decoder_binario4"
 38. Port Connectivity Checks: "conversorHex7Seg:decoder_binario3"
 39. Port Connectivity Checks: "conversorHex7Seg:decoder_binario2"
 40. Port Connectivity Checks: "conversorHex7Seg:decoder_binario1"
 41. Port Connectivity Checks: "conversorHex7Seg:decoder_binario0"
 42. Port Connectivity Checks: "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"
 43. Port Connectivity Checks: "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0"
 44. Port Connectivity Checks: "debugMonitor:monitor"
 45. Port Connectivity Checks: "muxGenerico4x1:MUX_RtRd"
 46. Port Connectivity Checks: "muxGenerico2x1:MUX_Prox_PC"
 47. Port Connectivity Checks: "estendeSinalGenerico:estendeSinal|muxGenerico2x1_1bit:MUX_Estensor"
 48. Port Connectivity Checks: "RAMMIPS:RAMMIPS"
 49. Port Connectivity Checks: "somadorGenerico:somadorImediato"
 50. Port Connectivity Checks: "registradorGenerico:PC"
 51. Port Connectivity Checks: "ULAMIPS:ULA|Ulinha_overflow:ULINHA31"
 52. Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA30"
 53. Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA29"
 54. Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA28"
 55. Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA27"
 56. Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA26"
 57. Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA25"
 58. Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA24"
 59. Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA23"
 60. Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA22"
 61. Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA21"
 62. Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA20"
 63. Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA19"
 64. Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA18"
 65. Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA17"
 66. Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA16"
 67. Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA15"
 68. Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA14"
 69. Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA13"
 70. Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA12"
 71. Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA11"
 72. Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA10"
 73. Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA9"
 74. Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA8"
 75. Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA7"
 76. Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA6"
 77. Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA5"
 78. Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA4"
 79. Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA3"
 80. Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA2"
 81. Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA1"
 82. Post-Synthesis Netlist Statistics for Top Partition
 83. Elapsed Time Per Partition
 84. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Jun  2 20:24:13 2022       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; MIPS_INTERMEDIARIA                          ;
; Top-level Entity Name           ; MIPS_FINAL                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3426                                        ;
; Total pins                      ; 66                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; MIPS_FINAL         ; MIPS_INTERMEDIARIA ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------+
; File Name with User-Entered Path                                                 ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                       ; Library            ;
+----------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------+
; LUI.vhd                                                                          ; yes             ; User VHDL File                               ; /home/daniel/MIPS/MIPS/LUI.vhd                                                                     ;                    ;
; debugMonitor.vhd                                                                 ; yes             ; User VHDL File                               ; /home/daniel/MIPS/MIPS/debugMonitor.vhd                                                            ;                    ;
; MIPS_FINAL.vhd                                                                   ; yes             ; User VHDL File                               ; /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd                                                              ;                    ;
; Ulinha_overflow.vhd                                                              ; yes             ; User VHDL File                               ; /home/daniel/MIPS/MIPS/Ulinha_overflow.vhd                                                         ;                    ;
; Ulinha.vhd                                                                       ; yes             ; User VHDL File                               ; /home/daniel/MIPS/MIPS/Ulinha.vhd                                                                  ;                    ;
; ULAMips.vhd                                                                      ; yes             ; User VHDL File                               ; /home/daniel/MIPS/MIPS/ULAMips.vhd                                                                 ;                    ;
; somadorGenerico_1bit.vhd                                                         ; yes             ; User VHDL File                               ; /home/daniel/MIPS/MIPS/somadorGenerico_1bit.vhd                                                    ;                    ;
; somadorGenerico.vhd                                                              ; yes             ; User VHDL File                               ; /home/daniel/MIPS/MIPS/somadorGenerico.vhd                                                         ;                    ;
; somaConstante.vhd                                                                ; yes             ; User VHDL File                               ; /home/daniel/MIPS/MIPS/somaConstante.vhd                                                           ;                    ;
; romMips.vhd                                                                      ; yes             ; User VHDL File                               ; /home/daniel/MIPS/MIPS/romMips.vhd                                                                 ;                    ;
; registradorGenerico.vhd                                                          ; yes             ; User VHDL File                               ; /home/daniel/MIPS/MIPS/registradorGenerico.vhd                                                     ;                    ;
; ramMips.vhd                                                                      ; yes             ; User VHDL File                               ; /home/daniel/MIPS/MIPS/ramMips.vhd                                                                 ;                    ;
; muxGenerico4x1_1bit.vhd                                                          ; yes             ; User VHDL File                               ; /home/daniel/MIPS/MIPS/muxGenerico4x1_1bit.vhd                                                     ;                    ;
; muxGenerico4x1.vhd                                                               ; yes             ; User VHDL File                               ; /home/daniel/MIPS/MIPS/muxGenerico4x1.vhd                                                          ;                    ;
; muxGenerico2x1_1bit.vhd                                                          ; yes             ; User VHDL File                               ; /home/daniel/MIPS/MIPS/muxGenerico2x1_1bit.vhd                                                     ;                    ;
; muxGenerico2x1.vhd                                                               ; yes             ; User VHDL File                               ; /home/daniel/MIPS/MIPS/muxGenerico2x1.vhd                                                          ;                    ;
; estendeSinalGenerico.vhd                                                         ; yes             ; User VHDL File                               ; /home/daniel/MIPS/MIPS/estendeSinalGenerico.vhd                                                    ;                    ;
; decoderULAOpcode.vhd                                                             ; yes             ; User VHDL File                               ; /home/daniel/MIPS/MIPS/decoderULAOpcode.vhd                                                        ;                    ;
; decoderULAFunct.vhd                                                              ; yes             ; User VHDL File                               ; /home/daniel/MIPS/MIPS/decoderULAFunct.vhd                                                         ;                    ;
; decoderGenerico.vhd                                                              ; yes             ; User VHDL File                               ; /home/daniel/MIPS/MIPS/decoderGenerico.vhd                                                         ;                    ;
; bancoRegistradores.vhd                                                           ; yes             ; User VHDL File                               ; /home/daniel/MIPS/MIPS/bancoRegistradores.vhd                                                      ;                    ;
; conversorHex7Seg.vhd                                                             ; yes             ; User VHDL File                               ; /home/daniel/MIPS/MIPS/conversorHex7Seg.vhd                                                        ;                    ;
; /home/daniel/MIPS/MIPS/db/ip/probesSourcesDebug/probesSourcesDebug.v             ; yes             ; Auto-Found Verilog HDL File                  ; /home/daniel/MIPS/MIPS/db/ip/probesSourcesDebug/probesSourcesDebug.v                               ; probesSourcesDebug ;
; /home/daniel/MIPS/MIPS/db/ip/probesSourcesDebug/submodules/altsource_probe_top.v ; yes             ; Auto-Found Verilog HDL File                  ; /home/daniel/MIPS/MIPS/db/ip/probesSourcesDebug/submodules/altsource_probe_top.v                   ; probesSourcesDebug ;
; altsource_probe.v                                                                ; yes             ; Megafunction                                 ; /home/daniel/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v                 ;                    ;
; sld_jtag_endpoint_adapter.vhd                                                    ; yes             ; Encrypted Megafunction                       ; /home/daniel/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd     ;                    ;
; sld_jtag_endpoint_adapter_impl.sv                                                ; yes             ; Encrypted Megafunction                       ; /home/daniel/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv ;                    ;
; altsource_probe_body.vhd                                                         ; yes             ; Megafunction                                 ; /home/daniel/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd          ;                    ;
; sld_rom_sr.vhd                                                                   ; yes             ; Encrypted Megafunction                       ; /home/daniel/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                    ;                    ;
; sld_hub.vhd                                                                      ; yes             ; Encrypted Megafunction                       ; /home/daniel/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                       ; altera_sld         ;
; db/ip/sldcedeb5e4/alt_sld_fab.v                                                  ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/daniel/MIPS/MIPS/db/ip/sldcedeb5e4/alt_sld_fab.v                                             ; alt_sld_fab        ;
; db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab.v                           ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/daniel/MIPS/MIPS/db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab.v                      ; alt_sld_fab        ;
; db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab_ident.sv                    ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/daniel/MIPS/MIPS/db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab_ident.sv               ; alt_sld_fab        ;
; db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                 ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/daniel/MIPS/MIPS/db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv            ; alt_sld_fab        ;
; db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd               ; yes             ; Encrypted Auto-Found VHDL File               ; /home/daniel/MIPS/MIPS/db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd          ; alt_sld_fab        ;
; db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                 ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/daniel/MIPS/MIPS/db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv            ; alt_sld_fab        ;
; sld_jtag_hub.vhd                                                                 ; yes             ; Encrypted Megafunction                       ; /home/daniel/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                  ;                    ;
+----------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimate of Logic utilization (ALMs needed) ; 2532         ;
;                                             ;              ;
; Combinational ALUT usage for logic          ; 1947         ;
;     -- 7 input functions                    ; 154          ;
;     -- 6 input functions                    ; 1087         ;
;     -- 5 input functions                    ; 204          ;
;     -- 4 input functions                    ; 176          ;
;     -- <=3 input functions                  ; 326          ;
;                                             ;              ;
; Dedicated logic registers                   ; 3426         ;
;                                             ;              ;
; I/O pins                                    ; 66           ;
;                                             ;              ;
; Total DSP Blocks                            ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; KEY[0]~input ;
; Maximum fan-out                             ; 2828         ;
; Total fan-out                               ; 22246        ;
; Average fan-out                             ; 4.03         ;
+---------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                       ; Library Name       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------+
; |MIPS_FINAL                                                                                                                             ; 1947 (4)            ; 3426 (0)                  ; 0                 ; 0          ; 66   ; 0            ; |MIPS_FINAL                                                                                                                                                                                                                                                                                                                                            ; MIPS_FINAL                        ; work               ;
;    |RAMMIPS:RAMMIPS|                                                                                                                    ; 800 (800)           ; 2048 (2048)               ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|RAMMIPS:RAMMIPS                                                                                                                                                                                                                                                                                                                            ; RAMMIPS                           ; work               ;
;    |ROMMIPS:ROM|                                                                                                                        ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ROMMIPS:ROM                                                                                                                                                                                                                                                                                                                                ; ROMMIPS                           ; work               ;
;    |ULAMIPS:ULA|                                                                                                                        ; 154 (9)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA                                                                                                                                                                                                                                                                                                                                ; ULAMIPS                           ; work               ;
;       |Ulinha:ULINHA0|                                                                                                                  ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA0                                                                                                                                                                                                                                                                                                                 ; Ulinha                            ; work               ;
;          |muxGenerico4x1_1bit:Mux_resultado_ulinha|                                                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA0|muxGenerico4x1_1bit:Mux_resultado_ulinha                                                                                                                                                                                                                                                                        ; muxGenerico4x1_1bit               ; work               ;
;       |Ulinha:ULINHA10|                                                                                                                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA10                                                                                                                                                                                                                                                                                                                ; Ulinha                            ; work               ;
;          |muxGenerico2x1_1bit:MUX_B|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA10|muxGenerico2x1_1bit:MUX_B                                                                                                                                                                                                                                                                                      ; muxGenerico2x1_1bit               ; work               ;
;          |muxGenerico4x1_1bit:Mux_resultado_ulinha|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA10|muxGenerico4x1_1bit:Mux_resultado_ulinha                                                                                                                                                                                                                                                                       ; muxGenerico4x1_1bit               ; work               ;
;          |somadorGenerico_1bit:Adder|                                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA10|somadorGenerico_1bit:Adder                                                                                                                                                                                                                                                                                     ; somadorGenerico_1bit              ; work               ;
;       |Ulinha:ULINHA11|                                                                                                                 ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA11                                                                                                                                                                                                                                                                                                                ; Ulinha                            ; work               ;
;          |muxGenerico4x1_1bit:Mux_resultado_ulinha|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA11|muxGenerico4x1_1bit:Mux_resultado_ulinha                                                                                                                                                                                                                                                                       ; muxGenerico4x1_1bit               ; work               ;
;          |somadorGenerico_1bit:Adder|                                                                                                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA11|somadorGenerico_1bit:Adder                                                                                                                                                                                                                                                                                     ; somadorGenerico_1bit              ; work               ;
;       |Ulinha:ULINHA12|                                                                                                                 ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA12                                                                                                                                                                                                                                                                                                                ; Ulinha                            ; work               ;
;          |muxGenerico2x1_1bit:MUX_B|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA12|muxGenerico2x1_1bit:MUX_B                                                                                                                                                                                                                                                                                      ; muxGenerico2x1_1bit               ; work               ;
;          |muxGenerico4x1_1bit:Mux_resultado_ulinha|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA12|muxGenerico4x1_1bit:Mux_resultado_ulinha                                                                                                                                                                                                                                                                       ; muxGenerico4x1_1bit               ; work               ;
;       |Ulinha:ULINHA13|                                                                                                                 ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA13                                                                                                                                                                                                                                                                                                                ; Ulinha                            ; work               ;
;          |muxGenerico2x1_1bit:MUX_B|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA13|muxGenerico2x1_1bit:MUX_B                                                                                                                                                                                                                                                                                      ; muxGenerico2x1_1bit               ; work               ;
;          |muxGenerico4x1_1bit:Mux_resultado_ulinha|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA13|muxGenerico4x1_1bit:Mux_resultado_ulinha                                                                                                                                                                                                                                                                       ; muxGenerico4x1_1bit               ; work               ;
;          |somadorGenerico_1bit:Adder|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA13|somadorGenerico_1bit:Adder                                                                                                                                                                                                                                                                                     ; somadorGenerico_1bit              ; work               ;
;       |Ulinha:ULINHA14|                                                                                                                 ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA14                                                                                                                                                                                                                                                                                                                ; Ulinha                            ; work               ;
;          |muxGenerico2x1_1bit:MUX_B|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA14|muxGenerico2x1_1bit:MUX_B                                                                                                                                                                                                                                                                                      ; muxGenerico2x1_1bit               ; work               ;
;          |muxGenerico4x1_1bit:Mux_resultado_ulinha|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA14|muxGenerico4x1_1bit:Mux_resultado_ulinha                                                                                                                                                                                                                                                                       ; muxGenerico4x1_1bit               ; work               ;
;          |somadorGenerico_1bit:Adder|                                                                                                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA14|somadorGenerico_1bit:Adder                                                                                                                                                                                                                                                                                     ; somadorGenerico_1bit              ; work               ;
;       |Ulinha:ULINHA15|                                                                                                                 ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA15                                                                                                                                                                                                                                                                                                                ; Ulinha                            ; work               ;
;          |muxGenerico2x1_1bit:MUX_B|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA15|muxGenerico2x1_1bit:MUX_B                                                                                                                                                                                                                                                                                      ; muxGenerico2x1_1bit               ; work               ;
;          |muxGenerico4x1_1bit:Mux_resultado_ulinha|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA15|muxGenerico4x1_1bit:Mux_resultado_ulinha                                                                                                                                                                                                                                                                       ; muxGenerico4x1_1bit               ; work               ;
;       |Ulinha:ULINHA16|                                                                                                                 ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA16                                                                                                                                                                                                                                                                                                                ; Ulinha                            ; work               ;
;          |muxGenerico2x1_1bit:MUX_B|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA16|muxGenerico2x1_1bit:MUX_B                                                                                                                                                                                                                                                                                      ; muxGenerico2x1_1bit               ; work               ;
;          |muxGenerico4x1_1bit:Mux_resultado_ulinha|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA16|muxGenerico4x1_1bit:Mux_resultado_ulinha                                                                                                                                                                                                                                                                       ; muxGenerico4x1_1bit               ; work               ;
;          |somadorGenerico_1bit:Adder|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA16|somadorGenerico_1bit:Adder                                                                                                                                                                                                                                                                                     ; somadorGenerico_1bit              ; work               ;
;       |Ulinha:ULINHA17|                                                                                                                 ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA17                                                                                                                                                                                                                                                                                                                ; Ulinha                            ; work               ;
;          |muxGenerico2x1_1bit:MUX_B|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA17|muxGenerico2x1_1bit:MUX_B                                                                                                                                                                                                                                                                                      ; muxGenerico2x1_1bit               ; work               ;
;          |muxGenerico4x1_1bit:Mux_resultado_ulinha|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA17|muxGenerico4x1_1bit:Mux_resultado_ulinha                                                                                                                                                                                                                                                                       ; muxGenerico4x1_1bit               ; work               ;
;          |somadorGenerico_1bit:Adder|                                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA17|somadorGenerico_1bit:Adder                                                                                                                                                                                                                                                                                     ; somadorGenerico_1bit              ; work               ;
;       |Ulinha:ULINHA18|                                                                                                                 ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA18                                                                                                                                                                                                                                                                                                                ; Ulinha                            ; work               ;
;          |muxGenerico2x1_1bit:MUX_B|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA18|muxGenerico2x1_1bit:MUX_B                                                                                                                                                                                                                                                                                      ; muxGenerico2x1_1bit               ; work               ;
;          |muxGenerico4x1_1bit:Mux_resultado_ulinha|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA18|muxGenerico4x1_1bit:Mux_resultado_ulinha                                                                                                                                                                                                                                                                       ; muxGenerico4x1_1bit               ; work               ;
;          |somadorGenerico_1bit:Adder|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA18|somadorGenerico_1bit:Adder                                                                                                                                                                                                                                                                                     ; somadorGenerico_1bit              ; work               ;
;       |Ulinha:ULINHA19|                                                                                                                 ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA19                                                                                                                                                                                                                                                                                                                ; Ulinha                            ; work               ;
;          |muxGenerico4x1_1bit:Mux_resultado_ulinha|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA19|muxGenerico4x1_1bit:Mux_resultado_ulinha                                                                                                                                                                                                                                                                       ; muxGenerico4x1_1bit               ; work               ;
;          |somadorGenerico_1bit:Adder|                                                                                                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA19|somadorGenerico_1bit:Adder                                                                                                                                                                                                                                                                                     ; somadorGenerico_1bit              ; work               ;
;       |Ulinha:ULINHA1|                                                                                                                  ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA1                                                                                                                                                                                                                                                                                                                 ; Ulinha                            ; work               ;
;          |muxGenerico4x1_1bit:Mux_resultado_ulinha|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA1|muxGenerico4x1_1bit:Mux_resultado_ulinha                                                                                                                                                                                                                                                                        ; muxGenerico4x1_1bit               ; work               ;
;          |somadorGenerico_1bit:Adder|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA1|somadorGenerico_1bit:Adder                                                                                                                                                                                                                                                                                      ; somadorGenerico_1bit              ; work               ;
;       |Ulinha:ULINHA20|                                                                                                                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA20                                                                                                                                                                                                                                                                                                                ; Ulinha                            ; work               ;
;          |muxGenerico2x1_1bit:MUX_B|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA20|muxGenerico2x1_1bit:MUX_B                                                                                                                                                                                                                                                                                      ; muxGenerico2x1_1bit               ; work               ;
;          |muxGenerico4x1_1bit:Mux_resultado_ulinha|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA20|muxGenerico4x1_1bit:Mux_resultado_ulinha                                                                                                                                                                                                                                                                       ; muxGenerico4x1_1bit               ; work               ;
;          |somadorGenerico_1bit:Adder|                                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA20|somadorGenerico_1bit:Adder                                                                                                                                                                                                                                                                                     ; somadorGenerico_1bit              ; work               ;
;       |Ulinha:ULINHA21|                                                                                                                 ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA21                                                                                                                                                                                                                                                                                                                ; Ulinha                            ; work               ;
;          |muxGenerico2x1_1bit:MUX_B|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA21|muxGenerico2x1_1bit:MUX_B                                                                                                                                                                                                                                                                                      ; muxGenerico2x1_1bit               ; work               ;
;          |muxGenerico4x1_1bit:Mux_resultado_ulinha|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA21|muxGenerico4x1_1bit:Mux_resultado_ulinha                                                                                                                                                                                                                                                                       ; muxGenerico4x1_1bit               ; work               ;
;          |somadorGenerico_1bit:Adder|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA21|somadorGenerico_1bit:Adder                                                                                                                                                                                                                                                                                     ; somadorGenerico_1bit              ; work               ;
;       |Ulinha:ULINHA22|                                                                                                                 ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA22                                                                                                                                                                                                                                                                                                                ; Ulinha                            ; work               ;
;          |muxGenerico2x1_1bit:MUX_B|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA22|muxGenerico2x1_1bit:MUX_B                                                                                                                                                                                                                                                                                      ; muxGenerico2x1_1bit               ; work               ;
;          |muxGenerico4x1_1bit:Mux_resultado_ulinha|                                                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA22|muxGenerico4x1_1bit:Mux_resultado_ulinha                                                                                                                                                                                                                                                                       ; muxGenerico4x1_1bit               ; work               ;
;          |somadorGenerico_1bit:Adder|                                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA22|somadorGenerico_1bit:Adder                                                                                                                                                                                                                                                                                     ; somadorGenerico_1bit              ; work               ;
;       |Ulinha:ULINHA23|                                                                                                                 ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA23                                                                                                                                                                                                                                                                                                                ; Ulinha                            ; work               ;
;          |muxGenerico2x1_1bit:MUX_B|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA23|muxGenerico2x1_1bit:MUX_B                                                                                                                                                                                                                                                                                      ; muxGenerico2x1_1bit               ; work               ;
;          |muxGenerico4x1_1bit:Mux_resultado_ulinha|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA23|muxGenerico4x1_1bit:Mux_resultado_ulinha                                                                                                                                                                                                                                                                       ; muxGenerico4x1_1bit               ; work               ;
;          |somadorGenerico_1bit:Adder|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA23|somadorGenerico_1bit:Adder                                                                                                                                                                                                                                                                                     ; somadorGenerico_1bit              ; work               ;
;       |Ulinha:ULINHA24|                                                                                                                 ; 6 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA24                                                                                                                                                                                                                                                                                                                ; Ulinha                            ; work               ;
;          |muxGenerico4x1_1bit:Mux_resultado_ulinha|                                                                                     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA24|muxGenerico4x1_1bit:Mux_resultado_ulinha                                                                                                                                                                                                                                                                       ; muxGenerico4x1_1bit               ; work               ;
;          |somadorGenerico_1bit:Adder|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA24|somadorGenerico_1bit:Adder                                                                                                                                                                                                                                                                                     ; somadorGenerico_1bit              ; work               ;
;       |Ulinha:ULINHA25|                                                                                                                 ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA25                                                                                                                                                                                                                                                                                                                ; Ulinha                            ; work               ;
;          |muxGenerico2x1_1bit:MUX_B|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA25|muxGenerico2x1_1bit:MUX_B                                                                                                                                                                                                                                                                                      ; muxGenerico2x1_1bit               ; work               ;
;          |muxGenerico4x1_1bit:Mux_resultado_ulinha|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA25|muxGenerico4x1_1bit:Mux_resultado_ulinha                                                                                                                                                                                                                                                                       ; muxGenerico4x1_1bit               ; work               ;
;       |Ulinha:ULINHA26|                                                                                                                 ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA26                                                                                                                                                                                                                                                                                                                ; Ulinha                            ; work               ;
;          |muxGenerico2x1_1bit:MUX_B|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA26|muxGenerico2x1_1bit:MUX_B                                                                                                                                                                                                                                                                                      ; muxGenerico2x1_1bit               ; work               ;
;          |muxGenerico4x1_1bit:Mux_resultado_ulinha|                                                                                     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA26|muxGenerico4x1_1bit:Mux_resultado_ulinha                                                                                                                                                                                                                                                                       ; muxGenerico4x1_1bit               ; work               ;
;          |somadorGenerico_1bit:Adder|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA26|somadorGenerico_1bit:Adder                                                                                                                                                                                                                                                                                     ; somadorGenerico_1bit              ; work               ;
;       |Ulinha:ULINHA27|                                                                                                                 ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA27                                                                                                                                                                                                                                                                                                                ; Ulinha                            ; work               ;
;          |muxGenerico2x1_1bit:MUX_B|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA27|muxGenerico2x1_1bit:MUX_B                                                                                                                                                                                                                                                                                      ; muxGenerico2x1_1bit               ; work               ;
;          |muxGenerico4x1_1bit:Mux_resultado_ulinha|                                                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA27|muxGenerico4x1_1bit:Mux_resultado_ulinha                                                                                                                                                                                                                                                                       ; muxGenerico4x1_1bit               ; work               ;
;          |somadorGenerico_1bit:Adder|                                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA27|somadorGenerico_1bit:Adder                                                                                                                                                                                                                                                                                     ; somadorGenerico_1bit              ; work               ;
;       |Ulinha:ULINHA28|                                                                                                                 ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA28                                                                                                                                                                                                                                                                                                                ; Ulinha                            ; work               ;
;          |muxGenerico2x1_1bit:MUX_B|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA28|muxGenerico2x1_1bit:MUX_B                                                                                                                                                                                                                                                                                      ; muxGenerico2x1_1bit               ; work               ;
;          |muxGenerico4x1_1bit:Mux_resultado_ulinha|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA28|muxGenerico4x1_1bit:Mux_resultado_ulinha                                                                                                                                                                                                                                                                       ; muxGenerico4x1_1bit               ; work               ;
;          |somadorGenerico_1bit:Adder|                                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA28|somadorGenerico_1bit:Adder                                                                                                                                                                                                                                                                                     ; somadorGenerico_1bit              ; work               ;
;       |Ulinha:ULINHA29|                                                                                                                 ; 6 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA29                                                                                                                                                                                                                                                                                                                ; Ulinha                            ; work               ;
;          |muxGenerico4x1_1bit:Mux_resultado_ulinha|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA29|muxGenerico4x1_1bit:Mux_resultado_ulinha                                                                                                                                                                                                                                                                       ; muxGenerico4x1_1bit               ; work               ;
;          |somadorGenerico_1bit:Adder|                                                                                                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA29|somadorGenerico_1bit:Adder                                                                                                                                                                                                                                                                                     ; somadorGenerico_1bit              ; work               ;
;       |Ulinha:ULINHA2|                                                                                                                  ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA2                                                                                                                                                                                                                                                                                                                 ; Ulinha                            ; work               ;
;          |muxGenerico2x1_1bit:MUX_B|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA2|muxGenerico2x1_1bit:MUX_B                                                                                                                                                                                                                                                                                       ; muxGenerico2x1_1bit               ; work               ;
;          |muxGenerico4x1_1bit:Mux_resultado_ulinha|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA2|muxGenerico4x1_1bit:Mux_resultado_ulinha                                                                                                                                                                                                                                                                        ; muxGenerico4x1_1bit               ; work               ;
;          |somadorGenerico_1bit:Adder|                                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA2|somadorGenerico_1bit:Adder                                                                                                                                                                                                                                                                                      ; somadorGenerico_1bit              ; work               ;
;       |Ulinha:ULINHA30|                                                                                                                 ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA30                                                                                                                                                                                                                                                                                                                ; Ulinha                            ; work               ;
;          |muxGenerico2x1_1bit:MUX_B|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA30|muxGenerico2x1_1bit:MUX_B                                                                                                                                                                                                                                                                                      ; muxGenerico2x1_1bit               ; work               ;
;          |muxGenerico4x1_1bit:Mux_resultado_ulinha|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA30|muxGenerico4x1_1bit:Mux_resultado_ulinha                                                                                                                                                                                                                                                                       ; muxGenerico4x1_1bit               ; work               ;
;       |Ulinha:ULINHA3|                                                                                                                  ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA3                                                                                                                                                                                                                                                                                                                 ; Ulinha                            ; work               ;
;          |muxGenerico4x1_1bit:Mux_resultado_ulinha|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA3|muxGenerico4x1_1bit:Mux_resultado_ulinha                                                                                                                                                                                                                                                                        ; muxGenerico4x1_1bit               ; work               ;
;          |somadorGenerico_1bit:Adder|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA3|somadorGenerico_1bit:Adder                                                                                                                                                                                                                                                                                      ; somadorGenerico_1bit              ; work               ;
;       |Ulinha:ULINHA4|                                                                                                                  ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA4                                                                                                                                                                                                                                                                                                                 ; Ulinha                            ; work               ;
;          |muxGenerico2x1_1bit:MUX_B|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA4|muxGenerico2x1_1bit:MUX_B                                                                                                                                                                                                                                                                                       ; muxGenerico2x1_1bit               ; work               ;
;          |muxGenerico4x1_1bit:Mux_resultado_ulinha|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA4|muxGenerico4x1_1bit:Mux_resultado_ulinha                                                                                                                                                                                                                                                                        ; muxGenerico4x1_1bit               ; work               ;
;          |somadorGenerico_1bit:Adder|                                                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA4|somadorGenerico_1bit:Adder                                                                                                                                                                                                                                                                                      ; somadorGenerico_1bit              ; work               ;
;       |Ulinha:ULINHA5|                                                                                                                  ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA5                                                                                                                                                                                                                                                                                                                 ; Ulinha                            ; work               ;
;          |muxGenerico4x1_1bit:Mux_resultado_ulinha|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA5|muxGenerico4x1_1bit:Mux_resultado_ulinha                                                                                                                                                                                                                                                                        ; muxGenerico4x1_1bit               ; work               ;
;          |somadorGenerico_1bit:Adder|                                                                                                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA5|somadorGenerico_1bit:Adder                                                                                                                                                                                                                                                                                      ; somadorGenerico_1bit              ; work               ;
;       |Ulinha:ULINHA6|                                                                                                                  ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA6                                                                                                                                                                                                                                                                                                                 ; Ulinha                            ; work               ;
;          |muxGenerico2x1_1bit:MUX_B|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA6|muxGenerico2x1_1bit:MUX_B                                                                                                                                                                                                                                                                                       ; muxGenerico2x1_1bit               ; work               ;
;          |muxGenerico4x1_1bit:Mux_resultado_ulinha|                                                                                     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA6|muxGenerico4x1_1bit:Mux_resultado_ulinha                                                                                                                                                                                                                                                                        ; muxGenerico4x1_1bit               ; work               ;
;          |somadorGenerico_1bit:Adder|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA6|somadorGenerico_1bit:Adder                                                                                                                                                                                                                                                                                      ; somadorGenerico_1bit              ; work               ;
;       |Ulinha:ULINHA7|                                                                                                                  ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA7                                                                                                                                                                                                                                                                                                                 ; Ulinha                            ; work               ;
;          |muxGenerico4x1_1bit:Mux_resultado_ulinha|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA7|muxGenerico4x1_1bit:Mux_resultado_ulinha                                                                                                                                                                                                                                                                        ; muxGenerico4x1_1bit               ; work               ;
;          |somadorGenerico_1bit:Adder|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA7|somadorGenerico_1bit:Adder                                                                                                                                                                                                                                                                                      ; somadorGenerico_1bit              ; work               ;
;       |Ulinha:ULINHA8|                                                                                                                  ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA8                                                                                                                                                                                                                                                                                                                 ; Ulinha                            ; work               ;
;          |muxGenerico2x1_1bit:MUX_B|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA8|muxGenerico2x1_1bit:MUX_B                                                                                                                                                                                                                                                                                       ; muxGenerico2x1_1bit               ; work               ;
;          |muxGenerico4x1_1bit:Mux_resultado_ulinha|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA8|muxGenerico4x1_1bit:Mux_resultado_ulinha                                                                                                                                                                                                                                                                        ; muxGenerico4x1_1bit               ; work               ;
;          |somadorGenerico_1bit:Adder|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA8|somadorGenerico_1bit:Adder                                                                                                                                                                                                                                                                                      ; somadorGenerico_1bit              ; work               ;
;       |Ulinha:ULINHA9|                                                                                                                  ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA9                                                                                                                                                                                                                                                                                                                 ; Ulinha                            ; work               ;
;          |muxGenerico4x1_1bit:Mux_resultado_ulinha|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA9|muxGenerico4x1_1bit:Mux_resultado_ulinha                                                                                                                                                                                                                                                                        ; muxGenerico4x1_1bit               ; work               ;
;          |somadorGenerico_1bit:Adder|                                                                                                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA9|somadorGenerico_1bit:Adder                                                                                                                                                                                                                                                                                      ; somadorGenerico_1bit              ; work               ;
;       |Ulinha_overflow:ULINHA31|                                                                                                        ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha_overflow:ULINHA31                                                                                                                                                                                                                                                                                                       ; Ulinha_overflow                   ; work               ;
;          |muxGenerico4x1_1bit:Mux_resultado_ulinha|                                                                                     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha_overflow:ULINHA31|muxGenerico4x1_1bit:Mux_resultado_ulinha                                                                                                                                                                                                                                                              ; muxGenerico4x1_1bit               ; work               ;
;          |somadorGenerico_1bit:Adder|                                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha_overflow:ULINHA31|somadorGenerico_1bit:Adder                                                                                                                                                                                                                                                                            ; somadorGenerico_1bit              ; work               ;
;    |bancoRegistradores:bancoReg|                                                                                                        ; 526 (526)           ; 748 (748)                 ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|bancoRegistradores:bancoReg                                                                                                                                                                                                                                                                                                                ; bancoRegistradores                ; work               ;
;    |conversorHex7Seg:decoder_binario0|                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|conversorHex7Seg:decoder_binario0                                                                                                                                                                                                                                                                                                          ; conversorHex7Seg                  ; work               ;
;    |conversorHex7Seg:decoder_binario1|                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|conversorHex7Seg:decoder_binario1                                                                                                                                                                                                                                                                                                          ; conversorHex7Seg                  ; work               ;
;    |conversorHex7Seg:decoder_binario2|                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|conversorHex7Seg:decoder_binario2                                                                                                                                                                                                                                                                                                          ; conversorHex7Seg                  ; work               ;
;    |conversorHex7Seg:decoder_binario3|                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|conversorHex7Seg:decoder_binario3                                                                                                                                                                                                                                                                                                          ; conversorHex7Seg                  ; work               ;
;    |conversorHex7Seg:decoder_binario4|                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|conversorHex7Seg:decoder_binario4                                                                                                                                                                                                                                                                                                          ; conversorHex7Seg                  ; work               ;
;    |conversorHex7Seg:decoder_binario5|                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|conversorHex7Seg:decoder_binario5                                                                                                                                                                                                                                                                                                          ; conversorHex7Seg                  ; work               ;
;    |debugMonitor:monitor|                                                                                                               ; 18 (0)              ; 520 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|debugMonitor:monitor                                                                                                                                                                                                                                                                                                                       ; debugMonitor                      ; work               ;
;       |probesSourcesDebug:probe0|                                                                                                       ; 18 (0)              ; 520 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|debugMonitor:monitor|probesSourcesDebug:probe0                                                                                                                                                                                                                                                                                             ; probesSourcesDebug                ; probesSourcesDebug ;
;          |altsource_probe_top:in_system_sources_probes_0|                                                                               ; 18 (0)              ; 520 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0                                                                                                                                                                                                                                              ; altsource_probe_top               ; probesSourcesDebug ;
;             |altsource_probe:issp_impl|                                                                                                 ; 18 (0)              ; 520 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl                                                                                                                                                                                                                    ; altsource_probe                   ; work               ;
;                |altsource_probe_body:altsource_probe_body_inst|                                                                         ; 18 (3)              ; 520 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                     ; altsource_probe_body              ; work               ;
;                   |altsource_probe_impl:\wider_probe_gen:wider_probe_inst|                                                              ; 15 (6)              ; 520 (513)                 ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst                                                                                                              ; altsource_probe_impl              ; work               ;
;                      |sld_rom_sr:\no_instance_id_gen:rom_info_inst|                                                                     ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst                                                                 ; sld_rom_sr                        ; work               ;
;    |decoderGenerico:decoder|                                                                                                            ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|decoderGenerico:decoder                                                                                                                                                                                                                                                                                                                    ; decoderGenerico                   ; work               ;
;    |decoderULAFunct:decoderULAFunct|                                                                                                    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|decoderULAFunct:decoderULAFunct                                                                                                                                                                                                                                                                                                            ; decoderULAFunct                   ; work               ;
;    |estendeSinalGenerico:estendeSinal|                                                                                                  ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|estendeSinalGenerico:estendeSinal                                                                                                                                                                                                                                                                                                          ; estendeSinalGenerico              ; work               ;
;       |muxGenerico2x1_1bit:MUX_Estensor|                                                                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|estendeSinalGenerico:estendeSinal|muxGenerico2x1_1bit:MUX_Estensor                                                                                                                                                                                                                                                                         ; muxGenerico2x1_1bit               ; work               ;
;    |muxGenerico2x1:MUX_EstendeSinal|                                                                                                    ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|muxGenerico2x1:MUX_EstendeSinal                                                                                                                                                                                                                                                                                                            ; muxGenerico2x1                    ; work               ;
;    |muxGenerico2x1:MUX_JR|                                                                                                              ; 58 (58)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|muxGenerico2x1:MUX_JR                                                                                                                                                                                                                                                                                                                      ; muxGenerico2x1                    ; work               ;
;    |muxGenerico2x1:MUX_Resultados|                                                                                                      ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|muxGenerico2x1:MUX_Resultados                                                                                                                                                                                                                                                                                                              ; muxGenerico2x1                    ; work               ;
;    |muxGenerico2x1:MUX_RtImediato|                                                                                                      ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|muxGenerico2x1:MUX_RtImediato                                                                                                                                                                                                                                                                                                              ; muxGenerico2x1                    ; work               ;
;    |muxGenerico2x1:MUX_UlaCtrl|                                                                                                         ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|muxGenerico2x1:MUX_UlaCtrl                                                                                                                                                                                                                                                                                                                 ; muxGenerico2x1                    ; work               ;
;    |muxGenerico2x1_1bit:MUX_FlagZero|                                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|muxGenerico2x1_1bit:MUX_FlagZero                                                                                                                                                                                                                                                                                                           ; muxGenerico2x1_1bit               ; work               ;
;    |muxGenerico4x1:MUX_RtRd|                                                                                                            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|muxGenerico4x1:MUX_RtRd                                                                                                                                                                                                                                                                                                                    ; muxGenerico4x1                    ; work               ;
;    |muxGenerico4x1:MUX_ULAMemoria|                                                                                                      ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|muxGenerico4x1:MUX_ULAMemoria                                                                                                                                                                                                                                                                                                              ; muxGenerico4x1                    ; work               ;
;    |registradorGenerico:PC|                                                                                                             ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|registradorGenerico:PC                                                                                                                                                                                                                                                                                                                     ; registradorGenerico               ; work               ;
;    |sld_hub:auto_hub|                                                                                                                   ; 97 (1)              ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld         ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 96 (0)              ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld         ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 96 (0)              ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab        ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 96 (1)              ; 78 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab        ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 95 (0)              ; 73 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab        ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 95 (60)             ; 73 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work               ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work               ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld         ;
;    |somaConstante:incrementaPC|                                                                                                         ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|somaConstante:incrementaPC                                                                                                                                                                                                                                                                                                                 ; somaConstante                     ; work               ;
;    |somadorGenerico:somadorImediato|                                                                                                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_FINAL|somadorGenerico:somadorImediato                                                                                                                                                                                                                                                                                                            ; somadorGenerico                   ; work               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                 ; IP Include File                                ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |MIPS_FINAL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |MIPS_FINAL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |MIPS_FINAL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |MIPS_FINAL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |MIPS_FINAL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                ;
; N/A    ; altera_in_system_sources_probes ; 20.1    ; N/A          ; N/A          ; |MIPS_FINAL|debugMonitor:monitor|probesSourcesDebug:probe0                                                                                                                                                                                                                      ; /home/daniel/MIPS/MIPS/probesSourcesDebug.qsys ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                         ;
+----------------------------------------------+---------------------------------------------+
; Register name                                ; Reason for Removal                          ;
+----------------------------------------------+---------------------------------------------+
; bancoRegistradores:bancoReg|registrador~679  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~743  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~935  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~999  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~678  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~742  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~934  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~998  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~680  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~744  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~936  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~1000 ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~681  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~745  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~937  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~1001 ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~682  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~746  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~938  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~1002 ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~683  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~747  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~939  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~1003 ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~684  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~748  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~940  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~1004 ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~685  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~749  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~941  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~1005 ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~686  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~750  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~942  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~1006 ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~687  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~751  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~943  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~1007 ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~688  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~752  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~944  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~1008 ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~689  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~753  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~945  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~1009 ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~690  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~754  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~946  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~1010 ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~691  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~755  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~947  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~1011 ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~692  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~756  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~948  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~1012 ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~693  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~757  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~949  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~1013 ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~694  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~758  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~950  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~1014 ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~695  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~759  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~951  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~1015 ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~696  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~760  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~952  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~1016 ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~697  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~761  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~953  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~1017 ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~698  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~762  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~954  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~1018 ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~699  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~763  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~955  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~1019 ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~700  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~764  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~956  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~1020 ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~701  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~765  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~957  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~1021 ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~702  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~766  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~958  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~1022 ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~703  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~767  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~959  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~1023 ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~704  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~768  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~960  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~1024 ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~705  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~769  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~961  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~1025 ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~706  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~770  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~962  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~1026 ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~707  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~771  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~963  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~1027 ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~708  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~772  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~964  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~1028 ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~709  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~773  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~965  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~1029 ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~551  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~615  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~807  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~871  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~550  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~614  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~806  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~870  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~552  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~616  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~808  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~872  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~553  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~617  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~809  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~873  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~554  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~618  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~810  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~874  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~555  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~619  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~811  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~875  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~556  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~620  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~812  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~876  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~557  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~621  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~813  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~877  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~558  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~622  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~814  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~878  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~559  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~623  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~815  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~879  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~560  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~624  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~816  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~880  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~561  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~625  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~817  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~881  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~562  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~626  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~818  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~882  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~563  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~627  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~819  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~883  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~564  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~628  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~820  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~884  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~565  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~629  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~821  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~885  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~566  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~630  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~822  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~886  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~567  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~631  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~823  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~887  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~568  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~632  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~824  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~888  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~569  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~633  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~825  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~889  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~570  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~634  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~826  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~890  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~571  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~635  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~827  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~891  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~572  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~636  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~828  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~892  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~573  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~637  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~829  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~893  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~574  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~638  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~830  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~894  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~575  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~639  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~831  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~895  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~576  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~640  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~832  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~896  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~577  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~641  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~833  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~897  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~578  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~642  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~834  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~898  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~579  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~643  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~835  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~899  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~580  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~644  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~836  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~900  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~581  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~645  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~837  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~901  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradores:bancoReg|registrador~711  ; Lost fanout                                 ;
; bancoRegistradores:bancoReg|registrador~583  ; Lost fanout                                 ;
; bancoRegistradores:bancoReg|registrador~967  ; Lost fanout                                 ;
; bancoRegistradores:bancoReg|registrador~839  ; Lost fanout                                 ;
; bancoRegistradores:bancoReg|registrador~710  ; Lost fanout                                 ;
; bancoRegistradores:bancoReg|registrador~582  ; Lost fanout                                 ;
; bancoRegistradores:bancoReg|registrador~966  ; Lost fanout                                 ;
; bancoRegistradores:bancoReg|registrador~838  ; Lost fanout                                 ;
; bancoRegistradores:bancoReg|registrador~712  ; Lost fanout                                 ;
; bancoRegistradores:bancoReg|registrador~584  ; Lost fanout                                 ;
; bancoRegistradores:bancoReg|registrador~968  ; Lost fanout                                 ;
; bancoRegistradores:bancoReg|registrador~840  ; Lost fanout                                 ;
; bancoRegistradores:bancoReg|registrador~713  ; Lost fanout                                 ;
; bancoRegistradores:bancoReg|registrador~585  ; Lost fanout                                 ;
; bancoRegistradores:bancoReg|registrador~969  ; Lost fanout                                 ;
; bancoRegistradores:bancoReg|registrador~841  ; Lost fanout                                 ;
; bancoRegistradores:bancoReg|registrador~714  ; Lost fanout                                 ;
; bancoRegistradores:bancoReg|registrador~586  ; Lost fanout                                 ;
; bancoRegistradores:bancoReg|registrador~970  ; Lost fanout                                 ;
; bancoRegistradores:bancoReg|registrador~842  ; Lost fanout                                 ;
; Total Number of Removed Registers = 276      ;                                             ;
+----------------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                  ;
+---------------------------------------------+--------------------------------+-----------------------------------------------+
; Register name                               ; Reason for Removal             ; Registers Removed due to This Register        ;
+---------------------------------------------+--------------------------------+-----------------------------------------------+
; bancoRegistradores:bancoReg|registrador~678 ; Stuck at GND                   ; bancoRegistradores:bancoReg|registrador~680,  ;
;                                             ; due to stuck port clock_enable ; bancoRegistradores:bancoReg|registrador~744,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~936,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~1000, ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~681,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~745,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~937,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~1001, ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~683,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~747,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~939,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~1003, ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~684,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~748,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~940,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~1004, ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~686,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~750,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~942,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~1006, ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~687,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~751,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~943,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~1007, ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~689,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~753,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~945,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~1009, ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~690,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~754,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~946,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~1010, ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~692,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~756,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~948,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~1012, ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~693,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~757,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~949,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~1013, ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~695,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~759,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~951,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~1015, ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~696,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~760,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~952,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~1016, ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~697,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~761,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~953,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~1017, ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~698,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~762,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~954,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~1018, ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~699,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~763,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~955,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~1019, ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~701,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~765,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~957,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~1021, ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~702,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~766,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~958,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~1022, ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~703,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~767,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~959,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~1023, ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~704,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~768,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~960,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~1024, ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~705,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~769,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~961,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~1025, ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~706,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~770,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~962,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~1026, ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~707,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~771,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~963,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~1027, ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~708,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~772,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~964,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~1028, ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~709,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~773,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~965,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~1029, ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~550,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~614,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~806,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~870,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~552,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~616,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~808,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~872,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~553,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~617,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~809,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~873,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~555,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~619,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~811,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~875,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~556,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~620,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~812,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~876,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~558,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~622,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~814,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~878,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~559,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~623,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~815,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~879,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~561,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~625,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~817,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~881,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~562,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~626,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~818,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~882,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~564,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~628,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~820,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~884,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~565,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~629,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~821,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~885,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~567,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~631,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~823,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~887,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~568,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~632,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~824,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~888,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~569,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~633,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~825,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~889,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~570,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~634,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~826,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~890,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~571,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~635,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~827,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~891,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~572,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~636,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~828,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~892,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~573,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~637,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~829,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~893,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~574,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~638,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~830,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~894,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~575,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~639,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~831,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~895,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~576,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~640,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~832,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~896,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~577,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~641,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~833,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~897,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~578,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~642,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~834,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~898,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~579,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~643,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~835,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~899,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~580,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~644,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~836,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~900,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~581,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~645,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~837,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~901,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~710,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~582,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~966,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~584,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~968,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~840,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~713,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~585,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~969,  ;
;                                             ;                                ; bancoRegistradores:bancoReg|registrador~841   ;
; bancoRegistradores:bancoReg|registrador~679 ; Stuck at GND                   ; bancoRegistradores:bancoReg|registrador~711,  ;
;                                             ; due to stuck port clock_enable ; bancoRegistradores:bancoReg|registrador~583   ;
; bancoRegistradores:bancoReg|registrador~935 ; Stuck at GND                   ; bancoRegistradores:bancoReg|registrador~967,  ;
;                                             ; due to stuck port clock_enable ; bancoRegistradores:bancoReg|registrador~839   ;
; bancoRegistradores:bancoReg|registrador~682 ; Stuck at GND                   ; bancoRegistradores:bancoReg|registrador~714,  ;
;                                             ; due to stuck port clock_enable ; bancoRegistradores:bancoReg|registrador~586   ;
; bancoRegistradores:bancoReg|registrador~938 ; Stuck at GND                   ; bancoRegistradores:bancoReg|registrador~970,  ;
;                                             ; due to stuck port clock_enable ; bancoRegistradores:bancoReg|registrador~842   ;
; bancoRegistradores:bancoReg|registrador~934 ; Stuck at GND                   ; bancoRegistradores:bancoReg|registrador~838   ;
;                                             ; due to stuck port clock_enable ;                                               ;
+---------------------------------------------+--------------------------------+-----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3426  ;
; Number of registers using Synchronous Clear  ; 517   ;
; Number of registers using Synchronous Load   ; 395   ;
; Number of registers using Asynchronous Clear ; 537   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3366  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MIPS_FINAL|registradorGenerico:PC|DOUT[1]                                                                                                                                                                                                                                                             ;
; 3:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; Yes        ; |MIPS_FINAL|registradorGenerico:PC|DOUT[21]                                                                                                                                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |MIPS_FINAL|debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0] ;
; 5:1                ; 117 bits  ; 351 LEs       ; 0 LEs                ; 351 LEs                ; Yes        ; |MIPS_FINAL|debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[490]                                               ;
; 5:1                ; 393 bits  ; 1179 LEs      ; 0 LEs                ; 1179 LEs               ; Yes        ; |MIPS_FINAL|debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[259]                                               ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |MIPS_FINAL|debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[3]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MIPS_FINAL|decoderGenerico:decoder|Output[9]                                                                                                                                                                                                                                                          ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |MIPS_FINAL|ULAMIPS:ULA|Ulinha:ULINHA6|muxGenerico4x1_1bit:Mux_resultado_ulinha|saida_MUX                                                                                                                                                                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MIPS_FINAL|muxGenerico4x1:MUX_ULAMemoria|saida_MUX[9]                                                                                                                                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MIPS_FINAL|muxGenerico4x1:MUX_ULAMemoria|saida_MUX[30]                                                                                                                                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIPS_FINAL|muxGenerico2x1:MUX_UlaCtrl|saida_MUX[1]                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                                                                   ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                                                                   ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                   ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_FINAL ;
+---------------------+-------+----------------------------------------------+
; Parameter Name      ; Value ; Type                                         ;
+---------------------+-------+----------------------------------------------+
; larguraDados        ; 32    ; Signed Integer                               ;
; larguraEnderecoRAM  ; 6     ; Signed Integer                               ;
; larguraAddrRegs     ; 5     ; Signed Integer                               ;
; larguraOpcode       ; 6     ; Signed Integer                               ;
; cteIncrementaPC     ; 4     ; Signed Integer                               ;
; larguraImediatoRaw  ; 16    ; Signed Integer                               ;
; larguraImediato     ; 26    ; Signed Integer                               ;
; larguraImediatoJump ; 26    ; Signed Integer                               ;
; larguraUlaCtrl      ; 3     ; Signed Integer                               ;
; larguraFunct        ; 6     ; Signed Integer                               ;
; larguraDecoder      ; 13    ; Signed Integer                               ;
; simulacao           ; false ; Enumerated                                   ;
+---------------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_UlaCtrl ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; larguradados   ; 3     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULAMIPS:ULA ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; larguradados   ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registradorGenerico:PC ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; larguradados   ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: somaConstante:incrementaPC ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                 ;
; constante      ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: somadorGenerico:somadorImediato ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROMMIPS:ROM ;
+-----------------+-------+--------------------------------+
; Parameter Name  ; Value ; Type                           ;
+-----------------+-------+--------------------------------+
; datawidth       ; 32    ; Signed Integer                 ;
; addrwidth       ; 32    ; Signed Integer                 ;
; memoryaddrwidth ; 6     ; Signed Integer                 ;
+-----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAMMIPS:RAMMIPS ;
+-----------------+-------+------------------------------------+
; Parameter Name  ; Value ; Type                               ;
+-----------------+-------+------------------------------------+
; datawidth       ; 32    ; Signed Integer                     ;
; addrwidth       ; 32    ; Signed Integer                     ;
; memoryaddrwidth ; 6     ; Signed Integer                     ;
+-----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bancoRegistradores:bancoReg ;
+---------------------+-------+--------------------------------------------+
; Parameter Name      ; Value ; Type                                       ;
+---------------------+-------+--------------------------------------------+
; larguradados        ; 32    ; Signed Integer                             ;
; larguraendbancoregs ; 5     ; Signed Integer                             ;
+---------------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: estendeSinalGenerico:estendeSinal ;
+--------------------+-------+---------------------------------------------------+
; Parameter Name     ; Value ; Type                                              ;
+--------------------+-------+---------------------------------------------------+
; larguradadoentrada ; 16    ; Signed Integer                                    ;
; larguradadosaida   ; 32    ; Signed Integer                                    ;
+--------------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: LUI:LUI ;
+--------------------+-------+-------------------------+
; Parameter Name     ; Value ; Type                    ;
+--------------------+-------+-------------------------+
; larguradadoentrada ; 16    ; Signed Integer          ;
; larguradadosaida   ; 32    ; Signed Integer          ;
+--------------------+-------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_Prox_PC ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_JR ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; larguradados   ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico4x1:MUX_RtRd ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; larguradados   ; 5     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_RtImediato ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_Resultados ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico4x1:MUX_ULAMemoria ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_EstendeSinal ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debugMonitor:monitor ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; data_width     ; 32    ; Signed Integer                           ;
; addr_width     ; 32    ; Signed Integer                           ;
; probe_wdth     ; 511   ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0 ;
+-------------------------+-----------------+------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                           ;
+-------------------------+-----------------+------------------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                                         ;
; lpm_hint                ; UNUSED          ; String                                                                                         ;
; sld_auto_instance_index ; YES             ; String                                                                                         ;
; sld_instance_index      ; 0               ; Signed Integer                                                                                 ;
; sld_node_info_parameter ; 4746752         ; Signed Integer                                                                                 ;
; sld_ir_width            ; 4               ; Signed Integer                                                                                 ;
; instance_id             ;                 ; String                                                                                         ;
; probe_width             ; 511             ; Signed Integer                                                                                 ;
; source_width            ; 1               ; Signed Integer                                                                                 ;
; source_initial_value    ; 0               ; String                                                                                         ;
; enable_metastability    ; NO              ; String                                                                                         ;
+-------------------------+-----------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl ;
+-------------------------+-----------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                                                     ;
+-------------------------+-----------------+--------------------------------------------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                                                                   ;
; lpm_hint                ; UNUSED          ; String                                                                                                                   ;
; sld_auto_instance_index ; YES             ; String                                                                                                                   ;
; sld_instance_index      ; 0               ; Signed Integer                                                                                                           ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                                                           ;
; sld_ir_width            ; 4               ; Signed Integer                                                                                                           ;
; instance_id             ;                 ; String                                                                                                                   ;
; probe_width             ; 511             ; Signed Integer                                                                                                           ;
; source_width            ; 1               ; Signed Integer                                                                                                           ;
; source_initial_value    ; 0               ; String                                                                                                                   ;
; enable_metastability    ; NO              ; String                                                                                                                   ;
+-------------------------+-----------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:decoder_binario5" ;
+----------+-------+----------+---------------------------------+
; Port     ; Type  ; Severity ; Details                         ;
+----------+-------+----------+---------------------------------+
; apaga    ; Input ; Info     ; Stuck at GND                    ;
; negativo ; Input ; Info     ; Stuck at GND                    ;
; overflow ; Input ; Info     ; Stuck at GND                    ;
+----------+-------+----------+---------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:decoder_binario4" ;
+----------+-------+----------+---------------------------------+
; Port     ; Type  ; Severity ; Details                         ;
+----------+-------+----------+---------------------------------+
; apaga    ; Input ; Info     ; Stuck at GND                    ;
; negativo ; Input ; Info     ; Stuck at GND                    ;
; overflow ; Input ; Info     ; Stuck at GND                    ;
+----------+-------+----------+---------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:decoder_binario3" ;
+----------+-------+----------+---------------------------------+
; Port     ; Type  ; Severity ; Details                         ;
+----------+-------+----------+---------------------------------+
; apaga    ; Input ; Info     ; Stuck at GND                    ;
; negativo ; Input ; Info     ; Stuck at GND                    ;
; overflow ; Input ; Info     ; Stuck at GND                    ;
+----------+-------+----------+---------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:decoder_binario2" ;
+----------+-------+----------+---------------------------------+
; Port     ; Type  ; Severity ; Details                         ;
+----------+-------+----------+---------------------------------+
; apaga    ; Input ; Info     ; Stuck at GND                    ;
; negativo ; Input ; Info     ; Stuck at GND                    ;
; overflow ; Input ; Info     ; Stuck at GND                    ;
+----------+-------+----------+---------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:decoder_binario1" ;
+----------+-------+----------+---------------------------------+
; Port     ; Type  ; Severity ; Details                         ;
+----------+-------+----------+---------------------------------+
; apaga    ; Input ; Info     ; Stuck at GND                    ;
; negativo ; Input ; Info     ; Stuck at GND                    ;
; overflow ; Input ; Info     ; Stuck at GND                    ;
+----------+-------+----------+---------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:decoder_binario0" ;
+----------+-------+----------+---------------------------------+
; Port     ; Type  ; Severity ; Details                         ;
+----------+-------+----------+---------------------------------+
; apaga    ; Input ; Info     ; Stuck at GND                    ;
; negativo ; Input ; Info     ; Stuck at GND                    ;
; overflow ; Input ; Info     ; Stuck at GND                    ;
+----------+-------+----------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"                                ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_e1dr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_uir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_tlr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_out          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tdo             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0"                                                    ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; source_ena ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; source_clk ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debugMonitor:monitor"                                                                                  ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; muxproxpcentradab[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; ulactrl[3]              ; Input  ; Info     ; Stuck at GND                                                                        ;
; clktcl                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "muxGenerico4x1:MUX_RtRd" ;
+--------------+-------+----------+-------------------+
; Port         ; Type  ; Severity ; Details           ;
+--------------+-------+----------+-------------------+
; entradac_mux ; Input ; Info     ; Stuck at VCC      ;
; entradad_mux ; Input ; Info     ; Stuck at GND      ;
+--------------+-------+----------+-------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "muxGenerico2x1:MUX_Prox_PC" ;
+--------------------+-------+----------+----------------+
; Port               ; Type  ; Severity ; Details        ;
+--------------------+-------+----------+----------------+
; entradab_mux[1..0] ; Input ; Info     ; Stuck at GND   ;
+--------------------+-------+----------+----------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "estendeSinalGenerico:estendeSinal|muxGenerico2x1_1bit:MUX_Estensor" ;
+---------+-------+----------+-------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                           ;
+---------+-------+----------+-------------------------------------------------------------------+
; inb_mux ; Input ; Info     ; Stuck at GND                                                      ;
+---------+-------+----------+-------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "RAMMIPS:RAMMIPS" ;
+----------+-------+----------+---------------+
; Port     ; Type  ; Severity ; Details       ;
+----------+-------+----------+---------------+
; habilita ; Input ; Info     ; Stuck at VCC  ;
+----------+-------+----------+---------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "somadorGenerico:somadorImediato" ;
+----------------+-------+----------+-------------------------+
; Port           ; Type  ; Severity ; Details                 ;
+----------------+-------+----------+-------------------------+
; entradab[1..0] ; Input ; Info     ; Stuck at GND            ;
+----------------+-------+----------+-------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "registradorGenerico:PC" ;
+--------+-------+----------+------------------------+
; Port   ; Type  ; Severity ; Details                ;
+--------+-------+----------+------------------------+
; enable ; Input ; Info     ; Stuck at VCC           ;
; rst    ; Input ; Info     ; Stuck at GND           ;
+--------+-------+----------+------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "ULAMIPS:ULA|Ulinha_overflow:ULINHA31" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA30" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA29" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA28" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA27" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA26" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA25" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA24" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA23" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA22" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA21" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA20" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA19" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA18" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA17" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA16" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA15" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA14" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA13" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA12" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA11" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA10" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA9" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA8" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA7" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA6" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA5" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA4" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA3" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA2" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "ULAMIPS:ULA|Ulinha:ULINHA1" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3348                        ;
;     CLR               ; 1                           ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 2804                        ;
;     ENA CLR SCLR      ; 117                         ;
;     ENA CLR SCLR SLD  ; 393                         ;
;     ENA SLD           ; 1                           ;
;     plain             ; 31                          ;
; arriav_lcell_comb     ; 1849                        ;
;     arith             ; 62                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 31                          ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 15                          ;
;         5 data inputs ; 14                          ;
;     extend            ; 154                         ;
;         7 data inputs ; 154                         ;
;     normal            ; 1633                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 160                         ;
;         3 data inputs ; 72                          ;
;         4 data inputs ; 146                         ;
;         5 data inputs ; 167                         ;
;         6 data inputs ; 1072                        ;
; boundary_port         ; 87                          ;
;                       ;                             ;
; Max LUT depth         ; 19.00                       ;
; Average LUT depth     ; 7.87                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Jun  2 20:23:44 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_INTERMEDIARIA -c MIPS_INTERMEDIARIA
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "probesSourcesDebug.qsys"
Info (12250): 2022.06.02.20:23:53 Progress: Loading MIPS/probesSourcesDebug.qsys
Info (12250): 2022.06.02.20:23:53 Progress: Reading input file
Info (12250): 2022.06.02.20:23:54 Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 20.1]
Info (12250): 2022.06.02.20:23:54 Progress: Parameterizing module in_system_sources_probes_0
Info (12250): 2022.06.02.20:23:54 Progress: Building connections
Info (12250): 2022.06.02.20:23:54 Progress: Parameterizing connections
Info (12250): 2022.06.02.20:23:54 Progress: Validating
Info (12250): 2022.06.02.20:23:54 Progress: Done reading input file
Info (12250): ProbesSourcesDebug: Generating probesSourcesDebug "probesSourcesDebug" for QUARTUS_SYNTH
Info (12250): In_system_sources_probes_0: "probesSourcesDebug" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info (12250): ProbesSourcesDebug: Done "probesSourcesDebug" with 2 modules, 2 files
Info (12249): Finished elaborating Platform Designer system entity "probesSourcesDebug.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file LUI.vhd
    Info (12022): Found design unit 1: LUI-comportamento File: /home/daniel/MIPS/MIPS/LUI.vhd Line: 15
    Info (12023): Found entity 1: LUI File: /home/daniel/MIPS/MIPS/LUI.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file debugMonitor.vhd
    Info (12022): Found design unit 1: debugMonitor-arch_name File: /home/daniel/MIPS/MIPS/debugMonitor.vhd Line: 40
    Info (12023): Found entity 1: debugMonitor File: /home/daniel/MIPS/MIPS/debugMonitor.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file MIPS_FINAL.vhd
    Info (12022): Found design unit 1: MIPS_FINAL-arquitetura File: /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd Line: 30
    Info (12023): Found entity 1: MIPS_FINAL File: /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Ulinha_overflow.vhd
    Info (12022): Found design unit 1: Ulinha_overflow-componente File: /home/daniel/MIPS/MIPS/Ulinha_overflow.vhd Line: 19
    Info (12023): Found entity 1: Ulinha_overflow File: /home/daniel/MIPS/MIPS/Ulinha_overflow.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file Ulinha.vhd
    Info (12022): Found design unit 1: Ulinha-componente File: /home/daniel/MIPS/MIPS/Ulinha.vhd Line: 18
    Info (12023): Found entity 1: Ulinha File: /home/daniel/MIPS/MIPS/Ulinha.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ULASomaSub.vhd
    Info (12022): Found design unit 1: ULASomaSub-comportamento File: /home/daniel/MIPS/MIPS/ULASomaSub.vhd Line: 14
    Info (12023): Found entity 1: ULASomaSub File: /home/daniel/MIPS/MIPS/ULASomaSub.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ULAMips.vhd
    Info (12022): Found design unit 1: ULAMIPS-componente File: /home/daniel/MIPS/MIPS/ULAMips.vhd Line: 17
    Info (12023): Found entity 1: ULAMIPS File: /home/daniel/MIPS/MIPS/ULAMips.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file somadorGenerico_1bit.vhd
    Info (12022): Found design unit 1: somadorGenerico_1bit-comportamento File: /home/daniel/MIPS/MIPS/somadorGenerico_1bit.vhd Line: 15
    Info (12023): Found entity 1: somadorGenerico_1bit File: /home/daniel/MIPS/MIPS/somadorGenerico_1bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file somadorGenerico.vhd
    Info (12022): Found design unit 1: somadorGenerico-comportamento File: /home/daniel/MIPS/MIPS/somadorGenerico.vhd Line: 17
    Info (12023): Found entity 1: somadorGenerico File: /home/daniel/MIPS/MIPS/somadorGenerico.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file somaConstante.vhd
    Info (12022): Found design unit 1: somaConstante-comportamento File: /home/daniel/MIPS/MIPS/somaConstante.vhd Line: 18
    Info (12023): Found entity 1: somaConstante File: /home/daniel/MIPS/MIPS/somaConstante.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ShiftLeftJump.vhd
    Info (12022): Found design unit 1: ShiftLeftJump-componente File: /home/daniel/MIPS/MIPS/ShiftLeftJump.vhd Line: 15
    Info (12023): Found entity 1: ShiftLeftJump File: /home/daniel/MIPS/MIPS/ShiftLeftJump.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ShiftLeftImediato.vhd
    Info (12022): Found design unit 1: ShiftLeftImediato-componente File: /home/daniel/MIPS/MIPS/ShiftLeftImediato.vhd Line: 15
    Info (12023): Found entity 1: ShiftLeftImediato File: /home/daniel/MIPS/MIPS/ShiftLeftImediato.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file romMips.vhd
    Info (12022): Found design unit 1: ROMMIPS-assincrona File: /home/daniel/MIPS/MIPS/romMips.vhd Line: 15
    Info (12023): Found entity 1: ROMMIPS File: /home/daniel/MIPS/MIPS/romMips.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registradorGenerico.vhd
    Info (12022): Found design unit 1: registradorGenerico-comportamento File: /home/daniel/MIPS/MIPS/registradorGenerico.vhd Line: 15
    Info (12023): Found entity 1: registradorGenerico File: /home/daniel/MIPS/MIPS/registradorGenerico.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ramMips.vhd
    Info (12022): Found design unit 1: RAMMIPS-assincrona File: /home/daniel/MIPS/MIPS/ramMips.vhd Line: 18
    Info (12023): Found entity 1: RAMMIPS File: /home/daniel/MIPS/MIPS/ramMips.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file muxGenerico4x1_1bit.vhd
    Info (12022): Found design unit 1: muxGenerico4x1_1bit-comportamento File: /home/daniel/MIPS/MIPS/muxGenerico4x1_1bit.vhd Line: 12
    Info (12023): Found entity 1: muxGenerico4x1_1bit File: /home/daniel/MIPS/MIPS/muxGenerico4x1_1bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file muxGenerico4x1.vhd
    Info (12022): Found design unit 1: muxGenerico4x1-comportamento File: /home/daniel/MIPS/MIPS/muxGenerico4x1.vhd Line: 16
    Info (12023): Found entity 1: muxGenerico4x1 File: /home/daniel/MIPS/MIPS/muxGenerico4x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file muxGenerico2x1_1bit.vhd
    Info (12022): Found design unit 1: muxGenerico2x1_1bit-comportamento File: /home/daniel/MIPS/MIPS/muxGenerico2x1_1bit.vhd Line: 13
    Info (12023): Found entity 1: muxGenerico2x1_1bit File: /home/daniel/MIPS/MIPS/muxGenerico2x1_1bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file muxGenerico2x1.vhd
    Info (12022): Found design unit 1: muxGenerico2x1-comportamento File: /home/daniel/MIPS/MIPS/muxGenerico2x1.vhd Line: 14
    Info (12023): Found entity 1: muxGenerico2x1 File: /home/daniel/MIPS/MIPS/muxGenerico2x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file estendeSinalGenerico.vhd
    Info (12022): Found design unit 1: estendeSinalGenerico-comportamento File: /home/daniel/MIPS/MIPS/estendeSinalGenerico.vhd Line: 22
    Info (12023): Found entity 1: estendeSinalGenerico File: /home/daniel/MIPS/MIPS/estendeSinalGenerico.vhd Line: 4
Info (12021): Found 3 design units, including 1 entities, in source file edgeDetector.vhd
    Info (12022): Found design unit 1: edgeDetector-bordaSubida File: /home/daniel/MIPS/MIPS/edgeDetector.vhd Line: 10
    Info (12022): Found design unit 2: edgeDetector-bordaDescida File: /home/daniel/MIPS/MIPS/edgeDetector.vhd Line: 23
    Info (12023): Found entity 1: edgeDetector File: /home/daniel/MIPS/MIPS/edgeDetector.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file decoderULAOpcode.vhd
    Info (12022): Found design unit 1: decoderULAOpcode-arch_name File: /home/daniel/MIPS/MIPS/decoderULAOpcode.vhd Line: 12
    Info (12023): Found entity 1: decoderULAOpcode File: /home/daniel/MIPS/MIPS/decoderULAOpcode.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file decoderULAFunct.vhd
    Info (12022): Found design unit 1: decoderULAFunct-arch_name File: /home/daniel/MIPS/MIPS/decoderULAFunct.vhd Line: 12
    Info (12023): Found entity 1: decoderULAFunct File: /home/daniel/MIPS/MIPS/decoderULAFunct.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file decoderGenerico.vhd
    Info (12022): Found design unit 1: decoderGenerico-arch_name File: /home/daniel/MIPS/MIPS/decoderGenerico.vhd Line: 13
    Info (12023): Found entity 1: decoderGenerico File: /home/daniel/MIPS/MIPS/decoderGenerico.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bancoRegistradores.vhd
    Info (12022): Found design unit 1: bancoRegistradores-comportamento File: /home/daniel/MIPS/MIPS/bancoRegistradores.vhd Line: 30
    Info (12023): Found entity 1: bancoRegistradores File: /home/daniel/MIPS/MIPS/bancoRegistradores.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd
    Info (12022): Found design unit 1: conversorHex7Seg-comportamento File: /home/daniel/MIPS/MIPS/conversorHex7Seg.vhd Line: 17
    Info (12023): Found entity 1: conversorHex7Seg File: /home/daniel/MIPS/MIPS/conversorHex7Seg.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/probesSourcesDebug/probesSourcesDebug.v
    Info (12023): Found entity 1: probesSourcesDebug File: /home/daniel/MIPS/MIPS/db/ip/probesSourcesDebug/probesSourcesDebug.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/probesSourcesDebug/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: /home/daniel/MIPS/MIPS/db/ip/probesSourcesDebug/submodules/altsource_probe_top.v Line: 14
Info (12127): Elaborating entity "MIPS_FINAL" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "LEDR[9..8]" at MIPS_FINAL.vhd(21) File: /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd Line: 21
Info (12128): Elaborating entity "muxGenerico2x1" for hierarchy "muxGenerico2x1:MUX_UlaCtrl" File: /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd Line: 116
Info (12128): Elaborating entity "decoderULAOpcode" for hierarchy "decoderULAOpcode:decoderULAOpcode" File: /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd Line: 122
Info (12128): Elaborating entity "decoderULAFunct" for hierarchy "decoderULAFunct:decoderULAFunct" File: /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd Line: 125
Info (12128): Elaborating entity "ULAMIPS" for hierarchy "ULAMIPS:ULA" File: /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd Line: 128
Info (12128): Elaborating entity "Ulinha" for hierarchy "ULAMIPS:ULA|Ulinha:ULINHA0" File: /home/daniel/MIPS/MIPS/ULAMips.vhd Line: 38
Info (12128): Elaborating entity "muxGenerico2x1_1bit" for hierarchy "ULAMIPS:ULA|Ulinha:ULINHA0|muxGenerico2x1_1bit:MUX_B" File: /home/daniel/MIPS/MIPS/Ulinha.vhd Line: 29
Info (12128): Elaborating entity "somadorGenerico_1bit" for hierarchy "ULAMIPS:ULA|Ulinha:ULINHA0|somadorGenerico_1bit:Adder" File: /home/daniel/MIPS/MIPS/Ulinha.vhd Line: 37
Info (12128): Elaborating entity "muxGenerico4x1_1bit" for hierarchy "ULAMIPS:ULA|Ulinha:ULINHA0|muxGenerico4x1_1bit:Mux_resultado_ulinha" File: /home/daniel/MIPS/MIPS/Ulinha.vhd Line: 46
Info (12128): Elaborating entity "Ulinha_overflow" for hierarchy "ULAMIPS:ULA|Ulinha_overflow:ULINHA31" File: /home/daniel/MIPS/MIPS/ULAMips.vhd Line: 410
Info (12128): Elaborating entity "registradorGenerico" for hierarchy "registradorGenerico:PC" File: /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd Line: 140
Info (12128): Elaborating entity "somaConstante" for hierarchy "somaConstante:incrementaPC" File: /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd Line: 144
Info (12128): Elaborating entity "decoderGenerico" for hierarchy "decoderGenerico:decoder" File: /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd Line: 148
Info (12128): Elaborating entity "somadorGenerico" for hierarchy "somadorGenerico:somadorImediato" File: /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd Line: 152
Info (12128): Elaborating entity "ROMMIPS" for hierarchy "ROMMIPS:ROM" File: /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd Line: 156
Warning (10541): VHDL Signal Declaration warning at romMips.vhd(18): used implicit default value for signal "memROM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/daniel/MIPS/MIPS/romMips.vhd Line: 18
Info (12128): Elaborating entity "RAMMIPS" for hierarchy "RAMMIPS:RAMMIPS" File: /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd Line: 162
Info (12128): Elaborating entity "bancoRegistradores" for hierarchy "bancoRegistradores:bancoReg" File: /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd Line: 172
Info (12128): Elaborating entity "estendeSinalGenerico" for hierarchy "estendeSinalGenerico:estendeSinal" File: /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd Line: 183
Info (12128): Elaborating entity "LUI" for hierarchy "LUI:LUI" File: /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd Line: 187
Info (12128): Elaborating entity "muxGenerico2x1" for hierarchy "muxGenerico2x1:MUX_Prox_PC" File: /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd Line: 193
Info (12128): Elaborating entity "muxGenerico4x1" for hierarchy "muxGenerico4x1:MUX_RtRd" File: /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd Line: 207
Info (12128): Elaborating entity "muxGenerico4x1" for hierarchy "muxGenerico4x1:MUX_ULAMemoria" File: /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd Line: 231
Info (12128): Elaborating entity "debugMonitor" for hierarchy "debugMonitor:monitor" File: /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd Line: 258
Critical Warning (10920): VHDL Incomplete Partial Association warning at debugMonitor.vhd(51): port or argument "probe" has 111/511 unassociated elements File: /home/daniel/MIPS/MIPS/debugMonitor.vhd Line: 51
Info (12128): Elaborating entity "probesSourcesDebug" for hierarchy "debugMonitor:monitor|probesSourcesDebug:probe0" File: /home/daniel/MIPS/MIPS/debugMonitor.vhd Line: 51
Info (12128): Elaborating entity "altsource_probe_top" for hierarchy "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0" File: /home/daniel/MIPS/MIPS/db/ip/probesSourcesDebug/probesSourcesDebug.v Line: 23
Info (12128): Elaborating entity "altsource_probe" for hierarchy "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: /home/daniel/MIPS/MIPS/db/ip/probesSourcesDebug/submodules/altsource_probe_top.v Line: 55
Info (12130): Elaborated megafunction instantiation "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: /home/daniel/MIPS/MIPS/db/ip/probesSourcesDebug/submodules/altsource_probe_top.v Line: 55
Info (12133): Instantiated megafunction "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" with the following parameter: File: /home/daniel/MIPS/MIPS/db/ip/probesSourcesDebug/submodules/altsource_probe_top.v Line: 55
    Info (12134): Parameter "lpm_type" = "altsource_probe"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "SLD_NODE_INFO" = "4746752"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "instance_id" = ""
    Info (12134): Parameter "probe_width" = "511"
    Info (12134): Parameter "source_width" = "1"
    Info (12134): Parameter "source_initial_value" = "0"
    Info (12134): Parameter "enable_metastability" = "NO"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/daniel/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v Line: 169
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/daniel/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst" File: /home/daniel/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v Line: 205
Warning (10296): VHDL warning at altsource_probe_body.vhd(322): ignored assignment of value to null range File: /home/daniel/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 322
Warning (10296): VHDL warning at altsource_probe_body.vhd(516): ignored assignment of value to null range File: /home/daniel/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 516
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst" File: /home/daniel/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 508
Warning (10296): VHDL warning at altsource_probe_body.vhd(613): ignored assignment of value to null range File: /home/daniel/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 613
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst" File: /home/daniel/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 776
Info (12128): Elaborating entity "conversorHex7Seg" for hierarchy "conversorHex7Seg:decoder_binario0" File: /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd Line: 286
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.06.02.20:23:59 Progress: Loading sldcedeb5e4/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcedeb5e4/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/daniel/MIPS/MIPS/db/ip/sldcedeb5e4/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/daniel/MIPS/MIPS/db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/daniel/MIPS/MIPS/db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/daniel/MIPS/MIPS/db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/daniel/MIPS/MIPS/db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/daniel/MIPS/MIPS/db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/daniel/MIPS/MIPS/db/ip/sldcedeb5e4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276007): RAM logic "bancoRegistradores:bancoReg|registrador" is uninferred due to asynchronous read logic File: /home/daniel/MIPS/MIPS/bancoRegistradores.vhd Line: 50
    Info (276007): RAM logic "RAMMIPS:RAMMIPS|memRAM" is uninferred due to asynchronous read logic File: /home/daniel/MIPS/MIPS/ramMips.vhd Line: 21
    Info (276004): RAM logic "ROMMIPS:ROM|memROM" is uninferred due to inappropriate RAM size File: /home/daniel/MIPS/MIPS/romMips.vhd Line: 18
Warning (113028): 46 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 3 warnings found, and 3 warnings are reported. File: /home/daniel/MIPS/MIPS/ROMcontent.mif Line: 1
    Warning (113026): Memory Initialization File Address 16 is not initialized File: /home/daniel/MIPS/MIPS/ROMcontent.mif Line: 1
    Warning (113027): Addresses ranging from 18 to 30 are not initialized File: /home/daniel/MIPS/MIPS/ROMcontent.mif Line: 1
    Warning (113027): Addresses ranging from 32 to 63 are not initialized File: /home/daniel/MIPS/MIPS/ROMcontent.mif Line: 1
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAMMIPS|Dado_out[12]" feeding internal logic into a wire File: /home/daniel/MIPS/MIPS/ramMips.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAMMIPS|Dado_out[11]" feeding internal logic into a wire File: /home/daniel/MIPS/MIPS/ramMips.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAMMIPS|Dado_out[10]" feeding internal logic into a wire File: /home/daniel/MIPS/MIPS/ramMips.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAMMIPS|Dado_out[9]" feeding internal logic into a wire File: /home/daniel/MIPS/MIPS/ramMips.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAMMIPS|Dado_out[8]" feeding internal logic into a wire File: /home/daniel/MIPS/MIPS/ramMips.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAMMIPS|Dado_out[7]" feeding internal logic into a wire File: /home/daniel/MIPS/MIPS/ramMips.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAMMIPS|Dado_out[6]" feeding internal logic into a wire File: /home/daniel/MIPS/MIPS/ramMips.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAMMIPS|Dado_out[5]" feeding internal logic into a wire File: /home/daniel/MIPS/MIPS/ramMips.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAMMIPS|Dado_out[4]" feeding internal logic into a wire File: /home/daniel/MIPS/MIPS/ramMips.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAMMIPS|Dado_out[3]" feeding internal logic into a wire File: /home/daniel/MIPS/MIPS/ramMips.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAMMIPS|Dado_out[2]" feeding internal logic into a wire File: /home/daniel/MIPS/MIPS/ramMips.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAMMIPS|Dado_out[1]" feeding internal logic into a wire File: /home/daniel/MIPS/MIPS/ramMips.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAMMIPS|Dado_out[0]" feeding internal logic into a wire File: /home/daniel/MIPS/MIPS/ramMips.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAMMIPS|Dado_out[13]" feeding internal logic into a wire File: /home/daniel/MIPS/MIPS/ramMips.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAMMIPS|Dado_out[14]" feeding internal logic into a wire File: /home/daniel/MIPS/MIPS/ramMips.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAMMIPS|Dado_out[15]" feeding internal logic into a wire File: /home/daniel/MIPS/MIPS/ramMips.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAMMIPS|Dado_out[16]" feeding internal logic into a wire File: /home/daniel/MIPS/MIPS/ramMips.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAMMIPS|Dado_out[17]" feeding internal logic into a wire File: /home/daniel/MIPS/MIPS/ramMips.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAMMIPS|Dado_out[18]" feeding internal logic into a wire File: /home/daniel/MIPS/MIPS/ramMips.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAMMIPS|Dado_out[19]" feeding internal logic into a wire File: /home/daniel/MIPS/MIPS/ramMips.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAMMIPS|Dado_out[20]" feeding internal logic into a wire File: /home/daniel/MIPS/MIPS/ramMips.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAMMIPS|Dado_out[21]" feeding internal logic into a wire File: /home/daniel/MIPS/MIPS/ramMips.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAMMIPS|Dado_out[22]" feeding internal logic into a wire File: /home/daniel/MIPS/MIPS/ramMips.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAMMIPS|Dado_out[23]" feeding internal logic into a wire File: /home/daniel/MIPS/MIPS/ramMips.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAMMIPS|Dado_out[24]" feeding internal logic into a wire File: /home/daniel/MIPS/MIPS/ramMips.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAMMIPS|Dado_out[25]" feeding internal logic into a wire File: /home/daniel/MIPS/MIPS/ramMips.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAMMIPS|Dado_out[26]" feeding internal logic into a wire File: /home/daniel/MIPS/MIPS/ramMips.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAMMIPS|Dado_out[27]" feeding internal logic into a wire File: /home/daniel/MIPS/MIPS/ramMips.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAMMIPS|Dado_out[28]" feeding internal logic into a wire File: /home/daniel/MIPS/MIPS/ramMips.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAMMIPS|Dado_out[29]" feeding internal logic into a wire File: /home/daniel/MIPS/MIPS/ramMips.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAMMIPS|Dado_out[30]" feeding internal logic into a wire File: /home/daniel/MIPS/MIPS/ramMips.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAMMIPS|Dado_out[31]" feeding internal logic into a wire File: /home/daniel/MIPS/MIPS/ramMips.vhd Line: 13
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd Line: 21
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd Line: 21
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 20 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd Line: 22
    Warning (15610): No output dependent on input pin "KEY[2]" File: /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd Line: 22
    Warning (15610): No output dependent on input pin "KEY[3]" File: /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd Line: 22
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd Line: 23
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd Line: 23
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd Line: 23
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd Line: 23
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd Line: 23
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd Line: 23
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd Line: 23
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd Line: 23
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/daniel/MIPS/MIPS/MIPS_FINAL.vhd Line: 23
Info (21057): Implemented 5335 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 5264 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings
    Info: Peak virtual memory: 517 megabytes
    Info: Processing ended: Thu Jun  2 20:24:13 2022
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:01:02


