john john hay professor electr engin comput scienc eec bldg room univers michigan beal avenu ann arbor usa telephon fax mail eec umich background john hay professor eec univers michigan prior faculti univers southern california lo angel teach conduct research area comput aid design test digit system comput architectur vlsi design fault toler comput found director michigan advanc comput architectur laboratori prof hay author book includ comput architectur organ mcgraw hill layout minim cell kluwer introduct digit logic design addison weslei numer technic paper receiv degre nation univers degre univers illinoi urbana champaign prof hay fellow ieee member acm sigma current research group conduct research topic hierarch test digit circuit built test design verif fault toler architectur safeti critic applic design field programm gate arrai fpga autom layout method cell high level time analysi research sponsor darpa nsf industri organ inform list recent public darpa sponsor project hardwar design verif microprocessor recent public hay structur fault toler vlsi base system proc great lake symp vlsi notr dame march hay optim test design vlsi design special issu digit hardwar test vol hay connect fault toler multipl bu system proc fault toler comput symp austin tex june hay effici test respons compress multipl output circuit proc int test conf washington oct hay cumul balanc test logic circuit ieee tran vlsi system vol march hansen hay high level test gener physic induc fault proc vlsi test symp princeton hansen hay high level test gener symbol schedul proc int test conf washington oct murrai hay optim space compact test respons proc int test conf washington oct hay technolog map field programm gate arrai integ program proc int conf comput aid design san jose calif nov hay design verif simul automat test pattern gener proc int conf comput aid design san jose calif nov hay hierarch time analysi condit delai proc int conf comput aid design san jose calif nov hay node fault toler graph network vol hay balanc test balanc testabl design logic circuit journal electron test vol hay testabl converg tree circuit ieee tran comput vol aug gupta hay cell layout gener integr fold proc european design test conf pari march hay design fast easili testabl proc vlsi test symp princeton april current graduat student eec umich eec umich eec umich gupta eec umich kim eec umich eec umich recent graduat student brian murrai graduat thesi titl hierarch test test modul current posit gener motor research lab warren ronald ec cmu graduat thesi titl design test regular circuit current posit assist professor ec carnegi mellon univers pittsburgh hung att graduat thesi titl fault toler interconnect network multiprocessor current posit bell laboratori middletown graduat thesi titl test respons compact built test current posit assist professor boston univers boston michael caen engin umich graduat thesi titl test driven transform logic design current posit system engin mark hansen graduat thesi titl symbol function test gener guarante low level fault detect current posit electron
