Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Jul 24 12:17:19 2019
| Host         : DESKTOP-SFCC8J7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file p_best_control_sets_placed.rpt
| Design       : p_best
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            1 |
|      9 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             127 |           43 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | WR_i_1_n_0               |                  |                1 |              1 |
|  clk_IBUF_BUFG |                          |                  |                1 |              4 |
|  clk_IBUF_BUFG | cpt_address[0]_i_1_n_0   |                  |                3 |              9 |
|  clk_IBUF_BUFG | array_in[1][7]_i_1_n_0   |                  |                8 |             24 |
|  clk_IBUF_BUFG | fitness_save[17]_i_1_n_0 |                  |               15 |             42 |
|  clk_IBUF_BUFG | address[8]_i_1_n_0       |                  |               16 |             51 |
+----------------+--------------------------+------------------+------------------+----------------+


