// Seed: 35591896
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wand id_3 = 1;
endmodule
module module_1 (
    inout wor id_0,
    output tri1 id_1,
    input wand id_2,
    output uwire id_3,
    input supply0 id_4,
    input tri1 id_5,
    output wor id_6,
    output uwire id_7,
    output tri0 id_8,
    input supply0 id_9,
    input tri1 id_10,
    output supply1 id_11
);
  uwire id_13 = 1;
  uwire id_14 = 1'b0;
  assign id_6 = 1;
  initial @(posedge 1);
  wire id_15;
  assign id_14 = id_0;
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_13
  );
  wire id_17;
endmodule
