https://scholar.google.com/citations?hl=en&user=e7V7-gEAAAAJ
Total Citations = 53468

1. Light field photography with a hand-held plenoptic camera
Citations:2003
Authors: R Ng, M Levoy, M Brédif, G Duval, M Horowitz, P Hanrahan
Publication: Computer Science Technical Report CSTR 2 (11), 1-11

2. The future of wires
Citations:1582
Authors: R Ho, KW Mai, MA Horowitz
Publication: Proceedings of the IEEE 89 (4), 490-504

3. The stanford dash multiprocessor
Citations:1326
Authors: D Lenoski, J Laudon, K Gharachorloo, WD Weber, A Gupta, J Hennessy, ...
Publication: Computer 25 (3), 63-79

4. High performance imaging using large camera arrays
Citations:1045
Authors: B Wilburn, N Joshi, V Vaish, EV Talvala, E Antunez, A Barth, A Adams, ...
Publication: ACM Transactions on Graphics (TOG) 24 (3), 765-776

5. "Signal Delays in RC Tree Networks,"
Citations:983
Authors: J Rubinstein, P Penfield, M Horowitz
Publication: IEEE Transactions on Computer Aided Design 2 (3), 202-211

6. The stanford flash multiprocessor
Citations:978
Authors: J Kuskin, D Ofelt, M Heinrich, J Heinlein, R Simoni, K Gharachorloo, ...
Publication: ACM SIGARCH Computer Architecture News 22 (2), 302-313

7. EIE: efficient inference engine on compressed deep neural network
Citations:904
Authors: S Han, X Liu, H Mao, J Pu, A Pedram, MA Horowitz, WJ Dally
Publication: 2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture …

8. Architectural support for copy and tamper resistant software
Citations:855
Authors: D Lie, C Thekkath, M Mitchell, P Lincoln, D Boneh, J Mitchell, M Horowitz
Publication: Acm Sigplan Notices 35 (11), 168-177

9. Energy dissipation in general purpose microprocessors
Citations:795
Authors: R Gonzalez, M Horowitz
Publication: IEEE Journal of solid-state circuits 31 (9), 1277-1284

10. An evaluation of directory schemes for cache coherence
Citations:783
Authors: A Agarwal, R Simoni, J Hennessy, M Horowitz
Publication: ACM SIGARCH Computer Architecture News 16 (2), 280-298

11. Light field microscopy
Citations:699
Authors: M Levoy, R Ng, A Adams, M Footer, M Horowitz
Publication: ACM Transactions on Graphics (TOG) 25 (3), 924-934

12. Supply and threshold voltage scaling for low power CMOS
Citations:692
Authors: R Gonzalez, BM Gordon, MA Horowitz
Publication: IEEE Journal of Solid-State Circuits 32 (8), 1210-1216

13. Integrated circuit I/O using high performance bus interface
Citations:641
Authors: M Farmwald, M Horowitz
Publication: US Patent 5,319,755

14. Understanding sources of inefficiency in general-purpose chips
Citations:586
Authors: R Hameed, W Qadeer, M Wachs, O Azizi, A Solomatnikov, BC Lee, ...
Publication: ACM SIGARCH Computer Architecture News 38 (3), 37-47

15. A graph-oriented model for articulation of ontology interdependencies
Citations:562
Authors: P Mitra, G Wiederhold, M Kersten
Publication: International Conference on Extending Database Technology, 86-100

16. Forwarding metamorphosis: Fast programmable match-action processing in hardware for SDN
Citations:551
Authors: P Bosshart, G Gibb, HS Kim, G Varghese, N McKeown, M Izzard, F Mujica, ...
Publication: ACM SIGCOMM Computer Communication Review 43 (4), 99-110

17. A semidigital dual delay-locked loop
Citations:542
Authors: S Sidiropoulos, MA Horowitz
Publication: IEEE Journal of Solid-State Circuits 32 (11), 1683-1692

18. Clustered voltage scaling technique for low-power design
Citations:522
Authors: K Usami, M Horowitz
Publication: ISLPD 95, 3-8

19. Smart memories: A modular reconfigurable architecture
Citations:507
Authors: K Mai, T Paaske, N Jayasena, R Ho, WJ Dally, M Horowitz
Publication: ACM SIGARCH Computer Architecture News 28 (2), 161-171

20. Low-power digital design
Citations:492
Authors: M Horowitz, T Indermaur, R Gonzalez
Publication: Proceedings of 1994 IEEE symposium on low power electronics, 8-11

21. Tiny Tera: a packet switch core
Citations:456
Authors: N McKeown, M Izzard, A Mekkittikul, W Ellersick, M Horowitz
Publication: IEEE micro 17 (1), 26-33

22. Apparatus for synchronously generating clock signals in a data processing system
Citations:440
Authors: M Farmwald, M Horowitz
Publication: US Patent 5,243,703

23. Precise delay generation using coupled oscillators
Citations:426
Authors: JG Maneatis, MA Horowitz
Publication: IEEE Journal of Solid-State Circuits 28 (12), 1273-1282

24. Electrical current source circuitry for a bus
Citations:414
Authors: MA Horowitz, JA Gasbarro, W Leung
Publication: US Patent 5,254,883

25. An analytical cache model
Citations:410
Authors: A Agarwal, J Hennessy, M Horowitz
Publication: ACM Transactions on Computer Systems (TOCS) 7 (2), 184-215

26. 1.1 computing's energy problem (and what we can do about it)
Citations:403
Authors: M Horowitz
Publication: 2014 IEEE International Solid-State Circuits Conference Digest of Technical …

27. Method and circuitry for minimizing clock-data skew in a bus system
Citations:392
Authors: JA Gasbarro, MA Horowitz, RM Barth, WKM Lee, W Leung, PM Farmwald
Publication: US Patent 5,432,823

28. Scaling, power, and the future of CMOS
Citations:371
Authors: M Horowitz, E Alon, D Patil, S Naffziger, R Kumar, K Bernstein
Publication: IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest., 7 …

29. Cortical representations of olfactory input by trans-synaptic tracing
Citations:357
Authors: K Miyamichi, F Amat, F Moussavi, C Wang, I Wickersham, NR Wall, ...
Publication: Nature 472 (7342), 191

30. High speed bus system
Citations:350
Authors: MA Horowitz, WKM Lee
Publication: US Patent 5,355,391

31. Cache performance of operating system and multiprogramming workloads
Citations:349
Authors: A Agarwal, J Hennessy, M Horowitz
Publication: ACM Transactions on Computer Systems (TOCS) 6 (4), 393-431

32. Scaling internet routers using optics
Citations:322
Authors: I Keslassy, ST Chuang, K Yu, D Miller, M Horowitz, O Solgaard, ...
Publication: Proceedings of the 2003 conference on Applications, technologies …

33. A portable digital DLL for high-speed CMOS interface circuits
Citations:316
Authors: BW Garlepp, KS Donnelly, J Kim, PS Chau, JL Zerbe, C Huang, CV Tran, ...
Publication: IEEE Journal of Solid-State Circuits 34 (5), 632-644

34. Equalization and clock recovery for a 2.5-10-Gb/s 2-PAM/4-PAM backplane transceiver cell
Citations:313
Authors: JL Zerbe, CW Werner, V Stojanovic, F Chen, J Wei, G Tsang, D Kim, ...
Publication: IEEE Journal of Solid-State Circuits 38 (12), 2121-2130

35. Delay-locked loop circuitry for clock delay adjustment
Citations:313
Authors: KS Donnelly, PS Chau, MA Horowitz, TH Lee, MG Johnson, BC Lau, L Yu, ...
Publication: US Patent 6,125,157

36. Dual photography
Citations:312
Authors: P Sen, B Chen, G Garg, SR Marschner, M Horowitz, M Levoy, H Lensch
Publication: ACM Transactions on Graphics (TOG) 24 (3), 745-755

37. Integrating receiver with precharge circuitry
Citations:308
Authors: JL Zerbe, BW Garlepp, PS Chau, KS Donnelly, MA Horowitz, ...
Publication: US Patent 8,199,859

38. ATUM: A new technique for capturing address traces using microcode
Citations:301
Authors: A Agarwal, RL Sites, M Horowitz
Publication: ACM SIGARCH Computer Architecture News 14 (2), 119-127

39. Microscopy arrangements and approaches
Citations:299
Authors: MS Levoy, YR Ng, MA Horowitz
Publication: US Patent 7,723,662

40. Method and circuitry for clock synchronization
Citations:295
Authors: W Leung, MA Horowitz
Publication: US Patent 5,485,490

41. Memory circuitry having bus interface for receiving information in packets and access time registers
Citations:294
Authors: M Farmwald, M Horowitz
Publication: US Patent 5,606,717

42. Limits on multiple instruction issue
Citations:291
Authors: MD Smith, M Johnson, MA Horowitz
Publication: ACM SIGARCH Computer Architecture News 17 (2), 290-302

43. Imaging arrangements and methods therefor
Citations:287
Authors: YR Ng, PM Hanrahan, MS Levoy, MA Horowitz
Publication: US Patent 7,936,392

44. Bus system optimization
Citations:278
Authors: JLV Zerbe, KS Donnelly, S Sidiropoulos, DC Stark, MA Horowitz, L Yu, ...
Publication: US Patent 6,643,787

45. A zero-overhead self-timed 160-ns 54-b CMOS divider
Citations:274
Authors: TE Williams, MA Horowitz
Publication: IEEE Journal of Solid-State Circuits 26 (11), 1651-1661

46. A 14-mW 6.25-Gb/s transceiver in 90-nm CMOS
Citations:273
Authors: J Poulton, R Palmer, AM Fuller, T Greer, J Eyles, WJ Dally, M Horowitz
Publication: IEEE Journal of Solid-State Circuits 42 (12), 2745-2757

47. A 0.3-/spl mu/m CMOS 8-Gb/s 4-PAM serial link transceiver
Citations:270
Authors: R Farjad-Rad, CKK Yang, MA Horowitz
Publication: IEEE Journal of Solid-State Circuits 35 (5), 757-764

48. Memory module having memory devices containing internal device ID registers and method of initializing same
Citations:268
Authors: M Farmwald, M Horowitz
Publication: US Patent 5,928,343

49. Apparatus and method for topography dependent signaling
Citations:267
Authors: MA Horowitz, RM Barth, CE Hampel, A Moncayo, KS Donnelly, JL Zerbe
Publication: US Patent 6,321,282

50. Boosting beyond static scheduling in a superscalar processor
Citations:264
Authors: MD Smith, MS Lam, MA Horowitz
Publication: ACM SIGARCH Computer Architecture News 18 (2SI), 344-354

51. Implementing an untrusted operating system on trusted hardware
Citations:258
Authors: D Lie, CA Thekkath, M Horowitz
Publication: ACM SIGOPS Operating Systems Review 37 (5), 178-192

52. Light field video camera
Citations:254
Authors: BS Wilburn, M Smulski, HHK Lee, MA Horowitz
Publication: Media Processors 2002 4674, 29-36

53. The implementation of a 2-core, multi-threaded Itanium family processor
Citations:250
Authors: S Naffziger, B Stackhouse, T Grutkowski, D Josephson, J Desai, E Alon, ...
Publication: IEEE Journal of Solid-state circuits 41 (1), 197-209

54. A replica technique for wordline and sense control in low-power SRAM's
Citations:249
Authors: BS Amrutur, MA Horowitz
Publication: IEEE Journal of solid-state circuits 33 (8), 1208-1219

55. Modeling and analysis of high-speed links
Citations:245
Authors: V Stojanovic, M Horowitz
Publication: Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003 …

56. A 0.5-/spl mu/m CMOS 4.0-Gbit/s serial link transceiver with data recovery using oversampling
Citations:242
Authors: CKK Yang, R Farjad-Rad, MA Horowitz
Publication: IEEE Journal of Solid-State Circuits 33 (5), 713-722

57. High-speed electrical signaling: Overview and limitations
Citations:239
Authors: M Horowitz, CKK Yang, S Sidiropoulos
Publication: IEEE Micro 18 (1), 12-24

58. 3.1 Sequence searches-challenges
Citations:229
Authors: SF Altschul, W Gish, W Miller, EW Myers, DJ Lipman
Publication: Molecular biology 215, 403-410

59. A fully digital, energy-efficient, adaptive power-supply regulator
Citations:224
Authors: GY Wei, M Horowitz
Publication: IEEE Journal of solid-state Circuits 34 (4), 520-528

60. Methods for true energy-performance optimization
Citations:223
Authors: D Markovic, V Stojanovic, B Nikolic, MA Horowitz, RW Brodersen
Publication: IEEE Journal of Solid-State Circuits 39 (8), 1282-1293

61. Towards energy-proportional datacenter memory with mobile DRAM
Citations:222
Authors: KT Malladi, FA Nothaft, K Periyathambi, BC Lee, C Kozyrakis, M Horowitz
Publication: 2012 39th Annual International Symposium on Computer Architecture (ISCA), 37-48

62. Synthetic aperture confocal imaging
Citations:215
Authors: M Levoy, B Chen, V Vaish, M Horowitz, I McDowall, M Bolas
Publication: ACM Transactions on Graphics (ToG) 23 (3), 825-834

63. Speed and Power Scaling of SRAM's
Citations:214
Authors: BS Amrutur, MA Horowitz
Publication: IEEE journal of solid-state circuits 35 (2), 175-185

64. Apparatus and method for capturing a scene using staggered triggering of dense camera arrays
Citations:212
Authors: B Wilburn, N Joshi, MC Levoy, M Horowitz
Publication: US Patent 8,027,531

65. Architecture validation for processors
Citations:212
Authors: RC Ho, CH Yang, MA Horowitz, DL Dill
Publication: ACM SIGARCH Computer Architecture News 23 (2), 404-413

66. Skew-tolerant domino circuits
Citations:201
Authors: D Harris, MA Horowitz
Publication: IEEE Journal of Solid-State Circuits 32 (11), 1702-1711

67. Performance tradeoffs in cache design
Citations:199
Authors: S Przybylski, M Horowitz, J Hennessy
Publication: [1988] The 15th Annual International Symposium on Computer Architecture …

68. Circuits and techniques for high-resolution measurement of on-chip power supply noise
Citations:198
Authors: E Alon, V Stojanovic, MA Horowitz
Publication: IEEE Journal of Solid-State Circuits 40 (4), 820-828

69. Timing models for MOS circuits
Citations:196
Authors: MA Horowitz
Publication: Stanford University

70. High-speed videography using a dense camera array
Citations:191
Authors: B Wilburn, N Joshi, V Vaish, M Levoy, M Horowitz
Publication: Proceedings of the 2004 IEEE Computer Society Conference on Computer Vision …

71. Adaptive bandwidth DLLs and PLLs using regulated supply CMOS buffers
Citations:190
Authors: S Sidiropoulos, D Liu, J Kim, G Wei, M Horowitz
Publication: 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No …

72. IRSIM: An incremental MOS switch-level simulator
Citations:189
Authors: A Salz, M Horowitz
Publication: Proceedings of the 26th ACM/IEEE design automation conference, 173-178

73. A 700-Mb/s/pin CMOS signaling interface using current integrating receivers
Citations:185
Authors: S Sidiropoulos, M Horowitz
Publication: IEEE Journal of Solid-State Circuits 32 (5), 681-690

74. Defining the computational structure of the motion detector in Drosophila
Citations:184
Authors: DA Clark, L Bursztyn, MA Horowitz, MJ Schnitzer, TR Clandinin
Publication: Neuron 70 (6), 1165-1177

75. Digital circuit optimization via geometric programming
Citations:182
Authors: SP Boyd, SJ Kim, DD Patil, MA Horowitz
Publication: Operations research 53 (6), 899-932

76. The performance impact of flexibility in the Stanford FLASH multiprocessor
Citations:181
Authors: M Heinrich, J Kuskin, D Ofelt, J Heinlein, J Baxter, JP Singh, R Simoni, ...
Publication: ACM SIGPLAN Notices 29 (11), 274-285

77. A 0.4-/spl mu/m CMOS 10-Gb/s 4-PAM pre-emphasis serial link transmitter
Citations:180
Authors: R Farjad-Rad, CKK Yang, MA Horowitz, TH Lee
Publication: IEEE Journal of Solid-State Circuits 34 (5), 580-585

78. The Frankencamera: an experimental platform for computational photography
Citations:177
Authors: A Adams, EV Talvala, SH Park, DE Jacobs, B Ajdin, N Gelfand, J Dolson, ...
Publication: ACM Transactions on Graphics (TOG) 29 (4), 29

79. Convolution engine: balancing efficiency & flexibility in specialized computing
Citations:175
Authors: W Qadeer, R Hameed, O Shacham, P Venkatesan, C Kozyrakis, ...
Publication: ACM SIGARCH Computer Architecture News 41 (3), 24-35

80. A 10-GHz global clock distribution using coupled standing-wave oscillators
Citations:173
Authors: F O'Mahony, CP Yue, MA Horowitz, SS Wong
Publication: IEEE Journal of Solid-State Circuits 38 (11), 1813-1820

81. Integrated circuit I/O using a high performance bus interface
Citations:173
Authors: M Farmwald, M Horowitz
Publication: US Patent 5,638,334

82. A low power switching power supply for self-clocked systems
Citations:169
Authors: GY Wei, M Horowitz
Publication: Proceedings of 1996 International Symposium on Low Power Electronics and …

83. Method and apparatus for multi-level signaling
Citations:165
Authors: MA Horowitz, SC Best, WF Stonecypher
Publication: US Patent 7,142,612

84. Delay locked loop circuitry for clock delay adjustment
Citations:164
Authors: KS Donnelly, PS Chau, MA Horowitz, TH Lee, MG Johnson, BC Lau, L Yu, ...
Publication: US Patent 6,539,072

85. Adaptive supply serial links with sub-1-V operation and per-pin clock recovery
Citations:164
Authors: J Kim, MA Horowitz
Publication: IEEE Journal of Solid-State Circuits 37 (11), 1403-1413

86. A 0.8-/spl mu/m CMOS 2.5 Gb/s oversampling receiver and transmitter for serial links
Citations:164
Authors: CKK Yang, MA Horowitz
Publication: IEEE Journal of Solid-State Circuits 31 (12), 2015-2023

87. Method of operating a synchronous memory device
Citations:162
Authors: M Farmwald, M Horowitz
Publication: US Patent 6,101,152

88. Efficient superscalar performance through boosting
Citations:160
Authors: MD Smith, M Horowitz, MS Lam
Publication: ACM SIGPLAN Notices 27 (9), 248-259

89. SPIM: a pipelined 64* 64-bit iterative multiplier
Citations:160
Authors: MR Santoro, MA Horowitz
Publication: IEEE Journal of Solid-State Circuits 24 (2), 487-493

90. Autonomous dual-mode (PAM2/4) serial link transceiver with adaptive equalization and data recovery
Citations:159
Authors: V Stojanovic, A Ho, BW Garlepp, F Chen, J Wei, G Tsang, E Alon, ...
Publication: IEEE Journal of Solid-State Circuits 40 (4), 1012-1026

91. CPU DB: recording microprocessor history
Citations:158
Authors: A Danowitz, K Kelley, J Mao, JP Stevenson, M Horowitz
Publication: Communications of the ACM 55 (4), 55-63

92. A variable-frequency parallel I/O interface with adaptive power-supply regulation
Citations:158
Authors: GY Wei, J Kim, D Liu, S Sidiropoulos, MA Horowitz
Publication: IEEE Journal of Solid-State Circuits 35 (11), 1600-1610

93. Synchronous memory device having an internal register
Citations:158
Authors: M Farmwald, M Horowitz
Publication: US Patent 5,954,804

94. Replica compensated linear regulators for supply-regulated phase-locked loops
Citations:155
Authors: E Alon, J Kim, S Pamarti, K Chang, M Horowitz
Publication: IEEE Journal of Solid-State Circuits 41 (2), 413-424

95. Partial response receiver
Citations:153
Authors: VM Stojanovic, MA Horowitz, JL Zerbe, A Bessios, ACC Ho, JC Wei, ...
Publication: US Patent 7,397,848

96. How scaling will change processor architecture
Citations:153
Authors: M Horowitz, W Dally
Publication: 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No …

97. Apparatus and method for topography dependent signaling
Citations:153
Authors: MA Horowitz, RM Barth, CE Hampel, A Moncayo, KS Donnelly, JL Zerbe
Publication: US Patent 6,516,365

98. Low-power SRAM design using half-swing pulse-mode techniques
Citations:153
Authors: KW Mai, T Mori, BS Amrutur, R Ho, B Wilburn, MA Horowitz, I Fukushi, ...
Publication: IEEE Journal of Solid-State Circuits 33 (11), 1659-1671

99. Variable imaging arrangements and methods therefor
Citations:151
Authors: YR Ng, PM Hanrahan, MA Horowitz, MS Levoy
Publication: US Patent 8,248,515

100. Energy-performance tradeoffs in processor architecture and circuit design: a marginal cost analysis
Citations:150
Authors: O Azizi, A Mahesri, BC Lee, SJ Patel, M Horowitz
Publication: ACM SIGARCH Computer Architecture News 38 (3), 26-36

101. A 90 nm CMOS 16 Gb/s transceiver for optical interconnects
Citations:150
Authors: S Palermo, A Emami-Neyestanak, M Horowitz
Publication: IEEE Journal of Solid-State Circuits 43 (5), 1235-1246

102. Method and apparatus for power control in devices
Citations:150
Authors: FA Ware, JA Gasbarro, JB Dillon, MM Griffin, RM Barth, MA Horowitz
Publication: US Patent 5,337,285

103. Interleaving: A multithreading technique targeting multiprocessors and workstations
Citations:149
Authors: J Laudon, A Gupta, M Horowitz
Publication: ACM SIGPLAN Notices 29 (11), 308-318

104. Energy-efficient floating-point unit design
Citations:146
Authors: S Galal, M Horowitz
Publication: IEEE Transactions on computers 60 (7), 913-922

105. FLASH vs.(simulated) FLASH: Closing the simulation loop
Citations:144
Authors: J Gibson, R Kunz, D Ofelt, M Horowitz, J Hennessy, M Heinrich
Publication: ACM SIGARCH Computer Architecture News 28 (5), 49-58

106. Memory system including a plurality of memory devices and a transceiver device
Citations:143
Authors: M Farmwald, M Horowitz
Publication: US Patent 6,185,644

107. Integrated circuit I/O using a high performance bus interface
Citations:143
Authors: M Farmwald, M Horowitz
Publication: US Patent 5,915,105

108. Integrated circuit with timing adjustment mechanism and method
Citations:142
Authors: JL Zerbe, KS Donnelly, S Sidiropoulos, DC Stark, MA Horowitz, L Yu, ...
Publication: US Patent 6,950,956

109. Efficient on-chip global interconnects
Citations:141
Authors: R Ho, K Mai, M Horowitz
Publication: 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No …

110. Synthetic aperture focusing using a shear-warp factorization of the viewing transform
Citations:139
Authors: V Vaish, G Garg, EV Talvala, E Antunez, B Wilburn, M Horowitz, M Levoy
Publication: 2005 IEEE Computer Society Conference on Computer Vision and Pattern …

111. Comparing memory systems for chip multiprocessors
Citations:138
Authors: J Leverich, H Arakida, A Solomatnikov, A Firoozshahian, M Horowitz, ...
Publication: ACM SIGARCH Computer Architecture News 35 (2), 358-368

112. Memory device having write latency
Citations:137
Authors: M Farmwald, M Horowitz
Publication: US Patent 6,314,051

113. Synchronous memory device
Citations:135
Authors: M Farmwald, M Horowitz
Publication: US Patent 5,995,443

114. An efficient digital sliding controller for adaptive power-supply regulation
Citations:134
Authors: J Kim, MA Horowitz
Publication: IEEE Journal of solid-state circuits 37 (5), 639-647

115. Synchronous memory device having a programmable register and method of controlling same
Citations:134
Authors: M Farmwald, M Horowitz
Publication: US Patent 5,953,263

116. Testing timing parameters of high speed integrated circuit devices
Citations:134
Authors: JA Gasbarro, MA Horowitz
Publication: US Patent 5,268,639

117. Methods for true power minimization
Citations:132
Authors: RW Brodersen, MA Horowitz, D Markovic, B Nikolic, V Stojanovic
Publication: Proceedings of the 2002 IEEE/ACM international conference on Computer-aided …

118. Method and apparatus for implementing refresh in a synchronous DRAM system
Citations:132
Authors: FA Ware, JA Gasbarro, JB Dillon, MP Farmwald, MA Horowitz, MM Griffin
Publication: US Patent 5,446,696

119. Specifying and verifying hardware for tamper-resistant software
Citations:130
Authors: D Lie, J Mitchell, CA Thekkath, M Horowitz
Publication: 2003 Symposium on Security and Privacy, 2003., 166-177

120. Method of operating a memory device having write latency
Citations:130
Authors: M Farmwald, M Horowitz
Publication: US Patent 6,266,285

121. Method of operating a synchronous memory device having a variable data output length
Citations:130
Authors: M Farmwald, M Horowitz
Publication: US Patent 6,032,214

122. Memory device with a phase locked loop circuitry
Citations:130
Authors: M Farmwald, M Horowitz
Publication: US Patent 5,657,481

123. Synchronous memory device having a delay time register and method of operating same
Citations:129
Authors: M Farmwald, M Horowitz
Publication: US Patent 6,038,195

124. The future of wires
Citations:127
Authors: M Horowitz, R Ho, K Mai
Publication: STANFORD UNIV CA CENTER FOR INTEGRATEDSYSTEMS

125. Calibrated data communication system and method
Citations:126
Authors: JL Zerbe, KS Donnelly, S Sidiropoulos, DC Stark, MA Horowitz, L Yu, ...
Publication: US Patent 7,042,914

126. A 0.4-4-Gb/s CMOS quad transceiver cell using on-chip regulated dual-loop PLLs
Citations:126
Authors: KYK Chang, J Wei, C Huang, S Li, K Donnelly, M Horowitz, Y Li, ...
Publication: IEEE Journal of Solid-State Circuits 38 (5), 747-754

127. SRT division architectures and implementations
Citations:126
Authors: DL Harris, SF Oberman, MA Horowitz
Publication: Proceedings 13th IEEE Sympsoium on Computer Arithmetic, 18-25

128. Method and apparatus for calibrating a multi-level current mode driver having a plurality of source calibration signals
Citations:124
Authors: C Werner, M Horowitz, P Chau, S Best, S Sidiropoulos
Publication: US Patent 7,456,778

129. Markov random field based automatic image alignment for electron tomography
Citations:124
Authors: F Amat, F Moussavi, LR Comolli, G Elidan, KH Downing, M Horowitz
Publication: Journal of structural biology 161 (3), 260-275

130. Self-timed logic using current-sensing completion detection (CSCD)
Citations:124
Authors: ME Dean, DL Dill, M Horowitz
Publication: Journal of VLSI signal processing systems for signal, image and video …

131. Rounding algorithms for IEEE multipliers
Citations:124
Authors: MR Santoro, G Bewick, MA Horowitz
Publication: Proceedings of 9th symposium on computer arithmetic, 176-183

132. Method and apparatus for controlling a synchronous memory device
Citations:123
Authors: M Farmwald, M Horowitz
Publication: US Patent 6,260,097

133. Resistance extraction from mask layout data
Citations:123
Authors: M Horowitz, RW Dutton
Publication: IEEE transactions on computer-aided design of integrated circuits and …

134. Method of operating a memory having a variable data output length and a programmable register
Citations:120
Authors: M Farmwald, M Horowitz
Publication: US Patent 6,034,918

135. Memory device which samples data after an amount of time transpires
Citations:119
Authors: M Farmwald, M Horowitz
Publication: US Patent 6,584,037

136. Dual clocked synchronous memory device having a delay time register and method of operating same
Citations:118
Authors: M Farmwald, M Horowitz
Publication: US Patent 6,035,365

137. Tetris: Scalable and efficient neural network acceleration with 3d memory
Citations:117
Authors: M Gao, J Pu, X Yang, M Horowitz, C Kozyrakis
Publication: ACM SIGARCH Computer Architecture News 45 (1), 751-764

138. A 2.4 Gb/s/pin simultaneous bidirectional parallel link with per-pin skew compensation
Citations:117
Authors: E Yeung, MA Horowitz
Publication: IEEE Journal of Solid-State Circuits 35 (11), 1619-1628

139. Correction of optical aberrations
Citations:111
Authors: YR Ng, PM Hanrahan, MA Horowitz, MS Levoy
Publication: US Patent 8,243,157

140. A semi-digital DLL with unlimited phase shift capability and 0.08-400 MHz operating range
Citations:111
Authors: S Sidiropoulos, M Horowitz
Publication: 1997 IEEE International Solids-State Circuits Conference. Digest of …

141. Integrated circuit I/O using a high performance bus interface
Citations:111
Authors: M Farmwald, M Horowitz
Publication: US Patent 5,473,575

142. Circuit techniques for 1.5-V power supply flash memory
Citations:109
Authors: N Otsuka, MA Horowitz
Publication: IEEE Journal of Solid-State Circuits 32 (8), 1217-1230

143. A serial-link transceiver based on 8-GSamples/s A/D and D/A converters in 0.25-m CMOS
Citations:108
Authors: CKK Yang, V Stojanovic, S Modjtahedi, MA Horowitz, WF Ellersick
Publication: IEEE J. Solid-State Circuits 36 (11), 1684-1692

144. A 500-megabyte/s data-rate 4.5 M DRAM
Citations:108
Authors: N Kushiyama, S Ohshima, D Stark, H Noji, K Sakurai, S Takase, ...
Publication: IEICE TRANSACTIONS on Electronics 76 (5), 830-838

145. MIPS-X: A 20-MIPS peak, 32-bit microprocessor with on-chip cache
Citations:108
Authors: M Horowitz, P Chow, D Stark, RT Simoni, A Salz, S Przybylski, ...
Publication: IEEE Journal of Solid-State Circuits 22 (5), 790-799

146. Informing memory operations: Providing memory performance feedback in modern processors
Citations:105
Authors: M Horowitz, M Martonosi, TC Mowry, MD Smith
Publication: ACM SIGARCH Computer Architecture News 24 (2), 260-270

147. Integrated circuit heating to effect in-situ annealing
Citations:104
Authors: IP Shaeffer, GB Bronner, BS Haukness, KS Donnelly, FA Ware, ...
Publication: US Patent 8,344,475

148. Techniques to reduce power in fast wide memories [CMOS SRAMs]
Citations:104
Authors: BS Amrutur, M Horowitz
Publication: Proceedings of 1994 IEEE Symposium on Low Power Electronics, 92-93

149. A 4-ns 4K* 1-bit two-port BiCMOS SRAM
Citations:103
Authors: TS Yang, MA Horowitz, BA Wooley
Publication: IEEE Journal of Solid-State Circuits 23 (5), 1030-1040

150. Static control logic for microfluidic devices using pressure-gain valves
Citations:102
Authors: JA Weaver, J Melin, D Stark, SR Quake, MA Horowitz
Publication: Nature Physics 6 (3), 218

151. Compensation for multimode fiber dispersion by adaptive optics
Citations:101
Authors: X Shen, JM Kahn, MA Horowitz
Publication: Optics letters 30 (22), 2985-2987

152. PLL design for a 500 MB/s interface
Citations:100
Authors: M Horowitz, A Chan, J Cobrunson, J Gasbarro, T Lee, W Leung, ...
Publication: 1993 IEEE International Solid-State Circuits Conference Digest of Technical …

153. Characteristics of performance-optimal multi-level cache hierarchies
Citations:100
Authors: S Przybylski, M Horowitz, J Hennessy
Publication: ACM SIGARCH Computer Architecture News 17 (3), 114-121

154. Fast low-power decoders for RAMs
Citations:98
Authors: BS Amrutur, MA Horowitz
Publication: IEEE Journal of Solid-State Circuits 36 (10), 1506-1515

155. GAD: A 12-GS/s CMOS 4-bit A/D converter for an equalized multi-level link
Citations:97
Authors: W Ellersick, CKK Yang, M Horowitz, W Dally
Publication: 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No. 99CH36326 …

156. Darkroom: compiling high-level image processing code into hardware pipelines.
Citations:96
Authors: J Hegarty, J Brunhaver, Z DeVito, J Ragan-Kelley, N Cohen, S Bell, ...
Publication: ACM Trans. Graph. 33 (4), 144:1-144:11

157. Method of operating a memory device having a variable data input length
Citations:94
Authors: M Farmwald, M Horowitz
Publication: US Patent 6,182,184

158. The stream virtual machine
Citations:93
Authors: F Labonte, P Mattson, W Thies, I Buck, C Kozyrakis, M Horowitz
Publication: Proceedings. 13th International Conference on Parallel Architecture and …

159. Adaptive equalization and data recovery in a dual-mode (PAM2/4) serial link transceiver
Citations:93
Authors: V Stojanovic, A Ho, B Garlepp, F Chen, J Wei, E Alon, C Werner, J Zerbe, ...
Publication: 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No …

160. Memory device having a variable data output length and a programmable register
Citations:93
Authors: M Farmwald, M Horowitz
Publication: US Patent 6,426,916

161. Applications of on-chip samplers for test and measurement of integrated circuits
Citations:93
Authors: R Ho, B Amrutur, K Mai, B Wilburn, T Mori, M Horowitz
Publication: 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No …

162. Enhancing the performance of the light field microscope using wavefront coding
Citations:92
Authors: N Cohen, S Yang, A Andalman, M Broxton, L Grosenick, K Deisseroth, ...
Publication: Optics express 22 (20), 24817-24839

163. Memory device having a programmable register
Citations:91
Authors: M Farmwald, M Horowitz
Publication: US Patent 6,751,696

164. Memory device having a programmable register
Citations:91
Authors: M Farmwald, M Horowitz
Publication: US Patent 6,697,295

165. Circuitry for the delay adjustment of a clock signal
Citations:91
Authors: KS Donnelly, J Kim, BW Garlepp, MA Horowitz, TH Lee, PS Chau, ...
Publication: US Patent 5,945,862

166. Architectural Tradeoffs in the Design of MIPS-X
Citations:91
Authors: P Chow, M Horowitz
Publication: Proceedings of the 14th annual international symposium on Computer …

167. High-frequency characterization of on-chip digital interconnects
Citations:89
Authors: B Kleveland, X Qi, L Madden, T Furusawa, RW Dutton, MA Horowitz, ...
Publication: IEEE Journal of Solid-State Circuits 37 (6), 716-725

168. System having double data transfer rate and intergrated circuit therefor
Citations:88
Authors: M Farmwald, M Horowitz
Publication: US Patent 6,378,020

169. Synchronous memory device utilizing two external clocks
Citations:86
Authors: M Farmwald, M Horowitz
Publication: US Patent 6,032,215

170. Integrated circuit with built-in heating circuitry to reverse operational degeneration
Citations:85
Authors: G Bronner, BS Haukness, F Assaderaghi, MD Kellam, M Horowitz
Publication: US Patent App. 12/516,499

171. Method and apparatus for transmitting memory requests by transmitting portions of count data in adjacent words of a packet
Citations:84
Authors: RM Barth, MM Griffin, FA Ware, MA Horowitz
Publication: US Patent 5,872,996

172. A CMOS 500 Mbps/pin synchronous point to point link interface
Citations:84
Authors: S Sidiropoulos, CKK Yang, M Horowitz
Publication: Proceedings of 1994 IEEE Symposium on VLSI Circuits, 43-44

173. A 14mW 6.25 Gb/s transceiver in 90nm CMOS for serial chip-to-chip communications
Citations:83
Authors: R Palmer, J Poulton, WJ Dally, J Eyles, AM Fuller, T Greer, M Horowitz, ...
Publication: 2007 IEEE International Solid-State Circuits Conference. Digest of Technical …

174. Validation coverage analysis for complex digital designs
Citations:82
Authors: RC Ho, MA Horowitz
Publication: Proceedings of the 1996 IEEE/ACM international conference on Computer-aided …

175. Memory device having a variable data output length
Citations:81
Authors: M Farmwald, M Horowitz
Publication: US Patent 6,324,120

176. Asynchronous request/synchronous data dynamic random access memory
Citations:81
Authors: RM Barth, MA Horowitz, CE Hampel, FA Ware
Publication: US Patent 6,209,071

177. Veiling glare in high dynamic range imaging
Citations:80
Authors: EV Talvala, A Adams, M Horowitz, M Levoy
Publication: ACM Transactions on Graphics (TOG) 26 (3), 37

178. Method and apparatus for calibrating a multi-level current mode driver
Citations:80
Authors: C Werner, M Horowitz, P Chau, S Best, S Sidiropoulos
Publication: US Patent 6,772,351

179. Rethinking digital design: Why design must change
Citations:79
Authors: O Shacham, O Azizi, M Wachs, W Qadeer, Z Asgar, K Kelley, ...
Publication: IEEE micro 30 (6), 9-24

180. Design of CMOS adaptive-bandwidth PLL/DLLs: A general approach
Citations:79
Authors: J Kim, MA Horowitz, GY Wei
Publication: IEEE Transactions on Circuits and Systems II: Analog and Digital Signal …

181. Integrated circuit device having double data rate capability
Citations:78
Authors: M Farmwald, M Horowitz
Publication: US Patent 6,807,598

182. Integrated regulation for energy-efficient digital circuits
Citations:77
Authors: E Alon, M Horowitz
Publication: IEEE Journal of Solid-State Circuits 43 (8), 1795-1807

183. Circuit, apparatus and method for capturing a representation of a waveform from a clock-data recovery (CDR) unit
Citations:76
Authors: D Kim, J Zerbe, M Horowitz, W Stonecypher
Publication: US Patent 7,076,377

184. Clocking and circuit design for a parallel I/O on a first-generation CELL processor
Citations:76
Authors: K Chang, S Pamarti, K Kaviani, E Alon, X Shi, TJ Chin, J Shen, G Yip, ...
Publication: ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State …

185. Synchronous memory device having automatic precharge
Citations:76
Authors: M Farmwald, M Horowitz
Publication: US Patent 6,546,446

186. Design principles for packet parsers
Citations:75
Authors: G Gibb, G Varghese, M Horowitz, N McKeown
Publication: Architectures for Networking and Communications Systems, 13-24

187. Flash memory controller with calibrated data communication
Citations:74
Authors: JLV Zerbe, KS Donnelly, S Sidiropoulos, DC Stark, MA Horowitz, L Yu, ...
Publication: US Patent App. 10/310,999

188. High speed signaling system with adaptive transmit pre-emphasis and reflection cancellation
Citations:74
Authors: VM Stojanovic, A Ho, A Bessios, FF Chen, E Alon, MA Horowitz
Publication: US Patent 7,030,657

189. Synchronous memory device having automatic precharge
Citations:74
Authors: M Farmwald, M Horowitz
Publication: US Patent 6,564,281

190. Integrated circuit I/O using a high performance bus interface
Citations:74
Authors: M Farmwald, M Horowitz
Publication: US Patent 5,408,129

191. Method of operating a memory device having a variable data input length
Citations:73
Authors: M Farmwald, M Horowitz
Publication: US Patent 6,452,863

192. High speed signaling system with adaptive transmit pre-emphasis
Citations:72
Authors: VM Stojanovic, ACC Ho, A Bessios, FF Chen, E Alon, MA Horowitz
Publication: US Patent 7,126,378

193. Multiple interconnected ring oscillator circuit
Citations:70
Authors: JG Maneatis, MA Horowitz
Publication: US Patent 5,475,344

194. Delay stage circuitry for a ring oscillator
Citations:69
Authors: W Leung, MA Horowitz
Publication: US Patent App. 09/631,028

195. Nonvolatile memory system, semiconductor memory, and writing method
Citations:69
Authors: T Ishii, H Miwa, O Tsuchiya, S Kubono
Publication: US Patent 6,567,311

196. Composition and reuse with compiled domain-specific languages
Citations:68
Authors: AK Sujeeth, T Rompf, KJ Brown, HJ Lee, H Chafi, V Popic, M Wu, ...
Publication: European Conference on Object-Oriented Programming, 52-78

197. The design of a high-performance cache controller: a case study in asynchronous synthesis
Citations:68
Authors: SM Nowick, ME Dean, DL Dill, M Horowitz
Publication: [1993] Proceedings of the Twenty-sixth Hawaii International Conference on …

198. Soft error resilience of probabilistic inference applications
Citations:67
Authors: V Wong, M Horowitz
Publication: In Proceedings of the Workshop on System Effects of Logic Soft Errors

199. Automatic color calibration for large camera arrays
Citations:67
Authors: N Joshi, B Wilburn, V Vaish, ML Levoy, MA Horowitz
Publication: [Department of Computer Science and Engineering], University of California …

200. A self-timed chip for division
Citations:67
Authors: TE Williams, M Horowitz, RL Alverson, TS Yang
Publication: Stanford Conference on Advanced Research in VLSI, 75-96

201. Approximate reachability with BDDs using overlapping projections
Citations:66
Authors: SG Govindaraju, DL Dill, AJ Hu, AJ Hu, MA Horowitz
Publication: Proceedings of the 35th annual Design Automation Conference, 451-456

202. System having a synchronous memory device
Citations:65
Authors: M Farmwald, M Horowitz
Publication: US Patent 6,067,592

203. 19 Dynamic Pointer Allocation for Scalable Cache Coherence Directories
Citations:65
Authors: R Simoni, M Horowitz
Publication: Shared Memory Multiprocessing, 463

204. Charge-sharing models for switch-level simulation
Citations:65
Authors: CY Chu, MA Horowitz
Publication: IEEE transactions on computer-aided design of integrated circuits and …

205. Robust energy-efficient adder topologies
Citations:64
Authors: D Patil, O Azizi, M Horowitz, R Ho, R Ananthraman
Publication: 18th IEEE Symposium on Computer Arithmetic (ARITH'07), 16-28

206. Rethinking DRAM power modes for energy proportionality
Citations:63
Authors: KT Malladi, I Shaeffer, L Gopalakrishnan, D Lo, BC Lee, M Horowitz
Publication: 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, 131-142

207. Chip multiprocessor generator: automatic generation of custom and heterogeneous compute platforms
Citations:62
Authors: O Shacham
Publication: Stanford University

208. A new method for design of robust digital circuits
Citations:61
Authors: D Patil, S Yun, SJ Kim, A Cheung, M Horowitz, S Boyd
Publication: Sixth international symposium on quality electronic design (isqed'05), 676-681

209. Energy-delay tradeoffs in combinational logic using gate sizing and supply voltage optimization
Citations:60
Authors: V Stojanovic, D Markovic, B Nikolic, MA Horowitz, RW Brodersen
Publication: Proceedings of the 28th European Solid-State Circuits Conference, 211-214

210. Transmit pre-emphasis for high-speed time-division-multiplexed serial-link transceiver
Citations:59
Authors: V Stojanovic, G Ginis, MA Horowitz
Publication: 2002 IEEE International Conference on Communications. Conference Proceedings …

211. Architecture and inherent robustness of a bacterial cell-cycle control system
Citations:58
Authors: X Shen, J Collier, D Dill, L Shapiro, M Horowitz, HH McAdams
Publication: Proceedings of the National Academy of Sciences 105 (32), 11340-11345

212. Noise-tolerant signaling schemes supporting simplified timing and data recovery
Citations:58
Authors: A Ho, V Stojanovic, FF Chen, E Alon, MA Horowitz
Publication: US Patent 7,292,637

213. Design of scalable shared-memory multiprocessors: The DASH approach
Citations:58
Authors: D Lenoski, K Gharachorloo, J Laudon, A Gupta, J Hennessy, M Horowitz, ...
Publication: Digest of Papers Compcon Spring'90. Thirty-Fifth IEEE Computer Society …

214. Timing models for MOS pass networks
Citations:56
Authors: M Horowitz
Publication: Proceedings of the IEEE International Symposium on Circuits and Systems 27

215. Analog signal multiplexing for PSAPD-based PET detectors: simulation and experimental validation
Citations:55
Authors: FWY Lau, A Vandenbroucke, PD Reynolds, PD Olcott, MA Horowitz, ...
Publication: Physics in Medicine & Biology 55 (23), 7149

216. Memory module including an integrated circuit device
Citations:55
Authors: M Farmwald, M Horowitz
Publication: US Patent 7,110,322

217. Method for accessing and transmitting data to/from a memory in packets
Citations:54
Authors: M Farmwald, M Horowitz
Publication: US Patent 5,499,385

218. Managing wire scaling: a circuit perspective
Citations:53
Authors: R Ho, K Mai, M Horowitz
Publication: Proceedings of the IEEE 2003 International Interconnect Technology …

219. Method of operation of a memory controller
Citations:53
Authors: M Farmwald, M Horowitz
Publication: US Patent 6,304,937

220. 500 Mbyte/sec data-rate 512 Kbits* 9 DRAM using a novel I/O interface
Citations:53
Authors: N Kushiyama, S Ohshima, D Stark, K Sakurai, S Takase, T Furuyuma, ...
Publication: 1992 Symposium on VLSI Circuits Digest of Technical Papers, 66-67

221. Architectural and implementation tradeoffs in the design of multiple-context processors
Citations:52
Authors: J Laudon, A Gupta, M Horowitz
Publication: Multithreaded Computer Architecture: A Summary of the State of the art, 167-200

222. Memory system with error detection and retry modes of operation
Citations:49
Authors: EK Tsern, MA Horowitz, FA Ware
Publication: US Patent 7,831,882

223. High speed signaling system with adaptive transmit pre-emphasis and reflection cancellation
Citations:49
Authors: VM Stojanovic, A Ho, A Bessios, FF Chen, E Alon, MA Horowitz
Publication: US Patent 7,199,615

224. Hardware fault containment in scalable shared-memory multiprocessors
Citations:49
Authors: D Teodosiu, J Baxter, K Govil, J Chapin, M Rosenblum, M Horowitz
Publication: ACM SIGARCH Computer Architecture News 25 (2), 73-84

225. Regenerative feedback repeaters for programmable interconnections
Citations:48
Authors: I Dobbelaere, M Horowitz, A El Gamal
Publication: IEEE Journal of Solid-State Circuits 30 (11), 1246-1253

226. GABAergic lateral interactions tune the early stages of visual processing in Drosophila
Citations:47
Authors: L Freifeld, DA Clark, MJ Schnitzer, MA Horowitz, TR Clandinin
Publication: Neuron 78 (6), 1075-1089

227. A 1.6 Gb/s, 3 mW CMOS receiver for optical communication
Citations:46
Authors: A Emami-Neyestanak, D Liu, G Keeler, N Helman, M Horowitz
Publication: 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No …

228. CMOS transceiver with baud rate clock recovery for optical interconnects
Citations:45
Authors: A Emami-Neyestanak, S Palermo, HC Lee, M Horowitz
Publication: 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No …

229. Phloem-specific expression of the tobacco mosaic virus movement protein alters carbon metabolism and partitioning in transgenic potato plants
Citations:45
Authors: E Almon, M Horowitz, HL Wang, WJ Lucas, E Zamski, S Wolf
Publication: Plant Physiology 115 (4), 1599-1607

230. Random amplified polymorphic DNA markers are useful for purity determination of tomato hybrids
Citations:45
Authors: I Paran, M Horowitz, D Zamir, S Wolf
Publication: HortScience 30 (2), 377-377

231. CMOS image sensors with multi-bucket pixels for computational photography
Citations:44
Authors: G Wan, X Li, G Agranov, M Levoy, M Horowitz
Publication: IEEE Journal of Solid-State Circuits 47 (4), 1031-1042

232. Design of a 10GHz clock distribution network using coupled standing-wave oscillators
Citations:44
Authors: F O'Mahony, CP Yue, MA Horowitz, SS Wong
Publication: Proceedings of the 40th annual Design Automation Conference, 682-687

233. 10GHz clock distribution using coupled standing-wave oscillators
Citations:44
Authors: F O'Mahony, CP Yue, M Horowitz, SS Wong
Publication: 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of …

234. A 0.6/spl mu/m CMOS 4Gb/s Transceiver With Data Recovery Using Oversampling
Citations:44
Authors: CKK Yang
Publication: Symposium 1997 on VLSI Circuits, 71-72

235. Techniques for calculating currents and voltages in VLSI power supply networks
Citations:44
Authors: D Stark, M Horowitz
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

236. Informing memory operations: memory performance feedback mechanisms and their applications
Citations:43
Authors: M Horowitz, M Martonosi, TC Mowry, MD Smith
Publication: ACM Transactions on Computer Systems (TOCS) 16 (2), 170-205

237. Timing analysis including clock skew
Citations:42
Authors: D Harris, M Horowitz, D Liu
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

238. Fast, non-monte-carlo estimation of transient performance variation due to device mismatch
Citations:41
Authors: J Kim, KD Jones, MA Horowitz
Publication: IEEE Transactions on Circuits and Systems I: Regular Papers 57 (7), 1746-1755

239. Optimal linear precoding with theoretical and practical data rates in high-speed serial-link backplane communication
Citations:40
Authors: V Stojanovic, A Amirkhany, MA Horowitz
Publication: 2004 IEEE International Conference on Communications (IEEE Cat. No …

240. Microtubule organization determines axonal transport dynamics
Citations:39
Authors: S Yogev, R Cooper, R Fetter, M Horowitz, K Shen
Publication: Neuron 92 (2), 449-460

241. Opportunities for optics in integrated circuits applications
Citations:39
Authors: DAB Miller, A Bhatnagar, S Palermo, A Emami-Neyestanak, MA Horowitz
Publication: ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State …

242. Equalization of modal dispersion in multimode fiber using spatial light modulators
Citations:39
Authors: E Alon, V Stojanovic, JM Kahn, S Boyd, M Horowitz
Publication: IEEE Global Telecommunications Conference, 2004. GLOBECOM'04. 2, 1023-1029

243. Integrated circuit having memory which synchronously samples information with respect to external clock signals
Citations:39
Authors: M Farmwald, M Horowitz
Publication: US Patent 6,049,846

244. Clocking strategies in high performance processors
Citations:39
Authors: M Horowitz
Publication: 1992 Symposium on VLSI Circuits Digest of Technical Papers, 50-53

245. High-speed transmitters in 90nm CMOS for high-density optical interconnects
Citations:38
Authors: S Palermo, M Horowitz
Publication: 2006 Proceedings of the 32nd European Solid-State Circuits Conference, 508-511

246. Integrated circuit I/O using a high performance bus interface
Citations:38
Authors: M Farmwald, M Horowitz
Publication: US Patent 5,809,263

247. A 2 Gb/s asymmetric serial link for high-bandwidth packet switches
Citations:37
Authors: KKY Chang, W Ellersick, ST Chuang, S Sidiropoulos, M Izzard, D Center
Publication: Hot Interconnects V, Stanford University, 1-9

248. A pipelined 64x64b iterative array multiplier
Citations:37
Authors: M Santoro, M Horowitz
Publication: 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest …

249. Programming heterogeneous systems from an image processing DSL
Citations:35
Authors: J Pu, S Bell, X Yang, J Setter, S Richardson, J Ragan-Kelley, M Horowitz
Publication: ACM Transactions on Architecture and Code Optimization (TACO) 14 (3), 26

250. Dark memory and accelerator-rich system optimization in the dark silicon era
Citations:35
Authors: A Pedram, S Richardson, M Horowitz, S Galal, S Kvatinsky
Publication: IEEE Design & Test 34 (2), 39-50

251. Low latency multi-level communication interface
Citations:35
Authors: JL Zerbe, BW Garlepp, PS Chau, KS Donnelly, MA Horowitz, ...
Publication: US Patent 7,626,442

252. Method and apparatus for transmitting data with reduced coupling noise
Citations:35
Authors: MA Horowitz, DV Perino
Publication: US Patent 7,627,043

253. Circuit-level requirements for MOSFET-replacement devices
Citations:35
Authors: H Kam, TJ King-Liu, E Alon, M Horowitz
Publication: 2008 IEEE International Electron Devices Meeting, 1-1

254. An eight channel 35 GSample/s CMOS timing analyzer
Citations:35
Authors: D Weinlader, R Ho, CKK Yang, M Horowitz
Publication: 2000 IEEE International Solid-State Circuits Conference. Digest of Technical …

255. Improving coverage analysis and test generation for large designs
Citations:35
Authors: JP Bergmann, MA Horowitz
Publication: Proceedings of the 1999 IEEE/ACM international conference on Computer-aided …

256. On-chip instruction caches for high performance processors
Citations:35
Authors: A Agarwal, P Chow, M Horowitz, J Acken, A Salz
Publication: STANFORD UNIV CA COMPUTER SYSTEMS LAB

257. A 24 Gb/s software programmable analog multi-tone transmitter
Citations:34
Authors: A Amirkhany, A Abbasfar, J Savoj, M Jeeradit, B Garlepp, RT Kollipara, ...
Publication: IEEE Journal of Solid-State Circuits 43 (4), 999-1009

258. Circuit, apparatus and method for adjusting a duty-cycle of a clock signal in response to incoming serial data
Citations:34
Authors: J Zerbe, M Horowitz, C Werner
Publication: US Patent 7,298,807

259. Interconnect scaling implications for CAD
Citations:34
Authors: R Ho, K Mai, H Kapadia, M Horowitz
Publication: 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of …

260. A 50% noise reduction interface using low-weight coding
Citations:34
Authors: K Nakamura, MA Horowitz
Publication: 1996 Symposium on VLSI Circuits. Digest of Technical Papers, 144-145

261. Anatomically defined and functionally distinct dorsal raphe serotonin sub-systems
Citations:33
Authors: J Ren, D Friedmann, J Xiong, CD Liu, BR Ferguson, T Weerakkody, ...
Publication: Cell 175 (2), 472-487. e20

262. Avoiding game over: Bringing design to the next level
Citations:33
Authors: O Shacham, S Galal, S Sankaranarayanan, M Wachs, J Brunhaver, ...
Publication: DAC Design Automation Conference 2012, 623-629

263. Linear data recovery phase detector
Citations:33
Authors: R Farjad-Rad, M Horowitz
Publication: US Patent 7,333,578

264. Low-power dividerless frequency synthesis using aperture phase detection
Citations:33
Authors: AR Shahani, DK Shaeffer, SS Mohan, H Samavati, HR Rategh, ...
Publication: IEEE Journal of Solid-State Circuits 33 (12), 2232-2239

265. Improving CDR performance via estimation
Citations:32
Authors: H Lee, A Bansal, Y Frans, J Zerbe, S Sidiropoulos, M Horowitz
Publication: 2006 IEEE International Solid State Circuits Conference-Digest of Technical …

266. Common-mode backchannel signaling system for differential high-speed links
Citations:32
Authors: A Ho, V Stojanovic, F Chen, C Werner, G Tsang, E Alon, R Kollipara, ...
Publication: 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No …

267. The fanout-of-4 inverter delay metric
Citations:32
Authors: D Harris, R Ho, GY Wei, M Horowitz
Publication: Unveröffentlichtes Manuskript: http://odin. ac. hmc. edu/harris/research/FO4 …

268. A 4-ns BiCMOS translation-lookaside buffer
Citations:32
Authors: LR Tamura, TS Yang, DE Wingard, MA Horowitz, BA Wolley
Publication: IEEE Journal of Solid-State Circuits 25 (5), 1093-1101

269. A single-chip, functional tester for VLSI circuits
Citations:32
Authors: JA Gasbarro, MA Horowitz
Publication: 1990 37th IEEE International Conference on Solid-State Circuits, 84-85

270. Low latency multi-level communication interface
Citations:31
Authors: JL Zerbe, BW Garlepp, PS Chau, KS Donnelly, MA Horowitz, ...
Publication: US Patent 7,124,221

271. Apparatus and method for topography dependent signaling
Citations:31
Authors: MA Horowitz, RM Barth, CE Hampel, A Moncayo, KS Donnelly, JL Zerbe
Publication: US Patent 7,024,502

272. A 20-Gb/s 0.13-/spl mu/m CMOS serial link transmitter using an LC-PLL to directly drive the output multiplexer
Citations:31
Authors: P Chiang, WJ Dally, MJE Lee, R Senthinathan, Y Oh, MA Horowitz
Publication: IEEE journal of solid-state circuits 40 (4), 1004-1011

273. Transmitting memory requests for multiple block format memory operations the requests comprising count information, a mask, and a second mask
Citations:31
Authors: RM Barth, MM Griffin, FA Ware, MA Horowitz
Publication: US Patent 5,896,545

274. Evaluation of charge recovery circuits and adiabatic switching for low power CMOS design
Citations:31
Authors: T Indermaur, M Horowitz
Publication: Proceedings of 1994 IEEE Symposium on Low Power Electronics, 102-103

275. Digital circuit design trends
Citations:30
Authors: M Horowitz, D Stark, E Alon
Publication: IEEE Journal of Solid-State Circuits 43 (4), 757-761

276. Optimizing the mapping of low-density parity check codes on parallel decoding architectures
Citations:30
Authors: G Al-Rawi, J Cioffi, M Horowitz
Publication: Proceedings International Conference on Information Technology: Coding and …

277. Rigel: Flexible multi-rate image processing hardware
Citations:29
Authors: J Hegarty, R Daly, Z DeVito, J Ragan-Kelley, M Horowitz, P Hanrahan
Publication: ACM Transactions on Graphics (TOG) 35 (4), 85

278. A memory system design framework: creating smart memories
Citations:29
Authors: A Firoozshahian, A Solomatnikov, O Shacham, Z Asgar, S Richardson, ...
Publication: ACM SIGARCH Computer Architecture News 37 (3), 406-417

279. A heuristic for optimizing stochastic activity networks with applications to statistical digital circuit sizing
Citations:29
Authors: SJ Kim, SP Boyd, S Yun, DD Patil, MA Horowitz
Publication: Optimization and Engineering 8 (4), 397-430

280. Power optimization for SRAM and its scaling
Citations:29
Authors: E Morifuji, D Patil, M Horowitz, Y Nishi
Publication: IEEE Transactions on Electron Devices 54 (4), 715-722

281. Apparatus and method for pipelined memory operations
Citations:29
Authors: RM Barth, EK Tsern, MA Horowitz, DC Stark, CE Hampel, FA Ware, ...
Publication: US Patent 6,356,975

282. Precise delay generation using coupled oscillators
Citations:29
Authors: JG Maneatis, MA Horowitz
Publication: to the Department of Electrical Engineering.Stanford University

283. Integrated pin electronics for VLSI functional testers
Citations:29
Authors: JA Gasbarro, MA Horowitz
Publication: IEEE Journal of Solid-State Circuits 24 (2), 331-337

284. Floating-point multiply-add unit using cascade design
Citations:28
Authors: S Galal, M Horowitz
Publication: US Patent 8,892,619

285. Design automation framework for application-specific logic-in-memory blocks
Citations:28
Authors: Q Zhu, K Vaidyanathan, O Shacham, M Horowitz, L Pileggi, F Franchetti
Publication: 2012 IEEE 23rd International Conference on Application-Specific Systems …

286. Optimizing iterative decoding of low-density parity check codes on programmable pipelined parallel architectures
Citations:28
Authors: G Al-Rawi, J Cioffi, R Motwani, M Horowitz
Publication: GLOBECOM'01. IEEE Global Telecommunications Conference (Cat. No. 01CH37270 …

287. Method of operating a memory device having a variable data output length and an identification register
Citations:28
Authors: M Farmwald, M Horowitz
Publication: US Patent 6,085,284

288. A 50 Gb/s 32/spl times/32 CMOS crossbar chip using asymmetric serial links
Citations:28
Authors: KYK Chang, ST Chuang, N McKeown, M Horowitz
Publication: 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No. 99CH36326 …

289. A 1 V 0.9 mW at 100 MHz 2 k/spl times/16 b SRAM utilizing a half-swing pulsed-decoder and write-bus architecture in 0.25/spl mu/m dual-Vt CMOS
Citations:28
Authors: T Mori, B Amrutur, K Mai, M Horowitz, I Fukushi, T Izawa, S Mitarai
Publication: 1998 IEEE International Solid-State Circuits Conference. Digest of Technical …

290. Array-of-arrays architecture for parallel floating point multiplication
Citations:28
Authors: H Dhanesha, K Falakshahi, M Horowitz
Publication: Proceedings Sixteenth Conference on Advanced Research in VLSI, 150-157

291. Transforming variable domains for linear circuit analysis
Citations:27
Authors: J Kim, KD Jones, M Horowitz
Publication: US Patent 8,185,853

292. Testing set up and hold input timing parameters of high speed integrated circuit devices
Citations:27
Authors: JA Gasbarro, MA Horowitz
Publication: US Patent 5,357,195

293. Imaging arrangements and methods therefor
Citations:26
Authors: R Ng, P Hanrahan, MS Levoy, MA Horowitz
Publication: US Patent 8,698,944

294. Subtomogram alignment by adaptive Fourier coefficient thresholding
Citations:26
Authors: F Amat, LR Comolli, F Moussavi, J Smit, KH Downing, M Horowitz
Publication: Journal of structural biology 171 (3), 332-344

295. High speed signaling system with adaptive transmit pre-emphasis
Citations:26
Authors: VM Stojanovic, ACC Ho, A Bessios, FF Chen, E Alon, MA Horowitz
Publication: US Patent 7,423,454

296. Process and apparatus for collision detection on a parallel bus by monitoring a first line of the bus during even bus cycles for indications of overlapping packets
Citations:26
Authors: RM Barth, MM Griffin, FA Ware, MA Horowitz
Publication: US Patent 5,715,407

297. A 160 ns 54 bit CMOS division implementation using self-timing and symmetrically overlapped SRT stages
Citations:26
Authors: TE Williams, MA Horowitz
Publication: [1991] Proceedings 10th IEEE Symposium on Computer Arithmetic, 210-217

298. Modeling the performance of limited pointers directories for cache coherence
Citations:26
Authors: R Simoni, M Horowitz
Publication: [1991] Proceedings. The 18th Annual International Symposium on Computer …

299. A systematic approach to blocking convolutional neural networks
Citations:25
Authors: X Yang, J Pu, BB Rister, N Bhagdikar, S Richardson, S Kvatinsky, ...
Publication: arXiv preprint arXiv:1606.04209

300. Convolution engine: Balancing efficiency and flexibility in specialized computing
Citations:25
Authors: W Qadeer, R Hameed, O Shacham, P Venkatesan, C Kozyrakis, ...
Publication: Communications of the ACM 58 (4), 85-93

301. Fortifying analog models with equivalence checking and coverage analysis
Citations:25
Authors: M Horowitz, M Jeeradit, F Lau, S Liao, BC Lim, J Mao
Publication: Proceedings of the 47th Design Automation Conference, 425-430

302. Alignment of cryo-electron tomography datasets
Citations:25
Authors: F Amat, D Castano-Diez, A Lawrence, F Moussavi, H Winkler, M Horowitz
Publication: Methods in enzymology 482, 343-367

303. Calibrated data communication system and method
Citations:25
Authors: JL Zerbe, KS Donnelly, S Sidiropoulos, DC Stark, MA Horowitz, L Yu, ...
Publication: US Patent 7,535,933

304. Verification of chip multiprocessor memory systems using a relaxed scoreboard
Citations:25
Authors: O Shacham, M Wachs, A Solomatnikov, A Firoozshahian, S Richardson, ...
Publication: Proceedings of the 41st annual IEEE/ACM International Symposium on …

305. Timing analysis for piecewise linear Rsim
Citations:25
Authors: R Kao, M Horowitz
Publication: IEEE transactions on computer-aided design of integrated circuits and …

306. Long-term microfluidic tracking of coccoid cyanobacterial cells reveals robust control of division timing
Citations:24
Authors: FB Yu, L Willis, RMW Chau, A Zambon, M Horowitz, D Bhaya, KC Huang, ...
Publication: BMC biology 15 (1), 11

307. Analysis of the intact surface layer of Caulobacter crescentus by cryo-electron tomography
Citations:24
Authors: F Amat, LR Comolli, JF Nomellini, F Moussavi, KH Downing, J Smit, ...
Publication: Journal of bacteriology 192 (22), 5855-5865

308. Partial response receiver
Citations:24
Authors: VM Stojanovic, MA Horowitz, JL Zerbe, A Bessios, ACC Ho, JC Wei, ...
Publication: US Patent 7,715,509

309. Integrated circuit device that stores a value representative of an equalization co-efficient setting
Citations:24
Authors: MA Horowitz, RM Barth, CE Hampel, A Moncayo, KS Donnelly, JL Zerbe
Publication: US Patent 7,174,400

310. Memory device having an internal register
Citations:24
Authors: RM Barth, MA Horowitz, CE Hampel, FA Ware
Publication: US Patent 6,542,976

311. Method of transferring data by transmitting lower order and upper odermemory address bits in separate words with respective op codes and start information
Citations:24
Authors: RM Barth, MM Griffin, FA Ware, MA Horowitz
Publication: US Patent 5,765,020

312. The stanford flash multiprocessor
Citations:24
Authors: J Kuskin, D Ofelt, M Heinrich, J Heinlein, R Simoni, K Gharachorloo, ...
Publication: Distributed Shared Memory: Concepts and Systems 21, 352

313. High speed signaling system with adaptive transmit pre-emphasis
Citations:23
Authors: VM Stojanovic, ACC Ho, A Bessios, FF Chen, E Alon, MA Horowitz
Publication: US Patent 8,183,887

314. 3D segmentation of cell boundaries from whole cell cryogenic electron tomography volumes
Citations:23
Authors: F Moussavi, G Heitz, F Amat, LR Comolli, D Koller, M Horowitz
Publication: Journal of structural biology 170 (1), 134-145

315. Timing robustness in the budding and fission yeast cell cycles
Citations:23
Authors: K Mangla, DL Dill, MA Horowitz
Publication: PLoS One 5 (2), e8906

316. Chip multi-processor generator
Citations:23
Authors: A Solomatnikov, A Firoozshahian, W Qadeer, O Shacham, K Kelley, ...
Publication: 2007 44th ACM/IEEE Design Automation Conference, 262-263

317. Input/output circuit with on-chip inductor to reduce parasitic capacitance
Citations:23
Authors: JL Zerbe, VM Stojanovic, MA Horowitz, PS Chau
Publication: US Patent 7,005,939

318. Multi-tone signaling for high-speed backplane electrical links
Citations:23
Authors: A Amirkhany, V Stojanovic, MA Horowitz
Publication: IEEE Global Telecommunications Conference, 2004. GLOBECOM'04. 2, 1111-1117

319. A 32b microprocessor with on-chip 2Kbyte instruction cache
Citations:23
Authors: M Horowitz, J Hennessy, P Chow, P Gulak, J Acken, A Agarwal, CY Chu, ...
Publication: 1987 IEEE International Solid-State Circuits Conference. Digest of Technical …

320. An integrated framework for joint design space exploration of microarchitecture and circuits
Citations:22
Authors: O Azizi, A Mahesri, JP Stevenson, SJ Patel, M Horowitz
Publication: 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010 …

321. Fault-tolerant clock generator
Citations:22
Authors: KYK Chang, MA Horowitz
Publication: US Patent 7,089,442

322. Using partitioning to help convergence in the standard-cell design automation methodology
Citations:22
Authors: H Kapadia, M Horowitz
Publication: Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), 592-597

323. Array oscillator circuit
Citations:22
Authors: JG Maneatis, MA Horowitz
Publication: US Patent 5,717,362

324. Microfluidic serial digital to analog pressure converter for arbitrary pressure generation and contamination-free flow control
Citations:21
Authors: F Yu, MA Horowitz, SR Quake
Publication: Lab on a Chip 13 (10), 1911-1918

325. Adaptive optical signal processing with multimode waveguides
Citations:21
Authors: JM Kahn, MA Horowitz, O Solgaard, S Fan
Publication: US Patent 7,327,914

326. An optical interconnect transceiver at 1550 nm using low-voltage electroabsorption modulators directly integrated to CMOS
Citations:21
Authors: JE Roth, S Palermo, NC Helman, DP Bour, DAB Miller, M Horowitz
Publication: Journal of Lightwave Technology 25 (12), 3739-3747

327. A 24Gb/s software programmable multi-channel transmitter
Citations:21
Authors: A Amirkhany, A Abbasfar, J Savoj, M Jeeradit, B Garlepp, V Stojanovic, ...
Publication: 2007 IEEE Symposium on VLSI Circuits, 38-39

328. A new technique for characterization of digital-to-analog converters in high-speed systems
Citations:21
Authors: J Savoj, AA Abbasfar, A Amirkhany, BW Garlepp, MA Horowitz
Publication: Proceedings of the conference on Design, automation and test in Europe, 433-438

329. False coupling exploration in timing analysis
Citations:21
Authors: K Tseng, M Horowitz
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

330. System including hierarchical memory modules having different types of integrated circuit memory devices
Citations:20
Authors: C Hampel, M Horowitz
Publication: US Patent 9,195,602

331. Removing high contrast artifacts via digital inpainting in cryo-electron tomography: an application of compressed sensing
Citations:20
Authors: K Song, LR Comolli, M Horowitz
Publication: Journal of structural biology 178 (2), 108-120

332. Memory device having at least a first and a second operating mode
Citations:20
Authors: RM Barth, MA Horowitz, CE Hampel, FA Ware
Publication: US Patent 7,210,015

333. Apparatus and method for topography dependent signaling
Citations:20
Authors: MA Horowitz, RM Barth, CE Hampel, A Moncayo, KS Donnelly, JL Zerbe
Publication: US Patent 7,032,058

334. Architecture and circuit techniques for a reconfigurable memory block
Citations:20
Authors: K Mai, R Ho, E Alon, L Dean, Y Kim, P Dinesh, M Horowitz
Publication: 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No …

335. Memory device having a plurality of programmable internal registers and a delay time register
Citations:20
Authors: M Farmwald, M Horowitz
Publication: US Patent 6,415,339

336. A serial-link transceiver based on 8 GSample/s A/D and D/A converters in 0.25/spl mu/m CMOS
Citations:20
Authors: W Ellersick, CKK Yang, V Stojanovic, S Modjtahedi, MA Horowitz
Publication: 2001 IEEE International Solid-State Circuits Conference. Digest of Technical …

337. A 2 Gb/s/pin CMOS asymmetric serial link
Citations:20
Authors: KYK Chang, W Ellersick, ST Chuang, S Sidiropoulos, M Horowitz
Publication: 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No …

338. Apparatus for testing timing parameters of high speed integrated circuit devices
Citations:20
Authors: JA Gasbarro, MA Horowitz
Publication: US Patent 5,325,053

339. Variable domain transformation for linear PAC analysis of mixed-signal systems
Citations:19
Authors: J Kim, KD Jones, MA Horowitz
Publication: 2007 IEEE/ACM International Conference on Computer-Aided Design, 887-894

340. Memory device having programmable drive strength setting
Citations:19
Authors: MA Horowitz, RM Barth, CE Hampel, A Moncayo, KS Donnelly, JL Zerbe
Publication: US Patent 7,051,129

341. Integrated circuit with transmit phase adjustment
Citations:19
Authors: MA Horowitz, RM Barth, CE Hampel, A Moncayo, KS Donnelly, JL Zerbe
Publication: US Patent 7,032,057

342. Architecture and circuit techniques for a 1.1-GHz 16-kb reconfigurable memory in 0.18-/spl mu/m CMOS
Citations:19
Authors: K Mai, R Ho, E Alon, D Liu, Y Kim, D Patil, MA Horowitz
Publication: IEEE Journal of Solid-State Circuits 40 (1), 261-275

343. A portable digital DLL architecture for CMOS interface circuits
Citations:19
Authors: BW Garlepp, KS Donnelly, J Kim, PS Chau, JL Zerbe, C Huang, CV Tran, ...
Publication: 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No …

344. Bisim: A simulator for custom ECL circuits
Citations:19
Authors: R Kao, B Alverson, M Horowitz, D Stark
Publication: [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89 …

345. Adaptive control for mitigating interference in a multimode transmission medium
Citations:18
Authors: JM Kahn, MA Horowitz, E Alon, VM Stojanovic
Publication: US Patent 7,194,155

346. Memory system having memory devices each including a programmable internal register
Citations:18
Authors: M Farmwald, M Horowitz
Publication: US Patent 6,044,426

347. Digital analog design: Enabling mixed-signal system validation
Citations:17
Authors: BC Lim, JE Jang, J Mao, J Kim, M Horowitz
Publication: IEEE Design & Test 32 (1), 44-52

348. Equalizing receiver
Citations:17
Authors: VM Stojanovic, MA Horowitz, JL Zerbe, A Bessios, ACC Ho, JC Wei, ...
Publication: US Patent 8,428,196

349. Clock and data recovery employing piece-wise estimation on the derivative of the frequency
Citations:17
Authors: HC Lee, TH Greer III, JM Kizer, BS Leibowitz, MA Horowitz
Publication: US Patent 8,311,176

350. Partial response receiver
Citations:17
Authors: VM Stojanovic, MA Horowitz, JL Zerbe, A Bessios, ACC Ho, JC Wei, ...
Publication: US Patent 8,170,163

351. Leveraging designer's intent: A path toward simpler analog CAD tools
Citations:17
Authors: J Kim, M Jeeradit, B Lim, MA Horowitz
Publication: 2009 IEEE Custom Integrated Circuits Conference, 613-620

352. On-die power supply noise measurement techniques
Citations:17
Authors: E Alon, V Abramzon, B Nezamfar, M Horowitz
Publication: IEEE Transactions on Advanced Packaging 32 (2), 248-259

353. Comparative evaluation of memory models for chip multiprocessors
Citations:17
Authors: J Leverich, H Arakida, A Solomatnikov, A Firoozshahian, M Horowitz, ...
Publication: ACM Transactions on Architecture and Code Optimization (TACO) 5 (3), 12

354. Synchronous memory device having identification register
Citations:17
Authors: M Farmwald, M Horowitz
Publication: US Patent 6,070,222

355. Hardware/software co-design of the stanford FLASH multiprocessor
Citations:17
Authors: M Heinrich, D Ofelt, MA Horowitz, J Hennessy
Publication: Proceedings of the IEEE 85 (3), 455-466

356. Measurement of series collector resistance in bipolar transistors
Citations:17
Authors: WD Mack, M Horowitz
Publication: IEEE Journal of Solid-State Circuits 17 (4), 767-773

357. Microfluidic-based mini-metagenomics enables discovery of novel microbial lineages from complex environmental samples
Citations:16
Authors: FB Yu, PC Blainey, F Schulz, T Woyke, MA Horowitz, SR Quake
Publication: Elife 6, e26580

358. Variable imaging arrangements and methods therefor
Citations:16
Authors: YR Ng, PM Hanrahan, MA Horowitz, MS Levoy
Publication: US Patent 8,648,958

359. Imaging arrangements and methods therefor
Citations:16
Authors: YR Ng, PM Hanrahan, MA Levoy, MA Horowitz
Publication: US Patent 8,395,696

360. Imaging arrangements and methods therefor
Citations:16
Authors: YR Ng, PM Hanrahan, MA Levoy, MA Horowitz
Publication: US Patent 8,358,367

361. Using a configurable processor generator for computer architecture prototyping
Citations:16
Authors: A Solomatnikov, A Firoozshahian, O Shacham, Z Asgar, M Wachs, ...
Publication: 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture …

362. Integrated circuit device and signaling method with topographic dependent equalization coefficient
Citations:16
Authors: MA Horowitz, RM Barth, CE Hampel, A Moncayo, KS Donnelly, JL Zerbe
Publication: US Patent 7,546,390

363. Technique for receiving differential multi-PAM signals
Citations:16
Authors: JL Zerbe, G Tsang, M Horowitz, BW Garlepp, CW Werner
Publication: US Patent 7,308,044

364. Scalable circuits for supply noise measurement
Citations:16
Authors: VA Abramzon, E Alon, B Nezamfar, M Horowitz
Publication: Proceedings of the 31st European Solid-State Circuits Conference, 2005 …

365. Technique for determining performance characteristics of electronic devices and systems
Citations:16
Authors: HJ Liaw, X Yuan, MA Horowitz
Publication: US Patent 6,920,402

366. Integrated circuit I/O using high performance bus interface
Citations:16
Authors: M Farmwald, M Horowitz
Publication: US Patent 5,841,715

367. Current integrating receivers for high speed system interconnects
Citations:16
Authors: S Sidiropoulos, M Horowitz
Publication: Proceedings of the IEEE 1995 Custom Integrated Circuits Conference, 107-110

368. System and method for a chip generator
Citations:15
Authors: O Shacham, M Horowitz, S Richardson
Publication: US Patent 8,966,413

369. A Verilog piecewise-linear analog behavior model for mixed-signal validation
Citations:15
Authors: S Liao, M Horowitz
Publication: IEEE Transactions on Circuits and Systems I: Regular Papers 61 (8), 2229-2235

370. Thermal anneal using word-line heating element
Citations:15
Authors: GB Bronner, BS Haukness, MA Horowitz, MD Kellam, F Assaderaghi
Publication: US Patent App. 13/726,042

371. FPU generator for design space exploration
Citations:15
Authors: S Galal, O Shacham, JS Brunhaver II, J Pu, A Vassiliev, M Horowitz
Publication: 2013 IEEE 21st Symposium on Computer Arithmetic, 25-34

372. Latency sensitive FMA design
Citations:15
Authors: S Galal, M Horowitz
Publication: 2011 IEEE 20th Symposium on Computer Arithmetic, 129-138

373. SPC03-5: Analog multi-tone signaling for high-speed backplane electrical links
Citations:15
Authors: A Amirkhany, A Abbasfar, V Stojanovic, MA Horowitz
Publication: IEEE Globecom 2006, 1-6

374. Burst mode packet receiver using a second order DLL
Citations:15
Authors: H Lee, CH Yue, S Palermo, KW Mai, M Horowitz
Publication: 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No …

375. Synchronous integrated circuit device
Citations:15
Authors: M Farmwald, M Horowitz
Publication: US Patent 6,684,285

376. A 0.8-um CMOS 2.5 Gb/s Oversampling
Citations:15
Authors: CKK Yang, MA Horowitz
Publication: IEEE JOURNAL OF SOLID-STATE CIRCUITS 31 (12)

377. Informing loads: Enabling software to observe and react to memory behavior
Citations:15
Authors: M Horowitz, M Martonosi, TC Mowry, MD Smith
Publication: Technical Report CSL-TR-95-673, Stanford University

378. Bipolar circuit elements providing self-completion-indication
Citations:15
Authors: TE Williams, M Horowitz
Publication: IEEE Journal of Solid-State Circuits 25 (1), 309-312

379. High-dimensional gaussian filtering for computational photography
Citations:14
Authors: AB Adams
Publication: Stanford University

380. Adaptive optical signal processing with multimode waveguides
Citations:14
Authors: JM Kahn, MA Horowitz, O Solgaard, S Fan
Publication: US Patent 7,844,144

381. An efficient test vector generation for checking analog/mixed-signal functional models
Citations:14
Authors: BC Lim, J Kim, MA Horowitz
Publication: Proceedings of the 47th Design Automation Conference, 767-772

382. 1 mm3resolution breast-dedicated PET system
Citations:14
Authors: FWY Lau, C Fang, PD Reynolds, PD Olcott, A Vandenbroucke, ...
Publication: 2008 IEEE Nuclear Science Symposium Conference Record, 5619-5622

383. A heuristic method for statistical digital circuit sizing
Citations:14
Authors: S Boyd, SJ Kim, D Patil, M Horowitz
Publication: Design and Process Integration for Microelectronic Manufacturing IV 6156, 615608

384. Global convergence analysis of mixed-signal systems
Citations:13
Authors: S Youn, J Kim, M Horowitz
Publication: Proceedings of the 48th Design Automation Conference, 498-503

385. Beyond the horizon: The next 10x reduction in power—Challenges and solutions
Citations:13
Authors: J Rabaey, H DeMan, M Horowitz, T Sakurai, J Sun, D Dobberpuhl, K Itoh, ...
Publication: 2011 IEEE International Solid-State Circuits Conference, 31-31

386. Apparatus and method for pipelined memory operations
Citations:13
Authors: RM Barth, EK Tsern, MA Horowitz, DC Stark, CE Hampel, FA Ware, ...
Publication: US Patent 6,718,431

387. Method for verifying and improving run-time of a memory test
Citations:13
Authors: SC Woo, JP Privitera, MA Horowitz
Publication: US Patent 6,574,759

388. System and dynamic random access memory device having a receiver
Citations:12
Authors: MA Horowitz, RM Barth, CE Hampel, A Moncayo, KS Donnelly, JL Zerbe
Publication: US Patent 8,001,305

389. Weather normalization of power system reliability indices
Citations:12
Authors: CW Williams
Publication: 2007 IEEE Power Engineering Society General Meeting, 1-5

390. Reducing coupled noise in pseudo-differential signaling systems
Citations:12
Authors: S Sidiropoulos, Y Li, MA Horowitz
Publication: US Patent 7,099,395

391. A framework for designing reusable analog circuits
Citations:12
Authors: D Liu, S Sidiropoulos, M Horowitz
Publication: Proceedings of the 2003 IEEE/ACM international conference on Computer-aided …

392. Asynchronous request/synchronous data dynamic random access memory
Citations:12
Authors: RM Barth, MA Horowitz, CE Hampel, FA Ware
Publication: US Patent 6,532,522

393. Mable: A technique for efficient machine simulation
Citations:12
Authors: P Davies, P LaCroute, J Heinlein, M Horowitz
Publication: to appear), Quantum Effect Design, Inc., and Stanford University

394. Active substrate system integration
Citations:12
Authors: BA Wooley, MA Horowitz, RF Pease, TS Yang
Publication: Proceedings of 1987 IEEE International Conference on Computer Design, 468-471

395. Evaluating programmable architectures for imaging and vision applications
Citations:11
Authors: A Vasilyev, N Bhagdikar, A Pedram, S Richardson, S Kvatinsky, ...
Publication: 2016 49th Annual IEEE/ACM International Symposium on Microarchitecture …

396. Thermal anneal using word-line heating element
Citations:11
Authors: GB Bronner, BS Haukness, MA Horowitz, MD Kellam, F Assaderaghi
Publication: US Patent 9,202,572

397. Memory system with error detection and retry modes of operation
Citations:11
Authors: EK Tsern, MA Horowitz, FA Ware
Publication: US Patent 9,141,479

398. Sparse matrix-vector multiply on the hicamp architecture
Citations:11
Authors: JP Stevenson, A Firoozshahian, A Solomatnikov, M Horowitz, D Cheriton
Publication: Proceedings of the 26th ACM international conference on Supercomputing, 195-204

399. Multiphase receiver with equalization
Citations:11
Authors: JL Zerbe, BW Garlepp, PS Chau, KS Donnelly, MA Horowitz, ...
Publication: US Patent 7,809,088

400. Stochastic steady-state and AC analyses of mixed-signal systems
Citations:11
Authors: J Kim, J Ren, MA Horowitz
Publication: Proceedings of the 46th Annual Design Automation Conference, 376-381

401. A high-speed, low-power 3D-SRAM architecture
Citations:11
Authors: HH Nho, M Horowitz, SS Wong
Publication: 2008 IEEE Custom Integrated Circuits Conference, 201-204

402. Controller device and method for operating same
Citations:11
Authors: M Farmwald, M Horowitz
Publication: US Patent 7,209,997

403. Integrated circuit device that stores a value representative of a drive strength setting
Citations:11
Authors: MA Horowitz, RM Barth, CE Hampel, A Moncayo, KS Donnelly, JL Zerbe
Publication: US Patent 7,051,130

404. Synchronous memory device utilizing request protocol and method of operation of same
Citations:11
Authors: M Farmwald, M Horowitz
Publication: US Patent 6,128,696

405. Techniques for characterizing DRAMs with a 500 MHz interface
Citations:11
Authors: JA Gasbarro, MA Horowitz
Publication: Proceedings., International Test Conference, 516-525

406. Multithreaded computer architecture,"
Citations:11
Authors: JB Dennis, GR Gao, RA Iannucci
Publication: Boston: Kluwer Academic Publishers

407. REDS: Resistance Extraction for Digital Simulation
Citations:11
Authors: D Stark, M Horowitz
Publication: 24th ACM/IEEE Design Automation Conference, 570-573

408. The MIPS-X Microprocessor
Citations:11
Authors: M Horowitz, P Chow
Publication: STANFORD UNIV CA COMPUTER SYSTEMS LAB

409. Multiphase receiver with equalization circuitry
Citations:10
Authors: JL Zerbe, BW Garlepp, PS Chau, KS Donnelly, MA Horowitz, ...
Publication: US Patent 9,544,169

410. Error control and limit cycle elimination in event-driven piecewise linear analog functional models
Citations:10
Authors: BC Lim, M Horowitz
Publication: IEEE Transactions on Circuits and Systems I: Regular Papers 63 (1), 23-33

411. Clock and data recovery using receiver clock spread spectrum modulation and offset compensation
Citations:10
Authors: HC Lee, TH Greer III, JM Kizer, BS Leibowitz, MA Horowitz
Publication: US Patent 8,923,467

412. Chip having register to store value that represents adjustment to reference voltage
Citations:10
Authors: MA Horowitz, CE Hampel, A Moncayo, KS Donnelly, JL Zerbe
Publication: US Patent 8,775,705

413. Memory controller and method utilizing equalization co-efficient setting
Citations:10
Authors: MA Horowitz, RM Barth, CE Hampel, A Moncayo, KS Donnelly, JL Zerbe
Publication: US Patent 8,214,570

414. Scaling internet routers using optics (extended version)
Citations:10
Authors: I Keslassy, ST Chuang, K Yu, D Miller, M Horowitz, O Solgaard, ...
Publication: Stanford Technical Report TR03-HPNG-080101

415. Integrated circuit device which outputs data after a latency period transpires
Citations:10
Authors: M Farmwald, M Horowitz
Publication: US Patent 6,570,814

416. VLSI Scaling for Architects
Citations:10
Authors: M Horowitz
Publication: Presentation slides, Computer Systems Laboratory, Stanford University

417. SA 20.2: A Semi-Digital DLL with Unlimited Phase Shift Capability and 0.08-400MHz Operating Range
Citations:10
Authors: S Sidiropoulos, M Horowitz
Publication: Center for Integrated Systems, Stanford University, Stanford, CA

418. Analyzing CMOS power supply networks using Ariel
Citations:10
Authors: D Stark, M Horowitz
Publication: Proceedings of the 25th ACM/IEEE Design Automation Conference, 460-464

419. SRT division diagrams and their usage in designing custom integrated circuits for division
Citations:10
Authors: Stanford University. Computer Systems Laboratory, TE Williams, ...
Publication: 

420. Dynamic structure of locomotor behavior in walking fruit flies
Citations:9
Authors: AY Katsov, L Freifeld, M Horowitz, S Kuehn, TR Clandinin
Publication: Elife 6, e26410

421. Scalable device for automated microbial electroporation in a digital microfluidic platform
Citations:9
Authors: AC Madison, MW Royal, F Vigneault, L Chen, PB Griffin, M Horowitz, ...
Publication: ACS synthetic biology 6 (9), 1701-1709

422. Multiphase receiver with equalization circuitry
Citations:9
Authors: JL Zerbe, BW Garlepp, PS Chau, KS Donnelly, MA Horowitz, ...
Publication: US Patent 8,634,452

423. Applications of multibucket sensors to computational photography
Citations:9
Authors: G Wan, M Horowitz, M Levoy
Publication: Stanford Computer Graphics Laboratory Technical Report

424. Noise Model Method of Predicting Mismatch Effects on Transient Circuit Behaviors
Citations:9
Authors: J Kim, MA Horowitz, KD Jones
Publication: US Patent App. 12/528,616

425. Practical limits of multi-tone signaling over high-speed backplane electrical links
Citations:9
Authors: A Amirkhany, A Abbasfar, V Stojanovic, MA Horowitz
Publication: 2007 IEEE International Conference on Communications, 2693-2698

426. Measurement of via currents in printed circuit boards using inductive loops
Citations:9
Authors: JA Weaver, MA Horowitz
Publication: 2006 IEEE Electrical Performane of Electronic Packaging, 37-40

427. Synchronous integrated circuit device
Citations:9
Authors: M Farmwald, M Horowitz
Publication: US Patent 6,715,020

428. Energy-efficient design of high-speed links
Citations:9
Authors: GY Wei, M Horowitz, J Kim
Publication: Power Aware Design Methodologies, 201-239

429. Piecewise linear models for Rsim
Citations:9
Authors: R Kao, M Horowitz
Publication: Proceedings of 1993 International Conference on Computer Aided Design (ICCAD …

430. A 3.5 ns, 1 watt, ECL register file
Citations:9
Authors: M Horowitz, M Slamowitz, B Rose, M Johnson
Publication: 1990 37th IEEE International Conference on Solid-State Circuits, 68-69

431. A 14 bit dual-ramp DAC for digital-audio systems
Citations:9
Authors: WD Mack, M Horowitz, RA Blauschild
Publication: IEEE Journal of Solid-State Circuits 17 (6), 1118-1126

432. Volumetric image registration from invariant keypoints
Citations:8
Authors: B Rister, MA Horowitz, DL Rubin
Publication: IEEE Transactions on Image Processing 26 (10), 4900-4910

433. Building conflict-free FFT schedules
Citations:8
Authors: S Richardson, D Marković, A Danowitz, J Brunhaver, M Horowitz
Publication: IEEE Transactions on Circuits and Systems I: Regular Papers 62 (4), 1146-1155

434. Memory system with calibrated data communication
Citations:8
Authors: JLV Zerbe, KS Donnelly, S Sidiropoulos, DC Stark, MA Horowitz, L Yu, ...
Publication: US Patent 8,170,067

435. Energy–Performance Tunable Logic
Citations:8
Authors: B Nezamfar, E Alon, M Horowitz
Publication: IEEE Journal of Solid-State Circuits 44 (9), 2554-2567

436. Fault-tolerant clock generator
Citations:8
Authors: KYK Chang, MA Horowitz
Publication: US Patent 7,467,320

437. Front-end electronics for a 1 mm3resolution avalanche photodiode-based PET system with analog signal multiplexing
Citations:8
Authors: FWY Lau, A Vandenbroucke, PD Reynolds, PD Olcott, MA Horowitz, ...
Publication: 2008 IEEE Nuclear Science Symposium Conference Record, 3871-3874

438. Memory device having asynchronous/synchronous operating modes
Citations:8
Authors: RM Barth, MA Horowitz, CE Hampel, FA Ware
Publication: US Patent 7,213,121

439. Linear transformation circuits
Citations:8
Authors: A Amirkhany, V Stojanovic, E Alon, JLV Zerbe, MA Horowitz
Publication: US Patent 7,133,463

440. Joint supply, threshold voltage and sizing optimization for design of robust digital circuits
Citations:8
Authors: D Patil, SJ Kim, M Horowitz
Publication: Department of Electrical Engineering, Stanford University, Tech. Rep.[Online …

441. Integrated circuit device
Citations:8
Authors: M Farmwald, M Horowitz
Publication: US Patent 6,975,558

442. Symbolic Simulation Using Automatic Abstraction of Internal Node Values
Citations:8
Authors: JC Wilson, DL Dill, M Horowitz, RE Bryant
Publication: 

443. Vex-a cad toolbox
Citations:8
Authors: JP Bergmann, MA Horowitz
Publication: Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), 523-528

444. A single-ended BiCMOS sense circuit for digital circuits
Citations:8
Authors: GO Rosseel, MA Horowitz, RW Dutton, RL Cline
Publication: IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of …

445. Local inhibition of microtubule dynamics by dynein is required for neuronal cargo distribution
Citations:7
Authors: S Yogev, CI Maeder, R Cooper, M Horowitz, AG Hendricks, K Shen
Publication: Nature communications 8, 15063

446. Dynamic memory rank configuration
Citations:7
Authors: GB Bronner, BS Haukness, MA Horowitz, MD Kellam, F Assaderaghi
Publication: US Patent App. 14/940,084

447. Chip having register to store value that represents adjustment to reference voltage
Citations:7
Authors: MA Horowitz, RM Barth, CE Hampel, A Moncayo, KS Donnelly, JL Zerbe
Publication: US Patent 8,458,385

448. Partial response receiver
Citations:7
Authors: VM Stojanovic, MA Horowitz, JL Zerbe, A Bessios, ACC Ho, JC Wei, ...
Publication: US Patent 7,706,480

449. High speed signaling system with adaptive transmit pre-emphasis
Citations:7
Authors: VM Stojanovic, ACC Ho, A Bessios, FF Chen, E Alon, MA Horowitz
Publication: US Patent 7,656,981

450. Area-efficiency in CMP core design: co-optimization of microarchitecture and physical design
Citations:7
Authors: O Azizi, A Mahesri, SJ Patel, M Horowitz
Publication: ACM SIGARCH Computer Architecture News 37 (2), 56-65

451. Measurement of supply pin current distributions in integrated circuit packages
Citations:7
Authors: JA Weaver, MA Horowitz
Publication: 2007 IEEE Electrical Performance of Electronic Packaging, 7-10

452. Time-variant characterization and compensation of wideband circuits
Citations:7
Authors: A Amirkhany, A Abbasfar, J Savoj, MA Horowitz
Publication: 2007 IEEE Custom Integrated Circuits Conference, 487-490

453. Technique for determining performance characteristics of electronic devices and systems
Citations:7
Authors: HJ Liaw, X Yuan, MA Horowitz
Publication: US Patent 7,006,932

454. Method for verifying and improving run-time of a memory test
Citations:7
Authors: SC Woo, JP Privitera, MA Horowitz
Publication: US Patent 6,704,891

455. An Equalization Scheme for 10Gb/s 4-PAM Signalling over Long Cables
Citations:7
Authors: R Farjad-Rad, M Horowitz
Publication: Mixed Signal Conference

456. Circuit techniques for large CSEA SRAMs
Citations:7
Authors: DE Wingard, DC Stark, MA Horowitz
Publication: IEEE journal of solid-state circuits 27 (6), 908-919

457. Generating incremental VLSI compaction spacing constraints
Citations:7
Authors: CW Carpenter, M Horowitz
Publication: 24th ACM/IEEE Design Automation Conference, 291-297

458. An overview of the MIPS-X-MP project
Citations:7
Authors: JL Hennessy, MA Horowitz
Publication: Computer Systems Laboratory, Stanford University

459. Deep compression and EIE: Efficient inference engine on compressed deep neural network.
Citations:6
Authors: S Han, X Liu, H Mao, J Pu, A Pedram, M Horowitz, B Dally
Publication: Hot Chips Symposium, 1-6

460. Imaging arrangements and methods therefor
Citations:6
Authors: YR Ng, PM Hanrahan, MA Levoy, MA Horowitz
Publication: US Patent 8,866,957

461. High speed signaling system with adaptive transmit pre-emphasis
Citations:6
Authors: VM Stojanovic, ACC Ho, A Bessios, FF Chen, E Alon, MA Horowitz
Publication: US Patent 8,564,328

462. A case of system-level hardware/software co-design and co-verification of a commodity multi-processor system with custom hardware
Citations:6
Authors: S Hong, T Oguntebi, J Casper, N Bronson, C Kozyrakis, K Olukotun
Publication: Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware …

463. The Frankencamera: building a programmable camera for computational photography
Citations:6
Authors: EVA Talvala
Publication: Stanford University

464. Why design must change: Rethinking digital design
Citations:6
Authors: O Shacham, O Azizi, M Wachs, W Qadeer, Z Asgar, K Kelley, J Stevenson, ...
Publication: IEEE Micro 30 (6), 9-24

465. Processor performance modeling using symbolic simulation
Citations:6
Authors: O Azizi, J Collins, D Patil, H Wang, M Horowitz
Publication: ISPASS 2008-IEEE International Symposium on Performance Analysis of Systems …

466. Memory device and method for operating same
Citations:6
Authors: M Farmwald, M Horowitz
Publication: US Patent App. 10/716,595

467. Using texture mapping with mipmapping to render a VLSI layout
Citations:6
Authors: J Solomon, M Horowitz
Publication: Proceedings of the 38th Design Automation Conference (IEEE Cat. No …

468. Method and apparatus for externally configuring and modifying the transaction request response characteristics of a semiconductor device coupled to a bus
Citations:6
Authors: M Farmwald, M Horowitz
Publication: US Patent 5,983,320

469. A static RAM as a fault model evaluator
Citations:6
Authors: JM Acken, M Horowitz
Publication: STANFORD UNIV CA CENTER FOR INTEGRATED SYSTEMS

470. SRT division diagrams and their usage in designing intergrated circuits for division
Citations:6
Authors: TE Williams, M Horowitz
Publication: Stanford University

471. Automated electrotransformation of Escherichia coli on a digital microfluidic platform using bioactivated magnetic beads
Citations:5
Authors: JA Moore, M Nemat-Gorgani, AC Madison, MA Sandahl, S Punnamaraju, ...
Publication: Biomicrofluidics 11 (1), 014110

472. Scale-and orientation-invariant keypoints in higher-dimensional data
Citations:5
Authors: B Rister, D Reiter, H Zhang, D Volz, M Horowitz, RE Gabr, JR Cavallaro
Publication: 2015 IEEE International Conference on Image Processing (ICIP), 3490-3494

473. Large-scale mapping of transposable element insertion sites using digital encoding of sample identity
Citations:5
Authors: DM Gohl, L Freifeld, M Silies, JJ Hwa, M Horowitz, TR Clandinin
Publication: Genetics 196 (3), 615-623

474. Imaging arrangements and methods therefor
Citations:5
Authors: YR Ng, PM Hanrahan, MA Horowitz, MS Levoy
Publication: US Patent 8,547,475

475. Delayed decision feedback sequence estimator
Citations:5
Authors: T Kawashima, M Horowitz
Publication: US Patent 8,116,366

476. Technique for determining performance characteristics of electronic devices and systems
Citations:5
Authors: HJ Liaw, X Yuan, MA Horowitz
Publication: US Patent 8,055,458

477. Intermediate representations for controllers in chip generators
Citations:5
Authors: K Kelley, M Wachs, A Danowitz, P Stevenson, S Richardon, M Horowitz
Publication: 2011 Design, Automation & Test in Europe, 1-6

478. Memory device receiver
Citations:5
Authors: C Werner, M Horowitz, P Chau, S Best, S Sidiropoulos
Publication: US Patent 7,859,436

479. Adaptive optical signal processing with multimode waveguides
Citations:5
Authors: JM Kahn, MA Horowitz, O Solgaard, S Fan
Publication: US Patent 7,509,002

480. 1550nm optical interconnect transceiver with low voltage electroabsorption modulators flip-chip bonded to 90nm CMOS
Citations:5
Authors: JE Roth, S Palermo, NC Helman, DP Bour, DA Miller, M Horowitz
Publication: Optical Fiber Communication Conference, JThA38

481. Noise analysis of LSO-PSAPD PET detector front-end multiplexing circuits
Citations:5
Authors: FWY Lau, PD Olcott, MA Horowitz, H Peng, CS Levin
Publication: 2007 IEEE Nuclear Science Symposium Conference Record 5, 3212-3219

482. Circuit Design Via Geometric Programming
Citations:5
Authors: S Boyd, SJ Kim, SS Mohan, M Horowitz, D Patil, I Tutorial
Publication: ICCAD Tutorial (presented at annual International Conference on Computer …

483. Memory device which receives an external reference voltage signal
Citations:5
Authors: M Farmwald, M Horowitz
Publication: US Patent 6,513,081

484. Separating Protection and Resource Management in Operating Systems
Citations:5
Authors: D Lie, CA Thekkath, M Horowitz
Publication: Standford University, http://mos. standford. edu/papers. dl—osdi—02. pdf, 1-14

485. Circuits and Interconnect in Aggressively Scaled MOS
Citations:5
Authors: M Horowitz
Publication: 37th Design Automation Conference

486. Wires: A user’s guide
Citations:5
Authors: M Horowitz, R Ho, K Mai
Publication: SRC/Marco workshop at CIS, Stanford

487. Optimization of hybrid JJ/CMOS memory operating temperatures
Citations:5
Authors: D Gupta, B Amrutur, E Terzioglu, U Ghoshal, MR Beasley, M Horowitz
Publication: IEEE transactions on applied superconductivity 7 (2), 3307-3310

488. An optically triggered oscillator based on wave coupling in a semiconductor optical amplifier
Citations:5
Authors: M Shtaif, M Horowitz, R Nagar, G Eisenstein
Publication: IEEE journal of quantum electronics 30 (9), 2188-2193

489. The design and testing of MIPS-X
Citations:5
Authors: P Chow, M Horowitz
Publication: Proceedings of the fifth MIT conference on Advanced research in VLSI, 95-113

490. A single-chip LSI high-speed functional tester
Citations:5
Authors: JI Miyamoto, MA Horowitz
Publication: IEEE journal of solid-state circuits 22 (5), 820-828

491. Partial response receiver
Citations:4
Authors: VM Stojanovic, AC Ho, A Bessios, BW Garlepp, G Tsang, MA Horowitz, ...
Publication: US Patent 9,917,708

492. Chip having register to store value that represents adjustment to reference voltage
Citations:4
Authors: MA Horowitz, CE Hampel, A Moncayo, KS Donnelly, JL Zerbe
Publication: US Patent 9,110,828

493. Memory system with error detection and retry modes of operation
Citations:4
Authors: EK Tsern, MA Horowitz, FA Ware
Publication: US Patent 8,918,703

494. An area-efficient minimum-time FFT schedule using single-ported memory
Citations:4
Authors: S Richardson, O Shacham, D Marković, M Horowitz
Publication: 2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration …

495. Design and development of a 1mm resolution clinical positron emission tomography (PET) system
Citations:4
Authors: FWY Lau
Publication: Stanford University

496. A 3-stage pseudo single-phase flip-flop family
Citations:4
Authors: H Partovi, A Yeung, L Ravezzi, M Horowitz
Publication: 2012 Symposium on VLSI Circuits (VLSIC), 172-173

497. Intent-leveraged optimization of analog circuits via homotopy
Citations:4
Authors: M Jeeradit, J Kim, M Horowitz
Publication: Proceedings of the Conference on Design, Automation and Test in Europe, 1614 …

498. Why design must change: Rethinking digital design.
Citations:4
Authors: M Horowitz
Publication: MICRO, 267

499. Integrated circuit memory device and signaling method for adjusting drive strength based on topography of integrated circuit devices
Citations:4
Authors: MA Horowitz, RM Barth, CE Hampel, A Moncayo, KS Donnelly, JL Zerbe
Publication: US Patent 7,565,468

500. Smart memories polymorphic chip multiprocessor
Citations:4
Authors: O Shacham, Z Asgar, H Chen, A Firoozshahian, R Hameed, C Kozyrakis, ...
Publication: Proceedings of the Design Automation Conference

