# TimerIP
This project implements a configurable 64-bit Timer IP core with APB slave interface, written in Verilog HDL. It includes support for clock division, interrupt generation, and debug halt. A complete testbench is provided to simulate key functionalities using ModelSim.
