#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26ec990 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2700150 .scope module, "tb" "tb" 3 56;
 .timescale -12 -12;
L_0x2708b20 .functor NOT 1, L_0x273f090, C4<0>, C4<0>, C4<0>;
L_0x273eee0 .functor XOR 2, L_0x273ec60, L_0x273ed20, C4<00>, C4<00>;
L_0x273f020 .functor XOR 2, L_0x273eee0, L_0x273ef50, C4<00>, C4<00>;
v0x273ca20_0 .net *"_ivl_10", 1 0, L_0x273ef50;  1 drivers
v0x273cb20_0 .net *"_ivl_12", 1 0, L_0x273f020;  1 drivers
v0x273cc00_0 .net *"_ivl_2", 1 0, L_0x273eba0;  1 drivers
v0x273ccc0_0 .net *"_ivl_4", 1 0, L_0x273ec60;  1 drivers
v0x273cda0_0 .net *"_ivl_6", 1 0, L_0x273ed20;  1 drivers
v0x273ced0_0 .net *"_ivl_8", 1 0, L_0x273eee0;  1 drivers
v0x273cfb0_0 .net "a", 0 0, v0x27392b0_0;  1 drivers
v0x273d050_0 .net "b", 0 0, v0x2739350_0;  1 drivers
v0x273d0f0_0 .net "cin", 0 0, v0x27393f0_0;  1 drivers
v0x273d220_0 .var "clk", 0 0;
v0x273d2c0_0 .net "cout_dut", 0 0, L_0x273eaf0;  1 drivers
v0x273d360_0 .net "cout_ref", 0 0, L_0x273da50;  1 drivers
v0x273d400_0 .var/2u "stats1", 223 0;
v0x273d4a0_0 .var/2u "strobe", 0 0;
v0x273d560_0 .net "sum_dut", 0 0, L_0x273e9b0;  1 drivers
v0x273d650_0 .net "sum_ref", 0 0, L_0x273db40;  1 drivers
v0x273d6f0_0 .net "tb_match", 0 0, L_0x273f090;  1 drivers
v0x273d790_0 .net "tb_mismatch", 0 0, L_0x2708b20;  1 drivers
v0x273d850_0 .net "wavedrom_enable", 0 0, v0x2739530_0;  1 drivers
v0x273d920_0 .net "wavedrom_title", 511 0, v0x2739620_0;  1 drivers
L_0x273eba0 .concat [ 1 1 0 0], L_0x273db40, L_0x273da50;
L_0x273ec60 .concat [ 1 1 0 0], L_0x273db40, L_0x273da50;
L_0x273ed20 .concat [ 1 1 0 0], L_0x273e9b0, L_0x273eaf0;
L_0x273ef50 .concat [ 1 1 0 0], L_0x273db40, L_0x273da50;
L_0x273f090 .cmp/eeq 2, L_0x273eba0, L_0x273f020;
S_0x27002e0 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x2700150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7fb79ea36060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2716620_0 .net *"_ivl_10", 0 0, L_0x7fb79ea36060;  1 drivers
v0x26f3e10_0 .net *"_ivl_11", 1 0, L_0x273dec0;  1 drivers
v0x26f4130_0 .net *"_ivl_13", 1 0, L_0x273e000;  1 drivers
L_0x7fb79ea360a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x26f4480_0 .net *"_ivl_16", 0 0, L_0x7fb79ea360a8;  1 drivers
v0x26f4810_0 .net *"_ivl_17", 1 0, L_0x273e130;  1 drivers
v0x26f4ba0_0 .net *"_ivl_3", 1 0, L_0x273dc80;  1 drivers
L_0x7fb79ea36018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x26f4f30_0 .net *"_ivl_6", 0 0, L_0x7fb79ea36018;  1 drivers
v0x2738590_0 .net *"_ivl_7", 1 0, L_0x273dd70;  1 drivers
v0x2738670_0 .net "a", 0 0, v0x27392b0_0;  alias, 1 drivers
v0x2738730_0 .net "b", 0 0, v0x2739350_0;  alias, 1 drivers
v0x27387f0_0 .net "cin", 0 0, v0x27393f0_0;  alias, 1 drivers
v0x27388b0_0 .net "cout", 0 0, L_0x273da50;  alias, 1 drivers
v0x2738970_0 .net "sum", 0 0, L_0x273db40;  alias, 1 drivers
L_0x273da50 .part L_0x273e130, 1, 1;
L_0x273db40 .part L_0x273e130, 0, 1;
L_0x273dc80 .concat [ 1 1 0 0], v0x27392b0_0, L_0x7fb79ea36018;
L_0x273dd70 .concat [ 1 1 0 0], v0x2739350_0, L_0x7fb79ea36060;
L_0x273dec0 .arith/sum 2, L_0x273dc80, L_0x273dd70;
L_0x273e000 .concat [ 1 1 0 0], v0x27393f0_0, L_0x7fb79ea360a8;
L_0x273e130 .arith/sum 2, L_0x273dec0, L_0x273e000;
S_0x2738ad0 .scope module, "stim1" "stimulus_gen" 3 97, 3 17 0, S_0x2700150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "cin";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x27392b0_0 .var "a", 0 0;
v0x2739350_0 .var "b", 0 0;
v0x27393f0_0 .var "cin", 0 0;
v0x2739490_0 .net "clk", 0 0, v0x273d220_0;  1 drivers
v0x2739530_0 .var "wavedrom_enable", 0 0;
v0x2739620_0 .var "wavedrom_title", 511 0;
E_0x26ffbb0/0 .event negedge, v0x2739490_0;
E_0x26ffbb0/1 .event posedge, v0x2739490_0;
E_0x26ffbb0 .event/or E_0x26ffbb0/0, E_0x26ffbb0/1;
E_0x26ffe00 .event negedge, v0x2739490_0;
E_0x26e79f0 .event posedge, v0x2739490_0;
S_0x2738db0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x2738ad0;
 .timescale -12 -12;
v0x2738fb0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27390b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x2738ad0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2739780 .scope module, "top_module1" "top_module" 3 110, 4 1 0, S_0x2700150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
v0x273c160_0 .net "a", 0 0, v0x27392b0_0;  alias, 1 drivers
v0x273c200_0 .net "b", 0 0, v0x2739350_0;  alias, 1 drivers
v0x273c2c0_0 .net "c1", 0 0, L_0x273e610;  1 drivers
v0x273c3e0_0 .net "c2", 0 0, L_0x273ea60;  1 drivers
v0x273c4d0_0 .net "cin", 0 0, v0x27393f0_0;  alias, 1 drivers
v0x273c5c0_0 .net "cout", 0 0, L_0x273eaf0;  alias, 1 drivers
v0x273c660_0 .net "s1", 0 0, L_0x273e5a0;  1 drivers
v0x273c790_0 .net "sum", 0 0, L_0x273e9b0;  alias, 1 drivers
S_0x2739990 .scope module, "ha1" "half_adder" 4 13, 4 35 0, S_0x2739780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "cout";
L_0x273e5a0 .functor BUFZ 1, L_0x2718260, C4<0>, C4<0>, C4<0>;
L_0x273e610 .functor BUFZ 1, L_0x273e4e0, C4<0>, C4<0>, C4<0>;
v0x273a5d0_0 .net "a", 0 0, v0x27392b0_0;  alias, 1 drivers
v0x273a700_0 .net "b", 0 0, v0x2739350_0;  alias, 1 drivers
v0x273a850_0 .net "cout", 0 0, L_0x273e610;  alias, 1 drivers
v0x273a920_0 .net "sum", 0 0, L_0x273e5a0;  alias, 1 drivers
v0x273a9c0_0 .net "w1", 0 0, L_0x2718260;  1 drivers
v0x273aa60_0 .net "w2", 0 0, L_0x273e4e0;  1 drivers
S_0x2739c30 .scope module, "ag" "and_gate" 4 53, 4 71 0, S_0x2739990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x273e4e0 .functor AND 1, v0x27392b0_0, v0x2739350_0, C4<1>, C4<1>;
v0x2739e50_0 .net "a", 0 0, v0x27392b0_0;  alias, 1 drivers
v0x2739f60_0 .net "b", 0 0, v0x2739350_0;  alias, 1 drivers
v0x273a070_0 .net "out", 0 0, L_0x273e4e0;  alias, 1 drivers
S_0x273a170 .scope module, "xg1" "xor_gate" 4 46, 4 64 0, S_0x2739990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x2718260 .functor XOR 1, v0x27392b0_0, v0x2739350_0, C4<0>, C4<0>;
v0x273a350_0 .net "a", 0 0, v0x27392b0_0;  alias, 1 drivers
v0x273a410_0 .net "b", 0 0, v0x2739350_0;  alias, 1 drivers
v0x273a4d0_0 .net "out", 0 0, L_0x2718260;  alias, 1 drivers
S_0x273aba0 .scope module, "ha2" "half_adder" 4 20, 4 35 0, S_0x2739780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "cout";
L_0x273e9b0 .functor BUFZ 1, L_0x273e6a0, C4<0>, C4<0>, C4<0>;
L_0x273ea60 .functor BUFZ 1, L_0x273e8b0, C4<0>, C4<0>, C4<0>;
v0x273b770_0 .net "a", 0 0, L_0x273e5a0;  alias, 1 drivers
v0x273b810_0 .net "b", 0 0, v0x27393f0_0;  alias, 1 drivers
v0x273b960_0 .net "cout", 0 0, L_0x273ea60;  alias, 1 drivers
v0x273ba30_0 .net "sum", 0 0, L_0x273e9b0;  alias, 1 drivers
v0x273bad0_0 .net "w1", 0 0, L_0x273e6a0;  1 drivers
v0x273bb70_0 .net "w2", 0 0, L_0x273e8b0;  1 drivers
S_0x273ade0 .scope module, "ag" "and_gate" 4 53, 4 71 0, S_0x273aba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x273e8b0 .functor AND 1, L_0x273e5a0, v0x27393f0_0, C4<1>, C4<1>;
v0x273afe0_0 .net "a", 0 0, L_0x273e5a0;  alias, 1 drivers
v0x273b0d0_0 .net "b", 0 0, v0x27393f0_0;  alias, 1 drivers
v0x273b1c0_0 .net "out", 0 0, L_0x273e8b0;  alias, 1 drivers
S_0x273b2c0 .scope module, "xg1" "xor_gate" 4 46, 4 64 0, S_0x273aba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x273e6a0 .functor XOR 1, L_0x273e5a0, v0x27393f0_0, C4<0>, C4<0>;
v0x273b4a0_0 .net "a", 0 0, L_0x273e5a0;  alias, 1 drivers
v0x273b5b0_0 .net "b", 0 0, v0x27393f0_0;  alias, 1 drivers
v0x273b670_0 .net "out", 0 0, L_0x273e6a0;  alias, 1 drivers
S_0x273bcb0 .scope module, "og" "or_gate" 4 28, 4 78 0, S_0x2739780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x273eaf0 .functor OR 1, L_0x273e610, L_0x273ea60, C4<0>, C4<0>;
v0x273be90_0 .net "a", 0 0, L_0x273e610;  alias, 1 drivers
v0x273bf80_0 .net "b", 0 0, L_0x273ea60;  alias, 1 drivers
v0x273c050_0 .net "out", 0 0, L_0x273eaf0;  alias, 1 drivers
S_0x273c850 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x2700150;
 .timescale -12 -12;
E_0x26ff940 .event anyedge, v0x273d4a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x273d4a0_0;
    %nor/r;
    %assign/vec4 v0x273d4a0_0, 0;
    %wait E_0x26ff940;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2738ad0;
T_3 ;
    %wait E_0x26e79f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x27393f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2739350_0, 0;
    %assign/vec4 v0x27392b0_0, 0;
    %wait E_0x26e79f0;
    %pushi/vec4 2, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x27393f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2739350_0, 0;
    %assign/vec4 v0x27392b0_0, 0;
    %wait E_0x26e79f0;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x27393f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2739350_0, 0;
    %assign/vec4 v0x27392b0_0, 0;
    %wait E_0x26e79f0;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x27393f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2739350_0, 0;
    %assign/vec4 v0x27392b0_0, 0;
    %wait E_0x26e79f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x27393f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2739350_0, 0;
    %assign/vec4 v0x27392b0_0, 0;
    %wait E_0x26e79f0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x27393f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2739350_0, 0;
    %assign/vec4 v0x27392b0_0, 0;
    %wait E_0x26e79f0;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x27393f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2739350_0, 0;
    %assign/vec4 v0x27392b0_0, 0;
    %wait E_0x26ffe00;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27390b0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26ffbb0;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x27393f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2739350_0, 0;
    %assign/vec4 v0x27392b0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 51 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2700150;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x273d220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x273d4a0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2700150;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x273d220_0;
    %inv;
    %store/vec4 v0x273d220_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2700150;
T_6 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2739490_0, v0x273d790_0, v0x273cfb0_0, v0x273d050_0, v0x273d0f0_0, v0x273d360_0, v0x273d2c0_0, v0x273d650_0, v0x273d560_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2700150;
T_7 ;
    %load/vec4 v0x273d400_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x273d400_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x273d400_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "cout", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "cout" {0 0 0};
T_7.1 ;
    %load/vec4 v0x273d400_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x273d400_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x273d400_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_7.3 ;
    %load/vec4 v0x273d400_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x273d400_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x273d400_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x273d400_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2700150;
T_8 ;
    %wait E_0x26ffbb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x273d400_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x273d400_0, 4, 32;
    %load/vec4 v0x273d6f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x273d400_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x273d400_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x273d400_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x273d400_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x273d360_0;
    %load/vec4 v0x273d360_0;
    %load/vec4 v0x273d2c0_0;
    %xor;
    %load/vec4 v0x273d360_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x273d400_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x273d400_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x273d400_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x273d400_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x273d650_0;
    %load/vec4 v0x273d650_0;
    %load/vec4 v0x273d560_0;
    %xor;
    %load/vec4 v0x273d650_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x273d400_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x273d400_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x273d400_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x273d400_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fadd/fadd_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/fadd/iter0/response21/top_module.sv";
