Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Mar 21 13:05:07 2020
| Host         : gabriel-NH50-70RA running 64-bit Zorin OS 15.2
| Command      : report_timing_summary -max_paths 10 -file CountDownTimer_timing_summary_routed.rpt -pb CountDownTimer_timing_summary_routed.pb -rpx CountDownTimer_timing_summary_routed.rpx -warn_on_violation
| Design       : CountDownTimer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.080        0.000                      0                  269        0.151        0.000                      0                  269        4.500        0.000                       0                   118  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.080        0.000                      0                  269        0.151        0.000                      0                  269        4.500        0.000                       0                   118  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 count_datapath/sec_MS/s_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_datapath/sec_LS/s_value_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 1.478ns (31.754%)  route 3.177ns (68.246%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.730     5.333    count_datapath/sec_MS/clk_IBUF_BUFG
    SLICE_X84Y55         FDRE                                         r  count_datapath/sec_MS/s_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y55         FDRE (Prop_fdre_C_Q)         0.518     5.851 f  count_datapath/sec_MS/s_value_reg[1]/Q
                         net (fo=4, routed)           0.883     6.733    count_datapath/sec_MS/s_value_reg[1]_0
    SLICE_X84Y55         LUT3 (Prop_lut3_I1_O)        0.153     6.886 r  count_datapath/sec_MS/led_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           0.708     7.594    count_datapath/min_MS/FSM_sequential_s_currentState_reg[1]
    SLICE_X84Y55         LUT6 (Prop_lut6_I0_O)        0.331     7.925 r  count_datapath/min_MS/led_OBUF[0]_inst_i_1/O
                         net (fo=11, routed)          0.679     8.604    control_unit/led_OBUF[0]
    SLICE_X83Y55         LUT4 (Prop_lut4_I3_O)        0.150     8.754 r  control_unit/s_value[3]_i_3/O
                         net (fo=1, routed)           0.433     9.187    pulse_generator/s_setFlags[0]
    SLICE_X83Y55         LUT6 (Prop_lut6_I2_O)        0.326     9.513 r  pulse_generator/s_value[3]_i_1/O
                         net (fo=4, routed)           0.474     9.987    count_datapath/sec_LS/E[0]
    SLICE_X85Y54         FDSE                                         r  count_datapath/sec_LS/s_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.610    15.033    count_datapath/sec_LS/clk_IBUF_BUFG
    SLICE_X85Y54         FDSE                                         r  count_datapath/sec_LS/s_value_reg[0]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X85Y54         FDSE (Setup_fdse_C_CE)      -0.205    15.067    count_datapath/sec_LS/s_value_reg[0]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                          -9.987    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 count_datapath/sec_MS/s_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_datapath/sec_LS/s_value_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 1.478ns (32.737%)  route 3.037ns (67.263%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.730     5.333    count_datapath/sec_MS/clk_IBUF_BUFG
    SLICE_X84Y55         FDRE                                         r  count_datapath/sec_MS/s_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y55         FDRE (Prop_fdre_C_Q)         0.518     5.851 f  count_datapath/sec_MS/s_value_reg[1]/Q
                         net (fo=4, routed)           0.883     6.733    count_datapath/sec_MS/s_value_reg[1]_0
    SLICE_X84Y55         LUT3 (Prop_lut3_I1_O)        0.153     6.886 r  count_datapath/sec_MS/led_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           0.708     7.594    count_datapath/min_MS/FSM_sequential_s_currentState_reg[1]
    SLICE_X84Y55         LUT6 (Prop_lut6_I0_O)        0.331     7.925 r  count_datapath/min_MS/led_OBUF[0]_inst_i_1/O
                         net (fo=11, routed)          0.679     8.604    control_unit/led_OBUF[0]
    SLICE_X83Y55         LUT4 (Prop_lut4_I3_O)        0.150     8.754 r  control_unit/s_value[3]_i_3/O
                         net (fo=1, routed)           0.433     9.187    pulse_generator/s_setFlags[0]
    SLICE_X83Y55         LUT6 (Prop_lut6_I2_O)        0.326     9.513 r  pulse_generator/s_value[3]_i_1/O
                         net (fo=4, routed)           0.334     9.847    count_datapath/sec_LS/E[0]
    SLICE_X85Y55         FDRE                                         r  count_datapath/sec_LS/s_value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.610    15.033    count_datapath/sec_LS/clk_IBUF_BUFG
    SLICE_X85Y55         FDRE                                         r  count_datapath/sec_LS/s_value_reg[1]/C
                         clock pessimism              0.278    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X85Y55         FDRE (Setup_fdre_C_CE)      -0.205    15.070    count_datapath/sec_LS/s_value_reg[1]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 count_datapath/sec_MS/s_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_datapath/sec_LS/s_value_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 1.478ns (32.737%)  route 3.037ns (67.263%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.730     5.333    count_datapath/sec_MS/clk_IBUF_BUFG
    SLICE_X84Y55         FDRE                                         r  count_datapath/sec_MS/s_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y55         FDRE (Prop_fdre_C_Q)         0.518     5.851 f  count_datapath/sec_MS/s_value_reg[1]/Q
                         net (fo=4, routed)           0.883     6.733    count_datapath/sec_MS/s_value_reg[1]_0
    SLICE_X84Y55         LUT3 (Prop_lut3_I1_O)        0.153     6.886 r  count_datapath/sec_MS/led_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           0.708     7.594    count_datapath/min_MS/FSM_sequential_s_currentState_reg[1]
    SLICE_X84Y55         LUT6 (Prop_lut6_I0_O)        0.331     7.925 r  count_datapath/min_MS/led_OBUF[0]_inst_i_1/O
                         net (fo=11, routed)          0.679     8.604    control_unit/led_OBUF[0]
    SLICE_X83Y55         LUT4 (Prop_lut4_I3_O)        0.150     8.754 r  control_unit/s_value[3]_i_3/O
                         net (fo=1, routed)           0.433     9.187    pulse_generator/s_setFlags[0]
    SLICE_X83Y55         LUT6 (Prop_lut6_I2_O)        0.326     9.513 r  pulse_generator/s_value[3]_i_1/O
                         net (fo=4, routed)           0.334     9.847    count_datapath/sec_LS/E[0]
    SLICE_X85Y55         FDRE                                         r  count_datapath/sec_LS/s_value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.610    15.033    count_datapath/sec_LS/clk_IBUF_BUFG
    SLICE_X85Y55         FDRE                                         r  count_datapath/sec_LS/s_value_reg[2]/C
                         clock pessimism              0.278    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X85Y55         FDRE (Setup_fdre_C_CE)      -0.205    15.070    count_datapath/sec_LS/s_value_reg[2]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 count_datapath/sec_MS/s_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_datapath/sec_LS/s_value_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 1.478ns (32.737%)  route 3.037ns (67.263%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.730     5.333    count_datapath/sec_MS/clk_IBUF_BUFG
    SLICE_X84Y55         FDRE                                         r  count_datapath/sec_MS/s_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y55         FDRE (Prop_fdre_C_Q)         0.518     5.851 f  count_datapath/sec_MS/s_value_reg[1]/Q
                         net (fo=4, routed)           0.883     6.733    count_datapath/sec_MS/s_value_reg[1]_0
    SLICE_X84Y55         LUT3 (Prop_lut3_I1_O)        0.153     6.886 r  count_datapath/sec_MS/led_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           0.708     7.594    count_datapath/min_MS/FSM_sequential_s_currentState_reg[1]
    SLICE_X84Y55         LUT6 (Prop_lut6_I0_O)        0.331     7.925 r  count_datapath/min_MS/led_OBUF[0]_inst_i_1/O
                         net (fo=11, routed)          0.679     8.604    control_unit/led_OBUF[0]
    SLICE_X83Y55         LUT4 (Prop_lut4_I3_O)        0.150     8.754 r  control_unit/s_value[3]_i_3/O
                         net (fo=1, routed)           0.433     9.187    pulse_generator/s_setFlags[0]
    SLICE_X83Y55         LUT6 (Prop_lut6_I2_O)        0.326     9.513 r  pulse_generator/s_value[3]_i_1/O
                         net (fo=4, routed)           0.334     9.847    count_datapath/sec_LS/E[0]
    SLICE_X85Y55         FDSE                                         r  count_datapath/sec_LS/s_value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.610    15.033    count_datapath/sec_LS/clk_IBUF_BUFG
    SLICE_X85Y55         FDSE                                         r  count_datapath/sec_LS/s_value_reg[3]/C
                         clock pessimism              0.278    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X85Y55         FDSE (Setup_fdse_C_CE)      -0.205    15.070    count_datapath/sec_LS/s_value_reg[3]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/blink2Hz_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 1.056ns (24.923%)  route 3.181ns (75.077%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.725     5.328    pulse_generator/clk_IBUF_BUFG
    SLICE_X81Y52         FDRE                                         r  pulse_generator/s_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y52         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  pulse_generator/s_counter_reg[12]/Q
                         net (fo=6, routed)           1.042     6.826    pulse_generator/s_counter_reg_n_0_[12]
    SLICE_X80Y51         LUT5 (Prop_lut5_I1_O)        0.148     6.974 r  pulse_generator/pulse2Hz_i_10/O
                         net (fo=2, routed)           0.180     7.153    pulse_generator/pulse2Hz_i_10_n_0
    SLICE_X80Y51         LUT6 (Prop_lut6_I5_O)        0.328     7.481 r  pulse_generator/pulse2Hz_i_4/O
                         net (fo=1, routed)           1.039     8.520    pulse_generator/pulse2Hz_i_4_n_0
    SLICE_X82Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.644 r  pulse_generator/pulse2Hz_i_1/O
                         net (fo=36, routed)          0.921     9.565    pulse_generator/clear
    SLICE_X79Y53         FDRE                                         r  pulse_generator/blink2Hz_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.600    15.023    pulse_generator/clk_IBUF_BUFG
    SLICE_X79Y53         FDRE                                         r  pulse_generator/blink2Hz_reg/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X79Y53         FDRE (Setup_fdre_C_R)       -0.429    14.817    pulse_generator/blink2Hz_reg
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.288ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.056ns (25.015%)  route 3.165ns (74.985%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.725     5.328    pulse_generator/clk_IBUF_BUFG
    SLICE_X81Y52         FDRE                                         r  pulse_generator/s_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y52         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  pulse_generator/s_counter_reg[12]/Q
                         net (fo=6, routed)           1.042     6.826    pulse_generator/s_counter_reg_n_0_[12]
    SLICE_X80Y51         LUT5 (Prop_lut5_I1_O)        0.148     6.974 r  pulse_generator/pulse2Hz_i_10/O
                         net (fo=2, routed)           0.180     7.153    pulse_generator/pulse2Hz_i_10_n_0
    SLICE_X80Y51         LUT6 (Prop_lut6_I5_O)        0.328     7.481 r  pulse_generator/pulse2Hz_i_4/O
                         net (fo=1, routed)           1.039     8.520    pulse_generator/pulse2Hz_i_4_n_0
    SLICE_X82Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.644 r  pulse_generator/pulse2Hz_i_1/O
                         net (fo=36, routed)          0.905     9.549    pulse_generator/clear
    SLICE_X81Y56         FDRE                                         r  pulse_generator/s_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.603    15.026    pulse_generator/clk_IBUF_BUFG
    SLICE_X81Y56         FDRE                                         r  pulse_generator/s_counter_reg[28]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X81Y56         FDRE (Setup_fdre_C_R)       -0.429    14.837    pulse_generator/s_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                  5.288    

Slack (MET) :             5.288ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.056ns (25.015%)  route 3.165ns (74.985%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.725     5.328    pulse_generator/clk_IBUF_BUFG
    SLICE_X81Y52         FDRE                                         r  pulse_generator/s_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y52         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  pulse_generator/s_counter_reg[12]/Q
                         net (fo=6, routed)           1.042     6.826    pulse_generator/s_counter_reg_n_0_[12]
    SLICE_X80Y51         LUT5 (Prop_lut5_I1_O)        0.148     6.974 r  pulse_generator/pulse2Hz_i_10/O
                         net (fo=2, routed)           0.180     7.153    pulse_generator/pulse2Hz_i_10_n_0
    SLICE_X80Y51         LUT6 (Prop_lut6_I5_O)        0.328     7.481 r  pulse_generator/pulse2Hz_i_4/O
                         net (fo=1, routed)           1.039     8.520    pulse_generator/pulse2Hz_i_4_n_0
    SLICE_X82Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.644 r  pulse_generator/pulse2Hz_i_1/O
                         net (fo=36, routed)          0.905     9.549    pulse_generator/clear
    SLICE_X81Y56         FDRE                                         r  pulse_generator/s_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.603    15.026    pulse_generator/clk_IBUF_BUFG
    SLICE_X81Y56         FDRE                                         r  pulse_generator/s_counter_reg[29]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X81Y56         FDRE (Setup_fdre_C_R)       -0.429    14.837    pulse_generator/s_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                  5.288    

Slack (MET) :             5.288ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.056ns (25.015%)  route 3.165ns (74.985%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.725     5.328    pulse_generator/clk_IBUF_BUFG
    SLICE_X81Y52         FDRE                                         r  pulse_generator/s_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y52         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  pulse_generator/s_counter_reg[12]/Q
                         net (fo=6, routed)           1.042     6.826    pulse_generator/s_counter_reg_n_0_[12]
    SLICE_X80Y51         LUT5 (Prop_lut5_I1_O)        0.148     6.974 r  pulse_generator/pulse2Hz_i_10/O
                         net (fo=2, routed)           0.180     7.153    pulse_generator/pulse2Hz_i_10_n_0
    SLICE_X80Y51         LUT6 (Prop_lut6_I5_O)        0.328     7.481 r  pulse_generator/pulse2Hz_i_4/O
                         net (fo=1, routed)           1.039     8.520    pulse_generator/pulse2Hz_i_4_n_0
    SLICE_X82Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.644 r  pulse_generator/pulse2Hz_i_1/O
                         net (fo=36, routed)          0.905     9.549    pulse_generator/clear
    SLICE_X81Y56         FDRE                                         r  pulse_generator/s_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.603    15.026    pulse_generator/clk_IBUF_BUFG
    SLICE_X81Y56         FDRE                                         r  pulse_generator/s_counter_reg[30]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X81Y56         FDRE (Setup_fdre_C_R)       -0.429    14.837    pulse_generator/s_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                  5.288    

Slack (MET) :             5.294ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 1.056ns (25.042%)  route 3.161ns (74.958%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.725     5.328    pulse_generator/clk_IBUF_BUFG
    SLICE_X81Y52         FDRE                                         r  pulse_generator/s_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y52         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  pulse_generator/s_counter_reg[12]/Q
                         net (fo=6, routed)           1.042     6.826    pulse_generator/s_counter_reg_n_0_[12]
    SLICE_X80Y51         LUT5 (Prop_lut5_I1_O)        0.148     6.974 r  pulse_generator/pulse2Hz_i_10/O
                         net (fo=2, routed)           0.180     7.153    pulse_generator/pulse2Hz_i_10_n_0
    SLICE_X80Y51         LUT6 (Prop_lut6_I5_O)        0.328     7.481 r  pulse_generator/pulse2Hz_i_4/O
                         net (fo=1, routed)           1.039     8.520    pulse_generator/pulse2Hz_i_4_n_0
    SLICE_X82Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.644 r  pulse_generator/pulse2Hz_i_1/O
                         net (fo=36, routed)          0.901     9.545    pulse_generator/clear
    SLICE_X81Y50         FDRE                                         r  pulse_generator/s_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.604    15.027    pulse_generator/clk_IBUF_BUFG
    SLICE_X81Y50         FDRE                                         r  pulse_generator/s_counter_reg[4]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X81Y50         FDRE (Setup_fdre_C_R)       -0.429    14.838    pulse_generator/s_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  5.294    

Slack (MET) :             5.294ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 1.056ns (25.042%)  route 3.161ns (74.958%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.725     5.328    pulse_generator/clk_IBUF_BUFG
    SLICE_X81Y52         FDRE                                         r  pulse_generator/s_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y52         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  pulse_generator/s_counter_reg[12]/Q
                         net (fo=6, routed)           1.042     6.826    pulse_generator/s_counter_reg_n_0_[12]
    SLICE_X80Y51         LUT5 (Prop_lut5_I1_O)        0.148     6.974 r  pulse_generator/pulse2Hz_i_10/O
                         net (fo=2, routed)           0.180     7.153    pulse_generator/pulse2Hz_i_10_n_0
    SLICE_X80Y51         LUT6 (Prop_lut6_I5_O)        0.328     7.481 r  pulse_generator/pulse2Hz_i_4/O
                         net (fo=1, routed)           1.039     8.520    pulse_generator/pulse2Hz_i_4_n_0
    SLICE_X82Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.644 r  pulse_generator/pulse2Hz_i_1/O
                         net (fo=36, routed)          0.901     9.545    pulse_generator/clear
    SLICE_X81Y50         FDRE                                         r  pulse_generator/s_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.604    15.027    pulse_generator/clk_IBUF_BUFG
    SLICE_X81Y50         FDRE                                         r  pulse_generator/s_counter_reg[5]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X81Y50         FDRE (Setup_fdre_C_R)       -0.429    14.838    pulse_generator/s_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  5.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 start_but_debouncer/s_pulsedOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/FSM_sequential_s_currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.600     1.519    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X79Y54         FDRE                                         r  start_but_debouncer/s_pulsedOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y54         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  start_but_debouncer/s_pulsedOut_reg/Q
                         net (fo=2, routed)           0.098     1.759    control_unit/s_btnStart
    SLICE_X78Y54         LUT6 (Prop_lut6_I4_O)        0.045     1.804 r  control_unit/FSM_sequential_s_currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.804    control_unit/FSM_sequential_s_currentState[1]_i_1_n_0
    SLICE_X78Y54         FDRE                                         r  control_unit/FSM_sequential_s_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.872     2.037    control_unit/clk_IBUF_BUFG
    SLICE_X78Y54         FDRE                                         r  control_unit/FSM_sequential_s_currentState_reg[1]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X78Y54         FDRE (Hold_fdre_C_D)         0.120     1.652    control_unit/FSM_sequential_s_currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 start_but_debouncer/s_pulsedOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/FSM_sequential_s_currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.600     1.519    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X79Y54         FDRE                                         r  start_but_debouncer/s_pulsedOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y54         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  start_but_debouncer/s_pulsedOut_reg/Q
                         net (fo=2, routed)           0.102     1.763    control_unit/s_btnStart
    SLICE_X78Y54         LUT6 (Prop_lut6_I4_O)        0.045     1.808 r  control_unit/FSM_sequential_s_currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.808    control_unit/FSM_sequential_s_currentState[0]_i_1_n_0
    SLICE_X78Y54         FDRE                                         r  control_unit/FSM_sequential_s_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.872     2.037    control_unit/clk_IBUF_BUFG
    SLICE_X78Y54         FDRE                                         r  control_unit/FSM_sequential_s_currentState_reg[0]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X78Y54         FDRE (Hold_fdre_C_D)         0.121     1.653    control_unit/FSM_sequential_s_currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 pulse_generator/s_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.656     1.576    pulse_generator/clk_IBUF_BUFG
    SLICE_X81Y49         FDRE                                         r  pulse_generator/s_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y49         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  pulse_generator/s_counter_reg[3]/Q
                         net (fo=2, routed)           0.117     1.834    pulse_generator/s_counter_reg_n_0_[3]
    SLICE_X81Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.994 r  pulse_generator/s_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.995    pulse_generator/s_counter_reg[0]_i_1_n_0
    SLICE_X81Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.049 r  pulse_generator/s_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.049    pulse_generator/s_counter_reg[4]_i_1_n_7
    SLICE_X81Y50         FDRE                                         r  pulse_generator/s_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.875     2.040    pulse_generator/clk_IBUF_BUFG
    SLICE_X81Y50         FDRE                                         r  pulse_generator/s_counter_reg[4]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X81Y50         FDRE (Hold_fdre_C_D)         0.105     1.894    pulse_generator/s_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 pulse_generator/s_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.656     1.576    pulse_generator/clk_IBUF_BUFG
    SLICE_X81Y49         FDRE                                         r  pulse_generator/s_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y49         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  pulse_generator/s_counter_reg[3]/Q
                         net (fo=2, routed)           0.117     1.834    pulse_generator/s_counter_reg_n_0_[3]
    SLICE_X81Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.994 r  pulse_generator/s_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.995    pulse_generator/s_counter_reg[0]_i_1_n_0
    SLICE_X81Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.060 r  pulse_generator/s_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.060    pulse_generator/s_counter_reg[4]_i_1_n_5
    SLICE_X81Y50         FDRE                                         r  pulse_generator/s_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.875     2.040    pulse_generator/clk_IBUF_BUFG
    SLICE_X81Y50         FDRE                                         r  pulse_generator/s_counter_reg[6]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X81Y50         FDRE (Hold_fdre_C_D)         0.105     1.894    pulse_generator/s_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 pulse_generator/s_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/dispRefEn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.234ns (45.448%)  route 0.281ns (54.552%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.656     1.576    pulse_generator/clk_IBUF_BUFG
    SLICE_X81Y49         FDRE                                         r  pulse_generator/s_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y49         FDRE (Prop_fdre_C_Q)         0.141     1.717 f  pulse_generator/s_counter_reg[2]/Q
                         net (fo=2, routed)           0.067     1.784    pulse_generator/s_counter_reg_n_0_[2]
    SLICE_X80Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.829 r  pulse_generator/dispRefEn_i_2/O
                         net (fo=3, routed)           0.214     2.043    pulse_generator/dispRefEn_i_2_n_0
    SLICE_X80Y52         LUT3 (Prop_lut3_I1_O)        0.048     2.091 r  pulse_generator/dispRefEn_i_1/O
                         net (fo=1, routed)           0.000     2.091    pulse_generator/dispRefEn_0
    SLICE_X80Y52         FDRE                                         r  pulse_generator/dispRefEn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.875     2.040    pulse_generator/clk_IBUF_BUFG
    SLICE_X80Y52         FDRE                                         r  pulse_generator/dispRefEn_reg/C
                         clock pessimism             -0.250     1.789    
    SLICE_X80Y52         FDRE (Hold_fdre_C_D)         0.133     1.922    pulse_generator/dispRefEn_reg
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 pulse_generator/s_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.656     1.576    pulse_generator/clk_IBUF_BUFG
    SLICE_X81Y49         FDRE                                         r  pulse_generator/s_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y49         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  pulse_generator/s_counter_reg[3]/Q
                         net (fo=2, routed)           0.117     1.834    pulse_generator/s_counter_reg_n_0_[3]
    SLICE_X81Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.994 r  pulse_generator/s_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.995    pulse_generator/s_counter_reg[0]_i_1_n_0
    SLICE_X81Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.085 r  pulse_generator/s_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.085    pulse_generator/s_counter_reg[4]_i_1_n_6
    SLICE_X81Y50         FDRE                                         r  pulse_generator/s_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.875     2.040    pulse_generator/clk_IBUF_BUFG
    SLICE_X81Y50         FDRE                                         r  pulse_generator/s_counter_reg[5]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X81Y50         FDRE (Hold_fdre_C_D)         0.105     1.894    pulse_generator/s_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 pulse_generator/s_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.656     1.576    pulse_generator/clk_IBUF_BUFG
    SLICE_X81Y49         FDRE                                         r  pulse_generator/s_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y49         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  pulse_generator/s_counter_reg[3]/Q
                         net (fo=2, routed)           0.117     1.834    pulse_generator/s_counter_reg_n_0_[3]
    SLICE_X81Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.994 r  pulse_generator/s_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.995    pulse_generator/s_counter_reg[0]_i_1_n_0
    SLICE_X81Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.085 r  pulse_generator/s_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.085    pulse_generator/s_counter_reg[4]_i_1_n_4
    SLICE_X81Y50         FDRE                                         r  pulse_generator/s_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.875     2.040    pulse_generator/clk_IBUF_BUFG
    SLICE_X81Y50         FDRE                                         r  pulse_generator/s_counter_reg[7]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X81Y50         FDRE (Hold_fdre_C_D)         0.105     1.894    pulse_generator/s_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 pulse_generator/s_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.968%)  route 0.118ns (23.032%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.656     1.576    pulse_generator/clk_IBUF_BUFG
    SLICE_X81Y49         FDRE                                         r  pulse_generator/s_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y49         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  pulse_generator/s_counter_reg[3]/Q
                         net (fo=2, routed)           0.117     1.834    pulse_generator/s_counter_reg_n_0_[3]
    SLICE_X81Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.994 r  pulse_generator/s_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.995    pulse_generator/s_counter_reg[0]_i_1_n_0
    SLICE_X81Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.034 r  pulse_generator/s_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.034    pulse_generator/s_counter_reg[4]_i_1_n_0
    SLICE_X81Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.088 r  pulse_generator/s_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.088    pulse_generator/s_counter_reg[8]_i_1_n_7
    SLICE_X81Y51         FDRE                                         r  pulse_generator/s_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.875     2.040    pulse_generator/clk_IBUF_BUFG
    SLICE_X81Y51         FDRE                                         r  pulse_generator/s_counter_reg[8]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X81Y51         FDRE (Hold_fdre_C_D)         0.105     1.894    pulse_generator/s_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 pulse_generator/s_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.405ns (77.452%)  route 0.118ns (22.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.656     1.576    pulse_generator/clk_IBUF_BUFG
    SLICE_X81Y49         FDRE                                         r  pulse_generator/s_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y49         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  pulse_generator/s_counter_reg[3]/Q
                         net (fo=2, routed)           0.117     1.834    pulse_generator/s_counter_reg_n_0_[3]
    SLICE_X81Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.994 r  pulse_generator/s_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.995    pulse_generator/s_counter_reg[0]_i_1_n_0
    SLICE_X81Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.034 r  pulse_generator/s_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.034    pulse_generator/s_counter_reg[4]_i_1_n_0
    SLICE_X81Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.099 r  pulse_generator/s_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.099    pulse_generator/s_counter_reg[8]_i_1_n_5
    SLICE_X81Y51         FDRE                                         r  pulse_generator/s_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.875     2.040    pulse_generator/clk_IBUF_BUFG
    SLICE_X81Y51         FDRE                                         r  pulse_generator/s_counter_reg[10]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X81Y51         FDRE (Hold_fdre_C_D)         0.105     1.894    pulse_generator/s_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 set_but_debouncer/s_debounceCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_but_debouncer/s_debounceCnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.287ns (81.534%)  route 0.065ns (18.466%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.599     1.518    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X79Y58         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y58         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  set_but_debouncer/s_debounceCnt_reg[15]/Q
                         net (fo=3, routed)           0.065     1.724    set_but_debouncer/s_debounceCnt_reg_n_0_[15]
    SLICE_X78Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.769 r  set_but_debouncer/s_debounceCnt0_carry__2_i_2__0/O
                         net (fo=1, routed)           0.000     1.769    set_but_debouncer/s_debounceCnt0_carry__2_i_2__0_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.870 r  set_but_debouncer/s_debounceCnt0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.870    set_but_debouncer/s_debounceCnt0_carry__2_n_4
    SLICE_X78Y58         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.871     2.036    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X78Y58         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[16]/C
                         clock pessimism             -0.504     1.531    
    SLICE_X78Y58         FDRE (Hold_fdre_C_D)         0.134     1.665    set_but_debouncer/s_debounceCnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y54    control_unit/FSM_sequential_s_currentState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y54    control_unit/FSM_sequential_s_currentState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y54    control_unit/FSM_sequential_s_currentState_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X84Y54    count_datapath/min_MS/s_value_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y54    count_datapath/min_MS/s_value_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X84Y54    count_datapath/min_MS/s_value_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X85Y54    count_datapath/sec_LS/s_value_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y55    count_datapath/sec_LS/s_value_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y55    count_datapath/sec_LS/s_value_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y54    pulse_generator/pulse1Hz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y53    pulse_generator/s_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y53    pulse_generator/s_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y53    pulse_generator/s_counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y53    pulse_generator/s_counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y54    pulse_generator/s_counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y54    pulse_generator/s_counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y54    pulse_generator/s_counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y54    pulse_generator/s_counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y55    pulse_generator/s_counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y57    display_driver/s_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y57    display_driver/s_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y57    display_driver/s_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y49    pulse_generator/s_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y49    pulse_generator/s_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y49    pulse_generator/s_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y49    pulse_generator/s_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X77Y55    reset_module/s_shiftReg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X76Y55    reset_module/s_shiftReg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X76Y55    reset_module/s_shiftReg_reg[2]/C



