put constrain(.sdc) there
remember modify your top model name(not testbench) in synthesize.ctl
