# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 3
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-39.10"
module \gen_test7
  attribute \src "dut.sv:2.12-2.16"
  attribute \reg 1
  wire width 3 \out1
  attribute \src "dut.sv:3.12-3.16"
  attribute \reg 1
  wire width 3 \out2
  attribute \src "dut.sv:4.13-4.17"
  wire width 3 \out3
  wire width 3 \cond.sub_out1
  wire width 3 \cond.sub_out2
  wire width 3 \cond.sub_out3
  wire \cond.x
  attribute \src "dut.sv:16.4-21.7"
  wire $0\x
  attribute \src "dut.sv:16.4-21.7"
  wire width 3 $0\out2
  attribute \src "dut.sv:16.4-21.7"
  wire width 3 $0\sub_out2
  attribute \src "dut.sv:17.23-17.24"
  wire width 32 \proc.x
  attribute \src "dut.sv:16.22-16.26"
  wire width 32 $0\proc.x
  attribute \src "dut.sv:10.4-15.7"
  process $proc$dut.sv:10$1
    sync always
    sync init
      update \cond.x 1'0
      update \out1 { 2'00 \cond.x }
      update \cond.sub_out1 { 2'00 \cond.x }
  end
  attribute \src "dut.sv:16.4-21.7"
  process $proc$dut.sv:16$2
    assign $0\out2 \out2
    assign $0\sub_out2 \cond.sub_out2
    assign $0\x \cond.x
    assign $0\proc.x \proc.x
    assign \cond.x 1'0
    assign $0\out2 { 2'00 \cond.x }
    assign \cond.sub_out2 { 2'00 \cond.x }
    sync always
      update \out2 $0\out2
      update \cond.sub_out2 $0\sub_out2
      update \cond.x $0\x
      update \proc.x $0\proc.x
  end
  connect \out3 [0] 1'1
  connect \cond.sub_out3 [0] 1'1
  connect \out3 [1] 1'1
  connect \cond.sub_out3 [1] 1'1
  connect \out3 [2] 1'1
  connect \cond.sub_out3 [2] 1'1
end
