(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (NP (DT an) (NN architecture/methodology)) (PP (IN for) (S (VP (VBG making) (S (NP (NNP FPGAs)) (ADJP (JJ suitable) (PP (IN for) (NP (ADJP (NN integer) (CONJP (RB as) (RB well) (IN as)) (JJ variable)) (NN precision) (VBG floating) (NN point) (NN multiplication)))))))))) (. .))
(S (NP (DT The) (VBN proposed) (NN work)) (VP (MD will) (PP (IN of) (NP (JJ great) (NN importance))) (PP (IN in) (NP (NP (NNS applications)) (SBAR (WHNP (WDT which)) (S (VP (VBZ requires) (NP (ADJP (JJ variable) (NN precision)) (VBG floating) (NN point) (NN multiplication))))) (PP (JJ such) (IN as) (NP (JJ multi-media) (NN processing) (NNS applications)))))) (. .))
(S (PP (IN In) (NP (DT the) (VBN proposed) (NN architecture/methodology))) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (NP (DT the) (NN replacement)) (PP (IN of) (NP (NP (VBG existing) (ADJP (CD 18x18) (NN bit) (CC and) (CD 25x18) (NN bit)) (JJ dedicated) (NNS multipliers)) (PP (IN in) (NP (NNP FPGAs))))) (PP (IN with) (NP (NP (JJ dedicated) (UCP (CD 24x24) (NN bit) (CC and) (ADJP (CD 24x9) (NN bit))) (NNS multipliers)) (, ,) (ADVP (RB respectively)))))) (. .))
(S (NP (PRP We)) (VP (VBP have) (VP (VBN proved) (SBAR (IN that) (S (NP (NP (PRP$ our) (NN approach)) (PP (IN of) (S (VP (VBG providing) (NP (DT the) (JJ dedicated) (CD 24x24) (NN bit) (CC and) (CD 24x9) (NN bit) (NNS multipliers)) (PP (IN in) (NP (NNP FPGAs))))))) (VP (MD will) (VP (VB make) (S (NP (PRP them)) (ADJP (VB efficient) (PP (IN for) (S (VP (VBG performing) (NP (UCP (NN integer) (CONJP (RB as) (RB well) (IN as)) (NP (JJ single) (NN precision)) (, ,) (NP (JJ double) (NN precision)) (, ,) (CC and) (ADJP (NNP Quadruple) (NN precision))) (VBG floating) (NN point) (NNS multiplications))))))))))))) (. .))
