<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MINI58_BSP: CLK Exported Functions</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="../../M0Banner_v2.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">MINI58_BSP<span id="projectnumber">&#160;V3.01.005</span>
   </div>
   <div id="projectbrief">The Board Support Package for Mini58 Series MCU</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">CLK Exported Functions<div class="ingroups"><a class="el" href="../../db/ddd/group___mini58___device___driver.html">Mini58 Device Driver</a> &raquo; <a class="el" href="../../d7/d90/group___mini58___c_l_k___driver.html">CLK Driver</a> &raquo; <a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html">CLK Exported Constants</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for CLK Exported Functions:</div>
<div class="dyncontent">
<div class="center"><img src="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.png" border="0" usemap="#ad3_2d87_2group______mini58______c__l__k______e__x__p__o__r__t__e__d______f__u__n__c__t__i__o__n__s" alt=""/></div>
<map name="ad3_2d87_2group______mini58______c__l__k______e__x__p__o__r__t__e__d______f__u__n__c__t__i__o__n__s" id="ad3_2d87_2group______mini58______c__l__k______e__x__p__o__r__t__e__d______f__u__n__c__t__i__o__n__s">
<area shape="rect" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html" title=" " alt="" coords="5,5,172,31"/>
<area shape="rect" title=" " alt="" coords="220,5,384,31"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gabfada619ed5deb7ea03f1cdd04159ba4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabfada619ed5deb7ea03f1cdd04159ba4">CLK_GetPLLClockFreq</a> (void)</td></tr>
<tr class="memdesc:gabfada619ed5deb7ea03f1cdd04159ba4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get PLL clock frequency.  <a href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabfada619ed5deb7ea03f1cdd04159ba4">More...</a><br /></td></tr>
<tr class="separator:gabfada619ed5deb7ea03f1cdd04159ba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31f678693e1aadf43a190c1e40f3cbc9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga31f678693e1aadf43a190c1e40f3cbc9">CLK_DisableCKO</a> (void)</td></tr>
<tr class="memdesc:ga31f678693e1aadf43a190c1e40f3cbc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function disable frequency output function.  <a href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga31f678693e1aadf43a190c1e40f3cbc9">More...</a><br /></td></tr>
<tr class="separator:ga31f678693e1aadf43a190c1e40f3cbc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5241b9593cac6dd5412d350c0e571e51"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5241b9593cac6dd5412d350c0e571e51">CLK_EnableCKO</a> (uint32_t u32ClkSrc, uint32_t u32ClkDiv, uint32_t u32ClkDivBy1En)</td></tr>
<tr class="memdesc:ga5241b9593cac6dd5412d350c0e571e51"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enable frequency divider module clock, enable frequency divider clock function and configure frequency divider.  <a href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5241b9593cac6dd5412d350c0e571e51">More...</a><br /></td></tr>
<tr class="separator:ga5241b9593cac6dd5412d350c0e571e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a4f26f4731fdca63af252773ee72088"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8a4f26f4731fdca63af252773ee72088">CLK_PowerDown</a> (void)</td></tr>
<tr class="memdesc:ga8a4f26f4731fdca63af252773ee72088"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function let system enter to Power-down mode.  <a href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8a4f26f4731fdca63af252773ee72088">More...</a><br /></td></tr>
<tr class="separator:ga8a4f26f4731fdca63af252773ee72088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0920dc6df8ce954838d45072f075b347"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0920dc6df8ce954838d45072f075b347">CLK_Idle</a> (void)</td></tr>
<tr class="memdesc:ga0920dc6df8ce954838d45072f075b347"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function let system enter to Idle mode.  <a href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0920dc6df8ce954838d45072f075b347">More...</a><br /></td></tr>
<tr class="separator:ga0920dc6df8ce954838d45072f075b347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa5076ef7010baaa621da89225c14e57"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafa5076ef7010baaa621da89225c14e57">CLK_GetHXTFreq</a> (void)</td></tr>
<tr class="memdesc:gafa5076ef7010baaa621da89225c14e57"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function get external high frequency crystal frequency. The frequency unit is Hz.  <a href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafa5076ef7010baaa621da89225c14e57">More...</a><br /></td></tr>
<tr class="separator:gafa5076ef7010baaa621da89225c14e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70068a9cb9cc8099f56423a99a0dafcc"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga70068a9cb9cc8099f56423a99a0dafcc">CLK_GetLXTFreq</a> (void)</td></tr>
<tr class="memdesc:ga70068a9cb9cc8099f56423a99a0dafcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function get external low frequency crystal frequency. The frequency unit is Hz.  <a href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga70068a9cb9cc8099f56423a99a0dafcc">More...</a><br /></td></tr>
<tr class="separator:ga70068a9cb9cc8099f56423a99a0dafcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27ded0f4435751be979927718884488f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a> (void)</td></tr>
<tr class="memdesc:ga27ded0f4435751be979927718884488f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function get HCLK frequency. The frequency unit is Hz.  <a href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">More...</a><br /></td></tr>
<tr class="separator:ga27ded0f4435751be979927718884488f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa95d8368f13a4b774dffbf895c750e64"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa95d8368f13a4b774dffbf895c750e64">CLK_GetCPUFreq</a> (void)</td></tr>
<tr class="memdesc:gaa95d8368f13a4b774dffbf895c750e64"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function get CPU frequency. The frequency unit is Hz.  <a href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa95d8368f13a4b774dffbf895c750e64">More...</a><br /></td></tr>
<tr class="separator:gaa95d8368f13a4b774dffbf895c750e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb2dbdffa8c62523cffa7116afbc3297"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297">CLK_SetCoreClock</a> (uint32_t u32Hclk)</td></tr>
<tr class="memdesc:gaeb2dbdffa8c62523cffa7116afbc3297"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set HCLK frequency.  <a href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297">More...</a><br /></td></tr>
<tr class="separator:gaeb2dbdffa8c62523cffa7116afbc3297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1a48f2301aa652d88d9235674183a24"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24">CLK_SetHCLK</a> (uint32_t u32ClkSrc, uint32_t u32ClkDiv)</td></tr>
<tr class="memdesc:gab1a48f2301aa652d88d9235674183a24"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function set HCLK clock source and HCLK clock divider.  <a href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24">More...</a><br /></td></tr>
<tr class="separator:gab1a48f2301aa652d88d9235674183a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada76aad06147856dad5f349704112611"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gada76aad06147856dad5f349704112611">CLK_SetModuleClock</a> (uint32_t u32ModuleIdx, uint32_t u32ClkSrc, uint32_t u32ClkDiv)</td></tr>
<tr class="memdesc:gada76aad06147856dad5f349704112611"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function set selected module clock source and module clock divider.  <a href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gada76aad06147856dad5f349704112611">More...</a><br /></td></tr>
<tr class="separator:gada76aad06147856dad5f349704112611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce2943c698a17c51766cf77e1353bf8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1ce2943c698a17c51766cf77e1353bf8">CLK_SetSysTickClockSrc</a> (uint32_t u32ClkSrc)</td></tr>
<tr class="memdesc:ga1ce2943c698a17c51766cf77e1353bf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function set SysTick clock source.  <a href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1ce2943c698a17c51766cf77e1353bf8">More...</a><br /></td></tr>
<tr class="separator:ga1ce2943c698a17c51766cf77e1353bf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4dc253bdbb63c0044d71cb37256cf3d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae4dc253bdbb63c0044d71cb37256cf3d">CLK_EnableSysTick</a> (uint32_t u32ClkSrc, uint32_t u32Count)</td></tr>
<tr class="memdesc:gae4dc253bdbb63c0044d71cb37256cf3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable System Tick counter.  <a href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae4dc253bdbb63c0044d71cb37256cf3d">More...</a><br /></td></tr>
<tr class="separator:gae4dc253bdbb63c0044d71cb37256cf3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9d846aeb8260e9b9ea4063647244252"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad9d846aeb8260e9b9ea4063647244252">CLK_DisableSysTick</a> (void)</td></tr>
<tr class="memdesc:gad9d846aeb8260e9b9ea4063647244252"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable System Tick counter.  <a href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad9d846aeb8260e9b9ea4063647244252">More...</a><br /></td></tr>
<tr class="separator:gad9d846aeb8260e9b9ea4063647244252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfcb464858fe9270881d9edf102b9ed1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gadfcb464858fe9270881d9edf102b9ed1">CLK_EnableXtalRC</a> (uint32_t u32ClkMask)</td></tr>
<tr class="memdesc:gadfcb464858fe9270881d9edf102b9ed1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enable clock source.  <a href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gadfcb464858fe9270881d9edf102b9ed1">More...</a><br /></td></tr>
<tr class="separator:gadfcb464858fe9270881d9edf102b9ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7fcb315221079b3c5ebf800253ffee8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad7fcb315221079b3c5ebf800253ffee8">CLK_DisableXtalRC</a> (uint32_t u32ClkMask)</td></tr>
<tr class="memdesc:gad7fcb315221079b3c5ebf800253ffee8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function disable clock source.  <a href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad7fcb315221079b3c5ebf800253ffee8">More...</a><br /></td></tr>
<tr class="separator:gad7fcb315221079b3c5ebf800253ffee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga517b9f3157919153e56c85ffb9ccd0ab"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga517b9f3157919153e56c85ffb9ccd0ab">CLK_EnableModuleClock</a> (uint32_t u32ModuleIdx)</td></tr>
<tr class="memdesc:ga517b9f3157919153e56c85ffb9ccd0ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enable module clock.  <a href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga517b9f3157919153e56c85ffb9ccd0ab">More...</a><br /></td></tr>
<tr class="separator:ga517b9f3157919153e56c85ffb9ccd0ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58ebca80b6dad0a35cbabc28cf910506"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58ebca80b6dad0a35cbabc28cf910506">CLK_DisableModuleClock</a> (uint32_t u32ModuleIdx)</td></tr>
<tr class="memdesc:ga58ebca80b6dad0a35cbabc28cf910506"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function disable module clock.  <a href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58ebca80b6dad0a35cbabc28cf910506">More...</a><br /></td></tr>
<tr class="separator:ga58ebca80b6dad0a35cbabc28cf910506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafa01b7c0b65d63ff1d99eaf5b546824"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaafa01b7c0b65d63ff1d99eaf5b546824">CLK_SysTickDelay</a> (uint32_t us)</td></tr>
<tr class="memdesc:gaafa01b7c0b65d63ff1d99eaf5b546824"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function execute delay function.  <a href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaafa01b7c0b65d63ff1d99eaf5b546824">More...</a><br /></td></tr>
<tr class="separator:gaafa01b7c0b65d63ff1d99eaf5b546824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c1d77ec5103fe51b332f3398d434d7f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f">CLK_EnablePLL</a> (uint32_t u32PllClkSrc, uint32_t u32PllFreq)</td></tr>
<tr class="memdesc:ga2c1d77ec5103fe51b332f3398d434d7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set PLL frequency.  <a href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f">More...</a><br /></td></tr>
<tr class="separator:ga2c1d77ec5103fe51b332f3398d434d7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8a05b75aaf31c9e66d353902271a751"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa8a05b75aaf31c9e66d353902271a751">CLK_DisablePLL</a> (void)</td></tr>
<tr class="memdesc:gaa8a05b75aaf31c9e66d353902271a751"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLL.  <a href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa8a05b75aaf31c9e66d353902271a751">More...</a><br /></td></tr>
<tr class="separator:gaa8a05b75aaf31c9e66d353902271a751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga620c121e9147b128081654d9552efe15"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a> (uint32_t u32ClkMask)</td></tr>
<tr class="memdesc:ga620c121e9147b128081654d9552efe15"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function check selected clock source status.  <a href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">More...</a><br /></td></tr>
<tr class="separator:ga620c121e9147b128081654d9552efe15"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga31f678693e1aadf43a190c1e40f3cbc9" name="ga31f678693e1aadf43a190c1e40f3cbc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31f678693e1aadf43a190c1e40f3cbc9">&#9670;&nbsp;</a></span>CLK_DisableCKO()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CLK_DisableCKO </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function disable frequency output function. </p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00030">30</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>

</div>
</div>
<a id="ga58ebca80b6dad0a35cbabc28cf910506" name="ga58ebca80b6dad0a35cbabc28cf910506"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58ebca80b6dad0a35cbabc28cf910506">&#9670;&nbsp;</a></span>CLK_DisableModuleClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CLK_DisableModuleClock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ModuleIdx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function disable module clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ModuleIdx</td><td>is module index<ul>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaefc5c5d4f6d46fa66126a8b471e6b333">WDT_MODULE</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4490f2058973aa7507893ae3040e30ae">TMR0_MODULE</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4f3c0420befc3fd680c619482c652701">TMR1_MODULE</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga04c349396e3a4d47b0eab52a9514ee83">CLKO_MODULE</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga31b22702b1673f42d13e2a26d7d18502">I2C0_MODULE</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6281d1cecdad4bc845c1062e177c9049">I2C1_MODULE</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga596830ce09a1794429c50f4351919d2d">SPI0_MODULE</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga28e1e43abf54cf8f715fead42010e7e9">UART0_MODULE</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga558446e460cc69dfb2ac567e961ab262">UART1_MODULE</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4e822212680a27b268b3b101f312d20f">PWMCH01_MODULE</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga43165107b7970bee27e586b296806722">PWMCH23_MODULE</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga647676d8bcd0c0f8e3802f04fc3fe75d">PWMCH45_MODULE</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4c7bc484e427369d477792d9e432723e">ADC_MODULE</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga98d02399c4cf4d6a6a88dbfa3d007613">ACMP_MODULE</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae33357c857a7680e094a3335a441c107">WWDT_MODULE</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00405">405</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>

</div>
</div>
<a id="gaa8a05b75aaf31c9e66d353902271a751" name="gaa8a05b75aaf31c9e66d353902271a751"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8a05b75aaf31c9e66d353902271a751">&#9670;&nbsp;</a></span>CLK_DisablePLL()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CLK_DisablePLL </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable PLL. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This function set PLL in Power-down mode. The register write-protection function should be disabled before using this function. </p>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00586">586</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gaa8a05b75aaf31c9e66d353902271a751_icgraph.png" border="0" usemap="#ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gaa8a05b75aaf31c9e66d353902271a751_icgraph" alt=""/></div>
<map name="ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gaa8a05b75aaf31c9e66d353902271a751_icgraph" id="ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gaa8a05b75aaf31c9e66d353902271a751_icgraph">
<area shape="rect" title="Disable PLL." alt="" coords="353,5,473,32"/>
<area shape="rect" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f" title="Set PLL frequency." alt="" coords="188,5,305,32"/>
<area shape="rect" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297" title="Set HCLK frequency." alt="" coords="5,5,140,32"/>
</map>
</div>

</div>
</div>
<a id="gad9d846aeb8260e9b9ea4063647244252" name="gad9d846aeb8260e9b9ea4063647244252"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9d846aeb8260e9b9ea4063647244252">&#9670;&nbsp;</a></span>CLK_DisableSysTick()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CLK_DisableSysTick </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable System Tick counter. </p>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This function disable System Tick counter. </p>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00326">326</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>

</div>
</div>
<a id="gad7fcb315221079b3c5ebf800253ffee8" name="gad7fcb315221079b3c5ebf800253ffee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7fcb315221079b3c5ebf800253ffee8">&#9670;&nbsp;</a></span>CLK_DisableXtalRC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CLK_DisableXtalRC </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ClkMask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function disable clock source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ClkMask</td><td>is clock source mask. Including :<ul>
<li><a class="el" href="../../dd/d10/group___mini58___definitions.html#gac3ed468c54ab78a60667aa78af4831f2">CLK_PWRCTL_XTLEN_Msk</a>,</li>
<li><a class="el" href="../../dd/d10/group___mini58___definitions.html#ga0d6812b9fd2da2fd4af293d6b443f06c">CLK_PWRCTL_LIRCEN_Msk</a>,</li>
<li><a class="el" href="../../dd/d10/group___mini58___definitions.html#ga695f114b0eb66174c9c72ae567085364">CLK_PWRCTL_HIRCEN_Msk</a>, </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00355">355</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>

</div>
</div>
<a id="ga5241b9593cac6dd5412d350c0e571e51" name="ga5241b9593cac6dd5412d350c0e571e51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5241b9593cac6dd5412d350c0e571e51">&#9670;&nbsp;</a></span>CLK_EnableCKO()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CLK_EnableCKO </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ClkSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ClkDiv</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ClkDivBy1En</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function enable frequency divider module clock, enable frequency divider clock function and configure frequency divider. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ClkSrc</td><td>is frequency divider function clock source<ul>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3ed9c7f309ada15eed92f316bb692156">CLK_CLKSEL2_CLKOSEL_XTAL</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0e4b32fefc40d2a4b86f1dd5ab9c7a26">CLK_CLKSEL2_CLKOSEL_LIRC</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3b25f3dcdc248709c5d84af9858ae356">CLK_CLKSEL2_CLKOSEL_HCLK</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7f5ca0e6807937555a645ff05d4074a6">CLK_CLKSEL2_CLKOSEL_HIRC</a> </li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ClkDiv</td><td>Set the clock divider to CKO. 0 &lt;= u32ClkDiv &lt;= 15 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ClkDivBy1En</td><td>is frequency divided by one enable. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>Output selected clock to CKO. The output clock frequency is divided by u32ClkDiv. The formula is: CKO frequency = (Clock source frequency) / 2^(u32ClkDiv + 1) This function is just used to set CKO clock. User must enable I/O for CKO clock output pin by themselves. </p>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00054">54</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>

</div>
</div>
<a id="ga517b9f3157919153e56c85ffb9ccd0ab" name="ga517b9f3157919153e56c85ffb9ccd0ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga517b9f3157919153e56c85ffb9ccd0ab">&#9670;&nbsp;</a></span>CLK_EnableModuleClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CLK_EnableModuleClock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ModuleIdx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function enable module clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ModuleIdx</td><td>is module index. Including :<ul>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaefc5c5d4f6d46fa66126a8b471e6b333">WDT_MODULE</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4490f2058973aa7507893ae3040e30ae">TMR0_MODULE</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4f3c0420befc3fd680c619482c652701">TMR1_MODULE</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga04c349396e3a4d47b0eab52a9514ee83">CLKO_MODULE</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga31b22702b1673f42d13e2a26d7d18502">I2C0_MODULE</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6281d1cecdad4bc845c1062e177c9049">I2C1_MODULE</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga596830ce09a1794429c50f4351919d2d">SPI0_MODULE</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga28e1e43abf54cf8f715fead42010e7e9">UART0_MODULE</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga558446e460cc69dfb2ac567e961ab262">UART1_MODULE</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4e822212680a27b268b3b101f312d20f">PWMCH01_MODULE</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga43165107b7970bee27e586b296806722">PWMCH23_MODULE</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga647676d8bcd0c0f8e3802f04fc3fe75d">PWMCH45_MODULE</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4c7bc484e427369d477792d9e432723e">ADC_MODULE</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga98d02399c4cf4d6a6a88dbfa3d007613">ACMP_MODULE</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae33357c857a7680e094a3335a441c107">WWDT_MODULE</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00380">380</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>

</div>
</div>
<a id="ga2c1d77ec5103fe51b332f3398d434d7f" name="ga2c1d77ec5103fe51b332f3398d434d7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c1d77ec5103fe51b332f3398d434d7f">&#9670;&nbsp;</a></span>CLK_EnablePLL()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CLK_EnablePLL </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32PllClkSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32PllFreq</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set PLL frequency. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">u32PllClkSrc</td><td>is PLL clock source. Including :<ul>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0bf065dee5f4f3ebefa851bedd5baa4e">CLK_PLLCTL_PLLSRC_HXT</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga870e2e8afdbc1c3627c9e7332b9e2c3f">CLK_PLLCTL_PLLSRC_HIRC</a> </li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32PllFreq</td><td>is PLL frequency. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>PLL frequency</dd></dl>
<p>This function is used to configure PLLCTL register to set specified PLL frequency. The register write-protection function should be disabled before using this function. </p>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00420">420</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga2c1d77ec5103fe51b332f3398d434d7f_cgraph.png" border="0" usemap="#ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga2c1d77ec5103fe51b332f3398d434d7f_cgraph" alt=""/></div>
<map name="ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga2c1d77ec5103fe51b332f3398d434d7f_cgraph" id="ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga2c1d77ec5103fe51b332f3398d434d7f_cgraph">
<area shape="rect" title="Set PLL frequency." alt="" coords="5,56,123,83"/>
<area shape="rect" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa8a05b75aaf31c9e66d353902271a751" title="Disable PLL." alt="" coords="189,5,309,32"/>
<area shape="rect" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabfada619ed5deb7ea03f1cdd04159ba4" title="Get PLL clock frequency." alt="" coords="171,56,328,83"/>
<area shape="rect" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15" title="This function check selected clock source status." alt="" coords="174,107,325,133"/>
</map>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga2c1d77ec5103fe51b332f3398d434d7f_icgraph.png" border="0" usemap="#ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga2c1d77ec5103fe51b332f3398d434d7f_icgraph" alt=""/></div>
<map name="ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga2c1d77ec5103fe51b332f3398d434d7f_icgraph" id="ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga2c1d77ec5103fe51b332f3398d434d7f_icgraph">
<area shape="rect" title="Set PLL frequency." alt="" coords="188,5,305,32"/>
<area shape="rect" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297" title="Set HCLK frequency." alt="" coords="5,5,140,32"/>
</map>
</div>

</div>
</div>
<a id="gae4dc253bdbb63c0044d71cb37256cf3d" name="gae4dc253bdbb63c0044d71cb37256cf3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4dc253bdbb63c0044d71cb37256cf3d">&#9670;&nbsp;</a></span>CLK_EnableSysTick()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CLK_EnableSysTick </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ClkSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32Count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable System Tick counter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ClkSrc</td><td>is System Tick clock source. Including:<ul>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ec32b0a77a634023d085004b09d41dc">CLK_CLKSEL0_STCLKSEL_XTAL</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae29f647b2eeb0fcdae17c5ef491c3e48">CLK_CLKSEL0_STCLKSEL_XTAL_DIV2</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2d72a0762b1751c3392f5ba24bb4c564">CLK_CLKSEL0_STCLKSEL_HCLK_DIV2</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga33a66fd31295ae71accab4ccd18be5ad">CLK_CLKSEL0_STCLKSEL_HIRC_DIV2</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga05b43f9775b946d78d652472a03f0d50">CLK_CLKSEL0_STCLKSEL_HCLK</a> </li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32Count</td><td>is System Tick reload value. It should be 0x1~0xFFFFFF. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This function set System Tick clock source, reload value, enable System Tick counter and interrupt. The register write-protection function should be disabled before using this function. </p>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00306">306</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>

</div>
</div>
<a id="gadfcb464858fe9270881d9edf102b9ed1" name="gadfcb464858fe9270881d9edf102b9ed1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfcb464858fe9270881d9edf102b9ed1">&#9670;&nbsp;</a></span>CLK_EnableXtalRC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CLK_EnableXtalRC </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ClkMask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function enable clock source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ClkMask</td><td>is clock source mask. Including :<ul>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3e4d721694b0ad39bde64e92046e2742">CLK_PWRCTL_XTLEN_HXT</a> or <a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a956593f1234bc2ee2173b2224ef961">CLK_PWRCTL_XTLEN_LXT</a>,</li>
<li><a class="el" href="../../dd/d10/group___mini58___definitions.html#ga0d6812b9fd2da2fd4af293d6b443f06c">CLK_PWRCTL_LIRCEN_Msk</a></li>
<li><a class="el" href="../../dd/d10/group___mini58___definitions.html#ga695f114b0eb66174c9c72ae567085364">CLK_PWRCTL_HIRCEN_Msk</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00339">339</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>

</div>
</div>
<a id="gaa95d8368f13a4b774dffbf895c750e64" name="gaa95d8368f13a4b774dffbf895c750e64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa95d8368f13a4b774dffbf895c750e64">&#9670;&nbsp;</a></span>CLK_GetCPUFreq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CLK_GetCPUFreq </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function get CPU frequency. The frequency unit is Hz. </p>
<dl class="section return"><dt>Returns</dt><dd>CPU frequency </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00126">126</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gaa95d8368f13a4b774dffbf895c750e64_cgraph.png" border="0" usemap="#ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gaa95d8368f13a4b774dffbf895c750e64_cgraph" alt=""/></div>
<map name="ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gaa95d8368f13a4b774dffbf895c750e64_cgraph" id="ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gaa95d8368f13a4b774dffbf895c750e64_cgraph">
<area shape="rect" title="This function get CPU frequency. The frequency unit is Hz." alt="" coords="5,5,133,32"/>
<area shape="rect" href="../../db/dcd/system___mini58_series_8c.html#ae0c36a9591fe6e9c45ecb21a794f0f0f" title="Updates the SystemCoreClock with current core Clock retrieved from CPU registers." alt="" coords="181,5,349,32"/>
<area shape="rect" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabfada619ed5deb7ea03f1cdd04159ba4" title="Get PLL clock frequency." alt="" coords="397,5,555,32"/>
</map>
</div>

</div>
</div>
<a id="ga27ded0f4435751be979927718884488f" name="ga27ded0f4435751be979927718884488f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27ded0f4435751be979927718884488f">&#9670;&nbsp;</a></span>CLK_GetHCLKFreq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CLK_GetHCLKFreq </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function get HCLK frequency. The frequency unit is Hz. </p>
<dl class="section return"><dt>Returns</dt><dd>HCLK frequency </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00115">115</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga27ded0f4435751be979927718884488f_cgraph.png" border="0" usemap="#ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga27ded0f4435751be979927718884488f_cgraph" alt=""/></div>
<map name="ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga27ded0f4435751be979927718884488f_cgraph" id="ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga27ded0f4435751be979927718884488f_cgraph">
<area shape="rect" title="This function get HCLK frequency. The frequency unit is Hz." alt="" coords="5,5,140,32"/>
<area shape="rect" href="../../db/dcd/system___mini58_series_8c.html#ae0c36a9591fe6e9c45ecb21a794f0f0f" title="Updates the SystemCoreClock with current core Clock retrieved from CPU registers." alt="" coords="188,5,356,32"/>
<area shape="rect" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabfada619ed5deb7ea03f1cdd04159ba4" title="Get PLL clock frequency." alt="" coords="404,5,561,32"/>
</map>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga27ded0f4435751be979927718884488f_icgraph.png" border="0" usemap="#ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga27ded0f4435751be979927718884488f_icgraph" alt=""/></div>
<map name="ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga27ded0f4435751be979927718884488f_icgraph" id="ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga27ded0f4435751be979927718884488f_icgraph">
<area shape="rect" title="This function get HCLK frequency. The frequency unit is Hz." alt="" coords="309,31,444,57"/>
<area shape="rect" href="../../d3/dbc/group___mini58___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07" title="Get the actual frequency of SPI bus clock. Only available in Master mode." alt="" coords="135,5,261,32"/>
<area shape="rect" href="../../d3/dbc/group___mini58___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13" title="Set the SPI bus clock. Only available in Master mode." alt="" coords="135,56,261,83"/>
<area shape="rect" href="../../d3/dbc/group___mini58___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44" title="This function make SPI module be ready to transfer. By default, the SPI transfer sequence is MSB firs..." alt="" coords="5,56,87,83"/>
</map>
</div>

</div>
</div>
<a id="gafa5076ef7010baaa621da89225c14e57" name="gafa5076ef7010baaa621da89225c14e57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa5076ef7010baaa621da89225c14e57">&#9670;&nbsp;</a></span>CLK_GetHXTFreq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CLK_GetHXTFreq </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function get external high frequency crystal frequency. The frequency unit is Hz. </p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00091">91</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gafa5076ef7010baaa621da89225c14e57_icgraph.png" border="0" usemap="#ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gafa5076ef7010baaa621da89225c14e57_icgraph" alt=""/></div>
<map name="ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gafa5076ef7010baaa621da89225c14e57_icgraph" id="ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gafa5076ef7010baaa621da89225c14e57_icgraph">
<area shape="rect" title="This function get external high frequency crystal frequency. The frequency unit is Hz." alt="" coords="309,31,433,57"/>
<area shape="rect" href="../../d3/dbc/group___mini58___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07" title="Get the actual frequency of SPI bus clock. Only available in Master mode." alt="" coords="135,5,261,32"/>
<area shape="rect" href="../../d3/dbc/group___mini58___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13" title="Set the SPI bus clock. Only available in Master mode." alt="" coords="135,56,261,83"/>
<area shape="rect" href="../../d3/dbc/group___mini58___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44" title="This function make SPI module be ready to transfer. By default, the SPI transfer sequence is MSB firs..." alt="" coords="5,56,87,83"/>
</map>
</div>

</div>
</div>
<a id="ga70068a9cb9cc8099f56423a99a0dafcc" name="ga70068a9cb9cc8099f56423a99a0dafcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70068a9cb9cc8099f56423a99a0dafcc">&#9670;&nbsp;</a></span>CLK_GetLXTFreq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CLK_GetLXTFreq </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function get external low frequency crystal frequency. The frequency unit is Hz. </p>
<dl class="section return"><dt>Returns</dt><dd>LXT frequency </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00103">103</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga70068a9cb9cc8099f56423a99a0dafcc_icgraph.png" border="0" usemap="#ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga70068a9cb9cc8099f56423a99a0dafcc_icgraph" alt=""/></div>
<map name="ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga70068a9cb9cc8099f56423a99a0dafcc_icgraph" id="ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga70068a9cb9cc8099f56423a99a0dafcc_icgraph">
<area shape="rect" title="This function get external low frequency crystal frequency. The frequency unit is Hz." alt="" coords="309,31,432,57"/>
<area shape="rect" href="../../d3/dbc/group___mini58___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07" title="Get the actual frequency of SPI bus clock. Only available in Master mode." alt="" coords="135,5,261,32"/>
<area shape="rect" href="../../d3/dbc/group___mini58___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13" title="Set the SPI bus clock. Only available in Master mode." alt="" coords="135,56,261,83"/>
<area shape="rect" href="../../d3/dbc/group___mini58___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44" title="This function make SPI module be ready to transfer. By default, the SPI transfer sequence is MSB firs..." alt="" coords="5,56,87,83"/>
</map>
</div>

</div>
</div>
<a id="gabfada619ed5deb7ea03f1cdd04159ba4" name="gabfada619ed5deb7ea03f1cdd04159ba4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfada619ed5deb7ea03f1cdd04159ba4">&#9670;&nbsp;</a></span>CLK_GetPLLClockFreq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t CLK_GetPLLClockFreq </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get PLL clock frequency. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>PLL frequency</dd></dl>
<p>This function get PLL frequency. The frequency unit is Hz. </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00197">197</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gabfada619ed5deb7ea03f1cdd04159ba4_icgraph.png" border="0" usemap="#ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gabfada619ed5deb7ea03f1cdd04159ba4_icgraph" alt=""/></div>
<map name="ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gabfada619ed5deb7ea03f1cdd04159ba4_icgraph" id="ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gabfada619ed5deb7ea03f1cdd04159ba4_icgraph">
<area shape="rect" title="Get PLL clock frequency." alt="" coords="716,259,873,285"/>
<area shape="rect" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f" title="Set PLL frequency." alt="" coords="326,5,443,32"/>
<area shape="rect" href="../../d3/dbc/group___mini58___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07" title="Get the actual frequency of SPI bus clock. Only available in Master mode." alt="" coords="139,183,265,209"/>
<area shape="rect" href="../../d3/dbc/group___mini58___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13" title="Set the SPI bus clock. Only available in Master mode." alt="" coords="139,245,265,272"/>
<area shape="rect" href="../../db/dcd/system___mini58_series_8c.html#ae0c36a9591fe6e9c45ecb21a794f0f0f" title="Updates the SystemCoreClock with current core Clock retrieved from CPU registers." alt="" coords="500,132,668,159"/>
<area shape="rect" href="../../d0/d53/group___mini58___u_a_r_t___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gadcca8d11ae146138c089c65c2a9eb428" title="This function use to enable UART function and set baud&#45;rate." alt="" coords="537,309,631,336"/>
<area shape="rect" href="../../d0/d53/group___mini58___u_a_r_t___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab74d997a2c280fedd422b65cc06ed4e1" title="The function is used to configure IrDA relative settings. It consists of TX or RX mode and baudrate." alt="" coords="505,360,663,387"/>
<area shape="rect" href="../../d0/d53/group___mini58___u_a_r_t___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga83fe107ad6c49af362366874e4a730e9" title="This function use to config UART line setting." alt="" coords="509,411,659,437"/>
<area shape="rect" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297" title="Set HCLK frequency." alt="" coords="135,31,269,57"/>
<area shape="rect" href="../../d3/dbc/group___mini58___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44" title="This function make SPI module be ready to transfer. By default, the SPI transfer sequence is MSB firs..." alt="" coords="5,245,87,272"/>
<area shape="rect" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa95d8368f13a4b774dffbf895c750e64" title="This function get CPU frequency. The frequency unit is Hz." alt="" coords="321,107,449,133"/>
<area shape="rect" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f" title="This function get HCLK frequency. The frequency unit is Hz." alt="" coords="317,157,452,184"/>
<area shape="rect" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24" title="This function set HCLK clock source and HCLK clock divider." alt="" coords="331,56,439,83"/>
</map>
</div>

</div>
</div>
<a id="ga0920dc6df8ce954838d45072f075b347" name="ga0920dc6df8ce954838d45072f075b347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0920dc6df8ce954838d45072f075b347">&#9670;&nbsp;</a></span>CLK_Idle()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CLK_Idle </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function let system enter to Idle mode. </p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00081">81</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>

</div>
</div>
<a id="ga8a4f26f4731fdca63af252773ee72088" name="ga8a4f26f4731fdca63af252773ee72088"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a4f26f4731fdca63af252773ee72088">&#9670;&nbsp;</a></span>CLK_PowerDown()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CLK_PowerDown </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function let system enter to Power-down mode. </p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00070">70</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>

</div>
</div>
<a id="gaeb2dbdffa8c62523cffa7116afbc3297" name="gaeb2dbdffa8c62523cffa7116afbc3297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb2dbdffa8c62523cffa7116afbc3297">&#9670;&nbsp;</a></span>CLK_SetCoreClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CLK_SetCoreClock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32Hclk</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set HCLK frequency. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">u32Hclk</td><td>is HCLK frequency. The range of u32Hclk is 26 MHz ~ 50 MHz. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HCLK frequency</dd></dl>
<p>This function is used to set HCLK frequency. The frequency unit is Hz. It would configure PLL frequency to 100MHz ~ 200MHz, set HCLK clock divider as 2 and switch HCLK clock source to PLL. The register write-protection function should be disabled before using this function. </p>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00141">141</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gaeb2dbdffa8c62523cffa7116afbc3297_cgraph.png" border="0" usemap="#ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gaeb2dbdffa8c62523cffa7116afbc3297_cgraph" alt=""/></div>
<map name="ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gaeb2dbdffa8c62523cffa7116afbc3297_cgraph" id="ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gaeb2dbdffa8c62523cffa7116afbc3297_cgraph">
<area shape="rect" title="Set HCLK frequency." alt="" coords="5,107,140,133"/>
<area shape="rect" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f" title="Set PLL frequency." alt="" coords="188,56,305,83"/>
<area shape="rect" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15" title="This function check selected clock source status." alt="" coords="362,107,513,133"/>
<area shape="rect" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24" title="This function set HCLK clock source and HCLK clock divider." alt="" coords="193,157,301,184"/>
<area shape="rect" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa8a05b75aaf31c9e66d353902271a751" title="Disable PLL." alt="" coords="377,5,497,32"/>
<area shape="rect" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabfada619ed5deb7ea03f1cdd04159ba4" title="Get PLL clock frequency." alt="" coords="569,107,727,133"/>
<area shape="rect" href="../../db/dcd/system___mini58_series_8c.html#ae0c36a9591fe6e9c45ecb21a794f0f0f" title="Updates the SystemCoreClock with current core Clock retrieved from CPU registers." alt="" coords="353,157,521,184"/>
</map>
</div>

</div>
</div>
<a id="gab1a48f2301aa652d88d9235674183a24" name="gab1a48f2301aa652d88d9235674183a24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1a48f2301aa652d88d9235674183a24">&#9670;&nbsp;</a></span>CLK_SetHCLK()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CLK_SetHCLK </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ClkSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ClkDiv</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function set HCLK clock source and HCLK clock divider. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ClkSrc</td><td>is HCLK clock source. Including :<ul>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabe5a0d004f874e358cb661f1f9408650">CLK_CLKSEL0_HCLKSEL_XTAL</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8939e75a5d1b9249139415d2770ca9ea">CLK_CLKSEL0_HCLKSEL_LIRC</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3f6f2a7682c3b1378e24c1a6502df356">CLK_CLKSEL0_HCLKSEL_HIRC</a> </li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ClkDiv</td><td>is HCLK clock divider. Including :<ul>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa2a696eb99c5cc6d1ead8b68e0c0bae1">CLK_CLKDIV_HCLK(x)</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00197">197</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gab1a48f2301aa652d88d9235674183a24_cgraph.png" border="0" usemap="#ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gab1a48f2301aa652d88d9235674183a24_cgraph" alt=""/></div>
<map name="ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gab1a48f2301aa652d88d9235674183a24_cgraph" id="ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gab1a48f2301aa652d88d9235674183a24_cgraph">
<area shape="rect" title="This function set HCLK clock source and HCLK clock divider." alt="" coords="5,5,113,32"/>
<area shape="rect" href="../../db/dcd/system___mini58_series_8c.html#ae0c36a9591fe6e9c45ecb21a794f0f0f" title="Updates the SystemCoreClock with current core Clock retrieved from CPU registers." alt="" coords="161,5,329,32"/>
<area shape="rect" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabfada619ed5deb7ea03f1cdd04159ba4" title="Get PLL clock frequency." alt="" coords="377,5,535,32"/>
</map>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gab1a48f2301aa652d88d9235674183a24_icgraph.png" border="0" usemap="#ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gab1a48f2301aa652d88d9235674183a24_icgraph" alt=""/></div>
<map name="ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gab1a48f2301aa652d88d9235674183a24_icgraph" id="ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gab1a48f2301aa652d88d9235674183a24_icgraph">
<area shape="rect" title="This function set HCLK clock source and HCLK clock divider." alt="" coords="188,5,296,32"/>
<area shape="rect" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297" title="Set HCLK frequency." alt="" coords="5,5,140,32"/>
</map>
</div>

</div>
</div>
<a id="gada76aad06147856dad5f349704112611" name="gada76aad06147856dad5f349704112611"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada76aad06147856dad5f349704112611">&#9670;&nbsp;</a></span>CLK_SetModuleClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CLK_SetModuleClock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ModuleIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ClkSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ClkDiv</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function set selected module clock source and module clock divider. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ModuleIdx</td><td>is module index. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ClkSrc</td><td>is module clock source. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ClkDiv</td><td>is module clock divider. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>Valid parameter combinations listed in following table:</p>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadLeft">Module index   </th><th class="markdownTableHeadLeft">Clock source   </th><th class="markdownTableHeadLeft">Divider    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaefc5c5d4f6d46fa66126a8b471e6b333">WDT_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga68c50c50f92bb0b71d59dbaba649b4d4">CLK_CLKSEL1_WDTSEL_XTAL</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaefc5c5d4f6d46fa66126a8b471e6b333">WDT_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8e4e4ecca98a846acc2660320e300ac0">CLK_CLKSEL1_WDTSEL_HCLK_DIV2048</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaefc5c5d4f6d46fa66126a8b471e6b333">WDT_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaca285a1210e9d83e0b21e6cc19216dc2">CLK_CLKSEL1_WDTSEL_LIRC</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4490f2058973aa7507893ae3040e30ae">TMR0_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7abfdaa385bc16dbdcbec6c728770d2e">CLK_CLKSEL1_TMR0SEL_XTAL</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4490f2058973aa7507893ae3040e30ae">TMR0_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga27f6d58fe38288757fc6dbe97997feb7">CLK_CLKSEL1_TMR0SEL_LIRC</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4490f2058973aa7507893ae3040e30ae">TMR0_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga134a4e57c9e92b1f21a6b18679d913c3">CLK_CLKSEL1_TMR0SEL_HCLK</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4490f2058973aa7507893ae3040e30ae">TMR0_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5cddb1eb9c2c47362eea1512be8d1456">CLK_CLKSEL1_TMR0SEL_TM0</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4490f2058973aa7507893ae3040e30ae">TMR0_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8c5fb49e17b87abd576fc7f8d4b534ee">CLK_CLKSEL1_TMR0SEL_HIRC</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4f3c0420befc3fd680c619482c652701">TMR1_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3089f0164d041f3997f5d48e00455343">CLK_CLKSEL1_TMR1SEL_XTAL</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4f3c0420befc3fd680c619482c652701">TMR1_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0327b9388c741a3c2b77404c00a9d565">CLK_CLKSEL1_TMR1SEL_LIRC</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4f3c0420befc3fd680c619482c652701">TMR1_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac4aa930d3195f2d7f4dd8ec61c9a7772">CLK_CLKSEL1_TMR1SEL_HCLK</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4f3c0420befc3fd680c619482c652701">TMR1_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga42e1ffe914974937545bdf53d9d25e37">CLK_CLKSEL1_TMR1SEL_TM1</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4f3c0420befc3fd680c619482c652701">TMR1_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6fe11ba8b825215ccc81c4c77ad79b08">CLK_CLKSEL1_TMR1SEL_HIRC</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga04c349396e3a4d47b0eab52a9514ee83">CLKO_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3ed9c7f309ada15eed92f316bb692156">CLK_CLKSEL2_CLKOSEL_XTAL</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga04c349396e3a4d47b0eab52a9514ee83">CLKO_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3b25f3dcdc248709c5d84af9858ae356">CLK_CLKSEL2_CLKOSEL_HCLK</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga04c349396e3a4d47b0eab52a9514ee83">CLKO_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7f5ca0e6807937555a645ff05d4074a6">CLK_CLKSEL2_CLKOSEL_HIRC</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga31b22702b1673f42d13e2a26d7d18502">I2C0_MODULE</a>   </td><td class="markdownTableBodyLeft">x   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6281d1cecdad4bc845c1062e177c9049">I2C1_MODULE</a>   </td><td class="markdownTableBodyLeft">x   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga596830ce09a1794429c50f4351919d2d">SPI0_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga25750190c111275d79debbfd03938f88">CLK_CLKSEL1_SPISEL_XTAL</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga596830ce09a1794429c50f4351919d2d">SPI0_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad8ae23a8947b7e0d079345b07a397dc5">CLK_CLKSEL1_SPISEL_HCLK</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga596830ce09a1794429c50f4351919d2d">SPI0_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac982e027240a644f551026784d91173e">CLK_CLKSEL1_SPISEL_PLL</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga28e1e43abf54cf8f715fead42010e7e9">UART0_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabc059f9fe0add1c80bbbfbb009128d1e">CLK_CLKSEL1_UARTSEL_XTAL</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga77d2b6ab80bd6a2daaeac486733fc470">CLK_CLKDIV_UART(x)</a>    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga28e1e43abf54cf8f715fead42010e7e9">UART0_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaac2734ec3ad16e249044a06142e99a8c">CLK_CLKSEL1_UARTSEL_PLL</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga77d2b6ab80bd6a2daaeac486733fc470">CLK_CLKDIV_UART(x)</a>    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga28e1e43abf54cf8f715fead42010e7e9">UART0_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4300556ac747ccd752f880148f941b12">CLK_CLKSEL1_UARTSEL_HIRC</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga77d2b6ab80bd6a2daaeac486733fc470">CLK_CLKDIV_UART(x)</a>    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga558446e460cc69dfb2ac567e961ab262">UART1_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabc059f9fe0add1c80bbbfbb009128d1e">CLK_CLKSEL1_UARTSEL_XTAL</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga77d2b6ab80bd6a2daaeac486733fc470">CLK_CLKDIV_UART(x)</a>    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga558446e460cc69dfb2ac567e961ab262">UART1_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaac2734ec3ad16e249044a06142e99a8c">CLK_CLKSEL1_UARTSEL_PLL</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga77d2b6ab80bd6a2daaeac486733fc470">CLK_CLKDIV_UART(x)</a>    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga558446e460cc69dfb2ac567e961ab262">UART1_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4300556ac747ccd752f880148f941b12">CLK_CLKSEL1_UARTSEL_HIRC</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga77d2b6ab80bd6a2daaeac486733fc470">CLK_CLKDIV_UART(x)</a>    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4e822212680a27b268b3b101f312d20f">PWMCH01_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga264ed19ff95fce8c7ad16da13d4345ff">CLK_CLKSEL1_PWMCH01SEL_HCLK</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga43165107b7970bee27e586b296806722">PWMCH23_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ce7755343215926b64c969cdd35aaae">CLK_CLKSEL1_PWMCH23SEL_HCLK</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga647676d8bcd0c0f8e3802f04fc3fe75d">PWMCH45_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1c6d79571e4ad0ab4cb1419aade11560">CLK_CLKSEL2_PWMCH45SEL_HCLK</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4c7bc484e427369d477792d9e432723e">ADC_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad9a16113402664f6bee36914a4059288">CLK_CLKSEL1_ADCSEL_XTAL</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga10106bf426354bec869f0de79ae3ebb1">CLK_CLKDIV_ADC(x)</a>    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4c7bc484e427369d477792d9e432723e">ADC_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf7d9f5283b0b5e2880588d0840166e32">CLK_CLKSEL1_ADCSEL_PLL</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga10106bf426354bec869f0de79ae3ebb1">CLK_CLKDIV_ADC(x)</a>    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4c7bc484e427369d477792d9e432723e">ADC_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4dc4bf7d7427f56c01ea00166c31b543">CLK_CLKSEL1_ADCSEL_HCLK</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga10106bf426354bec869f0de79ae3ebb1">CLK_CLKDIV_ADC(x)</a>    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4c7bc484e427369d477792d9e432723e">ADC_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabecc82b4a09eec656e54443ac6b6aca2">CLK_CLKSEL1_ADCSEL_HIRC</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga10106bf426354bec869f0de79ae3ebb1">CLK_CLKDIV_ADC(x)</a>    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga98d02399c4cf4d6a6a88dbfa3d007613">ACMP_MODULE</a>   </td><td class="markdownTableBodyLeft">x   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae33357c857a7680e094a3335a441c107">WWDT_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5877f86364ea534b49d7ccefe3cb55d9">CLK_CLKSEL2_WWDTSEL_HCLK_DIV2048</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae33357c857a7680e094a3335a441c107">WWDT_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga04e4b9290dca00eaacb6e39601871bc6">CLK_CLKSEL2_WWDTSEL_LIRC</a>   </td><td class="markdownTableBodyLeft">x   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00258">258</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>

</div>
</div>
<a id="ga1ce2943c698a17c51766cf77e1353bf8" name="ga1ce2943c698a17c51766cf77e1353bf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ce2943c698a17c51766cf77e1353bf8">&#9670;&nbsp;</a></span>CLK_SetSysTickClockSrc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CLK_SetSysTickClockSrc </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ClkSrc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function set SysTick clock source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ClkSrc</td><td>is module clock source. Including<ul>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ec32b0a77a634023d085004b09d41dc">CLK_CLKSEL0_STCLKSEL_XTAL</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae29f647b2eeb0fcdae17c5ef491c3e48">CLK_CLKSEL0_STCLKSEL_XTAL_DIV2</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2d72a0762b1751c3392f5ba24bb4c564">CLK_CLKSEL0_STCLKSEL_HCLK_DIV2</a></li>
<li><a class="el" href="../../d5/d01/group___mini58___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga33a66fd31295ae71accab4ccd18be5ad">CLK_CLKSEL0_STCLKSEL_HIRC_DIV2</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00288">288</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>

</div>
</div>
<a id="gaafa01b7c0b65d63ff1d99eaf5b546824" name="gaafa01b7c0b65d63ff1d99eaf5b546824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafa01b7c0b65d63ff1d99eaf5b546824">&#9670;&nbsp;</a></span>CLK_SysTickDelay()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t CLK_SysTickDelay </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>us</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function execute delay function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">us</td><td>Delay time. The Max value is 2^24 / CPU Clock(MHz). Ex: 50MHz =&gt; 335544us, 48MHz =&gt; 349525us, 28MHz =&gt; 699050us ... </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 success -1 clock time out</dd></dl>
<p>Use the SysTick to generate the delay time and the UNIT is in us. The SysTick clock source is from HCLK, i.e the same as system core clock. </p>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00600">600</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>

</div>
</div>
<a id="ga620c121e9147b128081654d9552efe15" name="ga620c121e9147b128081654d9552efe15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga620c121e9147b128081654d9552efe15">&#9670;&nbsp;</a></span>CLK_WaitClockReady()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CLK_WaitClockReady </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ClkMask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function check selected clock source status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ClkMask</td><td>is selected clock source. Including<ul>
<li><a class="el" href="../../dd/d10/group___mini58___definitions.html#ga0cbd2860db1d200b3ce0ee8d6d0908bc">CLK_STATUS_CLKSFAIL_Msk</a></li>
<li><a class="el" href="../../dd/d10/group___mini58___definitions.html#gac94aaf459ce0d30103a58e7995c5f49e">CLK_STATUS_HIRCSTB_Msk</a></li>
<li><a class="el" href="../../dd/d10/group___mini58___definitions.html#ga518836865272018587a28f6d384915ee">CLK_STATUS_LIRCSTB_Msk</a></li>
<li><a class="el" href="../../dd/d10/group___mini58___definitions.html#ga82da2d72dfd6a638ec7201311829d944">CLK_STATUS_XTLSTB_Msk</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 clock is not stable 1 clock is stable</dd></dl>
<p>To wait for clock ready by specified CLKSTATUS bit or timeout (~5ms) </p>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00630">630</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga620c121e9147b128081654d9552efe15_icgraph.png" border="0" usemap="#ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga620c121e9147b128081654d9552efe15_icgraph" alt=""/></div>
<map name="ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga620c121e9147b128081654d9552efe15_icgraph" id="ad3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga620c121e9147b128081654d9552efe15_icgraph">
<area shape="rect" title="This function check selected clock source status." alt="" coords="353,31,504,57"/>
<area shape="rect" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f" title="Set PLL frequency." alt="" coords="188,5,305,32"/>
<area shape="rect" href="../../d3/d87/group___mini58___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297" title="Set HCLK frequency." alt="" coords="5,31,140,57"/>
</map>
</div>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Apr 16 2024 09:02:00 for MINI58_BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
