<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::TargetSchedModel Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;18.1.0rc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="classllvm_1_1TargetSchedModel-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::TargetSchedModel Class Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Provide an instruction scheduling machine model to CodeGen passes.  
 <a href="classllvm_1_1TargetSchedModel.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="TargetSchedule_8h_source.html">llvm/CodeGen/TargetSchedule.h</a>&quot;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-types" name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a7b653a507e8307775b33e01655d3b8d8"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#a7b653a507e8307775b33e01655d3b8d8">ProcResIter</a> = <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCWriteProcResEntry.html">MCWriteProcResEntry</a> *</td></tr>
<tr class="separator:a7b653a507e8307775b33e01655d3b8d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a93036cf35721ff24a7b09b33f5b368de"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#a93036cf35721ff24a7b09b33f5b368de">TargetSchedModel</a> ()</td></tr>
<tr class="separator:a93036cf35721ff24a7b09b33f5b368de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab357b39c47df52a19882a831feda1b6f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#ab357b39c47df52a19882a831feda1b6f">init</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *TSInfo)</td></tr>
<tr class="memdesc:ab357b39c47df52a19882a831feda1b6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the machine model for instruction scheduling.  <br /></td></tr>
<tr class="separator:ab357b39c47df52a19882a831feda1b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad3a46af0e50906ff7193aa923b80c65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#aad3a46af0e50906ff7193aa923b80c65">resolveSchedClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aad3a46af0e50906ff7193aa923b80c65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the <a class="el" href="structllvm_1_1MCSchedClassDesc.html" title="Summarize the scheduling resources required for an instruction of a particular scheduling class.">MCSchedClassDesc</a> for this instruction.  <br /></td></tr>
<tr class="separator:aad3a46af0e50906ff7193aa923b80c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af25644330a6584380b762e4c65482236"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#af25644330a6584380b762e4c65482236">getSubtargetInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af25644330a6584380b762e4c65482236"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html" title="TargetSubtargetInfo - Generic base class for all target subtargets.">TargetSubtargetInfo</a> getter.  <br /></td></tr>
<tr class="separator:af25644330a6584380b762e4c65482236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bc8094c82bd7861466b876796ce3a56"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#a1bc8094c82bd7861466b876796ce3a56">getInstrInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1bc8094c82bd7861466b876796ce3a56"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo - Interface to description of machine instruction set.">TargetInstrInfo</a> getter.  <br /></td></tr>
<tr class="separator:a1bc8094c82bd7861466b876796ce3a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a572a0c9d17306d9414106ad1cf4c8052"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#a572a0c9d17306d9414106ad1cf4c8052">hasInstrSchedModel</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a572a0c9d17306d9414106ad1cf4c8052"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this machine model includes an instruction-level scheduling model.  <br /></td></tr>
<tr class="separator:a572a0c9d17306d9414106ad1cf4c8052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11045ef5588d8e92398df194fbb667da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#a11045ef5588d8e92398df194fbb667da">getMCSchedModel</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a11045ef5588d8e92398df194fbb667da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb7dc7a2944d22184b4b57a56a167d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#afbb7dc7a2944d22184b4b57a56a167d6">hasInstrItineraries</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:afbb7dc7a2944d22184b4b57a56a167d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this machine model includes cycle-to-cycle itinerary data.  <br /></td></tr>
<tr class="separator:afbb7dc7a2944d22184b4b57a56a167d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1cd45c8a7d602373b7da7b5e00527d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#af1cd45c8a7d602373b7da7b5e00527d1">getInstrItineraries</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af1cd45c8a7d602373b7da7b5e00527d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac870e1850c5ff410c0dea3600da980c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#ac870e1850c5ff410c0dea3600da980c2">hasInstrSchedModelOrItineraries</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac870e1850c5ff410c0dea3600da980c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this machine model includes an instruction-level scheduling model or cycle-to-cycle itinerary data.  <br /></td></tr>
<tr class="separator:ac870e1850c5ff410c0dea3600da980c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af463f6196bddedc736d9599780cfcc70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#af463f6196bddedc736d9599780cfcc70">enableIntervals</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af463f6196bddedc736d9599780cfcc70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af18042a0439c06f5e5d0ccf53e8b312f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#af18042a0439c06f5e5d0ccf53e8b312f">getProcessorID</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af18042a0439c06f5e5d0ccf53e8b312f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Identify the processor corresponding to the current subtarget.  <br /></td></tr>
<tr class="separator:af18042a0439c06f5e5d0ccf53e8b312f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fdb857df4be03c47fa40a69110b84a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#a2fdb857df4be03c47fa40a69110b84a8">getIssueWidth</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2fdb857df4be03c47fa40a69110b84a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of micro-ops that may be scheduled per cycle.  <br /></td></tr>
<tr class="separator:a2fdb857df4be03c47fa40a69110b84a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a731c9c6fb702cf7ea6ae592e2d30126b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#a731c9c6fb702cf7ea6ae592e2d30126b">mustBeginGroup</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SC=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a731c9c6fb702cf7ea6ae592e2d30126b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if new group must begin.  <br /></td></tr>
<tr class="separator:a731c9c6fb702cf7ea6ae592e2d30126b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1de64b19d5863e1dbbdd3c0ae81ecdb3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#a1de64b19d5863e1dbbdd3c0ae81ecdb3">mustEndGroup</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SC=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1de64b19d5863e1dbbdd3c0ae81ecdb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if current group must end.  <br /></td></tr>
<tr class="separator:a1de64b19d5863e1dbbdd3c0ae81ecdb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6870d8a702ca4f480785afd7a1eba7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#adc6870d8a702ca4f480785afd7a1eba7">getNumMicroOps</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SC=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:adc6870d8a702ca4f480785afd7a1eba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of issue slots required for this MI.  <br /></td></tr>
<tr class="separator:adc6870d8a702ca4f480785afd7a1eba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefe560ffcce905bc34e2d46becb54e84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#aefe560ffcce905bc34e2d46becb54e84">getNumProcResourceKinds</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aefe560ffcce905bc34e2d46becb54e84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the number of kinds of resources for this target.  <br /></td></tr>
<tr class="separator:aefe560ffcce905bc34e2d46becb54e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea6b86c09906bafae5cdf3393ba05f9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCProcResourceDesc.html">MCProcResourceDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#aea6b86c09906bafae5cdf3393ba05f9a">getProcResource</a> (<a class="el" href="classunsigned.html">unsigned</a> PIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aea6b86c09906bafae5cdf3393ba05f9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a processor resource by ID for convenience.  <br /></td></tr>
<tr class="separator:aea6b86c09906bafae5cdf3393ba05f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c4f7c8efe6089fc458df3df0acbd9be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#a0c4f7c8efe6089fc458df3df0acbd9be">getResourceName</a> (<a class="el" href="classunsigned.html">unsigned</a> PIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0c4f7c8efe6089fc458df3df0acbd9be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7c94f0b04c1a466ee77ca749cd8dc50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetSchedModel.html#a7b653a507e8307775b33e01655d3b8d8">ProcResIter</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#af7c94f0b04c1a466ee77ca749cd8dc50">getWriteProcResBegin</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af7c94f0b04c1a466ee77ca749cd8dc50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e53e3e37d8a810d38ffb83268103b23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetSchedModel.html#a7b653a507e8307775b33e01655d3b8d8">ProcResIter</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#a3e53e3e37d8a810d38ffb83268103b23">getWriteProcResEnd</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3e53e3e37d8a810d38ffb83268103b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c30a0cd9c2311a92add146b8def5eea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#a9c30a0cd9c2311a92add146b8def5eea">getResourceFactor</a> (<a class="el" href="classunsigned.html">unsigned</a> ResIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9c30a0cd9c2311a92add146b8def5eea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiply the number of units consumed for a resource by this factor to normalize it relative to other resources.  <br /></td></tr>
<tr class="separator:a9c30a0cd9c2311a92add146b8def5eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3803fd752ed113c37d71580a50888f26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#a3803fd752ed113c37d71580a50888f26">getMicroOpFactor</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3803fd752ed113c37d71580a50888f26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiply number of micro-ops by this factor to normalize it relative to other resources.  <br /></td></tr>
<tr class="separator:a3803fd752ed113c37d71580a50888f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d3d8b3123f4f5060b648a5e15961630"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#a7d3d8b3123f4f5060b648a5e15961630">getLatencyFactor</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7d3d8b3123f4f5060b648a5e15961630"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiply cycle count by this factor to normalize it relative to other resources.  <br /></td></tr>
<tr class="separator:a7d3d8b3123f4f5060b648a5e15961630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace32bee19ef48cedd4a647706f35b609"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#ace32bee19ef48cedd4a647706f35b609">getMicroOpBufferSize</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ace32bee19ef48cedd4a647706f35b609"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of micro-ops that may be buffered for OOO execution.  <br /></td></tr>
<tr class="separator:ace32bee19ef48cedd4a647706f35b609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55b9ff225b786fc187522aa94befc0b8"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#a55b9ff225b786fc187522aa94befc0b8">getResourceBufferSize</a> (<a class="el" href="classunsigned.html">unsigned</a> PIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a55b9ff225b786fc187522aa94befc0b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of resource units that may be buffered for OOO execution.  <br /></td></tr>
<tr class="separator:a55b9ff225b786fc187522aa94befc0b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe764852febe90b22412f1acf299fb9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#abe764852febe90b22412f1acf299fb9e">computeOperandLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <a class="el" href="classunsigned.html">unsigned</a> DefOperIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="el" href="classunsigned.html">unsigned</a> UseOperIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:abe764852febe90b22412f1acf299fb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute operand latency based on the available machine model.  <br /></td></tr>
<tr class="separator:abe764852febe90b22412f1acf299fb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a486f9d8524dbb66766ea27c02709d3c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#a486f9d8524dbb66766ea27c02709d3c7">computeInstrLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classbool.html">bool</a> UseDefaultDefLatency=<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a486f9d8524dbb66766ea27c02709d3c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute the instruction latency based on the available machine model.  <br /></td></tr>
<tr class="separator:a486f9d8524dbb66766ea27c02709d3c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb6e223c45e270c5b14fbdc934d059c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#adb6e223c45e270c5b14fbdc934d059c4">computeInstrLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:adb6e223c45e270c5b14fbdc934d059c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af994c9d46caf44087197e86bb1be0f31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#af994c9d46caf44087197e86bb1be0f31">computeInstrLatency</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af994c9d46caf44087197e86bb1be0f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a00ff1e3eb19fe4001d742d93f8fade"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#a5a00ff1e3eb19fe4001d742d93f8fade">computeOutputLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <a class="el" href="classunsigned.html">unsigned</a> DefOperIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DepMI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5a00ff1e3eb19fe4001d742d93f8fade"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output dependency latency of a pair of defs of the same register.  <br /></td></tr>
<tr class="separator:a5a00ff1e3eb19fe4001d742d93f8fade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace4f0c2aacc5c769605f6af20cbb91f3"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#ace4f0c2aacc5c769605f6af20cbb91f3">computeReciprocalThroughput</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ace4f0c2aacc5c769605f6af20cbb91f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute the reciprocal throughput of the given instruction.  <br /></td></tr>
<tr class="separator:ace4f0c2aacc5c769605f6af20cbb91f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed578032bbe3df337204c7557ec687f1"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#aed578032bbe3df337204c7557ec687f1">computeReciprocalThroughput</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aed578032bbe3df337204c7557ec687f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b043aa01b559cc6f27b63a85332884b"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSchedModel.html#a1b043aa01b559cc6f27b63a85332884b">computeReciprocalThroughput</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1b043aa01b559cc6f27b63a85332884b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Provide an instruction scheduling machine model to CodeGen passes. </p>

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00030">30</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a7b653a507e8307775b33e01655d3b8d8" name="a7b653a507e8307775b33e01655d3b8d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b653a507e8307775b33e01655d3b8d8">&#9670;&#160;</a></span>ProcResIter</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1TargetSchedModel.html#a7b653a507e8307775b33e01655d3b8d8">llvm::TargetSchedModel::ProcResIter</a> =  <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCWriteProcResEntry.html">MCWriteProcResEntry</a> *</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00129">129</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a93036cf35721ff24a7b09b33f5b368de" name="a93036cf35721ff24a7b09b33f5b368de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93036cf35721ff24a7b09b33f5b368de">&#9670;&#160;</a></span>TargetSchedModel()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::TargetSchedModel::TargetSchedModel </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00049">49</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a486f9d8524dbb66766ea27c02709d3c7" name="a486f9d8524dbb66766ea27c02709d3c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a486f9d8524dbb66766ea27c02709d3c7">&#9670;&#160;</a></span>computeInstrLatency() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> TargetSchedModel::computeInstrLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>UseDefaultDefLatency</em> = <code><a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Compute the instruction latency based on the available machine model. </p>
<p>Compute and return the expected latency of this instruction independent of a particular use. computeOperandLatency is the preferred API, but this is occasionally useful to help estimate instruction cost.</p>
<p>If UseDefaultDefLatency is false and no new machine sched model is present this method falls back to TII-&gt;getInstrLatency with an empty instruction itinerary (this is so we preserve the previous behavior of the if converter after moving it to <a class="el" href="classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes.">TargetSchedModel</a>). </p>

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8cpp_source.html#l00257">257</a> of file <a class="el" href="TargetSchedule_8cpp_source.html">TargetSchedule.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8cpp_source.html#l01429">llvm::TargetInstrInfo::defaultDefLatency()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01444">llvm::TargetInstrInfo::getInstrLatency()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00047">hasInstrItineraries()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00043">hasInstrSchedModel()</a>, <a class="el" href="MCSchedule_8h_source.html#l00136">llvm::MCSchedClassDesc::isValid()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00112">MI</a>, and <a class="el" href="TargetSchedule_8cpp_source.html#l00121">resolveSchedClass()</a>.</p>

</div>
</div>
<a id="adb6e223c45e270c5b14fbdc934d059c4" name="adb6e223c45e270c5b14fbdc934d059c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb6e223c45e270c5b14fbdc934d059c4">&#9670;&#160;</a></span>computeInstrLatency() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> TargetSchedModel::computeInstrLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8cpp_source.html#l00250">250</a> of file <a class="el" href="TargetSchedule_8cpp_source.html">TargetSchedule.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetSchedule_8cpp_source.html#l00114">capLatency()</a>, <a class="el" href="MCSchedule_8cpp_source.html#l00042">llvm::MCSchedModel::computeInstrLatency()</a>, <a class="el" href="MCInst_8h_source.html#l00198">llvm::MCInst::getOpcode()</a>, and <a class="el" href="TargetSchedule_8cpp_source.html#l00043">hasInstrSchedModel()</a>.</p>

</div>
</div>
<a id="af994c9d46caf44087197e86bb1be0f31" name="af994c9d46caf44087197e86bb1be0f31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af994c9d46caf44087197e86bb1be0f31">&#9670;&#160;</a></span>computeInstrLatency() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> TargetSchedModel::computeInstrLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8cpp_source.html#l00244">244</a> of file <a class="el" href="TargetSchedule_8cpp_source.html">TargetSchedule.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00114">capLatency()</a>, <a class="el" href="MCSchedule_8cpp_source.html#l00042">llvm::MCSchedModel::computeInstrLatency()</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00063">llvm::MCInstrInfo::get()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00600">llvm::MCInstrDesc::getSchedClass()</a>, and <a class="el" href="TargetSchedule_8cpp_source.html#l00043">hasInstrSchedModel()</a>.</p>

</div>
</div>
<a id="abe764852febe90b22412f1acf299fb9e" name="abe764852febe90b22412f1acf299fb9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe764852febe90b22412f1acf299fb9e">&#9670;&#160;</a></span>computeOperandLatency()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> TargetSchedModel::computeOperandLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>DefMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefOperIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>UseMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>UseOperIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Compute operand latency based on the available machine model. </p>
<p>Compute and return the latency of the given data dependent def and use when the operand indices are already known. UseMI may be NULL for an unknown user. </p>

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8cpp_source.html#l00173">173</a> of file <a class="el" href="TargetSchedule_8cpp_source.html">TargetSchedule.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetSchedule_8cpp_source.html#l00114">capLatency()</a>, <a class="el" href="MCSchedule_8h_source.html#l00087">llvm::MCWriteLatencyEntry::Cycles</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01429">llvm::TargetInstrInfo::defaultDefLatency()</a>, <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00111">DefMI</a>, <a class="el" href="raw__ostream_8cpp_source.html#l00908">llvm::errs()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00145">findDefIdx()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00161">findUseIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00540">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00553">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00168">llvm::InstrItineraryData::getOperandCycle()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01382">llvm::TargetInstrInfo::getOperandLatency()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00184">llvm::MCSubtargetInfo::getReadAdvanceCycles()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00600">llvm::MCInstrDesc::getSchedClass()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00176">llvm::MCSubtargetInfo::getWriteLatencyEntry()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00047">hasInstrItineraries()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00043">hasInstrSchedModel()</a>, <a class="el" href="MCSchedule_8h_source.html#l00344">llvm::MCSchedModel::isComplete()</a>, <a class="el" href="MachineOperand_8h_source.html#l00389">llvm::MachineOperand::isImplicit()</a>, <a class="el" href="MachineInstr_8h_source.html#l01418">llvm::MachineInstr::isTransient()</a>, <a class="el" href="MCSchedule_8h_source.html#l00136">llvm::MCSchedClassDesc::isValid()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00034">llvm::Latency</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="MCSchedule_8h_source.html#l00134">llvm::MCSchedClassDesc::NumReadAdvanceEntries</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00239">llvm::MCInstrDesc::operands()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00121">resolveSchedClass()</a>, <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00110">UseMI</a>, and <a class="el" href="MCSchedule_8h_source.html#l00088">llvm::MCWriteLatencyEntry::WriteResourceID</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00238">llvm::ScheduleDAGInstrs::addPhysRegDataDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00403">llvm::ScheduleDAGInstrs::addVRegDefDeps()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00852">llvm::GCNSubtarget::adjustSchedDependency()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00962">pushDepHeight()</a>, and <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00905">updatePhysDepsUpwards()</a>.</p>

</div>
</div>
<a id="a5a00ff1e3eb19fe4001d742d93f8fade" name="a5a00ff1e3eb19fe4001d742d93f8fade"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a00ff1e3eb19fe4001d742d93f8fade">&#9670;&#160;</a></span>computeOutputLatency()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> TargetSchedModel::computeOutputLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>DefMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefOperIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>DepMI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output dependency latency of a pair of defs of the same register. </p>
<p>This is typically one cycle. </p>

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8cpp_source.html#l00273">273</a> of file <a class="el" href="TargetSchedule_8cpp_source.html">TargetSchedule.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSchedule_8h_source.html#l00048">llvm::MCProcResourceDesc::BufferSize</a>, <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00111">DefMI</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00706">llvm::MachineInstr::getMF()</a>, <a class="el" href="MachineInstr_8h_source.html#l00553">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MCSchedule_8h_source.html#l00353">llvm::MCSchedModel::getProcResource()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00128">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00716">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00167">llvm::MCSubtargetInfo::getWriteProcResBegin()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00171">llvm::MCSubtargetInfo::getWriteProcResEnd()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00043">hasInstrSchedModel()</a>, <a class="el" href="MCSchedule_8h_source.html#l00347">llvm::MCSchedModel::isOutOfOrder()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l01557">llvm::TargetInstrInfo::isPredicated()</a>, <a class="el" href="MCSchedule_8h_source.html#l00136">llvm::MCSchedClassDesc::isValid()</a>, <a class="el" href="MachineInstr_8h_source.html#l01445">llvm::MachineInstr::readsRegister()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00121">resolveSchedClass()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01875">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00294">llvm::ScheduleDAGInstrs::addPhysRegDeps()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00403">llvm::ScheduleDAGInstrs::addVRegDefDeps()</a>.</p>

</div>
</div>
<a id="ace4f0c2aacc5c769605f6af20cbb91f3" name="ace4f0c2aacc5c769605f6af20cbb91f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace4f0c2aacc5c769605f6af20cbb91f3">&#9670;&#160;</a></span>computeReciprocalThroughput() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">double TargetSchedModel::computeReciprocalThroughput </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Compute the reciprocal throughput of the given instruction. </p>

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8cpp_source.html#l00309">309</a> of file <a class="el" href="TargetSchedule_8cpp_source.html">TargetSchedule.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetSchedule_8h_source.html#l00082">getInstrItineraries()</a>, <a class="el" href="MCSchedule_8cpp_source.html#l00090">llvm::MCSchedModel::getReciprocalThroughput()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00047">hasInstrItineraries()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00043">hasInstrSchedModel()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00112">MI</a>, and <a class="el" href="TargetSchedule_8cpp_source.html#l00121">resolveSchedClass()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetSchedule_8cpp_source.html#l00338">computeReciprocalThroughput()</a>.</p>

</div>
</div>
<a id="aed578032bbe3df337204c7557ec687f1" name="aed578032bbe3df337204c7557ec687f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed578032bbe3df337204c7557ec687f1">&#9670;&#160;</a></span>computeReciprocalThroughput() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">double TargetSchedModel::computeReciprocalThroughput </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8cpp_source.html#l00338">338</a> of file <a class="el" href="TargetSchedule_8cpp_source.html">TargetSchedule.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetSchedule_8cpp_source.html#l00309">computeReciprocalThroughput()</a>, <a class="el" href="MCSchedule_8cpp_source.html#l00090">llvm::MCSchedModel::getReciprocalThroughput()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00043">hasInstrSchedModel()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00112">MI</a>.</p>

</div>
</div>
<a id="a1b043aa01b559cc6f27b63a85332884b" name="a1b043aa01b559cc6f27b63a85332884b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b043aa01b559cc6f27b63a85332884b">&#9670;&#160;</a></span>computeReciprocalThroughput() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">double TargetSchedModel::computeReciprocalThroughput </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8cpp_source.html#l00323">323</a> of file <a class="el" href="TargetSchedule_8cpp_source.html">TargetSchedule.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCInstrInfo_8h_source.html#l00063">llvm::MCInstrInfo::get()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00082">getInstrItineraries()</a>, <a class="el" href="MCSchedule_8cpp_source.html#l00090">llvm::MCSchedModel::getReciprocalThroughput()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00600">llvm::MCInstrDesc::getSchedClass()</a>, <a class="el" href="MCSchedule_8h_source.html#l00360">llvm::MCSchedModel::getSchedClassDesc()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00047">hasInstrItineraries()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00043">hasInstrSchedModel()</a>, <a class="el" href="MCSchedule_8h_source.html#l00136">llvm::MCSchedClassDesc::isValid()</a>, and <a class="el" href="MCSchedule_8h_source.html#l00139">llvm::MCSchedClassDesc::isVariant()</a>.</p>

</div>
</div>
<a id="af463f6196bddedc736d9599780cfcc70" name="af463f6196bddedc736d9599780cfcc70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af463f6196bddedc736d9599780cfcc70">&#9670;&#160;</a></span>enableIntervals()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> TargetSchedModel::enableIntervals </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8cpp_source.html#l00344">344</a> of file <a class="el" href="TargetSchedule_8cpp_source.html">TargetSchedule.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSchedule_8h_source.html#l00316">llvm::MCSchedModel::EnableIntervals</a>, and <a class="el" href="TargetSchedule_8cpp.html#a9581a7728222e6249652bc489cfb4499">ForceEnableIntervals</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02637">llvm::SchedBoundary::bumpNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02876">llvm::SchedBoundary::dumpReservedCycles()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02309">llvm::SchedBoundary::getNextResourceCycleByInstance()</a>.</p>

</div>
</div>
<a id="a1bc8094c82bd7861466b876796ce3a56" name="a1bc8094c82bd7861466b876796ce3a56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bc8094c82bd7861466b876796ce3a56">&#9670;&#160;</a></span>getInstrInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> * llvm::TargetSchedModel::getInstrInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo - Interface to description of machine instruction set.">TargetInstrInfo</a> getter. </p>

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00065">65</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

<p class="reference">References <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

</div>
</div>
<a id="af1cd45c8a7d602373b7da7b5e00527d1" name="af1cd45c8a7d602373b7da7b5e00527d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1cd45c8a7d602373b7da7b5e00527d1">&#9670;&#160;</a></span>getInstrItineraries()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> * llvm::TargetSchedModel::getInstrItineraries </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00082">82</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

<p class="reference">References <a class="el" href="TargetSchedule_8cpp_source.html#l00047">hasInstrItineraries()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetSchedule_8cpp_source.html#l00309">computeReciprocalThroughput()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01455">llvm::TargetInstrInfo::hasLowDefLatency()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03207">llvm::GenericScheduler::initialize()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03822">llvm::PostGenericScheduler::initialize()</a>, and <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00270">llvm::ConvergingVLIWScheduler::initialize()</a>.</p>

</div>
</div>
<a id="a2fdb857df4be03c47fa40a69110b84a8" name="a2fdb857df4be03c47fa40a69110b84a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fdb857df4be03c47fa40a69110b84a8">&#9670;&#160;</a></span>getIssueWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::TargetSchedModel::getIssueWidth </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Maximum number of micro-ops that may be scheduled per cycle. </p>

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00098">98</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

<p class="reference">References <a class="el" href="MCSchedule_8h_source.html#l00265">llvm::MCSchedModel::IssueWidth</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00387">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::bumpCycle()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02546">llvm::SchedBoundary::bumpCycle()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02637">llvm::SchedBoundary::bumpNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02416">llvm::SchedBoundary::checkHazard()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00361">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::checkHazard()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00158">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::init()</a>, <a class="el" href="PPCTargetTransformInfo_8cpp_source.html#l00340">llvm::PPCTTIImpl::isHardwareLoopProfitable()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00145">llvm::VLIWResourceModel::reserveResources()</a>, and <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00065">llvm::VLIWResourceModel::VLIWResourceModel()</a>.</p>

</div>
</div>
<a id="a7d3d8b3123f4f5060b648a5e15961630" name="a7d3d8b3123f4f5060b648a5e15961630"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d3d8b3123f4f5060b648a5e15961630">&#9670;&#160;</a></span>getLatencyFactor()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::TargetSchedModel::getLatencyFactor </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Multiply cycle count by this factor to normalize it relative to other resources. </p>
<p>This is the number of resource units per cycle. </p>

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00155">155</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02546">llvm::SchedBoundary::bumpCycle()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02637">llvm::SchedBoundary::bumpNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03309">llvm::GenericScheduler::checkAcyclicLatency()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02600">llvm::SchedBoundary::countResource()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02902">llvm::SchedBoundary::dumpScheduledState()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00995">llvm::SchedBoundary::getExecutedCount()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02996">llvm::GenericSchedulerBase::setPolicy()</a>.</p>

</div>
</div>
<a id="a11045ef5588d8e92398df194fbb667da" name="a11045ef5588d8e92398df194fbb667da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11045ef5588d8e92398df194fbb667da">&#9670;&#160;</a></span>getMCSchedModel()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> * llvm::TargetSchedModel::getMCSchedModel </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00074">74</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

</div>
</div>
<a id="ace32bee19ef48cedd4a647706f35b609" name="ace32bee19ef48cedd4a647706f35b609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace32bee19ef48cedd4a647706f35b609">&#9670;&#160;</a></span>getMicroOpBufferSize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::TargetSchedModel::getMicroOpBufferSize </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Number of micro-ops that may be buffered for OOO execution. </p>

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00160">160</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

<p class="reference">References <a class="el" href="MCSchedule_8h_source.html#l00282">llvm::MCSchedModel::MicroOpBufferSize</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02546">llvm::SchedBoundary::bumpCycle()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02637">llvm::SchedBoundary::bumpNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03309">llvm::GenericScheduler::checkAcyclicLatency()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03337">llvm::GenericScheduler::registerRoots()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02512">llvm::SchedBoundary::releaseNode()</a>.</p>

</div>
</div>
<a id="a3803fd752ed113c37d71580a50888f26" name="a3803fd752ed113c37d71580a50888f26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3803fd752ed113c37d71580a50888f26">&#9670;&#160;</a></span>getMicroOpFactor()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::TargetSchedModel::getMicroOpFactor </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Multiply number of micro-ops by this factor to normalize it relative to other resources. </p>

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00149">149</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02637">llvm::SchedBoundary::bumpNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03309">llvm::GenericScheduler::checkAcyclicLatency()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02902">llvm::SchedBoundary::dumpScheduledState()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00986">llvm::SchedBoundary::getCriticalCount()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02486">llvm::SchedBoundary::getOtherResourceCount()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02241">llvm::SchedRemainder::init()</a>.</p>

</div>
</div>
<a id="adc6870d8a702ca4f480785afd7a1eba7" name="adc6870d8a702ca4f480785afd7a1eba7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc6870d8a702ca4f480785afd7a1eba7">&#9670;&#160;</a></span>getNumMicroOps()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> TargetSchedModel::getNumMicroOps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *&#160;</td>
          <td class="paramname"><em>SC</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the number of issue slots required for this MI. </p>

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8cpp_source.html#l00095">95</a> of file <a class="el" href="TargetSchedule_8cpp_source.html">TargetSchedule.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8cpp_source.html#l01413">llvm::TargetInstrInfo::getNumMicroOps()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00232">llvm::InstrItineraryData::getNumMicroOps()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00047">hasInstrItineraries()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00043">hasInstrSchedModel()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00112">MI</a>, and <a class="el" href="TargetSchedule_8cpp_source.html#l00121">resolveSchedClass()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02637">llvm::SchedBoundary::bumpNode()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00414">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::bumpNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02416">llvm::SchedBoundary::checkHazard()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00361">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::checkHazard()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02241">llvm::SchedRemainder::init()</a>.</p>

</div>
</div>
<a id="aefe560ffcce905bc34e2d46becb54e84" name="aefe560ffcce905bc34e2d46becb54e84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefe560ffcce905bc34e2d46becb54e84">&#9670;&#160;</a></span>getNumProcResourceKinds()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::TargetSchedModel::getNumProcResourceKinds </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the number of kinds of resources for this target. </p>

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00112">112</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

<p class="reference">References <a class="el" href="MCSchedule_8h_source.html#l00349">llvm::MCSchedModel::getNumProcResourceKinds()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SystemZHazardRecognizer_8cpp_source.html#l00223">llvm::SystemZHazardRecognizer::dumpProcResourceCounters()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02876">llvm::SchedBoundary::dumpReservedCycles()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00156">llvm::MachineTraceMetrics::Ensemble::Ensemble()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02486">llvm::SchedBoundary::getOtherResourceCount()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00144">llvm::MachineTraceMetrics::getProcReleaseAtCycles()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00097">llvm::MachineTraceMetrics::getResources()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02241">llvm::SchedRemainder::init()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02263">llvm::SchedBoundary::init()</a>, and <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00065">llvm::MachineTraceMetrics::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="af18042a0439c06f5e5d0ccf53e8b312f" name="af18042a0439c06f5e5d0ccf53e8b312f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af18042a0439c06f5e5d0ccf53e8b312f">&#9670;&#160;</a></span>getProcessorID()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::TargetSchedModel::getProcessorID </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Identify the processor corresponding to the current subtarget. </p>

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00095">95</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

<p class="reference">References <a class="el" href="MCSchedule_8h_source.html#l00331">llvm::MCSchedModel::getProcessorID()</a>.</p>

</div>
</div>
<a id="aea6b86c09906bafae5cdf3393ba05f9a" name="aea6b86c09906bafae5cdf3393ba05f9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea6b86c09906bafae5cdf3393ba05f9a">&#9670;&#160;</a></span>getProcResource()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCProcResourceDesc.html">MCProcResourceDesc</a> * llvm::TargetSchedModel::getProcResource </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PIdx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get a processor resource by ID for convenience. </p>

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00117">117</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

<p class="reference">References <a class="el" href="MCSchedule_8h_source.html#l00353">llvm::MCSchedModel::getProcResource()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02637">llvm::SchedBoundary::bumpNode()</a>, <a class="el" href="SystemZHazardRecognizer_8cpp_source.html#l00223">llvm::SystemZHazardRecognizer::dumpProcResourceCounters()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02876">llvm::SchedBoundary::dumpReservedCycles()</a>, <a class="el" href="SystemZHazardRecognizer_8cpp_source.html#l00167">llvm::SystemZHazardRecognizer::dumpSU()</a>, <a class="el" href="SystemZHazardRecognizer_8cpp_source.html#l00410">llvm::SystemZHazardRecognizer::emitInstruction()</a>, <a class="el" href="SystemZHazardRecognizer_8cpp_source.html#l00271">llvm::SystemZHazardRecognizer::EmitInstruction()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02335">llvm::SchedBoundary::getNextResourceCycle()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02263">llvm::SchedBoundary::init()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00576">llvm::ScheduleDAGInstrs::initSUnits()</a>, <a class="el" href="MachineScheduler_8h_source.html#l01018">llvm::SchedBoundary::isUnbufferedGroup()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l03075">llvm::GenericSchedulerBase::traceCandidate()</a>.</p>

</div>
</div>
<a id="a55b9ff225b786fc187522aa94befc0b8" name="a55b9ff225b786fc187522aa94befc0b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55b9ff225b786fc187522aa94befc0b8">&#9670;&#160;</a></span>getResourceBufferSize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::TargetSchedModel::getResourceBufferSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PIdx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Number of resource units that may be buffered for OOO execution. </p>
<dl class="section return"><dt>Returns</dt><dd>The buffer size in resource units or -1 for unlimited. </dd></dl>

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00164">164</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

<p class="reference">References <a class="el" href="MCSchedule_8h_source.html#l00048">llvm::MCProcResourceDesc::BufferSize</a>, and <a class="el" href="MCSchedule_8h_source.html#l00353">llvm::MCSchedModel::getProcResource()</a>.</p>

</div>
</div>
<a id="a9c30a0cd9c2311a92add146b8def5eea" name="a9c30a0cd9c2311a92add146b8def5eea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c30a0cd9c2311a92add146b8def5eea">&#9670;&#160;</a></span>getResourceFactor()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::TargetSchedModel::getResourceFactor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ResIdx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Multiply the number of units consumed for a resource by this factor to normalize it relative to other resources. </p>

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00143">143</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02600">llvm::SchedBoundary::countResource()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02902">llvm::SchedBoundary::dumpScheduledState()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02486">llvm::SchedBoundary::getOtherResourceCount()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00097">llvm::MachineTraceMetrics::getResources()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02241">llvm::SchedRemainder::init()</a>.</p>

</div>
</div>
<a id="a0c4f7c8efe6089fc458df3df0acbd9be" name="a0c4f7c8efe6089fc458df3df0acbd9be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c4f7c8efe6089fc458df3df0acbd9be">&#9670;&#160;</a></span>getResourceName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> * llvm::TargetSchedModel::getResourceName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PIdx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00122">122</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

<p class="reference">References <a class="el" href="MCSchedule_8h_source.html#l00353">llvm::MCSchedModel::getProcResource()</a>, and <a class="el" href="MCSchedule_8h_source.html#l00032">llvm::MCProcResourceDesc::Name</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02416">llvm::SchedBoundary::checkHazard()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02600">llvm::SchedBoundary::countResource()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02876">llvm::SchedBoundary::dumpReservedCycles()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02902">llvm::SchedBoundary::dumpScheduledState()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01043">llvm::ScheduleDAGMI::dumpScheduleTraceBottomUp()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00962">llvm::ScheduleDAGMI::dumpScheduleTraceTopDown()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02335">llvm::SchedBoundary::getNextResourceCycle()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02486">llvm::SchedBoundary::getOtherResourceCount()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02996">llvm::GenericSchedulerBase::setPolicy()</a>.</p>

</div>
</div>
<a id="af25644330a6584380b762e4c65482236" name="af25644330a6584380b762e4c65482236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af25644330a6584380b762e4c65482236">&#9670;&#160;</a></span>getSubtargetInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> * llvm::TargetSchedModel::getSubtargetInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classllvm_1_1TargetSubtargetInfo.html" title="TargetSubtargetInfo - Generic base class for all target subtargets.">TargetSubtargetInfo</a> getter. </p>

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00062">62</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

</div>
</div>
<a id="af7c94f0b04c1a466ee77ca749cd8dc50" name="af7c94f0b04c1a466ee77ca749cd8dc50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7c94f0b04c1a466ee77ca749cd8dc50">&#9670;&#160;</a></span>getWriteProcResBegin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetSchedModel.html#a7b653a507e8307775b33e01655d3b8d8">ProcResIter</a> llvm::TargetSchedModel::getWriteProcResBegin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *&#160;</td>
          <td class="paramname"><em>SC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00133">133</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00167">llvm::MCSubtargetInfo::getWriteProcResBegin()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02637">llvm::SchedBoundary::bumpNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02416">llvm::SchedBoundary::checkHazard()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01043">llvm::ScheduleDAGMI::dumpScheduleTraceBottomUp()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00962">llvm::ScheduleDAGMI::dumpScheduleTraceTopDown()</a>, <a class="el" href="SystemZHazardRecognizer_8cpp_source.html#l00167">llvm::SystemZHazardRecognizer::dumpSU()</a>, <a class="el" href="SystemZHazardRecognizer_8cpp_source.html#l00410">llvm::SystemZHazardRecognizer::emitInstruction()</a>, <a class="el" href="SystemZHazardRecognizer_8cpp_source.html#l00271">llvm::SystemZHazardRecognizer::EmitInstruction()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02335">llvm::SchedBoundary::getNextResourceCycle()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00097">llvm::MachineTraceMetrics::getResources()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02241">llvm::SchedRemainder::init()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02932">llvm::GenericSchedulerBase::SchedCandidate::initResourceDelta()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00576">llvm::ScheduleDAGInstrs::initSUnits()</a>, and <a class="el" href="SystemZHazardRecognizer_8cpp_source.html#l00387">llvm::SystemZHazardRecognizer::resourcesCost()</a>.</p>

</div>
</div>
<a id="a3e53e3e37d8a810d38ffb83268103b23" name="a3e53e3e37d8a810d38ffb83268103b23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e53e3e37d8a810d38ffb83268103b23">&#9670;&#160;</a></span>getWriteProcResEnd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetSchedModel.html#a7b653a507e8307775b33e01655d3b8d8">ProcResIter</a> llvm::TargetSchedModel::getWriteProcResEnd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *&#160;</td>
          <td class="paramname"><em>SC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00137">137</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00171">llvm::MCSubtargetInfo::getWriteProcResEnd()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02637">llvm::SchedBoundary::bumpNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02416">llvm::SchedBoundary::checkHazard()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01043">llvm::ScheduleDAGMI::dumpScheduleTraceBottomUp()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00962">llvm::ScheduleDAGMI::dumpScheduleTraceTopDown()</a>, <a class="el" href="SystemZHazardRecognizer_8cpp_source.html#l00167">llvm::SystemZHazardRecognizer::dumpSU()</a>, <a class="el" href="SystemZHazardRecognizer_8cpp_source.html#l00410">llvm::SystemZHazardRecognizer::emitInstruction()</a>, <a class="el" href="SystemZHazardRecognizer_8cpp_source.html#l00271">llvm::SystemZHazardRecognizer::EmitInstruction()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02335">llvm::SchedBoundary::getNextResourceCycle()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00097">llvm::MachineTraceMetrics::getResources()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02241">llvm::SchedRemainder::init()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02932">llvm::GenericSchedulerBase::SchedCandidate::initResourceDelta()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00576">llvm::ScheduleDAGInstrs::initSUnits()</a>, and <a class="el" href="SystemZHazardRecognizer_8cpp_source.html#l00387">llvm::SystemZHazardRecognizer::resourcesCost()</a>.</p>

</div>
</div>
<a id="afbb7dc7a2944d22184b4b57a56a167d6" name="afbb7dc7a2944d22184b4b57a56a167d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbb7dc7a2944d22184b4b57a56a167d6">&#9670;&#160;</a></span>hasInstrItineraries()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> TargetSchedModel::hasInstrItineraries </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if this machine model includes cycle-to-cycle itinerary data. </p>
<p>This models scheduling at each stage in the processor pipeline. </p>

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8cpp_source.html#l00047">47</a> of file <a class="el" href="TargetSchedule_8cpp_source.html">TargetSchedule.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetSchedule_8cpp.html#ad34cc79b63d7e8cf5d89e49d31609913">EnableSchedItins</a>, and <a class="el" href="MCInstrItineraries_8h_source.html#l00127">llvm::InstrItineraryData::isEmpty()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetSchedule_8cpp_source.html#l00257">computeInstrLatency()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00173">computeOperandLatency()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00309">computeReciprocalThroughput()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00082">getInstrItineraries()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00095">getNumMicroOps()</a>, and <a class="el" href="TargetSchedule_8h_source.html#l00090">hasInstrSchedModelOrItineraries()</a>.</p>

</div>
</div>
<a id="a572a0c9d17306d9414106ad1cf4c8052" name="a572a0c9d17306d9414106ad1cf4c8052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a572a0c9d17306d9414106ad1cf4c8052">&#9670;&#160;</a></span>hasInstrSchedModel()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> TargetSchedModel::hasInstrSchedModel </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if this machine model includes an instruction-level scheduling model. </p>
<p>This is more detailed than the course grain IssueWidth and default latency properties, but separate from the per-cycle itinerary data. </p>

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8cpp_source.html#l00043">43</a> of file <a class="el" href="TargetSchedule_8cpp_source.html">TargetSchedule.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetSchedule_8cpp.html#a55c6dc9a8968eb907f6fa1310c968bea">EnableSchedModel</a>, and <a class="el" href="MCSchedule_8h_source.html#l00334">llvm::MCSchedModel::hasInstrSchedModel()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02637">llvm::SchedBoundary::bumpNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02416">llvm::SchedBoundary::checkHazard()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00244">computeInstrLatency()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00173">computeOperandLatency()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00274">computeOutputLatency()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00309">computeReciprocalThroughput()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02876">llvm::SchedBoundary::dumpReservedCycles()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01043">llvm::ScheduleDAGMI::dumpScheduleTraceBottomUp()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00962">llvm::ScheduleDAGMI::dumpScheduleTraceTopDown()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00095">getNumMicroOps()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02486">llvm::SchedBoundary::getOtherResourceCount()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00097">llvm::MachineTraceMetrics::getResources()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00267">llvm::ScheduleDAGInstrs::getSchedClass()</a>, <a class="el" href="SystemZHazardRecognizer_8h_source.html#l00121">llvm::SystemZHazardRecognizer::getSchedClass()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00090">hasInstrSchedModelOrItineraries()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02241">llvm::SchedRemainder::init()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02263">llvm::SchedBoundary::init()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00576">llvm::ScheduleDAGInstrs::initSUnits()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00073">mustBeginGroup()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00084">mustEndGroup()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02996">llvm::GenericSchedulerBase::setPolicy()</a>.</p>

</div>
</div>
<a id="ac870e1850c5ff410c0dea3600da980c2" name="ac870e1850c5ff410c0dea3600da980c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac870e1850c5ff410c0dea3600da980c2">&#9670;&#160;</a></span>hasInstrSchedModelOrItineraries()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::TargetSchedModel::hasInstrSchedModelOrItineraries </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this machine model includes an instruction-level scheduling model or cycle-to-cycle itinerary data. </p>

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8h_source.html#l00090">90</a> of file <a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a>.</p>

<p class="reference">References <a class="el" href="TargetSchedule_8cpp_source.html#l00047">hasInstrItineraries()</a>, and <a class="el" href="TargetSchedule_8cpp_source.html#l00043">hasInstrSchedModel()</a>.</p>

</div>
</div>
<a id="ab357b39c47df52a19882a831feda1b6f" name="ab357b39c47df52a19882a831feda1b6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab357b39c47df52a19882a831feda1b6f">&#9670;&#160;</a></span>init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TargetSchedModel::init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>TSInfo</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize the machine model for instruction scheduling. </p>
<p>The machine model API keeps a copy of the top-level <a class="el" href="structllvm_1_1MCSchedModel.html" title="Machine model for scheduling, bundling, and heuristics.">MCSchedModel</a> table indices and may query <a class="el" href="classllvm_1_1TargetSubtargetInfo.html" title="TargetSubtargetInfo - Generic base class for all target subtargets.">TargetSubtargetInfo</a> and <a class="el" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo - Interface to description of machine instruction set.">TargetInstrInfo</a> to resolve dynamic properties. </p>

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8cpp_source.html#l00051">51</a> of file <a class="el" href="TargetSchedule_8cpp_source.html">TargetSchedule.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetSubtargetInfo_8h_source.html#l00096">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="MCSchedule_8h_source.html#l00349">llvm::MCSchedModel::getNumProcResourceKinds()</a>, <a class="el" href="MCSchedule_8h_source.html#l00353">llvm::MCSchedModel::getProcResource()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00163">llvm::MCSubtargetInfo::getSchedModel()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, <a class="el" href="MCSubtargetInfo_8cpp_source.html#l00334">llvm::MCSubtargetInfo::initInstrItins()</a>, <a class="el" href="MCSchedule_8h_source.html#l00265">llvm::MCSchedModel::IssueWidth</a>, <a class="el" href="MCSchedule_8h_source.html#l00033">llvm::MCProcResourceDesc::NumUnits</a>, and <a class="el" href="SmallVector_8h_source.html#l00651">llvm::SmallVectorImpl&lt; T &gt;::resize()</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00053">llvm::GCNHazardRecognizer::GCNHazardRecognizer()</a>, <a class="el" href="PPCTargetTransformInfo_8cpp_source.html#l00340">llvm::PPCTTIImpl::isHardwareLoopProfitable()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00065">llvm::MachineTraceMetrics::runOnMachineFunction()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00113">llvm::ScheduleDAGInstrs::ScheduleDAGInstrs()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00066">llvm::SIInstrInfo::SIInstrInfo()</a>, and <a class="el" href="SystemZMachineScheduler_8cpp_source.html#l00129">llvm::SystemZPostRASchedStrategy::SystemZPostRASchedStrategy()</a>.</p>

</div>
</div>
<a id="a731c9c6fb702cf7ea6ae592e2d30126b" name="a731c9c6fb702cf7ea6ae592e2d30126b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a731c9c6fb702cf7ea6ae592e2d30126b">&#9670;&#160;</a></span>mustBeginGroup()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> TargetSchedModel::mustBeginGroup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *&#160;</td>
          <td class="paramname"><em>SC</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if new group must begin. </p>
<p>Returns true only if instruction is specified as single issue. </p>

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8cpp_source.html#l00073">73</a> of file <a class="el" href="TargetSchedule_8cpp_source.html">TargetSchedule.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetSchedule_8cpp_source.html#l00043">hasInstrSchedModel()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00112">MI</a>, and <a class="el" href="TargetSchedule_8cpp_source.html#l00121">resolveSchedClass()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02637">llvm::SchedBoundary::bumpNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02416">llvm::SchedBoundary::checkHazard()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01390">llvm::ScheduleDAGMILive::dump()</a>.</p>

</div>
</div>
<a id="a1de64b19d5863e1dbbdd3c0ae81ecdb3" name="a1de64b19d5863e1dbbdd3c0ae81ecdb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1de64b19d5863e1dbbdd3c0ae81ecdb3">&#9670;&#160;</a></span>mustEndGroup()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> TargetSchedModel::mustEndGroup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *&#160;</td>
          <td class="paramname"><em>SC</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if current group must end. </p>

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8cpp_source.html#l00084">84</a> of file <a class="el" href="TargetSchedule_8cpp_source.html">TargetSchedule.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetSchedule_8cpp_source.html#l00043">hasInstrSchedModel()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00112">MI</a>, and <a class="el" href="TargetSchedule_8cpp_source.html#l00121">resolveSchedClass()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02637">llvm::SchedBoundary::bumpNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02416">llvm::SchedBoundary::checkHazard()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01390">llvm::ScheduleDAGMILive::dump()</a>.</p>

</div>
</div>
<a id="aad3a46af0e50906ff7193aa923b80c65" name="aad3a46af0e50906ff7193aa923b80c65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad3a46af0e50906ff7193aa923b80c65">&#9670;&#160;</a></span>resolveSchedClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> * TargetSchedModel::resolveSchedClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the <a class="el" href="structllvm_1_1MCSchedClassDesc.html" title="Summarize the scheduling resources required for an instruction of a particular scheduling class.">MCSchedClassDesc</a> for this instruction. </p>
<p>Some SchedClasses require evaluation of predicates that depend on instruction operands or flags. </p>

<p class="definition">Definition at line <a class="el" href="TargetSchedule_8cpp_source.html#l00120">120</a> of file <a class="el" href="TargetSchedule_8cpp_source.html">TargetSchedule.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCSchedule_8h_source.html#l00360">llvm::MCSchedModel::getSchedClassDesc()</a>, <a class="el" href="MCSchedule_8h_source.html#l00136">llvm::MCSchedClassDesc::isValid()</a>, <a class="el" href="MCSchedule_8h_source.html#l00139">llvm::MCSchedClassDesc::isVariant()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00112">MI</a>, and <a class="el" href="TargetSubtargetInfo_8h_source.html#l00144">llvm::TargetSubtargetInfo::resolveSchedClass()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetSchedule_8cpp_source.html#l00257">computeInstrLatency()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00173">computeOperandLatency()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00274">computeOutputLatency()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00309">computeReciprocalThroughput()</a>, <a class="el" href="SystemZHazardRecognizer_8cpp_source.html#l00410">llvm::SystemZHazardRecognizer::emitInstruction()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00095">getNumMicroOps()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00097">llvm::MachineTraceMetrics::getResources()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00267">llvm::ScheduleDAGInstrs::getSchedClass()</a>, <a class="el" href="SystemZHazardRecognizer_8h_source.html#l00121">llvm::SystemZHazardRecognizer::getSchedClass()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00073">mustBeginGroup()</a>, and <a class="el" href="TargetSchedule_8cpp_source.html#l00084">mustEndGroup()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/llvm/CodeGen/<a class="el" href="TargetSchedule_8h_source.html">TargetSchedule.h</a></li>
<li>lib/CodeGen/<a class="el" href="TargetSchedule_8cpp_source.html">TargetSchedule.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Jul 8 2024 17:52:06 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
