// Seed: 3390001589
module module_0 (
    output supply0 id_0,
    output tri id_1
    , id_4,
    input tri0 id_2
);
  wire id_5;
  assign id_1 = 1;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    output wor id_2,
    input wor id_3,
    input supply1 id_4,
    input supply1 id_5,
    output wor id_6,
    output tri id_7,
    output tri0 id_8,
    output tri id_9,
    output tri1 id_10,
    input wor id_11,
    output tri0 id_12,
    output wire id_13,
    input wor id_14,
    input tri id_15,
    input wand id_16,
    output tri id_17,
    input uwire id_18
    , id_25,
    output supply0 id_19,
    input tri1 id_20,
    output tri0 id_21,
    input tri1 id_22,
    input wire id_23
);
  tri0 id_26;
  wire id_27;
  module_0(
      id_19, id_7, id_14
  );
  wire id_28;
  always @(1'b0 or !id_26) begin
    id_17 = id_22;
  end
  final $display(1'b0, 1 == id_18, 1);
endmodule
