# Digital Logic with TL-Verilog and Makerchip
## Validity
### L1. Introduction To Validity And Its Advantages
### L2. Lab On Validity And Valid When Condition
### L3. Lab To Compute Total Distance

![Screenshot 2025-04-25 232757](https://github.com/user-attachments/assets/06ddb65a-4f68-473b-8b7e-0188628df2c4)


### L4. Lab on 2-cycle Calculator with Validity

![Screenshot 2025-04-25 231907](https://github.com/user-attachments/assets/79b34ad7-70ed-4cfc-8c9b-1df48cf0efa3)

### L5. Calulator Single Value Memory Lab

![Screenshot 2025-04-25 232410](https://github.com/user-attachments/assets/3a9b6863-ab94-428e-99aa-735a7b2f43f6)
