
Inverter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007620  080001f8  080001f8  000011f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ccmram       00000868  08007818  08007818  00008818  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000001f0  08008080  08008080  00009080  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08008270  08008270  0000a084  2**0
                  CONTENTS
  5 .ARM          00000008  08008270  08008270  00009270  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  08008278  08008278  0000a084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  08008278  08008278  00009278  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  0800827c  0800827c  0000927c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         00000084  20000000  08008280  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00000604  20000084  08008304  0000a084  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000688  08008304  0000a688  2**0
                  ALLOC
 12 .ARM.attributes 0000002e  00000000  00000000  0000a084  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018c93  00000000  00000000  0000a0b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004125  00000000  00000000  00022d45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001488  00000000  00000000  00026e70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fa3  00000000  00000000  000282f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002b9b2  00000000  00000000  0002929b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e03f  00000000  00000000  00054c4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00103ca7  00000000  00000000  00072c8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00176933  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000055e8  00000000  00000000  00176978  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005a  00000000  00000000  0017bf60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	@ (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	@ (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	@ (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	20000084 	.word	0x20000084
 8000214:	00000000 	.word	0x00000000
 8000218:	08007800 	.word	0x08007800

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	@ (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	@ (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	@ (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000088 	.word	0x20000088
 8000234:	08007800 	.word	0x08007800

08000238 <__aeabi_uldivmod>:
 8000238:	b953      	cbnz	r3, 8000250 <__aeabi_uldivmod+0x18>
 800023a:	b94a      	cbnz	r2, 8000250 <__aeabi_uldivmod+0x18>
 800023c:	2900      	cmp	r1, #0
 800023e:	bf08      	it	eq
 8000240:	2800      	cmpeq	r0, #0
 8000242:	bf1c      	itt	ne
 8000244:	f04f 31ff 	movne.w	r1, #4294967295
 8000248:	f04f 30ff 	movne.w	r0, #4294967295
 800024c:	f000 b96a 	b.w	8000524 <__aeabi_idiv0>
 8000250:	f1ad 0c08 	sub.w	ip, sp, #8
 8000254:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000258:	f000 f806 	bl	8000268 <__udivmoddi4>
 800025c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000260:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000264:	b004      	add	sp, #16
 8000266:	4770      	bx	lr

08000268 <__udivmoddi4>:
 8000268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800026c:	9d08      	ldr	r5, [sp, #32]
 800026e:	460c      	mov	r4, r1
 8000270:	2b00      	cmp	r3, #0
 8000272:	d14e      	bne.n	8000312 <__udivmoddi4+0xaa>
 8000274:	4694      	mov	ip, r2
 8000276:	458c      	cmp	ip, r1
 8000278:	4686      	mov	lr, r0
 800027a:	fab2 f282 	clz	r2, r2
 800027e:	d962      	bls.n	8000346 <__udivmoddi4+0xde>
 8000280:	b14a      	cbz	r2, 8000296 <__udivmoddi4+0x2e>
 8000282:	f1c2 0320 	rsb	r3, r2, #32
 8000286:	4091      	lsls	r1, r2
 8000288:	fa20 f303 	lsr.w	r3, r0, r3
 800028c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000290:	4319      	orrs	r1, r3
 8000292:	fa00 fe02 	lsl.w	lr, r0, r2
 8000296:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800029a:	fa1f f68c 	uxth.w	r6, ip
 800029e:	fbb1 f4f7 	udiv	r4, r1, r7
 80002a2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002a6:	fb07 1114 	mls	r1, r7, r4, r1
 80002aa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002ae:	fb04 f106 	mul.w	r1, r4, r6
 80002b2:	4299      	cmp	r1, r3
 80002b4:	d90a      	bls.n	80002cc <__udivmoddi4+0x64>
 80002b6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ba:	f104 30ff 	add.w	r0, r4, #4294967295
 80002be:	f080 8112 	bcs.w	80004e6 <__udivmoddi4+0x27e>
 80002c2:	4299      	cmp	r1, r3
 80002c4:	f240 810f 	bls.w	80004e6 <__udivmoddi4+0x27e>
 80002c8:	3c02      	subs	r4, #2
 80002ca:	4463      	add	r3, ip
 80002cc:	1a59      	subs	r1, r3, r1
 80002ce:	fa1f f38e 	uxth.w	r3, lr
 80002d2:	fbb1 f0f7 	udiv	r0, r1, r7
 80002d6:	fb07 1110 	mls	r1, r7, r0, r1
 80002da:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002de:	fb00 f606 	mul.w	r6, r0, r6
 80002e2:	429e      	cmp	r6, r3
 80002e4:	d90a      	bls.n	80002fc <__udivmoddi4+0x94>
 80002e6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ea:	f100 31ff 	add.w	r1, r0, #4294967295
 80002ee:	f080 80fc 	bcs.w	80004ea <__udivmoddi4+0x282>
 80002f2:	429e      	cmp	r6, r3
 80002f4:	f240 80f9 	bls.w	80004ea <__udivmoddi4+0x282>
 80002f8:	4463      	add	r3, ip
 80002fa:	3802      	subs	r0, #2
 80002fc:	1b9b      	subs	r3, r3, r6
 80002fe:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000302:	2100      	movs	r1, #0
 8000304:	b11d      	cbz	r5, 800030e <__udivmoddi4+0xa6>
 8000306:	40d3      	lsrs	r3, r2
 8000308:	2200      	movs	r2, #0
 800030a:	e9c5 3200 	strd	r3, r2, [r5]
 800030e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000312:	428b      	cmp	r3, r1
 8000314:	d905      	bls.n	8000322 <__udivmoddi4+0xba>
 8000316:	b10d      	cbz	r5, 800031c <__udivmoddi4+0xb4>
 8000318:	e9c5 0100 	strd	r0, r1, [r5]
 800031c:	2100      	movs	r1, #0
 800031e:	4608      	mov	r0, r1
 8000320:	e7f5      	b.n	800030e <__udivmoddi4+0xa6>
 8000322:	fab3 f183 	clz	r1, r3
 8000326:	2900      	cmp	r1, #0
 8000328:	d146      	bne.n	80003b8 <__udivmoddi4+0x150>
 800032a:	42a3      	cmp	r3, r4
 800032c:	d302      	bcc.n	8000334 <__udivmoddi4+0xcc>
 800032e:	4290      	cmp	r0, r2
 8000330:	f0c0 80f0 	bcc.w	8000514 <__udivmoddi4+0x2ac>
 8000334:	1a86      	subs	r6, r0, r2
 8000336:	eb64 0303 	sbc.w	r3, r4, r3
 800033a:	2001      	movs	r0, #1
 800033c:	2d00      	cmp	r5, #0
 800033e:	d0e6      	beq.n	800030e <__udivmoddi4+0xa6>
 8000340:	e9c5 6300 	strd	r6, r3, [r5]
 8000344:	e7e3      	b.n	800030e <__udivmoddi4+0xa6>
 8000346:	2a00      	cmp	r2, #0
 8000348:	f040 8090 	bne.w	800046c <__udivmoddi4+0x204>
 800034c:	eba1 040c 	sub.w	r4, r1, ip
 8000350:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000354:	fa1f f78c 	uxth.w	r7, ip
 8000358:	2101      	movs	r1, #1
 800035a:	fbb4 f6f8 	udiv	r6, r4, r8
 800035e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000362:	fb08 4416 	mls	r4, r8, r6, r4
 8000366:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800036a:	fb07 f006 	mul.w	r0, r7, r6
 800036e:	4298      	cmp	r0, r3
 8000370:	d908      	bls.n	8000384 <__udivmoddi4+0x11c>
 8000372:	eb1c 0303 	adds.w	r3, ip, r3
 8000376:	f106 34ff 	add.w	r4, r6, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x11a>
 800037c:	4298      	cmp	r0, r3
 800037e:	f200 80cd 	bhi.w	800051c <__udivmoddi4+0x2b4>
 8000382:	4626      	mov	r6, r4
 8000384:	1a1c      	subs	r4, r3, r0
 8000386:	fa1f f38e 	uxth.w	r3, lr
 800038a:	fbb4 f0f8 	udiv	r0, r4, r8
 800038e:	fb08 4410 	mls	r4, r8, r0, r4
 8000392:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000396:	fb00 f707 	mul.w	r7, r0, r7
 800039a:	429f      	cmp	r7, r3
 800039c:	d908      	bls.n	80003b0 <__udivmoddi4+0x148>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f100 34ff 	add.w	r4, r0, #4294967295
 80003a6:	d202      	bcs.n	80003ae <__udivmoddi4+0x146>
 80003a8:	429f      	cmp	r7, r3
 80003aa:	f200 80b0 	bhi.w	800050e <__udivmoddi4+0x2a6>
 80003ae:	4620      	mov	r0, r4
 80003b0:	1bdb      	subs	r3, r3, r7
 80003b2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b6:	e7a5      	b.n	8000304 <__udivmoddi4+0x9c>
 80003b8:	f1c1 0620 	rsb	r6, r1, #32
 80003bc:	408b      	lsls	r3, r1
 80003be:	fa22 f706 	lsr.w	r7, r2, r6
 80003c2:	431f      	orrs	r7, r3
 80003c4:	fa20 fc06 	lsr.w	ip, r0, r6
 80003c8:	fa04 f301 	lsl.w	r3, r4, r1
 80003cc:	ea43 030c 	orr.w	r3, r3, ip
 80003d0:	40f4      	lsrs	r4, r6
 80003d2:	fa00 f801 	lsl.w	r8, r0, r1
 80003d6:	0c38      	lsrs	r0, r7, #16
 80003d8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003dc:	fbb4 fef0 	udiv	lr, r4, r0
 80003e0:	fa1f fc87 	uxth.w	ip, r7
 80003e4:	fb00 441e 	mls	r4, r0, lr, r4
 80003e8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003ec:	fb0e f90c 	mul.w	r9, lr, ip
 80003f0:	45a1      	cmp	r9, r4
 80003f2:	fa02 f201 	lsl.w	r2, r2, r1
 80003f6:	d90a      	bls.n	800040e <__udivmoddi4+0x1a6>
 80003f8:	193c      	adds	r4, r7, r4
 80003fa:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003fe:	f080 8084 	bcs.w	800050a <__udivmoddi4+0x2a2>
 8000402:	45a1      	cmp	r9, r4
 8000404:	f240 8081 	bls.w	800050a <__udivmoddi4+0x2a2>
 8000408:	f1ae 0e02 	sub.w	lr, lr, #2
 800040c:	443c      	add	r4, r7
 800040e:	eba4 0409 	sub.w	r4, r4, r9
 8000412:	fa1f f983 	uxth.w	r9, r3
 8000416:	fbb4 f3f0 	udiv	r3, r4, r0
 800041a:	fb00 4413 	mls	r4, r0, r3, r4
 800041e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000422:	fb03 fc0c 	mul.w	ip, r3, ip
 8000426:	45a4      	cmp	ip, r4
 8000428:	d907      	bls.n	800043a <__udivmoddi4+0x1d2>
 800042a:	193c      	adds	r4, r7, r4
 800042c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000430:	d267      	bcs.n	8000502 <__udivmoddi4+0x29a>
 8000432:	45a4      	cmp	ip, r4
 8000434:	d965      	bls.n	8000502 <__udivmoddi4+0x29a>
 8000436:	3b02      	subs	r3, #2
 8000438:	443c      	add	r4, r7
 800043a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800043e:	fba0 9302 	umull	r9, r3, r0, r2
 8000442:	eba4 040c 	sub.w	r4, r4, ip
 8000446:	429c      	cmp	r4, r3
 8000448:	46ce      	mov	lr, r9
 800044a:	469c      	mov	ip, r3
 800044c:	d351      	bcc.n	80004f2 <__udivmoddi4+0x28a>
 800044e:	d04e      	beq.n	80004ee <__udivmoddi4+0x286>
 8000450:	b155      	cbz	r5, 8000468 <__udivmoddi4+0x200>
 8000452:	ebb8 030e 	subs.w	r3, r8, lr
 8000456:	eb64 040c 	sbc.w	r4, r4, ip
 800045a:	fa04 f606 	lsl.w	r6, r4, r6
 800045e:	40cb      	lsrs	r3, r1
 8000460:	431e      	orrs	r6, r3
 8000462:	40cc      	lsrs	r4, r1
 8000464:	e9c5 6400 	strd	r6, r4, [r5]
 8000468:	2100      	movs	r1, #0
 800046a:	e750      	b.n	800030e <__udivmoddi4+0xa6>
 800046c:	f1c2 0320 	rsb	r3, r2, #32
 8000470:	fa20 f103 	lsr.w	r1, r0, r3
 8000474:	fa0c fc02 	lsl.w	ip, ip, r2
 8000478:	fa24 f303 	lsr.w	r3, r4, r3
 800047c:	4094      	lsls	r4, r2
 800047e:	430c      	orrs	r4, r1
 8000480:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000484:	fa00 fe02 	lsl.w	lr, r0, r2
 8000488:	fa1f f78c 	uxth.w	r7, ip
 800048c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000490:	fb08 3110 	mls	r1, r8, r0, r3
 8000494:	0c23      	lsrs	r3, r4, #16
 8000496:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800049a:	fb00 f107 	mul.w	r1, r0, r7
 800049e:	4299      	cmp	r1, r3
 80004a0:	d908      	bls.n	80004b4 <__udivmoddi4+0x24c>
 80004a2:	eb1c 0303 	adds.w	r3, ip, r3
 80004a6:	f100 36ff 	add.w	r6, r0, #4294967295
 80004aa:	d22c      	bcs.n	8000506 <__udivmoddi4+0x29e>
 80004ac:	4299      	cmp	r1, r3
 80004ae:	d92a      	bls.n	8000506 <__udivmoddi4+0x29e>
 80004b0:	3802      	subs	r0, #2
 80004b2:	4463      	add	r3, ip
 80004b4:	1a5b      	subs	r3, r3, r1
 80004b6:	b2a4      	uxth	r4, r4
 80004b8:	fbb3 f1f8 	udiv	r1, r3, r8
 80004bc:	fb08 3311 	mls	r3, r8, r1, r3
 80004c0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004c4:	fb01 f307 	mul.w	r3, r1, r7
 80004c8:	42a3      	cmp	r3, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x276>
 80004cc:	eb1c 0404 	adds.w	r4, ip, r4
 80004d0:	f101 36ff 	add.w	r6, r1, #4294967295
 80004d4:	d213      	bcs.n	80004fe <__udivmoddi4+0x296>
 80004d6:	42a3      	cmp	r3, r4
 80004d8:	d911      	bls.n	80004fe <__udivmoddi4+0x296>
 80004da:	3902      	subs	r1, #2
 80004dc:	4464      	add	r4, ip
 80004de:	1ae4      	subs	r4, r4, r3
 80004e0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004e4:	e739      	b.n	800035a <__udivmoddi4+0xf2>
 80004e6:	4604      	mov	r4, r0
 80004e8:	e6f0      	b.n	80002cc <__udivmoddi4+0x64>
 80004ea:	4608      	mov	r0, r1
 80004ec:	e706      	b.n	80002fc <__udivmoddi4+0x94>
 80004ee:	45c8      	cmp	r8, r9
 80004f0:	d2ae      	bcs.n	8000450 <__udivmoddi4+0x1e8>
 80004f2:	ebb9 0e02 	subs.w	lr, r9, r2
 80004f6:	eb63 0c07 	sbc.w	ip, r3, r7
 80004fa:	3801      	subs	r0, #1
 80004fc:	e7a8      	b.n	8000450 <__udivmoddi4+0x1e8>
 80004fe:	4631      	mov	r1, r6
 8000500:	e7ed      	b.n	80004de <__udivmoddi4+0x276>
 8000502:	4603      	mov	r3, r0
 8000504:	e799      	b.n	800043a <__udivmoddi4+0x1d2>
 8000506:	4630      	mov	r0, r6
 8000508:	e7d4      	b.n	80004b4 <__udivmoddi4+0x24c>
 800050a:	46d6      	mov	lr, sl
 800050c:	e77f      	b.n	800040e <__udivmoddi4+0x1a6>
 800050e:	4463      	add	r3, ip
 8000510:	3802      	subs	r0, #2
 8000512:	e74d      	b.n	80003b0 <__udivmoddi4+0x148>
 8000514:	4606      	mov	r6, r0
 8000516:	4623      	mov	r3, r4
 8000518:	4608      	mov	r0, r1
 800051a:	e70f      	b.n	800033c <__udivmoddi4+0xd4>
 800051c:	3e02      	subs	r6, #2
 800051e:	4463      	add	r3, ip
 8000520:	e730      	b.n	8000384 <__udivmoddi4+0x11c>
 8000522:	bf00      	nop

08000524 <__aeabi_idiv0>:
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop

08000528 <calc_duties>:
 * For now, it sets a constant duty cycle.
 *
 * @param measurements Measurements structure.
 * @param duties Pointer to the duties structure.
 */
void calc_duties(float vd, float vq, float vDC, float freq, volatile Duties *duties) {
 8000528:	b580      	push	{r7, lr}
 800052a:	b086      	sub	sp, #24
 800052c:	af00      	add	r7, sp, #0
 800052e:	ed87 0a05 	vstr	s0, [r7, #20]
 8000532:	edc7 0a04 	vstr	s1, [r7, #16]
 8000536:	ed87 1a03 	vstr	s2, [r7, #12]
 800053a:	edc7 1a02 	vstr	s3, [r7, #8]
 800053e:	6078      	str	r0, [r7, #4]
	static angle_struct angle;
	angle.freq = freq;
 8000540:	4a33      	ldr	r2, [pc, #204]	@ (8000610 <calc_duties+0xe8>)
 8000542:	68bb      	ldr	r3, [r7, #8]
 8000544:	6013      	str	r3, [r2, #0]
	angle.Ts = TS;
 8000546:	4b32      	ldr	r3, [pc, #200]	@ (8000610 <calc_duties+0xe8>)
 8000548:	4a32      	ldr	r2, [pc, #200]	@ (8000614 <calc_duties+0xec>)
 800054a:	605a      	str	r2, [r3, #4]
	angle_calc(&angle);
 800054c:	4830      	ldr	r0, [pc, #192]	@ (8000610 <calc_duties+0xe8>)
 800054e:	f007 fb13 	bl	8007b78 <angle_calc>

	static irot_struct irot;
	irot.d = vd/vDC;
 8000552:	edd7 6a05 	vldr	s13, [r7, #20]
 8000556:	ed97 7a03 	vldr	s14, [r7, #12]
 800055a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800055e:	4b2e      	ldr	r3, [pc, #184]	@ (8000618 <calc_duties+0xf0>)
 8000560:	edc3 7a00 	vstr	s15, [r3]
	irot.q = vq/vDC;
 8000564:	edd7 6a04 	vldr	s13, [r7, #16]
 8000568:	ed97 7a03 	vldr	s14, [r7, #12]
 800056c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000570:	4b29      	ldr	r3, [pc, #164]	@ (8000618 <calc_duties+0xf0>)
 8000572:	edc3 7a01 	vstr	s15, [r3, #4]
	irot.sinFi = sin(angle.angle*M_TWOPI);
 8000576:	4b26      	ldr	r3, [pc, #152]	@ (8000610 <calc_duties+0xe8>)
 8000578:	edd3 7a02 	vldr	s15, [r3, #8]
 800057c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000580:	ed9f 6b21 	vldr	d6, [pc, #132]	@ 8000608 <calc_duties+0xe0>
 8000584:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000588:	eeb0 0b47 	vmov.f64	d0, d7
 800058c:	f006 fb48 	bl	8006c20 <sin>
 8000590:	eeb0 7b40 	vmov.f64	d7, d0
 8000594:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000598:	4b1f      	ldr	r3, [pc, #124]	@ (8000618 <calc_duties+0xf0>)
 800059a:	edc3 7a02 	vstr	s15, [r3, #8]
	irot.cosFi = cos(angle.angle*M_TWOPI);
 800059e:	4b1c      	ldr	r3, [pc, #112]	@ (8000610 <calc_duties+0xe8>)
 80005a0:	edd3 7a02 	vldr	s15, [r3, #8]
 80005a4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80005a8:	ed9f 6b17 	vldr	d6, [pc, #92]	@ 8000608 <calc_duties+0xe0>
 80005ac:	ee27 7b06 	vmul.f64	d7, d7, d6
 80005b0:	eeb0 0b47 	vmov.f64	d0, d7
 80005b4:	f006 fae8 	bl	8006b88 <cos>
 80005b8:	eeb0 7b40 	vmov.f64	d7, d0
 80005bc:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80005c0:	4b15      	ldr	r3, [pc, #84]	@ (8000618 <calc_duties+0xf0>)
 80005c2:	edc3 7a03 	vstr	s15, [r3, #12]
    irot_calc(&irot);
 80005c6:	4814      	ldr	r0, [pc, #80]	@ (8000618 <calc_duties+0xf0>)
 80005c8:	f007 faa2 	bl	8007b10 <irot_calc>

    static svpwm_struct svpwm;
    // Assign values to SVPWM structure
    svpwm.alpha = irot.alpha;
 80005cc:	4b12      	ldr	r3, [pc, #72]	@ (8000618 <calc_duties+0xf0>)
 80005ce:	691b      	ldr	r3, [r3, #16]
 80005d0:	4a12      	ldr	r2, [pc, #72]	@ (800061c <calc_duties+0xf4>)
 80005d2:	6013      	str	r3, [r2, #0]
    svpwm.beta = irot.beta;
 80005d4:	4b10      	ldr	r3, [pc, #64]	@ (8000618 <calc_duties+0xf0>)
 80005d6:	695b      	ldr	r3, [r3, #20]
 80005d8:	4a10      	ldr	r2, [pc, #64]	@ (800061c <calc_duties+0xf4>)
 80005da:	6053      	str	r3, [r2, #4]
    svpwm_calc(&svpwm);
 80005dc:	480f      	ldr	r0, [pc, #60]	@ (800061c <calc_duties+0xf4>)
 80005de:	f007 faff 	bl	8007be0 <svpwm_calc>

    // Assign SVPWM duties
    duties->Da = svpwm.Da;
 80005e2:	4b0e      	ldr	r3, [pc, #56]	@ (800061c <calc_duties+0xf4>)
 80005e4:	689a      	ldr	r2, [r3, #8]
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	601a      	str	r2, [r3, #0]
    duties->Db = svpwm.Db;
 80005ea:	4b0c      	ldr	r3, [pc, #48]	@ (800061c <calc_duties+0xf4>)
 80005ec:	68da      	ldr	r2, [r3, #12]
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	605a      	str	r2, [r3, #4]
    duties->Dc = svpwm.Dc;
 80005f2:	4b0a      	ldr	r3, [pc, #40]	@ (800061c <calc_duties+0xf4>)
 80005f4:	691a      	ldr	r2, [r3, #16]
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	609a      	str	r2, [r3, #8]

}
 80005fa:	bf00      	nop
 80005fc:	3718      	adds	r7, #24
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}
 8000602:	bf00      	nop
 8000604:	f3af 8000 	nop.w
 8000608:	54442d18 	.word	0x54442d18
 800060c:	401921fb 	.word	0x401921fb
 8000610:	200000a0 	.word	0x200000a0
 8000614:	37a7c5ac 	.word	0x37a7c5ac
 8000618:	200000b0 	.word	0x200000b0
 800061c:	200000cc 	.word	0x200000cc

08000620 <eval_inv_FSM>:
 *
 * This function executes the finite state machine to control the inverter based on its current state.
 *
 * @param inv Pointer to the inverter structure.
 */
void eval_inv_FSM(volatile inverterStruct *inv) {
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
    switch (inv->state) {
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	7d1b      	ldrb	r3, [r3, #20]
 800062c:	b2db      	uxtb	r3, r3
 800062e:	2b03      	cmp	r3, #3
 8000630:	d81a      	bhi.n	8000668 <eval_inv_FSM+0x48>
 8000632:	a201      	add	r2, pc, #4	@ (adr r2, 8000638 <eval_inv_FSM+0x18>)
 8000634:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000638:	08000649 	.word	0x08000649
 800063c:	08000651 	.word	0x08000651
 8000640:	08000659 	.word	0x08000659
 8000644:	08000661 	.word	0x08000661
        case INV_STATE_IDLE:
        	handle_idle(inv);
 8000648:	6878      	ldr	r0, [r7, #4]
 800064a:	f000 f813 	bl	8000674 <handle_idle>
            break;
 800064e:	e00c      	b.n	800066a <eval_inv_FSM+0x4a>
        case INV_STATE_STARTUP:
        	handle_startup(inv);
 8000650:	6878      	ldr	r0, [r7, #4]
 8000652:	f000 f824 	bl	800069e <handle_startup>
            break;
 8000656:	e008      	b.n	800066a <eval_inv_FSM+0x4a>
        case INV_STATE_RUNNING:
        	handle_running(inv);
 8000658:	6878      	ldr	r0, [r7, #4]
 800065a:	f000 f835 	bl	80006c8 <handle_running>
            break;
 800065e:	e004      	b.n	800066a <eval_inv_FSM+0x4a>
        case INV_STATE_FAULT:
        	handle_fault(inv);
 8000660:	6878      	ldr	r0, [r7, #4]
 8000662:	f000 f846 	bl	80006f2 <handle_fault>
            break;
 8000666:	e000      	b.n	800066a <eval_inv_FSM+0x4a>
        default:
            // Invalid state, handle error
            break;
 8000668:	bf00      	nop
    }
}
 800066a:	bf00      	nop
 800066c:	3708      	adds	r7, #8
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop

08000674 <handle_idle>:
 *
 * This function handles the actions and transitions for the idle state of the inverter.
 *
 * @param inv Pointer to the inverter structure.
 */
void handle_idle(volatile inverterStruct *inv) {
 8000674:	b580      	push	{r7, lr}
 8000676:	b082      	sub	sp, #8
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
    // Perform actions required in idle state
    // Transition conditions to other states:
    // - Start startup sequence based on input condition
    // - Transition to fault state based on error conditions
    inv->led->mode = LED_MODE_OFF;
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	2203      	movs	r2, #3
 8000682:	719a      	strb	r2, [r3, #6]
    DISABLE(inv->enable_port, inv->enable_pin);
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	6858      	ldr	r0, [r3, #4]
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	891b      	ldrh	r3, [r3, #8]
 800068c:	b29b      	uxth	r3, r3
 800068e:	2200      	movs	r2, #0
 8000690:	4619      	mov	r1, r3
 8000692:	f003 fc13 	bl	8003ebc <HAL_GPIO_WritePin>
}
 8000696:	bf00      	nop
 8000698:	3708      	adds	r7, #8
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}

0800069e <handle_startup>:
 *
 * This function handles the actions and transitions for the startup state of the inverter.
 *
 * @param inv Pointer to the inverter structure.
 */
void handle_startup(volatile inverterStruct *inv) {
 800069e:	b580      	push	{r7, lr}
 80006a0:	b082      	sub	sp, #8
 80006a2:	af00      	add	r7, sp, #0
 80006a4:	6078      	str	r0, [r7, #4]
    // Perform actions required in startup state
    // Transition conditions to other states:
    // - Transition to running state when startup sequence completes successfully
    // - Transition to fault state based on error conditions during startup
    inv->led->mode = LED_MODE_BLINK_FAST;
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	2200      	movs	r2, #0
 80006ac:	719a      	strb	r2, [r3, #6]
    DISABLE(inv->enable_port, inv->enable_pin);
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	6858      	ldr	r0, [r3, #4]
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	891b      	ldrh	r3, [r3, #8]
 80006b6:	b29b      	uxth	r3, r3
 80006b8:	2200      	movs	r2, #0
 80006ba:	4619      	mov	r1, r3
 80006bc:	f003 fbfe 	bl	8003ebc <HAL_GPIO_WritePin>
}
 80006c0:	bf00      	nop
 80006c2:	3708      	adds	r7, #8
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd80      	pop	{r7, pc}

080006c8 <handle_running>:
 *
 * This function handles the actions and transitions for the running state of the inverter.
 *
 * @param inv Pointer to the inverter structure.
 */
void handle_running(volatile inverterStruct *inv) {
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b082      	sub	sp, #8
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
    // Perform actions required in running state
    // This is where the main control loop resides
    // Monitor inverter variables, adjust control parameters, etc.
    // Transition conditions to other states:
    // - Transition to fault state based on error conditions during operation
    inv->led->mode = LED_MODE_ON;
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	2202      	movs	r2, #2
 80006d6:	719a      	strb	r2, [r3, #6]
    ENABLE(inv->enable_port, inv->enable_pin);
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	6858      	ldr	r0, [r3, #4]
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	891b      	ldrh	r3, [r3, #8]
 80006e0:	b29b      	uxth	r3, r3
 80006e2:	2201      	movs	r2, #1
 80006e4:	4619      	mov	r1, r3
 80006e6:	f003 fbe9 	bl	8003ebc <HAL_GPIO_WritePin>
}
 80006ea:	bf00      	nop
 80006ec:	3708      	adds	r7, #8
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}

080006f2 <handle_fault>:
 *
 * This function handles the actions and transitions for the fault state of the inverter.
 *
 * @param inv Pointer to the inverter structure.
 */
void handle_fault(volatile inverterStruct *inv) {
 80006f2:	b580      	push	{r7, lr}
 80006f4:	b082      	sub	sp, #8
 80006f6:	af00      	add	r7, sp, #0
 80006f8:	6078      	str	r0, [r7, #4]
    // Perform actions required in fault state
    // This could involve shutting down the inverter, logging error messages, etc.
    // Transition conditions to other states:
    // - Retry startup sequence after a delay if fault condition is recoverable
    // - Transition to idle state after fault is resolved
    inv->led->mode = LED_MODE_BLINK_SLOW;
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	2201      	movs	r2, #1
 8000700:	719a      	strb	r2, [r3, #6]
    DISABLE(inv->enable_port, inv->enable_pin);
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	6858      	ldr	r0, [r3, #4]
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	891b      	ldrh	r3, [r3, #8]
 800070a:	b29b      	uxth	r3, r3
 800070c:	2200      	movs	r2, #0
 800070e:	4619      	mov	r1, r3
 8000710:	f003 fbd4 	bl	8003ebc <HAL_GPIO_WritePin>
}
 8000714:	bf00      	nop
 8000716:	3708      	adds	r7, #8
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}

0800071c <initialize_inverter>:
 * @param enable_pin Pin number for enabling/disabling the inverter.
 * @param htim Timer peripheral for the PWM output.
 * @param hadc ADC peripheral for the current phase current and DC voltage sensing.

 */
void initialize_inverter(volatile inverterStruct *inv, LED *led, GPIO_TypeDef *enable_port, uint16_t enable_pin, TIM_HandleTypeDef *htim, ADC_HandleTypeDef *hadc) {
 800071c:	b580      	push	{r7, lr}
 800071e:	b084      	sub	sp, #16
 8000720:	af00      	add	r7, sp, #0
 8000722:	60f8      	str	r0, [r7, #12]
 8000724:	60b9      	str	r1, [r7, #8]
 8000726:	607a      	str	r2, [r7, #4]
 8000728:	807b      	strh	r3, [r7, #2]
    // Initialize inverter structure
    inv->state = INV_STATE_STARTUP;
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	2201      	movs	r2, #1
 800072e:	751a      	strb	r2, [r3, #20]
    inv->led = led;
 8000730:	68fb      	ldr	r3, [r7, #12]
 8000732:	68ba      	ldr	r2, [r7, #8]
 8000734:	601a      	str	r2, [r3, #0]
    inv->enable_pin = enable_pin;
 8000736:	68fb      	ldr	r3, [r7, #12]
 8000738:	887a      	ldrh	r2, [r7, #2]
 800073a:	811a      	strh	r2, [r3, #8]
    inv->enable_port = enable_port;
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	687a      	ldr	r2, [r7, #4]
 8000740:	605a      	str	r2, [r3, #4]
    inv->htim = htim;
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	69ba      	ldr	r2, [r7, #24]
 8000746:	60da      	str	r2, [r3, #12]
    inv->hadc = hadc;
 8000748:	68fb      	ldr	r3, [r7, #12]
 800074a:	69fa      	ldr	r2, [r7, #28]
 800074c:	611a      	str	r2, [r3, #16]
    inv->duties.Da = 0.5;
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 8000754:	645a      	str	r2, [r3, #68]	@ 0x44
    inv->duties.Db = 0.5;
 8000756:	68fb      	ldr	r3, [r7, #12]
 8000758:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 800075c:	649a      	str	r2, [r3, #72]	@ 0x48
    inv->duties.Dc = 0.5;
 800075e:	68fb      	ldr	r3, [r7, #12]
 8000760:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 8000764:	64da      	str	r2, [r3, #76]	@ 0x4c

    HAL_TIM_Base_Start_IT(inv->htim); // Initializes Inverter timer with interrupt
 8000766:	68fb      	ldr	r3, [r7, #12]
 8000768:	68db      	ldr	r3, [r3, #12]
 800076a:	4618      	mov	r0, r3
 800076c:	f004 fe18 	bl	80053a0 <HAL_TIM_Base_Start_IT>

    enable_PWM(inv->htim); // Put in running state transition
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	68db      	ldr	r3, [r3, #12]
 8000774:	4618      	mov	r0, r3
 8000776:	f000 f8eb 	bl	8000950 <enable_PWM>

}
 800077a:	bf00      	nop
 800077c:	3710      	adds	r7, #16
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
	...

08000784 <get_ADC>:
  * @brief  Get electrical ADC measurements.
  * @param  ADC_raw Pointer to the raw ADC values array.
  * @param  measurements Pointer to the measurements struct to store the results.
  * @retval OK 0 if an error occurred, 1 if successful.
  */
uint8_t get_ADC(volatile uint32_t ADC_raw[], volatile Measurements* measurements) {
 8000784:	b580      	push	{r7, lr}
 8000786:	b086      	sub	sp, #24
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
 800078c:	6039      	str	r1, [r7, #0]

    // Calculate currents and voltage
    float ia = get_linear(ADC_raw[0], CURRENT_SLOPE, CURRENT_OFFSET);
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	eddf 0a1f 	vldr	s1, [pc, #124]	@ 8000810 <get_ADC+0x8c>
 8000796:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 8000814 <get_ADC+0x90>
 800079a:	4618      	mov	r0, r3
 800079c:	f000 f840 	bl	8000820 <get_linear>
 80007a0:	ed87 0a05 	vstr	s0, [r7, #20]
    float ib = get_linear(ADC_raw[1], CURRENT_SLOPE, CURRENT_OFFSET);
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	3304      	adds	r3, #4
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	eddf 0a19 	vldr	s1, [pc, #100]	@ 8000810 <get_ADC+0x8c>
 80007ae:	ed9f 0a19 	vldr	s0, [pc, #100]	@ 8000814 <get_ADC+0x90>
 80007b2:	4618      	mov	r0, r3
 80007b4:	f000 f834 	bl	8000820 <get_linear>
 80007b8:	ed87 0a04 	vstr	s0, [r7, #16]
    float ic = get_linear(ADC_raw[2], CURRENT_SLOPE, CURRENT_OFFSET);
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	3308      	adds	r3, #8
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	eddf 0a13 	vldr	s1, [pc, #76]	@ 8000810 <get_ADC+0x8c>
 80007c6:	ed9f 0a13 	vldr	s0, [pc, #76]	@ 8000814 <get_ADC+0x90>
 80007ca:	4618      	mov	r0, r3
 80007cc:	f000 f828 	bl	8000820 <get_linear>
 80007d0:	ed87 0a03 	vstr	s0, [r7, #12]
    float VDC = get_linear(ADC_raw[3], VOLTAGE_SLOPE, VOLTAGE_OFFSET);
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	330c      	adds	r3, #12
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	eddf 0a0f 	vldr	s1, [pc, #60]	@ 8000818 <get_ADC+0x94>
 80007de:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 800081c <get_ADC+0x98>
 80007e2:	4618      	mov	r0, r3
 80007e4:	f000 f81c 	bl	8000820 <get_linear>
 80007e8:	ed87 0a02 	vstr	s0, [r7, #8]

    // Store the measurements
    measurements->ia = ia;
 80007ec:	683b      	ldr	r3, [r7, #0]
 80007ee:	697a      	ldr	r2, [r7, #20]
 80007f0:	601a      	str	r2, [r3, #0]
    measurements->ib = ib;
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	693a      	ldr	r2, [r7, #16]
 80007f6:	605a      	str	r2, [r3, #4]
    measurements->ic = ic;
 80007f8:	683b      	ldr	r3, [r7, #0]
 80007fa:	68fa      	ldr	r2, [r7, #12]
 80007fc:	609a      	str	r2, [r3, #8]
    measurements->VDC = VDC;
 80007fe:	683b      	ldr	r3, [r7, #0]
 8000800:	68ba      	ldr	r2, [r7, #8]
 8000802:	60da      	str	r2, [r3, #12]

    return 1; // Success
 8000804:	2301      	movs	r3, #1
}
 8000806:	4618      	mov	r0, r3
 8000808:	3718      	adds	r7, #24
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	3fd9afe4 	.word	0x3fd9afe4
 8000814:	4259afe4 	.word	0x4259afe4
 8000818:	3caaa3ad 	.word	0x3caaa3ad
 800081c:	3b78c650 	.word	0x3b78c650

08000820 <get_linear>:
  * @param  bits The ADC reading.
  * @param  slope The slope (units per volt).
  * @param  offset The offset (volts at zero).
  * @retval measurement The physical measurement.
  */
float get_linear(uint32_t bits, float slope, float offset) {
 8000820:	b480      	push	{r7}
 8000822:	b087      	sub	sp, #28
 8000824:	af00      	add	r7, sp, #0
 8000826:	60f8      	str	r0, [r7, #12]
 8000828:	ed87 0a02 	vstr	s0, [r7, #8]
 800082c:	edc7 0a01 	vstr	s1, [r7, #4]
    // Convert ADC reading to voltage
    float voltage = (float) bits * 0.0008058608f; // Assuming 12-bit ADC and 3.3V reference (bits * (3.3 V / 4095.0 bits))
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	ee07 3a90 	vmov	s15, r3
 8000836:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800083a:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8000874 <get_linear+0x54>
 800083e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000842:	edc7 7a05 	vstr	s15, [r7, #20]

    // Convert voltage to physical measurement
    float measurement = (voltage - offset) * slope;
 8000846:	ed97 7a05 	vldr	s14, [r7, #20]
 800084a:	edd7 7a01 	vldr	s15, [r7, #4]
 800084e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000852:	ed97 7a02 	vldr	s14, [r7, #8]
 8000856:	ee67 7a27 	vmul.f32	s15, s14, s15
 800085a:	edc7 7a04 	vstr	s15, [r7, #16]

    return measurement;
 800085e:	693b      	ldr	r3, [r7, #16]
 8000860:	ee07 3a90 	vmov	s15, r3
}
 8000864:	eeb0 0a67 	vmov.f32	s0, s15
 8000868:	371c      	adds	r7, #28
 800086a:	46bd      	mov	sp, r7
 800086c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000870:	4770      	bx	lr
 8000872:	bf00      	nop
 8000874:	3a534067 	.word	0x3a534067

08000878 <handle_LED>:
 * This function handles the LED blinking modes based on the LED mode and current millisecond counter.
 *
 * @param led Pointer to the LED structure.
 * @param ms_counter Current millisecond counter.
 */
void handle_LED(LED *led, uint32_t ms_counter) {
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
 8000880:	6039      	str	r1, [r7, #0]
    switch (led->mode) {
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	799b      	ldrb	r3, [r3, #6]
 8000886:	2b03      	cmp	r3, #3
 8000888:	d858      	bhi.n	800093c <handle_LED+0xc4>
 800088a:	a201      	add	r2, pc, #4	@ (adr r2, 8000890 <handle_LED+0x18>)
 800088c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000890:	080008a1 	.word	0x080008a1
 8000894:	080008db 	.word	0x080008db
 8000898:	08000919 	.word	0x08000919
 800089c:	0800092b 	.word	0x0800092b
        case LED_MODE_BLINK_FAST:
            if (ms_counter % 200 < 100) {
 80008a0:	683a      	ldr	r2, [r7, #0]
 80008a2:	4b29      	ldr	r3, [pc, #164]	@ (8000948 <handle_LED+0xd0>)
 80008a4:	fba3 1302 	umull	r1, r3, r3, r2
 80008a8:	099b      	lsrs	r3, r3, #6
 80008aa:	21c8      	movs	r1, #200	@ 0xc8
 80008ac:	fb01 f303 	mul.w	r3, r1, r3
 80008b0:	1ad3      	subs	r3, r2, r3
 80008b2:	2b63      	cmp	r3, #99	@ 0x63
 80008b4:	d808      	bhi.n	80008c8 <handle_LED+0x50>
                HAL_GPIO_WritePin(led->port, led->pin, GPIO_PIN_SET);
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	6818      	ldr	r0, [r3, #0]
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	889b      	ldrh	r3, [r3, #4]
 80008be:	2201      	movs	r2, #1
 80008c0:	4619      	mov	r1, r3
 80008c2:	f003 fafb 	bl	8003ebc <HAL_GPIO_WritePin>
            } else {
                HAL_GPIO_WritePin(led->port, led->pin, GPIO_PIN_RESET);
            }
            break;
 80008c6:	e03a      	b.n	800093e <handle_LED+0xc6>
                HAL_GPIO_WritePin(led->port, led->pin, GPIO_PIN_RESET);
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	6818      	ldr	r0, [r3, #0]
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	889b      	ldrh	r3, [r3, #4]
 80008d0:	2200      	movs	r2, #0
 80008d2:	4619      	mov	r1, r3
 80008d4:	f003 faf2 	bl	8003ebc <HAL_GPIO_WritePin>
            break;
 80008d8:	e031      	b.n	800093e <handle_LED+0xc6>
        case LED_MODE_BLINK_SLOW:
            if (ms_counter % 1000 < 500) {
 80008da:	683a      	ldr	r2, [r7, #0]
 80008dc:	4b1b      	ldr	r3, [pc, #108]	@ (800094c <handle_LED+0xd4>)
 80008de:	fba3 1302 	umull	r1, r3, r3, r2
 80008e2:	099b      	lsrs	r3, r3, #6
 80008e4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80008e8:	fb01 f303 	mul.w	r3, r1, r3
 80008ec:	1ad3      	subs	r3, r2, r3
 80008ee:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80008f2:	d208      	bcs.n	8000906 <handle_LED+0x8e>
                HAL_GPIO_WritePin(led->port, led->pin, GPIO_PIN_SET);
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	6818      	ldr	r0, [r3, #0]
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	889b      	ldrh	r3, [r3, #4]
 80008fc:	2201      	movs	r2, #1
 80008fe:	4619      	mov	r1, r3
 8000900:	f003 fadc 	bl	8003ebc <HAL_GPIO_WritePin>
            } else {
                HAL_GPIO_WritePin(led->port, led->pin, GPIO_PIN_RESET);
            }
            break;
 8000904:	e01b      	b.n	800093e <handle_LED+0xc6>
                HAL_GPIO_WritePin(led->port, led->pin, GPIO_PIN_RESET);
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	6818      	ldr	r0, [r3, #0]
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	889b      	ldrh	r3, [r3, #4]
 800090e:	2200      	movs	r2, #0
 8000910:	4619      	mov	r1, r3
 8000912:	f003 fad3 	bl	8003ebc <HAL_GPIO_WritePin>
            break;
 8000916:	e012      	b.n	800093e <handle_LED+0xc6>
        case LED_MODE_ON:
            HAL_GPIO_WritePin(led->port, led->pin, GPIO_PIN_SET);
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	6818      	ldr	r0, [r3, #0]
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	889b      	ldrh	r3, [r3, #4]
 8000920:	2201      	movs	r2, #1
 8000922:	4619      	mov	r1, r3
 8000924:	f003 faca 	bl	8003ebc <HAL_GPIO_WritePin>
            break;
 8000928:	e009      	b.n	800093e <handle_LED+0xc6>
        case LED_MODE_OFF:
            HAL_GPIO_WritePin(led->port, led->pin, GPIO_PIN_RESET);
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	6818      	ldr	r0, [r3, #0]
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	889b      	ldrh	r3, [r3, #4]
 8000932:	2200      	movs	r2, #0
 8000934:	4619      	mov	r1, r3
 8000936:	f003 fac1 	bl	8003ebc <HAL_GPIO_WritePin>
            break;
 800093a:	e000      	b.n	800093e <handle_LED+0xc6>
        default:
            // Invalid LED mode
            break;
 800093c:	bf00      	nop
    }
}
 800093e:	bf00      	nop
 8000940:	3708      	adds	r7, #8
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	51eb851f 	.word	0x51eb851f
 800094c:	10624dd3 	.word	0x10624dd3

08000950 <enable_PWM>:
 *
 * This function enables PWM output for the specified timer.
 *
 * @param htim Pointer to the TIM_HandleTypeDef structure.
 */
void enable_PWM(TIM_HandleTypeDef *htim) {
 8000950:	b480      	push	{r7}
 8000952:	b083      	sub	sp, #12
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]

//	Reset the counter
//	htim->Instance->CNT=0;
	htim->Instance->CCMR1 = 0x6868; // Set Channel 1 and Channel 2 Output Compare mode to PWM Mode
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	f646 0268 	movw	r2, #26728	@ 0x6868
 8000960:	619a      	str	r2, [r3, #24]

//	htim1.Instance->CCER = 0x888;
	htim->Instance->CCER = 0x10555;
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	4a0c      	ldr	r2, [pc, #48]	@ (8000998 <enable_PWM+0x48>)
 8000968:	621a      	str	r2, [r3, #32]

//	Enable Main Output
	htim->Instance->BDTR |=(1<<15);
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8000978:	645a      	str	r2, [r3, #68]	@ 0x44

//	Enable Counter
	htim->Instance->CR1 |=1;
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	681a      	ldr	r2, [r3, #0]
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	f042 0201 	orr.w	r2, r2, #1
 8000988:	601a      	str	r2, [r3, #0]

}
 800098a:	bf00      	nop
 800098c:	370c      	adds	r7, #12
 800098e:	46bd      	mov	sp, r7
 8000990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000994:	4770      	bx	lr
 8000996:	bf00      	nop
 8000998:	00010555 	.word	0x00010555

0800099c <update_PWM>:
 * This function sets the duty cycles for the PWM channels.
 *
 * @param htim Pointer to the TIM_HandleTypeDef structure.
 * @param duties Duties structure containing duty cycle values.
 */
void update_PWM(TIM_HandleTypeDef *htim, Duties duties) {
 800099c:	b480      	push	{r7}
 800099e:	b085      	sub	sp, #20
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	60f8      	str	r0, [r7, #12]
 80009a4:	eef0 6a40 	vmov.f32	s13, s0
 80009a8:	eeb0 7a60 	vmov.f32	s14, s1
 80009ac:	eef0 7a41 	vmov.f32	s15, s2
 80009b0:	edc7 6a00 	vstr	s13, [r7]
 80009b4:	ed87 7a01 	vstr	s14, [r7, #4]
 80009b8:	edc7 7a02 	vstr	s15, [r7, #8]


	htim->Instance->CCR1 = ((int32_t)(htim->Instance->ARR) * (1.0F-duties.Da));
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009c2:	ee07 3a90 	vmov	s15, r3
 80009c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80009ca:	edd7 7a00 	vldr	s15, [r7]
 80009ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80009d2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80009d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80009da:	68fb      	ldr	r3, [r7, #12]
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80009e2:	ee17 2a90 	vmov	r2, s15
 80009e6:	635a      	str	r2, [r3, #52]	@ 0x34
	htim->Instance->CCR2 = ((int32_t)(htim->Instance->ARR) * (1.0F-duties.Db));
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009ee:	ee07 3a90 	vmov	s15, r3
 80009f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80009f6:	edd7 7a01 	vldr	s15, [r7, #4]
 80009fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80009fe:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000a02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000a0e:	ee17 2a90 	vmov	r2, s15
 8000a12:	639a      	str	r2, [r3, #56]	@ 0x38
	htim->Instance->CCR3 = ((int32_t)(htim->Instance->ARR) * (1.0F-duties.Dc));
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a1a:	ee07 3a90 	vmov	s15, r3
 8000a1e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000a22:	edd7 7a02 	vldr	s15, [r7, #8]
 8000a26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000a2a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000a2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a32:	68fb      	ldr	r3, [r7, #12]
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000a3a:	ee17 2a90 	vmov	r2, s15
 8000a3e:	63da      	str	r2, [r3, #60]	@ 0x3c

}
 8000a40:	bf00      	nop
 8000a42:	3714      	adds	r7, #20
 8000a44:	46bd      	mov	sp, r7
 8000a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4a:	4770      	bx	lr

08000a4c <tasks_1ms>:
 *
 * This function is called by the TIM6 IRQ handler every millisecond.
 * It increments the millisecond counter and calls the LED handler
 * for left, right, and error LEDs.
 */
void tasks_1ms(void) {
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	af00      	add	r7, sp, #0
    // Increment millisecond counter
    ms_counter++;
 8000a50:	4b0c      	ldr	r3, [pc, #48]	@ (8000a84 <tasks_1ms+0x38>)
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	3301      	adds	r3, #1
 8000a56:	4a0b      	ldr	r2, [pc, #44]	@ (8000a84 <tasks_1ms+0x38>)
 8000a58:	6013      	str	r3, [r2, #0]

    // Call LED handler for left, right, and error LEDs
    handle_LED(&led_left, ms_counter);
 8000a5a:	4b0a      	ldr	r3, [pc, #40]	@ (8000a84 <tasks_1ms+0x38>)
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	4619      	mov	r1, r3
 8000a60:	4809      	ldr	r0, [pc, #36]	@ (8000a88 <tasks_1ms+0x3c>)
 8000a62:	f7ff ff09 	bl	8000878 <handle_LED>
    handle_LED(&led_right, ms_counter);
 8000a66:	4b07      	ldr	r3, [pc, #28]	@ (8000a84 <tasks_1ms+0x38>)
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	4807      	ldr	r0, [pc, #28]	@ (8000a8c <tasks_1ms+0x40>)
 8000a6e:	f7ff ff03 	bl	8000878 <handle_LED>
    handle_LED(&led_error, ms_counter);
 8000a72:	4b04      	ldr	r3, [pc, #16]	@ (8000a84 <tasks_1ms+0x38>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	4619      	mov	r1, r3
 8000a78:	4805      	ldr	r0, [pc, #20]	@ (8000a90 <tasks_1ms+0x44>)
 8000a7a:	f7ff fefd 	bl	8000878 <handle_LED>
}
 8000a7e:	bf00      	nop
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	bf00      	nop
 8000a84:	200001a4 	.word	0x200001a4
 8000a88:	20000000 	.word	0x20000000
 8000a8c:	20000008 	.word	0x20000008
 8000a90:	20000010 	.word	0x20000010

08000a94 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc2;
DMA_HandleTypeDef hdma_adc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b084      	sub	sp, #16
 8000a98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a9a:	463b      	mov	r3, r7
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	601a      	str	r2, [r3, #0]
 8000aa0:	605a      	str	r2, [r3, #4]
 8000aa2:	609a      	str	r2, [r3, #8]
 8000aa4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000aa6:	4b2f      	ldr	r3, [pc, #188]	@ (8000b64 <MX_ADC1_Init+0xd0>)
 8000aa8:	4a2f      	ldr	r2, [pc, #188]	@ (8000b68 <MX_ADC1_Init+0xd4>)
 8000aaa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000aac:	4b2d      	ldr	r3, [pc, #180]	@ (8000b64 <MX_ADC1_Init+0xd0>)
 8000aae:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000ab2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ab4:	4b2b      	ldr	r3, [pc, #172]	@ (8000b64 <MX_ADC1_Init+0xd0>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000aba:	4b2a      	ldr	r3, [pc, #168]	@ (8000b64 <MX_ADC1_Init+0xd0>)
 8000abc:	2201      	movs	r2, #1
 8000abe:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000ac0:	4b28      	ldr	r3, [pc, #160]	@ (8000b64 <MX_ADC1_Init+0xd0>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ac6:	4b27      	ldr	r3, [pc, #156]	@ (8000b64 <MX_ADC1_Init+0xd0>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ace:	4b25      	ldr	r3, [pc, #148]	@ (8000b64 <MX_ADC1_Init+0xd0>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ad4:	4b23      	ldr	r3, [pc, #140]	@ (8000b64 <MX_ADC1_Init+0xd0>)
 8000ad6:	4a25      	ldr	r2, [pc, #148]	@ (8000b6c <MX_ADC1_Init+0xd8>)
 8000ad8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ada:	4b22      	ldr	r3, [pc, #136]	@ (8000b64 <MX_ADC1_Init+0xd0>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8000ae0:	4b20      	ldr	r3, [pc, #128]	@ (8000b64 <MX_ADC1_Init+0xd0>)
 8000ae2:	2203      	movs	r2, #3
 8000ae4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000ae6:	4b1f      	ldr	r3, [pc, #124]	@ (8000b64 <MX_ADC1_Init+0xd0>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000aee:	4b1d      	ldr	r3, [pc, #116]	@ (8000b64 <MX_ADC1_Init+0xd0>)
 8000af0:	2201      	movs	r2, #1
 8000af2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000af4:	481b      	ldr	r0, [pc, #108]	@ (8000b64 <MX_ADC1_Init+0xd0>)
 8000af6:	f001 fb6b 	bl	80021d0 <HAL_ADC_Init>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d001      	beq.n	8000b04 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000b00:	f000 fddc 	bl	80016bc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000b04:	2300      	movs	r3, #0
 8000b06:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b08:	2301      	movs	r3, #1
 8000b0a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b10:	463b      	mov	r3, r7
 8000b12:	4619      	mov	r1, r3
 8000b14:	4813      	ldr	r0, [pc, #76]	@ (8000b64 <MX_ADC1_Init+0xd0>)
 8000b16:	f001 fcb7 	bl	8002488 <HAL_ADC_ConfigChannel>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d001      	beq.n	8000b24 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000b20:	f000 fdcc 	bl	80016bc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000b24:	2301      	movs	r3, #1
 8000b26:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000b28:	2302      	movs	r3, #2
 8000b2a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b2c:	463b      	mov	r3, r7
 8000b2e:	4619      	mov	r1, r3
 8000b30:	480c      	ldr	r0, [pc, #48]	@ (8000b64 <MX_ADC1_Init+0xd0>)
 8000b32:	f001 fca9 	bl	8002488 <HAL_ADC_ConfigChannel>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d001      	beq.n	8000b40 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000b3c:	f000 fdbe 	bl	80016bc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VBAT;
 8000b40:	2312      	movs	r3, #18
 8000b42:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000b44:	2303      	movs	r3, #3
 8000b46:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b48:	463b      	mov	r3, r7
 8000b4a:	4619      	mov	r1, r3
 8000b4c:	4805      	ldr	r0, [pc, #20]	@ (8000b64 <MX_ADC1_Init+0xd0>)
 8000b4e:	f001 fc9b 	bl	8002488 <HAL_ADC_ConfigChannel>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d001      	beq.n	8000b5c <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8000b58:	f000 fdb0 	bl	80016bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000b5c:	bf00      	nop
 8000b5e:	3710      	adds	r7, #16
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	200001a8 	.word	0x200001a8
 8000b68:	40012000 	.word	0x40012000
 8000b6c:	0f000001 	.word	0x0f000001

08000b70 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b084      	sub	sp, #16
 8000b74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b76:	463b      	mov	r3, r7
 8000b78:	2200      	movs	r2, #0
 8000b7a:	601a      	str	r2, [r3, #0]
 8000b7c:	605a      	str	r2, [r3, #4]
 8000b7e:	609a      	str	r2, [r3, #8]
 8000b80:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8000b82:	4b37      	ldr	r3, [pc, #220]	@ (8000c60 <MX_ADC2_Init+0xf0>)
 8000b84:	4a37      	ldr	r2, [pc, #220]	@ (8000c64 <MX_ADC2_Init+0xf4>)
 8000b86:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000b88:	4b35      	ldr	r3, [pc, #212]	@ (8000c60 <MX_ADC2_Init+0xf0>)
 8000b8a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000b8e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000b90:	4b33      	ldr	r3, [pc, #204]	@ (8000c60 <MX_ADC2_Init+0xf0>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000b96:	4b32      	ldr	r3, [pc, #200]	@ (8000c60 <MX_ADC2_Init+0xf0>)
 8000b98:	2201      	movs	r2, #1
 8000b9a:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000b9c:	4b30      	ldr	r3, [pc, #192]	@ (8000c60 <MX_ADC2_Init+0xf0>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000ba2:	4b2f      	ldr	r3, [pc, #188]	@ (8000c60 <MX_ADC2_Init+0xf0>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000baa:	4b2d      	ldr	r3, [pc, #180]	@ (8000c60 <MX_ADC2_Init+0xf0>)
 8000bac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000bb0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 8000bb2:	4b2b      	ldr	r3, [pc, #172]	@ (8000c60 <MX_ADC2_Init+0xf0>)
 8000bb4:	f04f 6210 	mov.w	r2, #150994944	@ 0x9000000
 8000bb8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000bba:	4b29      	ldr	r3, [pc, #164]	@ (8000c60 <MX_ADC2_Init+0xf0>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 4;
 8000bc0:	4b27      	ldr	r3, [pc, #156]	@ (8000c60 <MX_ADC2_Init+0xf0>)
 8000bc2:	2204      	movs	r2, #4
 8000bc4:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8000bc6:	4b26      	ldr	r3, [pc, #152]	@ (8000c60 <MX_ADC2_Init+0xf0>)
 8000bc8:	2201      	movs	r2, #1
 8000bca:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000bce:	4b24      	ldr	r3, [pc, #144]	@ (8000c60 <MX_ADC2_Init+0xf0>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000bd4:	4822      	ldr	r0, [pc, #136]	@ (8000c60 <MX_ADC2_Init+0xf0>)
 8000bd6:	f001 fafb 	bl	80021d0 <HAL_ADC_Init>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d001      	beq.n	8000be4 <MX_ADC2_Init+0x74>
  {
    Error_Handler();
 8000be0:	f000 fd6c 	bl	80016bc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000be4:	2306      	movs	r3, #6
 8000be6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000be8:	2301      	movs	r3, #1
 8000bea:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8000bec:	2303      	movs	r3, #3
 8000bee:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000bf0:	463b      	mov	r3, r7
 8000bf2:	4619      	mov	r1, r3
 8000bf4:	481a      	ldr	r0, [pc, #104]	@ (8000c60 <MX_ADC2_Init+0xf0>)
 8000bf6:	f001 fc47 	bl	8002488 <HAL_ADC_ConfigChannel>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d001      	beq.n	8000c04 <MX_ADC2_Init+0x94>
  {
    Error_Handler();
 8000c00:	f000 fd5c 	bl	80016bc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000c04:	2307      	movs	r3, #7
 8000c06:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000c08:	2302      	movs	r3, #2
 8000c0a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000c0c:	463b      	mov	r3, r7
 8000c0e:	4619      	mov	r1, r3
 8000c10:	4813      	ldr	r0, [pc, #76]	@ (8000c60 <MX_ADC2_Init+0xf0>)
 8000c12:	f001 fc39 	bl	8002488 <HAL_ADC_ConfigChannel>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d001      	beq.n	8000c20 <MX_ADC2_Init+0xb0>
  {
    Error_Handler();
 8000c1c:	f000 fd4e 	bl	80016bc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000c20:	2308      	movs	r3, #8
 8000c22:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000c24:	2303      	movs	r3, #3
 8000c26:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000c28:	463b      	mov	r3, r7
 8000c2a:	4619      	mov	r1, r3
 8000c2c:	480c      	ldr	r0, [pc, #48]	@ (8000c60 <MX_ADC2_Init+0xf0>)
 8000c2e:	f001 fc2b 	bl	8002488 <HAL_ADC_ConfigChannel>
 8000c32:	4603      	mov	r3, r0
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d001      	beq.n	8000c3c <MX_ADC2_Init+0xcc>
  {
    Error_Handler();
 8000c38:	f000 fd40 	bl	80016bc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000c3c:	2309      	movs	r3, #9
 8000c3e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000c40:	2304      	movs	r3, #4
 8000c42:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000c44:	463b      	mov	r3, r7
 8000c46:	4619      	mov	r1, r3
 8000c48:	4805      	ldr	r0, [pc, #20]	@ (8000c60 <MX_ADC2_Init+0xf0>)
 8000c4a:	f001 fc1d 	bl	8002488 <HAL_ADC_ConfigChannel>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d001      	beq.n	8000c58 <MX_ADC2_Init+0xe8>
  {
    Error_Handler();
 8000c54:	f000 fd32 	bl	80016bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000c58:	bf00      	nop
 8000c5a:	3710      	adds	r7, #16
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	200001f0 	.word	0x200001f0
 8000c64:	40012100 	.word	0x40012100

08000c68 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b084      	sub	sp, #16
 8000c6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c6e:	463b      	mov	r3, r7
 8000c70:	2200      	movs	r2, #0
 8000c72:	601a      	str	r2, [r3, #0]
 8000c74:	605a      	str	r2, [r3, #4]
 8000c76:	609a      	str	r2, [r3, #8]
 8000c78:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8000c7a:	4b21      	ldr	r3, [pc, #132]	@ (8000d00 <MX_ADC3_Init+0x98>)
 8000c7c:	4a21      	ldr	r2, [pc, #132]	@ (8000d04 <MX_ADC3_Init+0x9c>)
 8000c7e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000c80:	4b1f      	ldr	r3, [pc, #124]	@ (8000d00 <MX_ADC3_Init+0x98>)
 8000c82:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000c86:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000c88:	4b1d      	ldr	r3, [pc, #116]	@ (8000d00 <MX_ADC3_Init+0x98>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000c8e:	4b1c      	ldr	r3, [pc, #112]	@ (8000d00 <MX_ADC3_Init+0x98>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000c94:	4b1a      	ldr	r3, [pc, #104]	@ (8000d00 <MX_ADC3_Init+0x98>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000c9a:	4b19      	ldr	r3, [pc, #100]	@ (8000d00 <MX_ADC3_Init+0x98>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ca2:	4b17      	ldr	r3, [pc, #92]	@ (8000d00 <MX_ADC3_Init+0x98>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ca8:	4b15      	ldr	r3, [pc, #84]	@ (8000d00 <MX_ADC3_Init+0x98>)
 8000caa:	4a17      	ldr	r2, [pc, #92]	@ (8000d08 <MX_ADC3_Init+0xa0>)
 8000cac:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000cae:	4b14      	ldr	r3, [pc, #80]	@ (8000d00 <MX_ADC3_Init+0x98>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000cb4:	4b12      	ldr	r3, [pc, #72]	@ (8000d00 <MX_ADC3_Init+0x98>)
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000cba:	4b11      	ldr	r3, [pc, #68]	@ (8000d00 <MX_ADC3_Init+0x98>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000cc2:	4b0f      	ldr	r3, [pc, #60]	@ (8000d00 <MX_ADC3_Init+0x98>)
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000cc8:	480d      	ldr	r0, [pc, #52]	@ (8000d00 <MX_ADC3_Init+0x98>)
 8000cca:	f001 fa81 	bl	80021d0 <HAL_ADC_Init>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d001      	beq.n	8000cd8 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8000cd4:	f000 fcf2 	bl	80016bc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000cd8:	230a      	movs	r3, #10
 8000cda:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000cdc:	2301      	movs	r3, #1
 8000cde:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000ce4:	463b      	mov	r3, r7
 8000ce6:	4619      	mov	r1, r3
 8000ce8:	4805      	ldr	r0, [pc, #20]	@ (8000d00 <MX_ADC3_Init+0x98>)
 8000cea:	f001 fbcd 	bl	8002488 <HAL_ADC_ConfigChannel>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d001      	beq.n	8000cf8 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8000cf4:	f000 fce2 	bl	80016bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000cf8:	bf00      	nop
 8000cfa:	3710      	adds	r7, #16
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	20000238 	.word	0x20000238
 8000d04:	40012200 	.word	0x40012200
 8000d08:	0f000001 	.word	0x0f000001

08000d0c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b08e      	sub	sp, #56	@ 0x38
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d18:	2200      	movs	r2, #0
 8000d1a:	601a      	str	r2, [r3, #0]
 8000d1c:	605a      	str	r2, [r3, #4]
 8000d1e:	609a      	str	r2, [r3, #8]
 8000d20:	60da      	str	r2, [r3, #12]
 8000d22:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	4a7c      	ldr	r2, [pc, #496]	@ (8000f1c <HAL_ADC_MspInit+0x210>)
 8000d2a:	4293      	cmp	r3, r2
 8000d2c:	d124      	bne.n	8000d78 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000d2e:	4b7c      	ldr	r3, [pc, #496]	@ (8000f20 <HAL_ADC_MspInit+0x214>)
 8000d30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d32:	4a7b      	ldr	r2, [pc, #492]	@ (8000f20 <HAL_ADC_MspInit+0x214>)
 8000d34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d38:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d3a:	4b79      	ldr	r3, [pc, #484]	@ (8000f20 <HAL_ADC_MspInit+0x214>)
 8000d3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d42:	623b      	str	r3, [r7, #32]
 8000d44:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d46:	4b76      	ldr	r3, [pc, #472]	@ (8000f20 <HAL_ADC_MspInit+0x214>)
 8000d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d4a:	4a75      	ldr	r2, [pc, #468]	@ (8000f20 <HAL_ADC_MspInit+0x214>)
 8000d4c:	f043 0301 	orr.w	r3, r3, #1
 8000d50:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d52:	4b73      	ldr	r3, [pc, #460]	@ (8000f20 <HAL_ADC_MspInit+0x214>)
 8000d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d56:	f003 0301 	and.w	r3, r3, #1
 8000d5a:	61fb      	str	r3, [r7, #28]
 8000d5c:	69fb      	ldr	r3, [r7, #28]
    PA0/WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = ia_L_Pin|ib_L_Pin|ic_L_Pin|VDC_L_Pin;
 8000d5e:	230f      	movs	r3, #15
 8000d60:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d62:	2303      	movs	r3, #3
 8000d64:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d66:	2300      	movs	r3, #0
 8000d68:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d6a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d6e:	4619      	mov	r1, r3
 8000d70:	486c      	ldr	r0, [pc, #432]	@ (8000f24 <HAL_ADC_MspInit+0x218>)
 8000d72:	f002 fef7 	bl	8003b64 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8000d76:	e0cc      	b.n	8000f12 <HAL_ADC_MspInit+0x206>
  else if(adcHandle->Instance==ADC2)
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	4a6a      	ldr	r2, [pc, #424]	@ (8000f28 <HAL_ADC_MspInit+0x21c>)
 8000d7e:	4293      	cmp	r3, r2
 8000d80:	d16e      	bne.n	8000e60 <HAL_ADC_MspInit+0x154>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8000d82:	4b67      	ldr	r3, [pc, #412]	@ (8000f20 <HAL_ADC_MspInit+0x214>)
 8000d84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d86:	4a66      	ldr	r2, [pc, #408]	@ (8000f20 <HAL_ADC_MspInit+0x214>)
 8000d88:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d8e:	4b64      	ldr	r3, [pc, #400]	@ (8000f20 <HAL_ADC_MspInit+0x214>)
 8000d90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d92:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000d96:	61bb      	str	r3, [r7, #24]
 8000d98:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d9a:	4b61      	ldr	r3, [pc, #388]	@ (8000f20 <HAL_ADC_MspInit+0x214>)
 8000d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d9e:	4a60      	ldr	r2, [pc, #384]	@ (8000f20 <HAL_ADC_MspInit+0x214>)
 8000da0:	f043 0301 	orr.w	r3, r3, #1
 8000da4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000da6:	4b5e      	ldr	r3, [pc, #376]	@ (8000f20 <HAL_ADC_MspInit+0x214>)
 8000da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000daa:	f003 0301 	and.w	r3, r3, #1
 8000dae:	617b      	str	r3, [r7, #20]
 8000db0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000db2:	4b5b      	ldr	r3, [pc, #364]	@ (8000f20 <HAL_ADC_MspInit+0x214>)
 8000db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000db6:	4a5a      	ldr	r2, [pc, #360]	@ (8000f20 <HAL_ADC_MspInit+0x214>)
 8000db8:	f043 0302 	orr.w	r3, r3, #2
 8000dbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dbe:	4b58      	ldr	r3, [pc, #352]	@ (8000f20 <HAL_ADC_MspInit+0x214>)
 8000dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dc2:	f003 0302 	and.w	r3, r3, #2
 8000dc6:	613b      	str	r3, [r7, #16]
 8000dc8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ia_R_Pin|ib_R_Pin;
 8000dca:	23c0      	movs	r3, #192	@ 0xc0
 8000dcc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000dce:	2303      	movs	r3, #3
 8000dd0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dd6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dda:	4619      	mov	r1, r3
 8000ddc:	4851      	ldr	r0, [pc, #324]	@ (8000f24 <HAL_ADC_MspInit+0x218>)
 8000dde:	f002 fec1 	bl	8003b64 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ic_R_Pin|VDC_R_Pin;
 8000de2:	2303      	movs	r3, #3
 8000de4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000de6:	2303      	movs	r3, #3
 8000de8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dea:	2300      	movs	r3, #0
 8000dec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000df2:	4619      	mov	r1, r3
 8000df4:	484d      	ldr	r0, [pc, #308]	@ (8000f2c <HAL_ADC_MspInit+0x220>)
 8000df6:	f002 feb5 	bl	8003b64 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 8000dfa:	4b4d      	ldr	r3, [pc, #308]	@ (8000f30 <HAL_ADC_MspInit+0x224>)
 8000dfc:	4a4d      	ldr	r2, [pc, #308]	@ (8000f34 <HAL_ADC_MspInit+0x228>)
 8000dfe:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8000e00:	4b4b      	ldr	r3, [pc, #300]	@ (8000f30 <HAL_ADC_MspInit+0x224>)
 8000e02:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000e06:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e08:	4b49      	ldr	r3, [pc, #292]	@ (8000f30 <HAL_ADC_MspInit+0x224>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e0e:	4b48      	ldr	r3, [pc, #288]	@ (8000f30 <HAL_ADC_MspInit+0x224>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8000e14:	4b46      	ldr	r3, [pc, #280]	@ (8000f30 <HAL_ADC_MspInit+0x224>)
 8000e16:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e1a:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000e1c:	4b44      	ldr	r3, [pc, #272]	@ (8000f30 <HAL_ADC_MspInit+0x224>)
 8000e1e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000e22:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000e24:	4b42      	ldr	r3, [pc, #264]	@ (8000f30 <HAL_ADC_MspInit+0x224>)
 8000e26:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000e2a:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8000e2c:	4b40      	ldr	r3, [pc, #256]	@ (8000f30 <HAL_ADC_MspInit+0x224>)
 8000e2e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000e32:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000e34:	4b3e      	ldr	r3, [pc, #248]	@ (8000f30 <HAL_ADC_MspInit+0x224>)
 8000e36:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000e3a:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000e3c:	4b3c      	ldr	r3, [pc, #240]	@ (8000f30 <HAL_ADC_MspInit+0x224>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8000e42:	483b      	ldr	r0, [pc, #236]	@ (8000f30 <HAL_ADC_MspInit+0x224>)
 8000e44:	f002 fb16 	bl	8003474 <HAL_DMA_Init>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d001      	beq.n	8000e52 <HAL_ADC_MspInit+0x146>
      Error_Handler();
 8000e4e:	f000 fc35 	bl	80016bc <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	4a36      	ldr	r2, [pc, #216]	@ (8000f30 <HAL_ADC_MspInit+0x224>)
 8000e56:	639a      	str	r2, [r3, #56]	@ 0x38
 8000e58:	4a35      	ldr	r2, [pc, #212]	@ (8000f30 <HAL_ADC_MspInit+0x224>)
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8000e5e:	e058      	b.n	8000f12 <HAL_ADC_MspInit+0x206>
  else if(adcHandle->Instance==ADC3)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4a34      	ldr	r2, [pc, #208]	@ (8000f38 <HAL_ADC_MspInit+0x22c>)
 8000e66:	4293      	cmp	r3, r2
 8000e68:	d153      	bne.n	8000f12 <HAL_ADC_MspInit+0x206>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000e6a:	4b2d      	ldr	r3, [pc, #180]	@ (8000f20 <HAL_ADC_MspInit+0x214>)
 8000e6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e6e:	4a2c      	ldr	r2, [pc, #176]	@ (8000f20 <HAL_ADC_MspInit+0x214>)
 8000e70:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000e74:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e76:	4b2a      	ldr	r3, [pc, #168]	@ (8000f20 <HAL_ADC_MspInit+0x214>)
 8000e78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000e7e:	60fb      	str	r3, [r7, #12]
 8000e80:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e82:	4b27      	ldr	r3, [pc, #156]	@ (8000f20 <HAL_ADC_MspInit+0x214>)
 8000e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e86:	4a26      	ldr	r2, [pc, #152]	@ (8000f20 <HAL_ADC_MspInit+0x214>)
 8000e88:	f043 0304 	orr.w	r3, r3, #4
 8000e8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e8e:	4b24      	ldr	r3, [pc, #144]	@ (8000f20 <HAL_ADC_MspInit+0x214>)
 8000e90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e92:	f003 0304 	and.w	r3, r3, #4
 8000e96:	60bb      	str	r3, [r7, #8]
 8000e98:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Tinv_L_Pin|Tinv_R_Pin|Tmot_L_Pin|Tmot_R_Pin;
 8000e9a:	230f      	movs	r3, #15
 8000e9c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e9e:	2303      	movs	r3, #3
 8000ea0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ea6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000eaa:	4619      	mov	r1, r3
 8000eac:	4823      	ldr	r0, [pc, #140]	@ (8000f3c <HAL_ADC_MspInit+0x230>)
 8000eae:	f002 fe59 	bl	8003b64 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Stream1;
 8000eb2:	4b23      	ldr	r3, [pc, #140]	@ (8000f40 <HAL_ADC_MspInit+0x234>)
 8000eb4:	4a23      	ldr	r2, [pc, #140]	@ (8000f44 <HAL_ADC_MspInit+0x238>)
 8000eb6:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 8000eb8:	4b21      	ldr	r3, [pc, #132]	@ (8000f40 <HAL_ADC_MspInit+0x234>)
 8000eba:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000ebe:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ec0:	4b1f      	ldr	r3, [pc, #124]	@ (8000f40 <HAL_ADC_MspInit+0x234>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ec6:	4b1e      	ldr	r3, [pc, #120]	@ (8000f40 <HAL_ADC_MspInit+0x234>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8000ecc:	4b1c      	ldr	r3, [pc, #112]	@ (8000f40 <HAL_ADC_MspInit+0x234>)
 8000ece:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ed2:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000ed4:	4b1a      	ldr	r3, [pc, #104]	@ (8000f40 <HAL_ADC_MspInit+0x234>)
 8000ed6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000eda:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000edc:	4b18      	ldr	r3, [pc, #96]	@ (8000f40 <HAL_ADC_MspInit+0x234>)
 8000ede:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ee2:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_NORMAL;
 8000ee4:	4b16      	ldr	r3, [pc, #88]	@ (8000f40 <HAL_ADC_MspInit+0x234>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8000eea:	4b15      	ldr	r3, [pc, #84]	@ (8000f40 <HAL_ADC_MspInit+0x234>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000ef0:	4b13      	ldr	r3, [pc, #76]	@ (8000f40 <HAL_ADC_MspInit+0x234>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8000ef6:	4812      	ldr	r0, [pc, #72]	@ (8000f40 <HAL_ADC_MspInit+0x234>)
 8000ef8:	f002 fabc 	bl	8003474 <HAL_DMA_Init>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d001      	beq.n	8000f06 <HAL_ADC_MspInit+0x1fa>
      Error_Handler();
 8000f02:	f000 fbdb 	bl	80016bc <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	4a0d      	ldr	r2, [pc, #52]	@ (8000f40 <HAL_ADC_MspInit+0x234>)
 8000f0a:	639a      	str	r2, [r3, #56]	@ 0x38
 8000f0c:	4a0c      	ldr	r2, [pc, #48]	@ (8000f40 <HAL_ADC_MspInit+0x234>)
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8000f12:	bf00      	nop
 8000f14:	3738      	adds	r7, #56	@ 0x38
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	40012000 	.word	0x40012000
 8000f20:	40023800 	.word	0x40023800
 8000f24:	40020000 	.word	0x40020000
 8000f28:	40012100 	.word	0x40012100
 8000f2c:	40020400 	.word	0x40020400
 8000f30:	20000280 	.word	0x20000280
 8000f34:	40026440 	.word	0x40026440
 8000f38:	40012200 	.word	0x40012200
 8000f3c:	40020800 	.word	0x40020800
 8000f40:	200002e0 	.word	0x200002e0
 8000f44:	40026428 	.word	0x40026428

08000f48 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000f4c:	4b17      	ldr	r3, [pc, #92]	@ (8000fac <MX_CAN1_Init+0x64>)
 8000f4e:	4a18      	ldr	r2, [pc, #96]	@ (8000fb0 <MX_CAN1_Init+0x68>)
 8000f50:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 12;
 8000f52:	4b16      	ldr	r3, [pc, #88]	@ (8000fac <MX_CAN1_Init+0x64>)
 8000f54:	220c      	movs	r2, #12
 8000f56:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000f58:	4b14      	ldr	r3, [pc, #80]	@ (8000fac <MX_CAN1_Init+0x64>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000f5e:	4b13      	ldr	r3, [pc, #76]	@ (8000fac <MX_CAN1_Init+0x64>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_5TQ;
 8000f64:	4b11      	ldr	r3, [pc, #68]	@ (8000fac <MX_CAN1_Init+0x64>)
 8000f66:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000f6a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8000f6c:	4b0f      	ldr	r3, [pc, #60]	@ (8000fac <MX_CAN1_Init+0x64>)
 8000f6e:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000f72:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000f74:	4b0d      	ldr	r3, [pc, #52]	@ (8000fac <MX_CAN1_Init+0x64>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000f7a:	4b0c      	ldr	r3, [pc, #48]	@ (8000fac <MX_CAN1_Init+0x64>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000f80:	4b0a      	ldr	r3, [pc, #40]	@ (8000fac <MX_CAN1_Init+0x64>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000f86:	4b09      	ldr	r3, [pc, #36]	@ (8000fac <MX_CAN1_Init+0x64>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000f8c:	4b07      	ldr	r3, [pc, #28]	@ (8000fac <MX_CAN1_Init+0x64>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000f92:	4b06      	ldr	r3, [pc, #24]	@ (8000fac <MX_CAN1_Init+0x64>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000f98:	4804      	ldr	r0, [pc, #16]	@ (8000fac <MX_CAN1_Init+0x64>)
 8000f9a:	f001 fd47 	bl	8002a2c <HAL_CAN_Init>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d001      	beq.n	8000fa8 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8000fa4:	f000 fb8a 	bl	80016bc <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000fa8:	bf00      	nop
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	20000340 	.word	0x20000340
 8000fb0:	40006400 	.word	0x40006400

08000fb4 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b08a      	sub	sp, #40	@ 0x28
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fbc:	f107 0314 	add.w	r3, r7, #20
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	601a      	str	r2, [r3, #0]
 8000fc4:	605a      	str	r2, [r3, #4]
 8000fc6:	609a      	str	r2, [r3, #8]
 8000fc8:	60da      	str	r2, [r3, #12]
 8000fca:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4a1f      	ldr	r2, [pc, #124]	@ (8001050 <HAL_CAN_MspInit+0x9c>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d137      	bne.n	8001046 <HAL_CAN_MspInit+0x92>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000fd6:	4b1f      	ldr	r3, [pc, #124]	@ (8001054 <HAL_CAN_MspInit+0xa0>)
 8000fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fda:	4a1e      	ldr	r2, [pc, #120]	@ (8001054 <HAL_CAN_MspInit+0xa0>)
 8000fdc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000fe0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fe2:	4b1c      	ldr	r3, [pc, #112]	@ (8001054 <HAL_CAN_MspInit+0xa0>)
 8000fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fe6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000fea:	613b      	str	r3, [r7, #16]
 8000fec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fee:	4b19      	ldr	r3, [pc, #100]	@ (8001054 <HAL_CAN_MspInit+0xa0>)
 8000ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff2:	4a18      	ldr	r2, [pc, #96]	@ (8001054 <HAL_CAN_MspInit+0xa0>)
 8000ff4:	f043 0308 	orr.w	r3, r3, #8
 8000ff8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ffa:	4b16      	ldr	r3, [pc, #88]	@ (8001054 <HAL_CAN_MspInit+0xa0>)
 8000ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ffe:	f003 0308 	and.w	r3, r3, #8
 8001002:	60fb      	str	r3, [r7, #12]
 8001004:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001006:	2303      	movs	r3, #3
 8001008:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800100a:	2302      	movs	r3, #2
 800100c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100e:	2300      	movs	r3, #0
 8001010:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001012:	2303      	movs	r3, #3
 8001014:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001016:	2309      	movs	r3, #9
 8001018:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800101a:	f107 0314 	add.w	r3, r7, #20
 800101e:	4619      	mov	r1, r3
 8001020:	480d      	ldr	r0, [pc, #52]	@ (8001058 <HAL_CAN_MspInit+0xa4>)
 8001022:	f002 fd9f 	bl	8003b64 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001026:	2200      	movs	r2, #0
 8001028:	2100      	movs	r1, #0
 800102a:	2014      	movs	r0, #20
 800102c:	f002 f90d 	bl	800324a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001030:	2014      	movs	r0, #20
 8001032:	f002 f926 	bl	8003282 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8001036:	2200      	movs	r2, #0
 8001038:	2100      	movs	r1, #0
 800103a:	2015      	movs	r0, #21
 800103c:	f002 f905 	bl	800324a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001040:	2015      	movs	r0, #21
 8001042:	f002 f91e 	bl	8003282 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001046:	bf00      	nop
 8001048:	3728      	adds	r7, #40	@ 0x28
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	40006400 	.word	0x40006400
 8001054:	40023800 	.word	0x40023800
 8001058:	40020c00 	.word	0x40020c00

0800105c <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001062:	463b      	mov	r3, r7
 8001064:	2200      	movs	r2, #0
 8001066:	601a      	str	r2, [r3, #0]
 8001068:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800106a:	4b0f      	ldr	r3, [pc, #60]	@ (80010a8 <MX_DAC_Init+0x4c>)
 800106c:	4a0f      	ldr	r2, [pc, #60]	@ (80010ac <MX_DAC_Init+0x50>)
 800106e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001070:	480d      	ldr	r0, [pc, #52]	@ (80010a8 <MX_DAC_Init+0x4c>)
 8001072:	f002 f920 	bl	80032b6 <HAL_DAC_Init>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d001      	beq.n	8001080 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 800107c:	f000 fb1e 	bl	80016bc <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001080:	2300      	movs	r3, #0
 8001082:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001084:	2300      	movs	r3, #0
 8001086:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001088:	463b      	mov	r3, r7
 800108a:	2200      	movs	r2, #0
 800108c:	4619      	mov	r1, r3
 800108e:	4806      	ldr	r0, [pc, #24]	@ (80010a8 <MX_DAC_Init+0x4c>)
 8001090:	f002 f997 	bl	80033c2 <HAL_DAC_ConfigChannel>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800109a:	f000 fb0f 	bl	80016bc <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800109e:	bf00      	nop
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	20000368 	.word	0x20000368
 80010ac:	40007400 	.word	0x40007400

080010b0 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b08a      	sub	sp, #40	@ 0x28
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b8:	f107 0314 	add.w	r3, r7, #20
 80010bc:	2200      	movs	r2, #0
 80010be:	601a      	str	r2, [r3, #0]
 80010c0:	605a      	str	r2, [r3, #4]
 80010c2:	609a      	str	r2, [r3, #8]
 80010c4:	60da      	str	r2, [r3, #12]
 80010c6:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4a19      	ldr	r2, [pc, #100]	@ (8001134 <HAL_DAC_MspInit+0x84>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d12b      	bne.n	800112a <HAL_DAC_MspInit+0x7a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80010d2:	4b19      	ldr	r3, [pc, #100]	@ (8001138 <HAL_DAC_MspInit+0x88>)
 80010d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010d6:	4a18      	ldr	r2, [pc, #96]	@ (8001138 <HAL_DAC_MspInit+0x88>)
 80010d8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80010dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80010de:	4b16      	ldr	r3, [pc, #88]	@ (8001138 <HAL_DAC_MspInit+0x88>)
 80010e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010e2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80010e6:	613b      	str	r3, [r7, #16]
 80010e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ea:	4b13      	ldr	r3, [pc, #76]	@ (8001138 <HAL_DAC_MspInit+0x88>)
 80010ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ee:	4a12      	ldr	r2, [pc, #72]	@ (8001138 <HAL_DAC_MspInit+0x88>)
 80010f0:	f043 0301 	orr.w	r3, r3, #1
 80010f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010f6:	4b10      	ldr	r3, [pc, #64]	@ (8001138 <HAL_DAC_MspInit+0x88>)
 80010f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010fa:	f003 0301 	and.w	r3, r3, #1
 80010fe:	60fb      	str	r3, [r7, #12]
 8001100:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = DAC_Pin;
 8001102:	2310      	movs	r3, #16
 8001104:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001106:	2303      	movs	r3, #3
 8001108:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110a:	2300      	movs	r3, #0
 800110c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DAC_GPIO_Port, &GPIO_InitStruct);
 800110e:	f107 0314 	add.w	r3, r7, #20
 8001112:	4619      	mov	r1, r3
 8001114:	4809      	ldr	r0, [pc, #36]	@ (800113c <HAL_DAC_MspInit+0x8c>)
 8001116:	f002 fd25 	bl	8003b64 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800111a:	2200      	movs	r2, #0
 800111c:	2100      	movs	r1, #0
 800111e:	2036      	movs	r0, #54	@ 0x36
 8001120:	f002 f893 	bl	800324a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001124:	2036      	movs	r0, #54	@ 0x36
 8001126:	f002 f8ac 	bl	8003282 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 800112a:	bf00      	nop
 800112c:	3728      	adds	r7, #40	@ 0x28
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	40007400 	.word	0x40007400
 8001138:	40023800 	.word	0x40023800
 800113c:	40020000 	.word	0x40020000

08001140 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001146:	4b10      	ldr	r3, [pc, #64]	@ (8001188 <MX_DMA_Init+0x48>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114a:	4a0f      	ldr	r2, [pc, #60]	@ (8001188 <MX_DMA_Init+0x48>)
 800114c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001150:	6313      	str	r3, [r2, #48]	@ 0x30
 8001152:	4b0d      	ldr	r3, [pc, #52]	@ (8001188 <MX_DMA_Init+0x48>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001156:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800115a:	607b      	str	r3, [r7, #4]
 800115c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800115e:	2200      	movs	r2, #0
 8001160:	2100      	movs	r1, #0
 8001162:	2039      	movs	r0, #57	@ 0x39
 8001164:	f002 f871 	bl	800324a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001168:	2039      	movs	r0, #57	@ 0x39
 800116a:	f002 f88a 	bl	8003282 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800116e:	2200      	movs	r2, #0
 8001170:	2100      	movs	r1, #0
 8001172:	203a      	movs	r0, #58	@ 0x3a
 8001174:	f002 f869 	bl	800324a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001178:	203a      	movs	r0, #58	@ 0x3a
 800117a:	f002 f882 	bl	8003282 <HAL_NVIC_EnableIRQ>

}
 800117e:	bf00      	nop
 8001180:	3708      	adds	r7, #8
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	40023800 	.word	0x40023800

0800118c <MX_GPIO_Init>:
     PA10   ------> USB_OTG_FS_ID
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
*/
void MX_GPIO_Init(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b08c      	sub	sp, #48	@ 0x30
 8001190:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001192:	f107 031c 	add.w	r3, r7, #28
 8001196:	2200      	movs	r2, #0
 8001198:	601a      	str	r2, [r3, #0]
 800119a:	605a      	str	r2, [r3, #4]
 800119c:	609a      	str	r2, [r3, #8]
 800119e:	60da      	str	r2, [r3, #12]
 80011a0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011a2:	4b87      	ldr	r3, [pc, #540]	@ (80013c0 <MX_GPIO_Init+0x234>)
 80011a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011a6:	4a86      	ldr	r2, [pc, #536]	@ (80013c0 <MX_GPIO_Init+0x234>)
 80011a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ae:	4b84      	ldr	r3, [pc, #528]	@ (80013c0 <MX_GPIO_Init+0x234>)
 80011b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011b6:	61bb      	str	r3, [r7, #24]
 80011b8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011ba:	4b81      	ldr	r3, [pc, #516]	@ (80013c0 <MX_GPIO_Init+0x234>)
 80011bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011be:	4a80      	ldr	r2, [pc, #512]	@ (80013c0 <MX_GPIO_Init+0x234>)
 80011c0:	f043 0304 	orr.w	r3, r3, #4
 80011c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011c6:	4b7e      	ldr	r3, [pc, #504]	@ (80013c0 <MX_GPIO_Init+0x234>)
 80011c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ca:	f003 0304 	and.w	r3, r3, #4
 80011ce:	617b      	str	r3, [r7, #20]
 80011d0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011d2:	4b7b      	ldr	r3, [pc, #492]	@ (80013c0 <MX_GPIO_Init+0x234>)
 80011d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d6:	4a7a      	ldr	r2, [pc, #488]	@ (80013c0 <MX_GPIO_Init+0x234>)
 80011d8:	f043 0301 	orr.w	r3, r3, #1
 80011dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80011de:	4b78      	ldr	r3, [pc, #480]	@ (80013c0 <MX_GPIO_Init+0x234>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e2:	f003 0301 	and.w	r3, r3, #1
 80011e6:	613b      	str	r3, [r7, #16]
 80011e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ea:	4b75      	ldr	r3, [pc, #468]	@ (80013c0 <MX_GPIO_Init+0x234>)
 80011ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ee:	4a74      	ldr	r2, [pc, #464]	@ (80013c0 <MX_GPIO_Init+0x234>)
 80011f0:	f043 0302 	orr.w	r3, r3, #2
 80011f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011f6:	4b72      	ldr	r3, [pc, #456]	@ (80013c0 <MX_GPIO_Init+0x234>)
 80011f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011fa:	f003 0302 	and.w	r3, r3, #2
 80011fe:	60fb      	str	r3, [r7, #12]
 8001200:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001202:	4b6f      	ldr	r3, [pc, #444]	@ (80013c0 <MX_GPIO_Init+0x234>)
 8001204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001206:	4a6e      	ldr	r2, [pc, #440]	@ (80013c0 <MX_GPIO_Init+0x234>)
 8001208:	f043 0310 	orr.w	r3, r3, #16
 800120c:	6313      	str	r3, [r2, #48]	@ 0x30
 800120e:	4b6c      	ldr	r3, [pc, #432]	@ (80013c0 <MX_GPIO_Init+0x234>)
 8001210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001212:	f003 0310 	and.w	r3, r3, #16
 8001216:	60bb      	str	r3, [r7, #8]
 8001218:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800121a:	4b69      	ldr	r3, [pc, #420]	@ (80013c0 <MX_GPIO_Init+0x234>)
 800121c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800121e:	4a68      	ldr	r2, [pc, #416]	@ (80013c0 <MX_GPIO_Init+0x234>)
 8001220:	f043 0308 	orr.w	r3, r3, #8
 8001224:	6313      	str	r3, [r2, #48]	@ 0x30
 8001226:	4b66      	ldr	r3, [pc, #408]	@ (80013c0 <MX_GPIO_Init+0x234>)
 8001228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800122a:	f003 0308 	and.w	r3, r3, #8
 800122e:	607b      	str	r3, [r7, #4]
 8001230:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENABLE_R_GPIO_Port, ENABLE_R_Pin, GPIO_PIN_RESET);
 8001232:	2200      	movs	r2, #0
 8001234:	2104      	movs	r1, #4
 8001236:	4863      	ldr	r0, [pc, #396]	@ (80013c4 <MX_GPIO_Init+0x238>)
 8001238:	f002 fe40 	bl	8003ebc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENABLE_L_GPIO_Port, ENABLE_L_Pin, GPIO_PIN_RESET);
 800123c:	2200      	movs	r2, #0
 800123e:	2180      	movs	r1, #128	@ 0x80
 8001240:	4861      	ldr	r0, [pc, #388]	@ (80013c8 <MX_GPIO_Init+0x23c>)
 8001242:	f002 fe3b 	bl	8003ebc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED_LEFT_Pin|LED_RIGHT_Pin|LED_ERR_Pin, GPIO_PIN_RESET);
 8001246:	2200      	movs	r2, #0
 8001248:	2170      	movs	r1, #112	@ 0x70
 800124a:	4860      	ldr	r0, [pc, #384]	@ (80013cc <MX_GPIO_Init+0x240>)
 800124c:	f002 fe36 	bl	8003ebc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SC_det_Pin;
 8001250:	2310      	movs	r3, #16
 8001252:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001254:	2300      	movs	r3, #0
 8001256:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001258:	2300      	movs	r3, #0
 800125a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(SC_det_GPIO_Port, &GPIO_InitStruct);
 800125c:	f107 031c 	add.w	r3, r7, #28
 8001260:	4619      	mov	r1, r3
 8001262:	485b      	ldr	r0, [pc, #364]	@ (80013d0 <MX_GPIO_Init+0x244>)
 8001264:	f002 fc7e 	bl	8003b64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENABLE_R_Pin;
 8001268:	2304      	movs	r3, #4
 800126a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800126c:	2301      	movs	r3, #1
 800126e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001270:	2300      	movs	r3, #0
 8001272:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001274:	2300      	movs	r3, #0
 8001276:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(ENABLE_R_GPIO_Port, &GPIO_InitStruct);
 8001278:	f107 031c 	add.w	r3, r7, #28
 800127c:	4619      	mov	r1, r3
 800127e:	4851      	ldr	r0, [pc, #324]	@ (80013c4 <MX_GPIO_Init+0x238>)
 8001280:	f002 fc70 	bl	8003b64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENABLE_L_Pin;
 8001284:	2380      	movs	r3, #128	@ 0x80
 8001286:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001288:	2301      	movs	r3, #1
 800128a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128c:	2300      	movs	r3, #0
 800128e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001290:	2300      	movs	r3, #0
 8001292:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(ENABLE_L_GPIO_Port, &GPIO_InitStruct);
 8001294:	f107 031c 	add.w	r3, r7, #28
 8001298:	4619      	mov	r1, r3
 800129a:	484b      	ldr	r0, [pc, #300]	@ (80013c8 <MX_GPIO_Init+0x23c>)
 800129c:	f002 fc62 	bl	8003b64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = WRN_L_Pin|WRN_R_Pin;
 80012a0:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80012a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012a6:	2300      	movs	r3, #0
 80012a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012aa:	2300      	movs	r3, #0
 80012ac:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012ae:	f107 031c 	add.w	r3, r7, #28
 80012b2:	4619      	mov	r1, r3
 80012b4:	4844      	ldr	r0, [pc, #272]	@ (80013c8 <MX_GPIO_Init+0x23c>)
 80012b6:	f002 fc55 	bl	8003b64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Z_R_Pin;
 80012ba:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80012be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012c0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80012c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c6:	2300      	movs	r3, #0
 80012c8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(Z_R_GPIO_Port, &GPIO_InitStruct);
 80012ca:	f107 031c 	add.w	r3, r7, #28
 80012ce:	4619      	mov	r1, r3
 80012d0:	483c      	ldr	r0, [pc, #240]	@ (80013c4 <MX_GPIO_Init+0x238>)
 80012d2:	f002 fc47 	bl	8003b64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Z_L_Pin;
 80012d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80012da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012dc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80012e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e2:	2300      	movs	r3, #0
 80012e4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(Z_L_GPIO_Port, &GPIO_InitStruct);
 80012e6:	f107 031c 	add.w	r3, r7, #28
 80012ea:	4619      	mov	r1, r3
 80012ec:	4837      	ldr	r0, [pc, #220]	@ (80013cc <MX_GPIO_Init+0x240>)
 80012ee:	f002 fc39 	bl	8003b64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TRIP_R_Pin;
 80012f2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80012f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012f8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80012fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fe:	2300      	movs	r3, #0
 8001300:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(TRIP_R_GPIO_Port, &GPIO_InitStruct);
 8001302:	f107 031c 	add.w	r3, r7, #28
 8001306:	4619      	mov	r1, r3
 8001308:	4831      	ldr	r0, [pc, #196]	@ (80013d0 <MX_GPIO_Init+0x244>)
 800130a:	f002 fc2b 	bl	8003b64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TRIP_L_Pin;
 800130e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001312:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001314:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001318:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131a:	2300      	movs	r3, #0
 800131c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(TRIP_L_GPIO_Port, &GPIO_InitStruct);
 800131e:	f107 031c 	add.w	r3, r7, #28
 8001322:	4619      	mov	r1, r3
 8001324:	482b      	ldr	r0, [pc, #172]	@ (80013d4 <MX_GPIO_Init+0x248>)
 8001326:	f002 fc1d 	bl	8003b64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800132a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800132e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001330:	2300      	movs	r3, #0
 8001332:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001334:	2300      	movs	r3, #0
 8001336:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001338:	f107 031c 	add.w	r3, r7, #28
 800133c:	4619      	mov	r1, r3
 800133e:	4825      	ldr	r0, [pc, #148]	@ (80013d4 <MX_GPIO_Init+0x248>)
 8001340:	f002 fc10 	bl	8003b64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA10 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001344:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001348:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800134a:	2302      	movs	r3, #2
 800134c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134e:	2300      	movs	r3, #0
 8001350:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001352:	2303      	movs	r3, #3
 8001354:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001356:	230a      	movs	r3, #10
 8001358:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800135a:	f107 031c 	add.w	r3, r7, #28
 800135e:	4619      	mov	r1, r3
 8001360:	481c      	ldr	r0, [pc, #112]	@ (80013d4 <MX_GPIO_Init+0x248>)
 8001362:	f002 fbff 	bl	8003b64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DIR_Pin;
 8001366:	2308      	movs	r3, #8
 8001368:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800136a:	2300      	movs	r3, #0
 800136c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136e:	2300      	movs	r3, #0
 8001370:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DIR_GPIO_Port, &GPIO_InitStruct);
 8001372:	f107 031c 	add.w	r3, r7, #28
 8001376:	4619      	mov	r1, r3
 8001378:	4814      	ldr	r0, [pc, #80]	@ (80013cc <MX_GPIO_Init+0x240>)
 800137a:	f002 fbf3 	bl	8003b64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = LED_LEFT_Pin|LED_RIGHT_Pin;
 800137e:	2330      	movs	r3, #48	@ 0x30
 8001380:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001382:	2301      	movs	r3, #1
 8001384:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001386:	2300      	movs	r3, #0
 8001388:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800138a:	2300      	movs	r3, #0
 800138c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800138e:	f107 031c 	add.w	r3, r7, #28
 8001392:	4619      	mov	r1, r3
 8001394:	480d      	ldr	r0, [pc, #52]	@ (80013cc <MX_GPIO_Init+0x240>)
 8001396:	f002 fbe5 	bl	8003b64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_ERR_Pin;
 800139a:	2340      	movs	r3, #64	@ 0x40
 800139c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800139e:	2301      	movs	r3, #1
 80013a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80013a2:	2302      	movs	r3, #2
 80013a4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a6:	2300      	movs	r3, #0
 80013a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LED_ERR_GPIO_Port, &GPIO_InitStruct);
 80013aa:	f107 031c 	add.w	r3, r7, #28
 80013ae:	4619      	mov	r1, r3
 80013b0:	4806      	ldr	r0, [pc, #24]	@ (80013cc <MX_GPIO_Init+0x240>)
 80013b2:	f002 fbd7 	bl	8003b64 <HAL_GPIO_Init>

}
 80013b6:	bf00      	nop
 80013b8:	3730      	adds	r7, #48	@ 0x30
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	40023800 	.word	0x40023800
 80013c4:	40020400 	.word	0x40020400
 80013c8:	40021000 	.word	0x40021000
 80013cc:	40020c00 	.word	0x40020c00
 80013d0:	40020800 	.word	0x40020800
 80013d4:	40020000 	.word	0x40020000

080013d8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013dc:	4b1b      	ldr	r3, [pc, #108]	@ (800144c <MX_I2C1_Init+0x74>)
 80013de:	4a1c      	ldr	r2, [pc, #112]	@ (8001450 <MX_I2C1_Init+0x78>)
 80013e0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 80013e2:	4b1a      	ldr	r3, [pc, #104]	@ (800144c <MX_I2C1_Init+0x74>)
 80013e4:	4a1b      	ldr	r2, [pc, #108]	@ (8001454 <MX_I2C1_Init+0x7c>)
 80013e6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80013e8:	4b18      	ldr	r3, [pc, #96]	@ (800144c <MX_I2C1_Init+0x74>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013ee:	4b17      	ldr	r3, [pc, #92]	@ (800144c <MX_I2C1_Init+0x74>)
 80013f0:	2201      	movs	r2, #1
 80013f2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013f4:	4b15      	ldr	r3, [pc, #84]	@ (800144c <MX_I2C1_Init+0x74>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80013fa:	4b14      	ldr	r3, [pc, #80]	@ (800144c <MX_I2C1_Init+0x74>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001400:	4b12      	ldr	r3, [pc, #72]	@ (800144c <MX_I2C1_Init+0x74>)
 8001402:	2200      	movs	r2, #0
 8001404:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001406:	4b11      	ldr	r3, [pc, #68]	@ (800144c <MX_I2C1_Init+0x74>)
 8001408:	2200      	movs	r2, #0
 800140a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800140c:	4b0f      	ldr	r3, [pc, #60]	@ (800144c <MX_I2C1_Init+0x74>)
 800140e:	2200      	movs	r2, #0
 8001410:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001412:	480e      	ldr	r0, [pc, #56]	@ (800144c <MX_I2C1_Init+0x74>)
 8001414:	f002 fd6c 	bl	8003ef0 <HAL_I2C_Init>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800141e:	f000 f94d 	bl	80016bc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001422:	2100      	movs	r1, #0
 8001424:	4809      	ldr	r0, [pc, #36]	@ (800144c <MX_I2C1_Init+0x74>)
 8001426:	f002 fdf3 	bl	8004010 <HAL_I2CEx_ConfigAnalogFilter>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001430:	f000 f944 	bl	80016bc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001434:	2100      	movs	r1, #0
 8001436:	4805      	ldr	r0, [pc, #20]	@ (800144c <MX_I2C1_Init+0x74>)
 8001438:	f002 fe35 	bl	80040a6 <HAL_I2CEx_ConfigDigitalFilter>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001442:	f000 f93b 	bl	80016bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001446:	bf00      	nop
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	2000037c 	.word	0x2000037c
 8001450:	40005400 	.word	0x40005400
 8001454:	20404768 	.word	0x20404768

08001458 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b0ae      	sub	sp, #184	@ 0xb8
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001460:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001464:	2200      	movs	r2, #0
 8001466:	601a      	str	r2, [r3, #0]
 8001468:	605a      	str	r2, [r3, #4]
 800146a:	609a      	str	r2, [r3, #8]
 800146c:	60da      	str	r2, [r3, #12]
 800146e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001470:	f107 0314 	add.w	r3, r7, #20
 8001474:	2290      	movs	r2, #144	@ 0x90
 8001476:	2100      	movs	r1, #0
 8001478:	4618      	mov	r0, r3
 800147a:	f005 fb53 	bl	8006b24 <memset>
  if(i2cHandle->Instance==I2C1)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4a21      	ldr	r2, [pc, #132]	@ (8001508 <HAL_I2C_MspInit+0xb0>)
 8001484:	4293      	cmp	r3, r2
 8001486:	d13b      	bne.n	8001500 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001488:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800148c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800148e:	2300      	movs	r3, #0
 8001490:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001492:	f107 0314 	add.w	r3, r7, #20
 8001496:	4618      	mov	r0, r3
 8001498:	f003 fb02 	bl	8004aa0 <HAL_RCCEx_PeriphCLKConfig>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80014a2:	f000 f90b 	bl	80016bc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014a6:	4b19      	ldr	r3, [pc, #100]	@ (800150c <HAL_I2C_MspInit+0xb4>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014aa:	4a18      	ldr	r2, [pc, #96]	@ (800150c <HAL_I2C_MspInit+0xb4>)
 80014ac:	f043 0302 	orr.w	r3, r3, #2
 80014b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014b2:	4b16      	ldr	r3, [pc, #88]	@ (800150c <HAL_I2C_MspInit+0xb4>)
 80014b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b6:	f003 0302 	and.w	r3, r3, #2
 80014ba:	613b      	str	r3, [r7, #16]
 80014bc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80014be:	23c0      	movs	r3, #192	@ 0xc0
 80014c0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014c4:	2312      	movs	r3, #18
 80014c6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ca:	2300      	movs	r3, #0
 80014cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014d0:	2303      	movs	r3, #3
 80014d2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80014d6:	2304      	movs	r3, #4
 80014d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014dc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80014e0:	4619      	mov	r1, r3
 80014e2:	480b      	ldr	r0, [pc, #44]	@ (8001510 <HAL_I2C_MspInit+0xb8>)
 80014e4:	f002 fb3e 	bl	8003b64 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014e8:	4b08      	ldr	r3, [pc, #32]	@ (800150c <HAL_I2C_MspInit+0xb4>)
 80014ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ec:	4a07      	ldr	r2, [pc, #28]	@ (800150c <HAL_I2C_MspInit+0xb4>)
 80014ee:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80014f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80014f4:	4b05      	ldr	r3, [pc, #20]	@ (800150c <HAL_I2C_MspInit+0xb4>)
 80014f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014fc:	60fb      	str	r3, [r7, #12]
 80014fe:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001500:	bf00      	nop
 8001502:	37b8      	adds	r7, #184	@ 0xb8
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	40005400 	.word	0x40005400
 800150c:	40023800 	.word	0x40023800
 8001510:	40020400 	.word	0x40020400

08001514 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800151a:	f000 fdfc 	bl	8002116 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800151e:	f000 f85f 	bl	80015e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001522:	f7ff fe33 	bl	800118c <MX_GPIO_Init>
  MX_DMA_Init();
 8001526:	f7ff fe0b 	bl	8001140 <MX_DMA_Init>
  MX_ADC1_Init();
 800152a:	f7ff fab3 	bl	8000a94 <MX_ADC1_Init>
  MX_CAN1_Init();
 800152e:	f7ff fd0b 	bl	8000f48 <MX_CAN1_Init>
  MX_USB_OTG_FS_USB_Init();
 8001532:	f000 fdbf 	bl	80020b4 <MX_USB_OTG_FS_USB_Init>
  MX_ADC2_Init();
 8001536:	f7ff fb1b 	bl	8000b70 <MX_ADC2_Init>
  MX_ADC3_Init();
 800153a:	f7ff fb95 	bl	8000c68 <MX_ADC3_Init>
  MX_DAC_Init();
 800153e:	f7ff fd8d 	bl	800105c <MX_DAC_Init>
  MX_I2C1_Init();
 8001542:	f7ff ff49 	bl	80013d8 <MX_I2C1_Init>
  MX_TIM1_Init();
 8001546:	f000 f9a3 	bl	8001890 <MX_TIM1_Init>
  MX_TIM8_Init();
 800154a:	f000 fb5f 	bl	8001c0c <MX_TIM8_Init>
  MX_TIM2_Init();
 800154e:	f000 fa69 	bl	8001a24 <MX_TIM2_Init>
  MX_TIM4_Init();
 8001552:	f000 fac5 	bl	8001ae0 <MX_TIM4_Init>
  MX_TIM6_Init();
 8001556:	f000 fb23 	bl	8001ba0 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  // Create inverter structures and assign the peripherals
  initialize_inverter(&invLeft, &led_left, ENABLE_L_GPIO_Port, ENABLE_L_Pin, &htim1, &hadc2);
 800155a:	4b14      	ldr	r3, [pc, #80]	@ (80015ac <main+0x98>)
 800155c:	9301      	str	r3, [sp, #4]
 800155e:	4b14      	ldr	r3, [pc, #80]	@ (80015b0 <main+0x9c>)
 8001560:	9300      	str	r3, [sp, #0]
 8001562:	2380      	movs	r3, #128	@ 0x80
 8001564:	4a13      	ldr	r2, [pc, #76]	@ (80015b4 <main+0xa0>)
 8001566:	4914      	ldr	r1, [pc, #80]	@ (80015b8 <main+0xa4>)
 8001568:	4814      	ldr	r0, [pc, #80]	@ (80015bc <main+0xa8>)
 800156a:	f7ff f8d7 	bl	800071c <initialize_inverter>
  initialize_inverter(&invRight, &led_right, ENABLE_R_GPIO_Port, ENABLE_R_Pin, &htim8, &hadc1);
 800156e:	4b14      	ldr	r3, [pc, #80]	@ (80015c0 <main+0xac>)
 8001570:	9301      	str	r3, [sp, #4]
 8001572:	4b14      	ldr	r3, [pc, #80]	@ (80015c4 <main+0xb0>)
 8001574:	9300      	str	r3, [sp, #0]
 8001576:	2304      	movs	r3, #4
 8001578:	4a13      	ldr	r2, [pc, #76]	@ (80015c8 <main+0xb4>)
 800157a:	4914      	ldr	r1, [pc, #80]	@ (80015cc <main+0xb8>)
 800157c:	4814      	ldr	r0, [pc, #80]	@ (80015d0 <main+0xbc>)
 800157e:	f7ff f8cd 	bl	800071c <initialize_inverter>

  HAL_ADC_Start_DMA(&hadc2, (uint32_t *) ADC_raw_L,4); // Starts ADC DMA
 8001582:	2204      	movs	r2, #4
 8001584:	4913      	ldr	r1, [pc, #76]	@ (80015d4 <main+0xc0>)
 8001586:	4809      	ldr	r0, [pc, #36]	@ (80015ac <main+0x98>)
 8001588:	f000 fe66 	bl	8002258 <HAL_ADC_Start_DMA>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t *) ADC_raw_R,4); // Starts ADC DMA
 800158c:	2204      	movs	r2, #4
 800158e:	4912      	ldr	r1, [pc, #72]	@ (80015d8 <main+0xc4>)
 8001590:	480b      	ldr	r0, [pc, #44]	@ (80015c0 <main+0xac>)
 8001592:	f000 fe61 	bl	8002258 <HAL_ADC_Start_DMA>

  // 1ms timer
  HAL_TIM_Base_Start_IT(&htim6);
 8001596:	4811      	ldr	r0, [pc, #68]	@ (80015dc <main+0xc8>)
 8001598:	f003 ff02 	bl	80053a0 <HAL_TIM_Base_Start_IT>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

      // Run FSM for left inverter
	  eval_inv_FSM(&invLeft);
 800159c:	4807      	ldr	r0, [pc, #28]	@ (80015bc <main+0xa8>)
 800159e:	f7ff f83f 	bl	8000620 <eval_inv_FSM>

      // Run FSM for right inverter
	  eval_inv_FSM(&invRight);
 80015a2:	480b      	ldr	r0, [pc, #44]	@ (80015d0 <main+0xbc>)
 80015a4:	f7ff f83c 	bl	8000620 <eval_inv_FSM>
	  eval_inv_FSM(&invLeft);
 80015a8:	bf00      	nop
 80015aa:	e7f7      	b.n	800159c <main+0x88>
 80015ac:	200001f0 	.word	0x200001f0
 80015b0:	200003d0 	.word	0x200003d0
 80015b4:	40021000 	.word	0x40021000
 80015b8:	20000000 	.word	0x20000000
 80015bc:	200000e4 	.word	0x200000e4
 80015c0:	200001a8 	.word	0x200001a8
 80015c4:	20000500 	.word	0x20000500
 80015c8:	40020400 	.word	0x40020400
 80015cc:	20000008 	.word	0x20000008
 80015d0:	20000134 	.word	0x20000134
 80015d4:	20000184 	.word	0x20000184
 80015d8:	20000194 	.word	0x20000194
 80015dc:	200004b4 	.word	0x200004b4

080015e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b094      	sub	sp, #80	@ 0x50
 80015e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015e6:	f107 031c 	add.w	r3, r7, #28
 80015ea:	2234      	movs	r2, #52	@ 0x34
 80015ec:	2100      	movs	r1, #0
 80015ee:	4618      	mov	r0, r3
 80015f0:	f005 fa98 	bl	8006b24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015f4:	f107 0308 	add.w	r3, r7, #8
 80015f8:	2200      	movs	r2, #0
 80015fa:	601a      	str	r2, [r3, #0]
 80015fc:	605a      	str	r2, [r3, #4]
 80015fe:	609a      	str	r2, [r3, #8]
 8001600:	60da      	str	r2, [r3, #12]
 8001602:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001604:	4b2b      	ldr	r3, [pc, #172]	@ (80016b4 <SystemClock_Config+0xd4>)
 8001606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001608:	4a2a      	ldr	r2, [pc, #168]	@ (80016b4 <SystemClock_Config+0xd4>)
 800160a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800160e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001610:	4b28      	ldr	r3, [pc, #160]	@ (80016b4 <SystemClock_Config+0xd4>)
 8001612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001614:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001618:	607b      	str	r3, [r7, #4]
 800161a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800161c:	4b26      	ldr	r3, [pc, #152]	@ (80016b8 <SystemClock_Config+0xd8>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4a25      	ldr	r2, [pc, #148]	@ (80016b8 <SystemClock_Config+0xd8>)
 8001622:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001626:	6013      	str	r3, [r2, #0]
 8001628:	4b23      	ldr	r3, [pc, #140]	@ (80016b8 <SystemClock_Config+0xd8>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001630:	603b      	str	r3, [r7, #0]
 8001632:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001634:	2301      	movs	r3, #1
 8001636:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001638:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800163c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800163e:	2302      	movs	r3, #2
 8001640:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001642:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001646:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 10;
 8001648:	230a      	movs	r3, #10
 800164a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 800164c:	23d8      	movs	r3, #216	@ 0xd8
 800164e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001650:	2302      	movs	r3, #2
 8001652:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8001654:	2309      	movs	r3, #9
 8001656:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001658:	2302      	movs	r3, #2
 800165a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800165c:	f107 031c 	add.w	r3, r7, #28
 8001660:	4618      	mov	r0, r3
 8001662:	f002 fdbd 	bl	80041e0 <HAL_RCC_OscConfig>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d001      	beq.n	8001670 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800166c:	f000 f826 	bl	80016bc <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001670:	f002 fd66 	bl	8004140 <HAL_PWREx_EnableOverDrive>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800167a:	f000 f81f 	bl	80016bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800167e:	230f      	movs	r3, #15
 8001680:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001682:	2302      	movs	r3, #2
 8001684:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001686:	2300      	movs	r3, #0
 8001688:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800168a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800168e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001690:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001694:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001696:	f107 0308 	add.w	r3, r7, #8
 800169a:	2107      	movs	r1, #7
 800169c:	4618      	mov	r0, r3
 800169e:	f003 f84d 	bl	800473c <HAL_RCC_ClockConfig>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80016a8:	f000 f808 	bl	80016bc <Error_Handler>
  }
}
 80016ac:	bf00      	nop
 80016ae:	3750      	adds	r7, #80	@ 0x50
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	40023800 	.word	0x40023800
 80016b8:	40007000 	.word	0x40007000

080016bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016c0:	b672      	cpsid	i
}
 80016c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016c4:	bf00      	nop
 80016c6:	e7fd      	b.n	80016c4 <Error_Handler+0x8>

080016c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b083      	sub	sp, #12
 80016cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80016ce:	4b0f      	ldr	r3, [pc, #60]	@ (800170c <HAL_MspInit+0x44>)
 80016d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016d2:	4a0e      	ldr	r2, [pc, #56]	@ (800170c <HAL_MspInit+0x44>)
 80016d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80016da:	4b0c      	ldr	r3, [pc, #48]	@ (800170c <HAL_MspInit+0x44>)
 80016dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016e2:	607b      	str	r3, [r7, #4]
 80016e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016e6:	4b09      	ldr	r3, [pc, #36]	@ (800170c <HAL_MspInit+0x44>)
 80016e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ea:	4a08      	ldr	r2, [pc, #32]	@ (800170c <HAL_MspInit+0x44>)
 80016ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80016f2:	4b06      	ldr	r3, [pc, #24]	@ (800170c <HAL_MspInit+0x44>)
 80016f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016fa:	603b      	str	r3, [r7, #0]
 80016fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016fe:	bf00      	nop
 8001700:	370c      	adds	r7, #12
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr
 800170a:	bf00      	nop
 800170c:	40023800 	.word	0x40023800

08001710 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001714:	bf00      	nop
 8001716:	e7fd      	b.n	8001714 <NMI_Handler+0x4>

08001718 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800171c:	bf00      	nop
 800171e:	e7fd      	b.n	800171c <HardFault_Handler+0x4>

08001720 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001724:	bf00      	nop
 8001726:	e7fd      	b.n	8001724 <MemManage_Handler+0x4>

08001728 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800172c:	bf00      	nop
 800172e:	e7fd      	b.n	800172c <BusFault_Handler+0x4>

08001730 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001734:	bf00      	nop
 8001736:	e7fd      	b.n	8001734 <UsageFault_Handler+0x4>

08001738 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800173c:	bf00      	nop
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr

08001746 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001746:	b480      	push	{r7}
 8001748:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800174a:	bf00      	nop
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr

08001754 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001758:	bf00      	nop
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr

08001762 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001762:	b580      	push	{r7, lr}
 8001764:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001766:	f000 fd13 	bl	8002190 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800176a:	bf00      	nop
 800176c:	bd80      	pop	{r7, pc}
	...

08001770 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001774:	4802      	ldr	r0, [pc, #8]	@ (8001780 <CAN1_RX0_IRQHandler+0x10>)
 8001776:	f001 fa54 	bl	8002c22 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800177a:	bf00      	nop
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	20000340 	.word	0x20000340

08001784 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001788:	4802      	ldr	r0, [pc, #8]	@ (8001794 <CAN1_RX1_IRQHandler+0x10>)
 800178a:	f001 fa4a 	bl	8002c22 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800178e:	bf00      	nop
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	20000340 	.word	0x20000340

08001798 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800179c:	4818      	ldr	r0, [pc, #96]	@ (8001800 <TIM1_UP_TIM10_IRQHandler+0x68>)
 800179e:	f003 ff90 	bl	80056c2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  get_ADC(ADC_raw_L, &invLeft.measurements);
 80017a2:	4918      	ldr	r1, [pc, #96]	@ (8001804 <TIM1_UP_TIM10_IRQHandler+0x6c>)
 80017a4:	4818      	ldr	r0, [pc, #96]	@ (8001808 <TIM1_UP_TIM10_IRQHandler+0x70>)
 80017a6:	f7fe ffed 	bl	8000784 <get_ADC>

  calc_duties(vd_L, vq_L, vDC_L, freq_L, &invLeft.duties);
 80017aa:	4b18      	ldr	r3, [pc, #96]	@ (800180c <TIM1_UP_TIM10_IRQHandler+0x74>)
 80017ac:	edd3 7a00 	vldr	s15, [r3]
 80017b0:	4b17      	ldr	r3, [pc, #92]	@ (8001810 <TIM1_UP_TIM10_IRQHandler+0x78>)
 80017b2:	ed93 7a00 	vldr	s14, [r3]
 80017b6:	4b17      	ldr	r3, [pc, #92]	@ (8001814 <TIM1_UP_TIM10_IRQHandler+0x7c>)
 80017b8:	edd3 6a00 	vldr	s13, [r3]
 80017bc:	4b16      	ldr	r3, [pc, #88]	@ (8001818 <TIM1_UP_TIM10_IRQHandler+0x80>)
 80017be:	ed93 6a00 	vldr	s12, [r3]
 80017c2:	4816      	ldr	r0, [pc, #88]	@ (800181c <TIM1_UP_TIM10_IRQHandler+0x84>)
 80017c4:	eef0 1a46 	vmov.f32	s3, s12
 80017c8:	eeb0 1a66 	vmov.f32	s2, s13
 80017cc:	eef0 0a47 	vmov.f32	s1, s14
 80017d0:	eeb0 0a67 	vmov.f32	s0, s15
 80017d4:	f7fe fea8 	bl	8000528 <calc_duties>

  update_PWM(invLeft.htim, invLeft.duties);
 80017d8:	4b11      	ldr	r3, [pc, #68]	@ (8001820 <TIM1_UP_TIM10_IRQHandler+0x88>)
 80017da:	68da      	ldr	r2, [r3, #12]
 80017dc:	4b10      	ldr	r3, [pc, #64]	@ (8001820 <TIM1_UP_TIM10_IRQHandler+0x88>)
 80017de:	edd3 6a11 	vldr	s13, [r3, #68]	@ 0x44
 80017e2:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 80017e6:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 80017ea:	eeb0 0a66 	vmov.f32	s0, s13
 80017ee:	eef0 0a47 	vmov.f32	s1, s14
 80017f2:	eeb0 1a67 	vmov.f32	s2, s15
 80017f6:	4610      	mov	r0, r2
 80017f8:	f7ff f8d0 	bl	800099c <update_PWM>

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80017fc:	bf00      	nop
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	200003d0 	.word	0x200003d0
 8001804:	200000fc 	.word	0x200000fc
 8001808:	20000184 	.word	0x20000184
 800180c:	20000018 	.word	0x20000018
 8001810:	2000001c 	.word	0x2000001c
 8001814:	20000020 	.word	0x20000020
 8001818:	20000024 	.word	0x20000024
 800181c:	20000128 	.word	0x20000128
 8001820:	200000e4 	.word	0x200000e4

08001824 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8001828:	4804      	ldr	r0, [pc, #16]	@ (800183c <TIM6_DAC_IRQHandler+0x18>)
 800182a:	f001 fd66 	bl	80032fa <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 800182e:	4804      	ldr	r0, [pc, #16]	@ (8001840 <TIM6_DAC_IRQHandler+0x1c>)
 8001830:	f003 ff47 	bl	80056c2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */
  tasks_1ms();
 8001834:	f7ff f90a 	bl	8000a4c <tasks_1ms>
  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001838:	bf00      	nop
 800183a:	bd80      	pop	{r7, pc}
 800183c:	20000368 	.word	0x20000368
 8001840:	200004b4 	.word	0x200004b4

08001844 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8001848:	4802      	ldr	r0, [pc, #8]	@ (8001854 <DMA2_Stream1_IRQHandler+0x10>)
 800184a:	f001 ff21 	bl	8003690 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800184e:	bf00      	nop
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	200002e0 	.word	0x200002e0

08001858 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800185c:	4802      	ldr	r0, [pc, #8]	@ (8001868 <DMA2_Stream2_IRQHandler+0x10>)
 800185e:	f001 ff17 	bl	8003690 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001862:	bf00      	nop
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	20000280 	.word	0x20000280

0800186c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001870:	4b06      	ldr	r3, [pc, #24]	@ (800188c <SystemInit+0x20>)
 8001872:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001876:	4a05      	ldr	r2, [pc, #20]	@ (800188c <SystemInit+0x20>)
 8001878:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800187c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001880:	bf00      	nop
 8001882:	46bd      	mov	sp, r7
 8001884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001888:	4770      	bx	lr
 800188a:	bf00      	nop
 800188c:	e000ed00 	.word	0xe000ed00

08001890 <MX_TIM1_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b09a      	sub	sp, #104	@ 0x68
 8001894:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001896:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800189a:	2200      	movs	r2, #0
 800189c:	601a      	str	r2, [r3, #0]
 800189e:	605a      	str	r2, [r3, #4]
 80018a0:	609a      	str	r2, [r3, #8]
 80018a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018a4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80018a8:	2200      	movs	r2, #0
 80018aa:	601a      	str	r2, [r3, #0]
 80018ac:	605a      	str	r2, [r3, #4]
 80018ae:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018b0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80018b4:	2200      	movs	r2, #0
 80018b6:	601a      	str	r2, [r3, #0]
 80018b8:	605a      	str	r2, [r3, #4]
 80018ba:	609a      	str	r2, [r3, #8]
 80018bc:	60da      	str	r2, [r3, #12]
 80018be:	611a      	str	r2, [r3, #16]
 80018c0:	615a      	str	r2, [r3, #20]
 80018c2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80018c4:	1d3b      	adds	r3, r7, #4
 80018c6:	222c      	movs	r2, #44	@ 0x2c
 80018c8:	2100      	movs	r1, #0
 80018ca:	4618      	mov	r0, r3
 80018cc:	f005 f92a 	bl	8006b24 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80018d0:	4b52      	ldr	r3, [pc, #328]	@ (8001a1c <MX_TIM1_Init+0x18c>)
 80018d2:	4a53      	ldr	r2, [pc, #332]	@ (8001a20 <MX_TIM1_Init+0x190>)
 80018d4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80018d6:	4b51      	ldr	r3, [pc, #324]	@ (8001a1c <MX_TIM1_Init+0x18c>)
 80018d8:	2200      	movs	r2, #0
 80018da:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 80018dc:	4b4f      	ldr	r3, [pc, #316]	@ (8001a1c <MX_TIM1_Init+0x18c>)
 80018de:	2220      	movs	r2, #32
 80018e0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = (216000000*TS)/2;
 80018e2:	4b4e      	ldr	r3, [pc, #312]	@ (8001a1c <MX_TIM1_Init+0x18c>)
 80018e4:	f44f 6207 	mov.w	r2, #2160	@ 0x870
 80018e8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018ea:	4b4c      	ldr	r3, [pc, #304]	@ (8001a1c <MX_TIM1_Init+0x18c>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 1;
 80018f0:	4b4a      	ldr	r3, [pc, #296]	@ (8001a1c <MX_TIM1_Init+0x18c>)
 80018f2:	2201      	movs	r2, #1
 80018f4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80018f6:	4b49      	ldr	r3, [pc, #292]	@ (8001a1c <MX_TIM1_Init+0x18c>)
 80018f8:	2280      	movs	r2, #128	@ 0x80
 80018fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80018fc:	4847      	ldr	r0, [pc, #284]	@ (8001a1c <MX_TIM1_Init+0x18c>)
 80018fe:	f003 fcf7 	bl	80052f0 <HAL_TIM_Base_Init>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d001      	beq.n	800190c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001908:	f7ff fed8 	bl	80016bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800190c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001910:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001912:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001916:	4619      	mov	r1, r3
 8001918:	4840      	ldr	r0, [pc, #256]	@ (8001a1c <MX_TIM1_Init+0x18c>)
 800191a:	f004 fa1b 	bl	8005d54 <HAL_TIM_ConfigClockSource>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001924:	f7ff feca 	bl	80016bc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001928:	483c      	ldr	r0, [pc, #240]	@ (8001a1c <MX_TIM1_Init+0x18c>)
 800192a:	f003 fe12 	bl	8005552 <HAL_TIM_PWM_Init>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d001      	beq.n	8001938 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001934:	f7ff fec2 	bl	80016bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001938:	2320      	movs	r3, #32
 800193a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800193c:	2300      	movs	r3, #0
 800193e:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001940:	2300      	movs	r3, #0
 8001942:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001944:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001948:	4619      	mov	r1, r3
 800194a:	4834      	ldr	r0, [pc, #208]	@ (8001a1c <MX_TIM1_Init+0x18c>)
 800194c:	f004 ffc0 	bl	80068d0 <HAL_TIMEx_MasterConfigSynchronization>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d001      	beq.n	800195a <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001956:	f7ff feb1 	bl	80016bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800195a:	2360      	movs	r3, #96	@ 0x60
 800195c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 800195e:	2300      	movs	r3, #0
 8001960:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001962:	2300      	movs	r3, #0
 8001964:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 8001966:	2308      	movs	r3, #8
 8001968:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800196a:	2300      	movs	r3, #0
 800196c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800196e:	2300      	movs	r3, #0
 8001970:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_SET;
 8001972:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001976:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001978:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800197c:	2200      	movs	r2, #0
 800197e:	4619      	mov	r1, r3
 8001980:	4826      	ldr	r0, [pc, #152]	@ (8001a1c <MX_TIM1_Init+0x18c>)
 8001982:	f004 f8d3 	bl	8005b2c <HAL_TIM_PWM_ConfigChannel>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d001      	beq.n	8001990 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 800198c:	f7ff fe96 	bl	80016bc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001990:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001994:	2204      	movs	r2, #4
 8001996:	4619      	mov	r1, r3
 8001998:	4820      	ldr	r0, [pc, #128]	@ (8001a1c <MX_TIM1_Init+0x18c>)
 800199a:	f004 f8c7 	bl	8005b2c <HAL_TIM_PWM_ConfigChannel>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 80019a4:	f7ff fe8a 	bl	80016bc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80019a8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80019ac:	2208      	movs	r2, #8
 80019ae:	4619      	mov	r1, r3
 80019b0:	481a      	ldr	r0, [pc, #104]	@ (8001a1c <MX_TIM1_Init+0x18c>)
 80019b2:	f004 f8bb 	bl	8005b2c <HAL_TIM_PWM_ConfigChannel>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d001      	beq.n	80019c0 <MX_TIM1_Init+0x130>
  {
    Error_Handler();
 80019bc:	f7ff fe7e 	bl	80016bc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 80019c0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80019c4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 80019c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80019ca:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_1;
 80019cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80019d0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = DT*216000000;
 80019d2:	2320      	movs	r3, #32
 80019d4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80019d6:	2300      	movs	r3, #0
 80019d8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80019da:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019de:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80019e0:	2300      	movs	r3, #0
 80019e2:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_ENABLE;
 80019e4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80019e8:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80019ea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80019ee:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80019f0:	2300      	movs	r3, #0
 80019f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80019f4:	2300      	movs	r3, #0
 80019f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80019f8:	1d3b      	adds	r3, r7, #4
 80019fa:	4619      	mov	r1, r3
 80019fc:	4807      	ldr	r0, [pc, #28]	@ (8001a1c <MX_TIM1_Init+0x18c>)
 80019fe:	f004 fff5 	bl	80069ec <HAL_TIMEx_ConfigBreakDeadTime>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d001      	beq.n	8001a0c <MX_TIM1_Init+0x17c>
  {
    Error_Handler();
 8001a08:	f7ff fe58 	bl	80016bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001a0c:	4803      	ldr	r0, [pc, #12]	@ (8001a1c <MX_TIM1_Init+0x18c>)
 8001a0e:	f000 fab5 	bl	8001f7c <HAL_TIM_MspPostInit>

}
 8001a12:	bf00      	nop
 8001a14:	3768      	adds	r7, #104	@ 0x68
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	200003d0 	.word	0x200003d0
 8001a20:	40010000 	.word	0x40010000

08001a24 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b088      	sub	sp, #32
 8001a28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a2a:	f107 0314 	add.w	r3, r7, #20
 8001a2e:	2200      	movs	r2, #0
 8001a30:	601a      	str	r2, [r3, #0]
 8001a32:	605a      	str	r2, [r3, #4]
 8001a34:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001a36:	1d3b      	adds	r3, r7, #4
 8001a38:	2200      	movs	r2, #0
 8001a3a:	601a      	str	r2, [r3, #0]
 8001a3c:	605a      	str	r2, [r3, #4]
 8001a3e:	609a      	str	r2, [r3, #8]
 8001a40:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a42:	4b26      	ldr	r3, [pc, #152]	@ (8001adc <MX_TIM2_Init+0xb8>)
 8001a44:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a48:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001a4a:	4b24      	ldr	r3, [pc, #144]	@ (8001adc <MX_TIM2_Init+0xb8>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a50:	4b22      	ldr	r3, [pc, #136]	@ (8001adc <MX_TIM2_Init+0xb8>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001a56:	4b21      	ldr	r3, [pc, #132]	@ (8001adc <MX_TIM2_Init+0xb8>)
 8001a58:	f04f 32ff 	mov.w	r2, #4294967295
 8001a5c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a5e:	4b1f      	ldr	r3, [pc, #124]	@ (8001adc <MX_TIM2_Init+0xb8>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a64:	4b1d      	ldr	r3, [pc, #116]	@ (8001adc <MX_TIM2_Init+0xb8>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001a6a:	481c      	ldr	r0, [pc, #112]	@ (8001adc <MX_TIM2_Init+0xb8>)
 8001a6c:	f003 fdd2 	bl	8005614 <HAL_TIM_IC_Init>
 8001a70:	4603      	mov	r3, r0
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d001      	beq.n	8001a7a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001a76:	f7ff fe21 	bl	80016bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a82:	f107 0314 	add.w	r3, r7, #20
 8001a86:	4619      	mov	r1, r3
 8001a88:	4814      	ldr	r0, [pc, #80]	@ (8001adc <MX_TIM2_Init+0xb8>)
 8001a8a:	f004 ff21 	bl	80068d0 <HAL_TIMEx_MasterConfigSynchronization>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d001      	beq.n	8001a98 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001a94:	f7ff fe12 	bl	80016bc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001aa8:	1d3b      	adds	r3, r7, #4
 8001aaa:	2200      	movs	r2, #0
 8001aac:	4619      	mov	r1, r3
 8001aae:	480b      	ldr	r0, [pc, #44]	@ (8001adc <MX_TIM2_Init+0xb8>)
 8001ab0:	f003 ffa0 	bl	80059f4 <HAL_TIM_IC_ConfigChannel>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001aba:	f7ff fdff 	bl	80016bc <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001abe:	1d3b      	adds	r3, r7, #4
 8001ac0:	2208      	movs	r2, #8
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	4805      	ldr	r0, [pc, #20]	@ (8001adc <MX_TIM2_Init+0xb8>)
 8001ac6:	f003 ff95 	bl	80059f4 <HAL_TIM_IC_ConfigChannel>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d001      	beq.n	8001ad4 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8001ad0:	f7ff fdf4 	bl	80016bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001ad4:	bf00      	nop
 8001ad6:	3720      	adds	r7, #32
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	2000041c 	.word	0x2000041c

08001ae0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b088      	sub	sp, #32
 8001ae4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ae6:	f107 0314 	add.w	r3, r7, #20
 8001aea:	2200      	movs	r2, #0
 8001aec:	601a      	str	r2, [r3, #0]
 8001aee:	605a      	str	r2, [r3, #4]
 8001af0:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001af2:	1d3b      	adds	r3, r7, #4
 8001af4:	2200      	movs	r2, #0
 8001af6:	601a      	str	r2, [r3, #0]
 8001af8:	605a      	str	r2, [r3, #4]
 8001afa:	609a      	str	r2, [r3, #8]
 8001afc:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001afe:	4b26      	ldr	r3, [pc, #152]	@ (8001b98 <MX_TIM4_Init+0xb8>)
 8001b00:	4a26      	ldr	r2, [pc, #152]	@ (8001b9c <MX_TIM4_Init+0xbc>)
 8001b02:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001b04:	4b24      	ldr	r3, [pc, #144]	@ (8001b98 <MX_TIM4_Init+0xb8>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b0a:	4b23      	ldr	r3, [pc, #140]	@ (8001b98 <MX_TIM4_Init+0xb8>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001b10:	4b21      	ldr	r3, [pc, #132]	@ (8001b98 <MX_TIM4_Init+0xb8>)
 8001b12:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b16:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b18:	4b1f      	ldr	r3, [pc, #124]	@ (8001b98 <MX_TIM4_Init+0xb8>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b1e:	4b1e      	ldr	r3, [pc, #120]	@ (8001b98 <MX_TIM4_Init+0xb8>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8001b24:	481c      	ldr	r0, [pc, #112]	@ (8001b98 <MX_TIM4_Init+0xb8>)
 8001b26:	f003 fd75 	bl	8005614 <HAL_TIM_IC_Init>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d001      	beq.n	8001b34 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8001b30:	f7ff fdc4 	bl	80016bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b34:	2300      	movs	r3, #0
 8001b36:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001b3c:	f107 0314 	add.w	r3, r7, #20
 8001b40:	4619      	mov	r1, r3
 8001b42:	4815      	ldr	r0, [pc, #84]	@ (8001b98 <MX_TIM4_Init+0xb8>)
 8001b44:	f004 fec4 	bl	80068d0 <HAL_TIMEx_MasterConfigSynchronization>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d001      	beq.n	8001b52 <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 8001b4e:	f7ff fdb5 	bl	80016bc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001b52:	2300      	movs	r3, #0
 8001b54:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001b56:	2301      	movs	r3, #1
 8001b58:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001b62:	1d3b      	adds	r3, r7, #4
 8001b64:	2200      	movs	r2, #0
 8001b66:	4619      	mov	r1, r3
 8001b68:	480b      	ldr	r0, [pc, #44]	@ (8001b98 <MX_TIM4_Init+0xb8>)
 8001b6a:	f003 ff43 	bl	80059f4 <HAL_TIM_IC_ConfigChannel>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d001      	beq.n	8001b78 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001b74:	f7ff fda2 	bl	80016bc <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001b78:	1d3b      	adds	r3, r7, #4
 8001b7a:	2208      	movs	r2, #8
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	4806      	ldr	r0, [pc, #24]	@ (8001b98 <MX_TIM4_Init+0xb8>)
 8001b80:	f003 ff38 	bl	80059f4 <HAL_TIM_IC_ConfigChannel>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d001      	beq.n	8001b8e <MX_TIM4_Init+0xae>
  {
    Error_Handler();
 8001b8a:	f7ff fd97 	bl	80016bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001b8e:	bf00      	nop
 8001b90:	3720      	adds	r7, #32
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	20000468 	.word	0x20000468
 8001b9c:	40000800 	.word	0x40000800

08001ba0 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b084      	sub	sp, #16
 8001ba4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ba6:	1d3b      	adds	r3, r7, #4
 8001ba8:	2200      	movs	r2, #0
 8001baa:	601a      	str	r2, [r3, #0]
 8001bac:	605a      	str	r2, [r3, #4]
 8001bae:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001bb0:	4b14      	ldr	r3, [pc, #80]	@ (8001c04 <MX_TIM6_Init+0x64>)
 8001bb2:	4a15      	ldr	r2, [pc, #84]	@ (8001c08 <MX_TIM6_Init+0x68>)
 8001bb4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 1;
 8001bb6:	4b13      	ldr	r3, [pc, #76]	@ (8001c04 <MX_TIM6_Init+0x64>)
 8001bb8:	2201      	movs	r2, #1
 8001bba:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bbc:	4b11      	ldr	r3, [pc, #68]	@ (8001c04 <MX_TIM6_Init+0x64>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 53999;
 8001bc2:	4b10      	ldr	r3, [pc, #64]	@ (8001c04 <MX_TIM6_Init+0x64>)
 8001bc4:	f24d 22ef 	movw	r2, #53999	@ 0xd2ef
 8001bc8:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001bca:	4b0e      	ldr	r3, [pc, #56]	@ (8001c04 <MX_TIM6_Init+0x64>)
 8001bcc:	2280      	movs	r2, #128	@ 0x80
 8001bce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001bd0:	480c      	ldr	r0, [pc, #48]	@ (8001c04 <MX_TIM6_Init+0x64>)
 8001bd2:	f003 fb8d 	bl	80052f0 <HAL_TIM_Base_Init>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d001      	beq.n	8001be0 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001bdc:	f7ff fd6e 	bl	80016bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001be0:	2320      	movs	r3, #32
 8001be2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001be4:	2300      	movs	r3, #0
 8001be6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001be8:	1d3b      	adds	r3, r7, #4
 8001bea:	4619      	mov	r1, r3
 8001bec:	4805      	ldr	r0, [pc, #20]	@ (8001c04 <MX_TIM6_Init+0x64>)
 8001bee:	f004 fe6f 	bl	80068d0 <HAL_TIMEx_MasterConfigSynchronization>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d001      	beq.n	8001bfc <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001bf8:	f7ff fd60 	bl	80016bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001bfc:	bf00      	nop
 8001bfe:	3710      	adds	r7, #16
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	200004b4 	.word	0x200004b4
 8001c08:	40001000 	.word	0x40001000

08001c0c <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b09a      	sub	sp, #104	@ 0x68
 8001c10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c12:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001c16:	2200      	movs	r2, #0
 8001c18:	601a      	str	r2, [r3, #0]
 8001c1a:	605a      	str	r2, [r3, #4]
 8001c1c:	609a      	str	r2, [r3, #8]
 8001c1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c20:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001c24:	2200      	movs	r2, #0
 8001c26:	601a      	str	r2, [r3, #0]
 8001c28:	605a      	str	r2, [r3, #4]
 8001c2a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c2c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001c30:	2200      	movs	r2, #0
 8001c32:	601a      	str	r2, [r3, #0]
 8001c34:	605a      	str	r2, [r3, #4]
 8001c36:	609a      	str	r2, [r3, #8]
 8001c38:	60da      	str	r2, [r3, #12]
 8001c3a:	611a      	str	r2, [r3, #16]
 8001c3c:	615a      	str	r2, [r3, #20]
 8001c3e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c40:	1d3b      	adds	r3, r7, #4
 8001c42:	222c      	movs	r2, #44	@ 0x2c
 8001c44:	2100      	movs	r1, #0
 8001c46:	4618      	mov	r0, r3
 8001c48:	f004 ff6c 	bl	8006b24 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001c4c:	4b54      	ldr	r3, [pc, #336]	@ (8001da0 <MX_TIM8_Init+0x194>)
 8001c4e:	4a55      	ldr	r2, [pc, #340]	@ (8001da4 <MX_TIM8_Init+0x198>)
 8001c50:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001c52:	4b53      	ldr	r3, [pc, #332]	@ (8001da0 <MX_TIM8_Init+0x194>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c58:	4b51      	ldr	r3, [pc, #324]	@ (8001da0 <MX_TIM8_Init+0x194>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001c5e:	4b50      	ldr	r3, [pc, #320]	@ (8001da0 <MX_TIM8_Init+0x194>)
 8001c60:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c64:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c66:	4b4e      	ldr	r3, [pc, #312]	@ (8001da0 <MX_TIM8_Init+0x194>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001c6c:	4b4c      	ldr	r3, [pc, #304]	@ (8001da0 <MX_TIM8_Init+0x194>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c72:	4b4b      	ldr	r3, [pc, #300]	@ (8001da0 <MX_TIM8_Init+0x194>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001c78:	4849      	ldr	r0, [pc, #292]	@ (8001da0 <MX_TIM8_Init+0x194>)
 8001c7a:	f003 fb39 	bl	80052f0 <HAL_TIM_Base_Init>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d001      	beq.n	8001c88 <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 8001c84:	f7ff fd1a 	bl	80016bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c88:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c8c:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001c8e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001c92:	4619      	mov	r1, r3
 8001c94:	4842      	ldr	r0, [pc, #264]	@ (8001da0 <MX_TIM8_Init+0x194>)
 8001c96:	f004 f85d 	bl	8005d54 <HAL_TIM_ConfigClockSource>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d001      	beq.n	8001ca4 <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 8001ca0:	f7ff fd0c 	bl	80016bc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001ca4:	483e      	ldr	r0, [pc, #248]	@ (8001da0 <MX_TIM8_Init+0x194>)
 8001ca6:	f003 fc54 	bl	8005552 <HAL_TIM_PWM_Init>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d001      	beq.n	8001cb4 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 8001cb0:	f7ff fd04 	bl	80016bc <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 8001cb4:	483a      	ldr	r0, [pc, #232]	@ (8001da0 <MX_TIM8_Init+0x194>)
 8001cb6:	f003 fbeb 	bl	8005490 <HAL_TIM_OC_Init>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d001      	beq.n	8001cc4 <MX_TIM8_Init+0xb8>
  {
    Error_Handler();
 8001cc0:	f7ff fcfc 	bl	80016bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001cd0:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	4832      	ldr	r0, [pc, #200]	@ (8001da0 <MX_TIM8_Init+0x194>)
 8001cd8:	f004 fdfa 	bl	80068d0 <HAL_TIMEx_MasterConfigSynchronization>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d001      	beq.n	8001ce6 <MX_TIM8_Init+0xda>
  {
    Error_Handler();
 8001ce2:	f7ff fceb 	bl	80016bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ce6:	2360      	movs	r3, #96	@ 0x60
 8001ce8:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8001cea:	2300      	movs	r3, #0
 8001cec:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d02:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001d06:	2200      	movs	r2, #0
 8001d08:	4619      	mov	r1, r3
 8001d0a:	4825      	ldr	r0, [pc, #148]	@ (8001da0 <MX_TIM8_Init+0x194>)
 8001d0c:	f003 ff0e 	bl	8005b2c <HAL_TIM_PWM_ConfigChannel>
 8001d10:	4603      	mov	r3, r0
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d001      	beq.n	8001d1a <MX_TIM8_Init+0x10e>
  {
    Error_Handler();
 8001d16:	f7ff fcd1 	bl	80016bc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d1a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001d1e:	2204      	movs	r2, #4
 8001d20:	4619      	mov	r1, r3
 8001d22:	481f      	ldr	r0, [pc, #124]	@ (8001da0 <MX_TIM8_Init+0x194>)
 8001d24:	f003 ff02 	bl	8005b2c <HAL_TIM_PWM_ConfigChannel>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d001      	beq.n	8001d32 <MX_TIM8_Init+0x126>
  {
    Error_Handler();
 8001d2e:	f7ff fcc5 	bl	80016bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001d32:	2300      	movs	r3, #0
 8001d34:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001d36:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001d3a:	2208      	movs	r2, #8
 8001d3c:	4619      	mov	r1, r3
 8001d3e:	4818      	ldr	r0, [pc, #96]	@ (8001da0 <MX_TIM8_Init+0x194>)
 8001d40:	f003 fdde 	bl	8005900 <HAL_TIM_OC_ConfigChannel>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d001      	beq.n	8001d4e <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 8001d4a:	f7ff fcb7 	bl	80016bc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001d52:	2300      	movs	r3, #0
 8001d54:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001d56:	2300      	movs	r3, #0
 8001d58:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d62:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d66:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001d70:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001d74:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001d76:	2300      	movs	r3, #0
 8001d78:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001d7e:	1d3b      	adds	r3, r7, #4
 8001d80:	4619      	mov	r1, r3
 8001d82:	4807      	ldr	r0, [pc, #28]	@ (8001da0 <MX_TIM8_Init+0x194>)
 8001d84:	f004 fe32 	bl	80069ec <HAL_TIMEx_ConfigBreakDeadTime>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d001      	beq.n	8001d92 <MX_TIM8_Init+0x186>
  {
    Error_Handler();
 8001d8e:	f7ff fc95 	bl	80016bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001d92:	4803      	ldr	r0, [pc, #12]	@ (8001da0 <MX_TIM8_Init+0x194>)
 8001d94:	f000 f8f2 	bl	8001f7c <HAL_TIM_MspPostInit>

}
 8001d98:	bf00      	nop
 8001d9a:	3768      	adds	r7, #104	@ 0x68
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	20000500 	.word	0x20000500
 8001da4:	40010400 	.word	0x40010400

08001da8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b086      	sub	sp, #24
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a23      	ldr	r2, [pc, #140]	@ (8001e44 <HAL_TIM_Base_MspInit+0x9c>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d114      	bne.n	8001de4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001dba:	4b23      	ldr	r3, [pc, #140]	@ (8001e48 <HAL_TIM_Base_MspInit+0xa0>)
 8001dbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dbe:	4a22      	ldr	r2, [pc, #136]	@ (8001e48 <HAL_TIM_Base_MspInit+0xa0>)
 8001dc0:	f043 0301 	orr.w	r3, r3, #1
 8001dc4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001dc6:	4b20      	ldr	r3, [pc, #128]	@ (8001e48 <HAL_TIM_Base_MspInit+0xa0>)
 8001dc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dca:	f003 0301 	and.w	r3, r3, #1
 8001dce:	617b      	str	r3, [r7, #20]
 8001dd0:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	2100      	movs	r1, #0
 8001dd6:	2019      	movs	r0, #25
 8001dd8:	f001 fa37 	bl	800324a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001ddc:	2019      	movs	r0, #25
 8001dde:	f001 fa50 	bl	8003282 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8001de2:	e02a      	b.n	8001e3a <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM6)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a18      	ldr	r2, [pc, #96]	@ (8001e4c <HAL_TIM_Base_MspInit+0xa4>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d114      	bne.n	8001e18 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001dee:	4b16      	ldr	r3, [pc, #88]	@ (8001e48 <HAL_TIM_Base_MspInit+0xa0>)
 8001df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001df2:	4a15      	ldr	r2, [pc, #84]	@ (8001e48 <HAL_TIM_Base_MspInit+0xa0>)
 8001df4:	f043 0310 	orr.w	r3, r3, #16
 8001df8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dfa:	4b13      	ldr	r3, [pc, #76]	@ (8001e48 <HAL_TIM_Base_MspInit+0xa0>)
 8001dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dfe:	f003 0310 	and.w	r3, r3, #16
 8001e02:	613b      	str	r3, [r7, #16]
 8001e04:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001e06:	2200      	movs	r2, #0
 8001e08:	2100      	movs	r1, #0
 8001e0a:	2036      	movs	r0, #54	@ 0x36
 8001e0c:	f001 fa1d 	bl	800324a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001e10:	2036      	movs	r0, #54	@ 0x36
 8001e12:	f001 fa36 	bl	8003282 <HAL_NVIC_EnableIRQ>
}
 8001e16:	e010      	b.n	8001e3a <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM8)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a0c      	ldr	r2, [pc, #48]	@ (8001e50 <HAL_TIM_Base_MspInit+0xa8>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d10b      	bne.n	8001e3a <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001e22:	4b09      	ldr	r3, [pc, #36]	@ (8001e48 <HAL_TIM_Base_MspInit+0xa0>)
 8001e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e26:	4a08      	ldr	r2, [pc, #32]	@ (8001e48 <HAL_TIM_Base_MspInit+0xa0>)
 8001e28:	f043 0302 	orr.w	r3, r3, #2
 8001e2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e2e:	4b06      	ldr	r3, [pc, #24]	@ (8001e48 <HAL_TIM_Base_MspInit+0xa0>)
 8001e30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e32:	f003 0302 	and.w	r3, r3, #2
 8001e36:	60fb      	str	r3, [r7, #12]
 8001e38:	68fb      	ldr	r3, [r7, #12]
}
 8001e3a:	bf00      	nop
 8001e3c:	3718      	adds	r7, #24
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	40010000 	.word	0x40010000
 8001e48:	40023800 	.word	0x40023800
 8001e4c:	40001000 	.word	0x40001000
 8001e50:	40010400 	.word	0x40010400

08001e54 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b08c      	sub	sp, #48	@ 0x30
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e5c:	f107 031c 	add.w	r3, r7, #28
 8001e60:	2200      	movs	r2, #0
 8001e62:	601a      	str	r2, [r3, #0]
 8001e64:	605a      	str	r2, [r3, #4]
 8001e66:	609a      	str	r2, [r3, #8]
 8001e68:	60da      	str	r2, [r3, #12]
 8001e6a:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM2)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e74:	d146      	bne.n	8001f04 <HAL_TIM_IC_MspInit+0xb0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e76:	4b3c      	ldr	r3, [pc, #240]	@ (8001f68 <HAL_TIM_IC_MspInit+0x114>)
 8001e78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e7a:	4a3b      	ldr	r2, [pc, #236]	@ (8001f68 <HAL_TIM_IC_MspInit+0x114>)
 8001e7c:	f043 0301 	orr.w	r3, r3, #1
 8001e80:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e82:	4b39      	ldr	r3, [pc, #228]	@ (8001f68 <HAL_TIM_IC_MspInit+0x114>)
 8001e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e86:	f003 0301 	and.w	r3, r3, #1
 8001e8a:	61bb      	str	r3, [r7, #24]
 8001e8c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e8e:	4b36      	ldr	r3, [pc, #216]	@ (8001f68 <HAL_TIM_IC_MspInit+0x114>)
 8001e90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e92:	4a35      	ldr	r2, [pc, #212]	@ (8001f68 <HAL_TIM_IC_MspInit+0x114>)
 8001e94:	f043 0302 	orr.w	r3, r3, #2
 8001e98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e9a:	4b33      	ldr	r3, [pc, #204]	@ (8001f68 <HAL_TIM_IC_MspInit+0x114>)
 8001e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e9e:	f003 0302 	and.w	r3, r3, #2
 8001ea2:	617b      	str	r3, [r7, #20]
 8001ea4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ea6:	4b30      	ldr	r3, [pc, #192]	@ (8001f68 <HAL_TIM_IC_MspInit+0x114>)
 8001ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eaa:	4a2f      	ldr	r2, [pc, #188]	@ (8001f68 <HAL_TIM_IC_MspInit+0x114>)
 8001eac:	f043 0301 	orr.w	r3, r3, #1
 8001eb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eb2:	4b2d      	ldr	r3, [pc, #180]	@ (8001f68 <HAL_TIM_IC_MspInit+0x114>)
 8001eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eb6:	f003 0301 	and.w	r3, r3, #1
 8001eba:	613b      	str	r3, [r7, #16]
 8001ebc:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = B_R_Pin;
 8001ebe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ec2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ec4:	2302      	movs	r3, #2
 8001ec6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(B_R_GPIO_Port, &GPIO_InitStruct);
 8001ed4:	f107 031c 	add.w	r3, r7, #28
 8001ed8:	4619      	mov	r1, r3
 8001eda:	4824      	ldr	r0, [pc, #144]	@ (8001f6c <HAL_TIM_IC_MspInit+0x118>)
 8001edc:	f001 fe42 	bl	8003b64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = A_R_Pin;
 8001ee0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001ee4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee6:	2302      	movs	r3, #2
 8001ee8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eea:	2300      	movs	r3, #0
 8001eec:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(A_R_GPIO_Port, &GPIO_InitStruct);
 8001ef6:	f107 031c 	add.w	r3, r7, #28
 8001efa:	4619      	mov	r1, r3
 8001efc:	481c      	ldr	r0, [pc, #112]	@ (8001f70 <HAL_TIM_IC_MspInit+0x11c>)
 8001efe:	f001 fe31 	bl	8003b64 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001f02:	e02d      	b.n	8001f60 <HAL_TIM_IC_MspInit+0x10c>
  else if(tim_icHandle->Instance==TIM4)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a1a      	ldr	r2, [pc, #104]	@ (8001f74 <HAL_TIM_IC_MspInit+0x120>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d128      	bne.n	8001f60 <HAL_TIM_IC_MspInit+0x10c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001f0e:	4b16      	ldr	r3, [pc, #88]	@ (8001f68 <HAL_TIM_IC_MspInit+0x114>)
 8001f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f12:	4a15      	ldr	r2, [pc, #84]	@ (8001f68 <HAL_TIM_IC_MspInit+0x114>)
 8001f14:	f043 0304 	orr.w	r3, r3, #4
 8001f18:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f1a:	4b13      	ldr	r3, [pc, #76]	@ (8001f68 <HAL_TIM_IC_MspInit+0x114>)
 8001f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f1e:	f003 0304 	and.w	r3, r3, #4
 8001f22:	60fb      	str	r3, [r7, #12]
 8001f24:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f26:	4b10      	ldr	r3, [pc, #64]	@ (8001f68 <HAL_TIM_IC_MspInit+0x114>)
 8001f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f2a:	4a0f      	ldr	r2, [pc, #60]	@ (8001f68 <HAL_TIM_IC_MspInit+0x114>)
 8001f2c:	f043 0308 	orr.w	r3, r3, #8
 8001f30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f32:	4b0d      	ldr	r3, [pc, #52]	@ (8001f68 <HAL_TIM_IC_MspInit+0x114>)
 8001f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f36:	f003 0308 	and.w	r3, r3, #8
 8001f3a:	60bb      	str	r3, [r7, #8]
 8001f3c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = A_L_Pin|B_L_Pin;
 8001f3e:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8001f42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f44:	2302      	movs	r3, #2
 8001f46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001f50:	2302      	movs	r3, #2
 8001f52:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f54:	f107 031c 	add.w	r3, r7, #28
 8001f58:	4619      	mov	r1, r3
 8001f5a:	4807      	ldr	r0, [pc, #28]	@ (8001f78 <HAL_TIM_IC_MspInit+0x124>)
 8001f5c:	f001 fe02 	bl	8003b64 <HAL_GPIO_Init>
}
 8001f60:	bf00      	nop
 8001f62:	3730      	adds	r7, #48	@ 0x30
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	40023800 	.word	0x40023800
 8001f6c:	40020400 	.word	0x40020400
 8001f70:	40020000 	.word	0x40020000
 8001f74:	40000800 	.word	0x40000800
 8001f78:	40020c00 	.word	0x40020c00

08001f7c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b08c      	sub	sp, #48	@ 0x30
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f84:	f107 031c 	add.w	r3, r7, #28
 8001f88:	2200      	movs	r2, #0
 8001f8a:	601a      	str	r2, [r3, #0]
 8001f8c:	605a      	str	r2, [r3, #4]
 8001f8e:	609a      	str	r2, [r3, #8]
 8001f90:	60da      	str	r2, [r3, #12]
 8001f92:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a3f      	ldr	r2, [pc, #252]	@ (8002098 <HAL_TIM_MspPostInit+0x11c>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d11d      	bne.n	8001fda <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f9e:	4b3f      	ldr	r3, [pc, #252]	@ (800209c <HAL_TIM_MspPostInit+0x120>)
 8001fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fa2:	4a3e      	ldr	r2, [pc, #248]	@ (800209c <HAL_TIM_MspPostInit+0x120>)
 8001fa4:	f043 0310 	orr.w	r3, r3, #16
 8001fa8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001faa:	4b3c      	ldr	r3, [pc, #240]	@ (800209c <HAL_TIM_MspPostInit+0x120>)
 8001fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fae:	f003 0310 	and.w	r3, r3, #16
 8001fb2:	61bb      	str	r3, [r7, #24]
 8001fb4:	69bb      	ldr	r3, [r7, #24]
    PE10     ------> TIM1_CH2N
    PE11     ------> TIM1_CH2
    PE12     ------> TIM1_CH3N
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = PWM1_L_Pin|PWM2_L_Pin|PWM3_L_Pin|PWM4_L_Pin
 8001fb6:	f44f 537c 	mov.w	r3, #16128	@ 0x3f00
 8001fba:	61fb      	str	r3, [r7, #28]
                          |PWM5_L_Pin|PWM6_L_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fbc:	2302      	movs	r3, #2
 8001fbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fcc:	f107 031c 	add.w	r3, r7, #28
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	4833      	ldr	r0, [pc, #204]	@ (80020a0 <HAL_TIM_MspPostInit+0x124>)
 8001fd4:	f001 fdc6 	bl	8003b64 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8001fd8:	e05a      	b.n	8002090 <HAL_TIM_MspPostInit+0x114>
  else if(timHandle->Instance==TIM8)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a31      	ldr	r2, [pc, #196]	@ (80020a4 <HAL_TIM_MspPostInit+0x128>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d155      	bne.n	8002090 <HAL_TIM_MspPostInit+0x114>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fe4:	4b2d      	ldr	r3, [pc, #180]	@ (800209c <HAL_TIM_MspPostInit+0x120>)
 8001fe6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fe8:	4a2c      	ldr	r2, [pc, #176]	@ (800209c <HAL_TIM_MspPostInit+0x120>)
 8001fea:	f043 0301 	orr.w	r3, r3, #1
 8001fee:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ff0:	4b2a      	ldr	r3, [pc, #168]	@ (800209c <HAL_TIM_MspPostInit+0x120>)
 8001ff2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ff4:	f003 0301 	and.w	r3, r3, #1
 8001ff8:	617b      	str	r3, [r7, #20]
 8001ffa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ffc:	4b27      	ldr	r3, [pc, #156]	@ (800209c <HAL_TIM_MspPostInit+0x120>)
 8001ffe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002000:	4a26      	ldr	r2, [pc, #152]	@ (800209c <HAL_TIM_MspPostInit+0x120>)
 8002002:	f043 0302 	orr.w	r3, r3, #2
 8002006:	6313      	str	r3, [r2, #48]	@ 0x30
 8002008:	4b24      	ldr	r3, [pc, #144]	@ (800209c <HAL_TIM_MspPostInit+0x120>)
 800200a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800200c:	f003 0302 	and.w	r3, r3, #2
 8002010:	613b      	str	r3, [r7, #16]
 8002012:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002014:	4b21      	ldr	r3, [pc, #132]	@ (800209c <HAL_TIM_MspPostInit+0x120>)
 8002016:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002018:	4a20      	ldr	r2, [pc, #128]	@ (800209c <HAL_TIM_MspPostInit+0x120>)
 800201a:	f043 0304 	orr.w	r3, r3, #4
 800201e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002020:	4b1e      	ldr	r3, [pc, #120]	@ (800209c <HAL_TIM_MspPostInit+0x120>)
 8002022:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002024:	f003 0304 	and.w	r3, r3, #4
 8002028:	60fb      	str	r3, [r7, #12]
 800202a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWM1_R_Pin;
 800202c:	2320      	movs	r3, #32
 800202e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002030:	2302      	movs	r3, #2
 8002032:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002034:	2300      	movs	r3, #0
 8002036:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002038:	2300      	movs	r3, #0
 800203a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800203c:	2303      	movs	r3, #3
 800203e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(PWM1_R_GPIO_Port, &GPIO_InitStruct);
 8002040:	f107 031c 	add.w	r3, r7, #28
 8002044:	4619      	mov	r1, r3
 8002046:	4818      	ldr	r0, [pc, #96]	@ (80020a8 <HAL_TIM_MspPostInit+0x12c>)
 8002048:	f001 fd8c 	bl	8003b64 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PWM3_R_Pin|PWM5_R_Pin;
 800204c:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002050:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002052:	2302      	movs	r3, #2
 8002054:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002056:	2300      	movs	r3, #0
 8002058:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800205a:	2300      	movs	r3, #0
 800205c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800205e:	2303      	movs	r3, #3
 8002060:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002062:	f107 031c 	add.w	r3, r7, #28
 8002066:	4619      	mov	r1, r3
 8002068:	4810      	ldr	r0, [pc, #64]	@ (80020ac <HAL_TIM_MspPostInit+0x130>)
 800206a:	f001 fd7b 	bl	8003b64 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PWM2_R_Pin|PWM4_R_Pin|PWM6_R_Pin;
 800206e:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8002072:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002074:	2302      	movs	r3, #2
 8002076:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002078:	2300      	movs	r3, #0
 800207a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800207c:	2300      	movs	r3, #0
 800207e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002080:	2303      	movs	r3, #3
 8002082:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002084:	f107 031c 	add.w	r3, r7, #28
 8002088:	4619      	mov	r1, r3
 800208a:	4809      	ldr	r0, [pc, #36]	@ (80020b0 <HAL_TIM_MspPostInit+0x134>)
 800208c:	f001 fd6a 	bl	8003b64 <HAL_GPIO_Init>
}
 8002090:	bf00      	nop
 8002092:	3730      	adds	r7, #48	@ 0x30
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}
 8002098:	40010000 	.word	0x40010000
 800209c:	40023800 	.word	0x40023800
 80020a0:	40021000 	.word	0x40021000
 80020a4:	40010400 	.word	0x40010400
 80020a8:	40020000 	.word	0x40020000
 80020ac:	40020400 	.word	0x40020400
 80020b0:	40020800 	.word	0x40020800

080020b4 <MX_USB_OTG_FS_USB_Init>:
/* USER CODE END 0 */

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_USB_Init(void)
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 1 */
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80020b8:	bf00      	nop
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr
	...

080020c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80020c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80020fc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80020c8:	480d      	ldr	r0, [pc, #52]	@ (8002100 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80020ca:	490e      	ldr	r1, [pc, #56]	@ (8002104 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80020cc:	4a0e      	ldr	r2, [pc, #56]	@ (8002108 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80020ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020d0:	e002      	b.n	80020d8 <LoopCopyDataInit>

080020d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020d6:	3304      	adds	r3, #4

080020d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020dc:	d3f9      	bcc.n	80020d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020de:	4a0b      	ldr	r2, [pc, #44]	@ (800210c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80020e0:	4c0b      	ldr	r4, [pc, #44]	@ (8002110 <LoopFillZerobss+0x26>)
  movs r3, #0
 80020e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020e4:	e001      	b.n	80020ea <LoopFillZerobss>

080020e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020e8:	3204      	adds	r2, #4

080020ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020ec:	d3fb      	bcc.n	80020e6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80020ee:	f7ff fbbd 	bl	800186c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80020f2:	f004 fd25 	bl	8006b40 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80020f6:	f7ff fa0d 	bl	8001514 <main>
  bx  lr    
 80020fa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80020fc:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002100:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002104:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8002108:	08008280 	.word	0x08008280
  ldr r2, =_sbss
 800210c:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8002110:	20000688 	.word	0x20000688

08002114 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002114:	e7fe      	b.n	8002114 <ADC_IRQHandler>

08002116 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002116:	b580      	push	{r7, lr}
 8002118:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800211a:	2003      	movs	r0, #3
 800211c:	f001 f88a 	bl	8003234 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002120:	200f      	movs	r0, #15
 8002122:	f000 f805 	bl	8002130 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002126:	f7ff facf 	bl	80016c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800212a:	2300      	movs	r3, #0
}
 800212c:	4618      	mov	r0, r3
 800212e:	bd80      	pop	{r7, pc}

08002130 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b082      	sub	sp, #8
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002138:	4b12      	ldr	r3, [pc, #72]	@ (8002184 <HAL_InitTick+0x54>)
 800213a:	681a      	ldr	r2, [r3, #0]
 800213c:	4b12      	ldr	r3, [pc, #72]	@ (8002188 <HAL_InitTick+0x58>)
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	4619      	mov	r1, r3
 8002142:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002146:	fbb3 f3f1 	udiv	r3, r3, r1
 800214a:	fbb2 f3f3 	udiv	r3, r2, r3
 800214e:	4618      	mov	r0, r3
 8002150:	f001 f8a5 	bl	800329e <HAL_SYSTICK_Config>
 8002154:	4603      	mov	r3, r0
 8002156:	2b00      	cmp	r3, #0
 8002158:	d001      	beq.n	800215e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800215a:	2301      	movs	r3, #1
 800215c:	e00e      	b.n	800217c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2b0f      	cmp	r3, #15
 8002162:	d80a      	bhi.n	800217a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002164:	2200      	movs	r2, #0
 8002166:	6879      	ldr	r1, [r7, #4]
 8002168:	f04f 30ff 	mov.w	r0, #4294967295
 800216c:	f001 f86d 	bl	800324a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002170:	4a06      	ldr	r2, [pc, #24]	@ (800218c <HAL_InitTick+0x5c>)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002176:	2300      	movs	r3, #0
 8002178:	e000      	b.n	800217c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800217a:	2301      	movs	r3, #1
}
 800217c:	4618      	mov	r0, r3
 800217e:	3708      	adds	r7, #8
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	20000028 	.word	0x20000028
 8002188:	20000030 	.word	0x20000030
 800218c:	2000002c 	.word	0x2000002c

08002190 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002190:	b480      	push	{r7}
 8002192:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002194:	4b06      	ldr	r3, [pc, #24]	@ (80021b0 <HAL_IncTick+0x20>)
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	461a      	mov	r2, r3
 800219a:	4b06      	ldr	r3, [pc, #24]	@ (80021b4 <HAL_IncTick+0x24>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4413      	add	r3, r2
 80021a0:	4a04      	ldr	r2, [pc, #16]	@ (80021b4 <HAL_IncTick+0x24>)
 80021a2:	6013      	str	r3, [r2, #0]
}
 80021a4:	bf00      	nop
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr
 80021ae:	bf00      	nop
 80021b0:	20000030 	.word	0x20000030
 80021b4:	2000054c 	.word	0x2000054c

080021b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021b8:	b480      	push	{r7}
 80021ba:	af00      	add	r7, sp, #0
  return uwTick;
 80021bc:	4b03      	ldr	r3, [pc, #12]	@ (80021cc <HAL_GetTick+0x14>)
 80021be:	681b      	ldr	r3, [r3, #0]
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr
 80021ca:	bf00      	nop
 80021cc:	2000054c 	.word	0x2000054c

080021d0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b084      	sub	sp, #16
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021d8:	2300      	movs	r3, #0
 80021da:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d101      	bne.n	80021e6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e031      	b.n	800224a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d109      	bne.n	8002202 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80021ee:	6878      	ldr	r0, [r7, #4]
 80021f0:	f7fe fd8c 	bl	8000d0c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2200      	movs	r2, #0
 80021f8:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2200      	movs	r2, #0
 80021fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002206:	f003 0310 	and.w	r3, r3, #16
 800220a:	2b00      	cmp	r3, #0
 800220c:	d116      	bne.n	800223c <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002212:	4b10      	ldr	r3, [pc, #64]	@ (8002254 <HAL_ADC_Init+0x84>)
 8002214:	4013      	ands	r3, r2
 8002216:	f043 0202 	orr.w	r2, r3, #2
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	f000 fa88 	bl	8002734 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2200      	movs	r2, #0
 8002228:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800222e:	f023 0303 	bic.w	r3, r3, #3
 8002232:	f043 0201 	orr.w	r2, r3, #1
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	641a      	str	r2, [r3, #64]	@ 0x40
 800223a:	e001      	b.n	8002240 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2200      	movs	r2, #0
 8002244:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002248:	7bfb      	ldrb	r3, [r7, #15]
}
 800224a:	4618      	mov	r0, r3
 800224c:	3710      	adds	r7, #16
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	ffffeefd 	.word	0xffffeefd

08002258 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b086      	sub	sp, #24
 800225c:	af00      	add	r7, sp, #0
 800225e:	60f8      	str	r0, [r7, #12]
 8002260:	60b9      	str	r1, [r7, #8]
 8002262:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0;
 8002264:	2300      	movs	r3, #0
 8002266:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800226e:	2b01      	cmp	r3, #1
 8002270:	d101      	bne.n	8002276 <HAL_ADC_Start_DMA+0x1e>
 8002272:	2302      	movs	r3, #2
 8002274:	e0d4      	b.n	8002420 <HAL_ADC_Start_DMA+0x1c8>
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	2201      	movs	r2, #1
 800227a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	f003 0301 	and.w	r3, r3, #1
 8002288:	2b01      	cmp	r3, #1
 800228a:	d018      	beq.n	80022be <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	689a      	ldr	r2, [r3, #8]
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f042 0201 	orr.w	r2, r2, #1
 800229a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800229c:	4b62      	ldr	r3, [pc, #392]	@ (8002428 <HAL_ADC_Start_DMA+0x1d0>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a62      	ldr	r2, [pc, #392]	@ (800242c <HAL_ADC_Start_DMA+0x1d4>)
 80022a2:	fba2 2303 	umull	r2, r3, r2, r3
 80022a6:	0c9a      	lsrs	r2, r3, #18
 80022a8:	4613      	mov	r3, r2
 80022aa:	005b      	lsls	r3, r3, #1
 80022ac:	4413      	add	r3, r2
 80022ae:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 80022b0:	e002      	b.n	80022b8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	3b01      	subs	r3, #1
 80022b6:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 80022b8:	697b      	ldr	r3, [r7, #20]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d1f9      	bne.n	80022b2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	f003 0301 	and.w	r3, r3, #1
 80022c8:	2b01      	cmp	r3, #1
 80022ca:	f040 809c 	bne.w	8002406 <HAL_ADC_Start_DMA+0x1ae>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80022d2:	4b57      	ldr	r3, [pc, #348]	@ (8002430 <HAL_ADC_Start_DMA+0x1d8>)
 80022d4:	4013      	ands	r3, r2
 80022d6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d007      	beq.n	80022fc <HAL_ADC_Start_DMA+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80022f4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002300:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002304:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002308:	d106      	bne.n	8002318 <HAL_ADC_Start_DMA+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800230e:	f023 0206 	bic.w	r2, r3, #6
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	645a      	str	r2, [r3, #68]	@ 0x44
 8002316:	e002      	b.n	800231e <HAL_ADC_Start_DMA+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	2200      	movs	r2, #0
 800231c:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2200      	movs	r2, #0
 8002322:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800232a:	4a42      	ldr	r2, [pc, #264]	@ (8002434 <HAL_ADC_Start_DMA+0x1dc>)
 800232c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002332:	4a41      	ldr	r2, [pc, #260]	@ (8002438 <HAL_ADC_Start_DMA+0x1e0>)
 8002334:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800233a:	4a40      	ldr	r2, [pc, #256]	@ (800243c <HAL_ADC_Start_DMA+0x1e4>)
 800233c:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002346:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	685a      	ldr	r2, [r3, #4]
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002356:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	689a      	ldr	r2, [r3, #8]
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002366:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	334c      	adds	r3, #76	@ 0x4c
 8002372:	4619      	mov	r1, r3
 8002374:	68ba      	ldr	r2, [r7, #8]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	f001 f92a 	bl	80035d0 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800237c:	4b30      	ldr	r3, [pc, #192]	@ (8002440 <HAL_ADC_Start_DMA+0x1e8>)
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f003 031f 	and.w	r3, r3, #31
 8002384:	2b00      	cmp	r3, #0
 8002386:	d10f      	bne.n	80023a8 <HAL_ADC_Start_DMA+0x150>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	689b      	ldr	r3, [r3, #8]
 800238e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002392:	2b00      	cmp	r3, #0
 8002394:	d143      	bne.n	800241e <HAL_ADC_Start_DMA+0x1c6>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	689a      	ldr	r2, [r3, #8]
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80023a4:	609a      	str	r2, [r3, #8]
 80023a6:	e03a      	b.n	800241e <HAL_ADC_Start_DMA+0x1c6>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a25      	ldr	r2, [pc, #148]	@ (8002444 <HAL_ADC_Start_DMA+0x1ec>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d10e      	bne.n	80023d0 <HAL_ADC_Start_DMA+0x178>
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	689b      	ldr	r3, [r3, #8]
 80023b8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d107      	bne.n	80023d0 <HAL_ADC_Start_DMA+0x178>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	689a      	ldr	r2, [r3, #8]
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80023ce:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80023d0:	4b1b      	ldr	r3, [pc, #108]	@ (8002440 <HAL_ADC_Start_DMA+0x1e8>)
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	f003 0310 	and.w	r3, r3, #16
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d120      	bne.n	800241e <HAL_ADC_Start_DMA+0x1c6>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a19      	ldr	r2, [pc, #100]	@ (8002448 <HAL_ADC_Start_DMA+0x1f0>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d11b      	bne.n	800241e <HAL_ADC_Start_DMA+0x1c6>
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	689b      	ldr	r3, [r3, #8]
 80023ec:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d114      	bne.n	800241e <HAL_ADC_Start_DMA+0x1c6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	689a      	ldr	r2, [r3, #8]
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002402:	609a      	str	r2, [r3, #8]
 8002404:	e00b      	b.n	800241e <HAL_ADC_Start_DMA+0x1c6>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800240a:	f043 0210 	orr.w	r2, r3, #16
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002416:	f043 0201 	orr.w	r2, r3, #1
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800241e:	2300      	movs	r3, #0
}
 8002420:	4618      	mov	r0, r3
 8002422:	3718      	adds	r7, #24
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}
 8002428:	20000028 	.word	0x20000028
 800242c:	431bde83 	.word	0x431bde83
 8002430:	fffff8fe 	.word	0xfffff8fe
 8002434:	08002929 	.word	0x08002929
 8002438:	080029e3 	.word	0x080029e3
 800243c:	080029ff 	.word	0x080029ff
 8002440:	40012300 	.word	0x40012300
 8002444:	40012000 	.word	0x40012000
 8002448:	40012200 	.word	0x40012200

0800244c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800244c:	b480      	push	{r7}
 800244e:	b083      	sub	sp, #12
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002454:	bf00      	nop
 8002456:	370c      	adds	r7, #12
 8002458:	46bd      	mov	sp, r7
 800245a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245e:	4770      	bx	lr

08002460 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002460:	b480      	push	{r7}
 8002462:	b083      	sub	sp, #12
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002468:	bf00      	nop
 800246a:	370c      	adds	r7, #12
 800246c:	46bd      	mov	sp, r7
 800246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002472:	4770      	bx	lr

08002474 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800247c:	bf00      	nop
 800247e:	370c      	adds	r7, #12
 8002480:	46bd      	mov	sp, r7
 8002482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002486:	4770      	bx	lr

08002488 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002488:	b480      	push	{r7}
 800248a:	b085      	sub	sp, #20
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
 8002490:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8002492:	2300      	movs	r3, #0
 8002494:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800249c:	2b01      	cmp	r3, #1
 800249e:	d101      	bne.n	80024a4 <HAL_ADC_ConfigChannel+0x1c>
 80024a0:	2302      	movs	r3, #2
 80024a2:	e136      	b.n	8002712 <HAL_ADC_ConfigChannel+0x28a>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2201      	movs	r2, #1
 80024a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	2b09      	cmp	r3, #9
 80024b2:	d93a      	bls.n	800252a <HAL_ADC_ConfigChannel+0xa2>
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80024bc:	d035      	beq.n	800252a <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	68d9      	ldr	r1, [r3, #12]
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	b29b      	uxth	r3, r3
 80024ca:	461a      	mov	r2, r3
 80024cc:	4613      	mov	r3, r2
 80024ce:	005b      	lsls	r3, r3, #1
 80024d0:	4413      	add	r3, r2
 80024d2:	3b1e      	subs	r3, #30
 80024d4:	2207      	movs	r2, #7
 80024d6:	fa02 f303 	lsl.w	r3, r2, r3
 80024da:	43da      	mvns	r2, r3
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	400a      	ands	r2, r1
 80024e2:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a8d      	ldr	r2, [pc, #564]	@ (8002720 <HAL_ADC_ConfigChannel+0x298>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d10a      	bne.n	8002504 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	68d9      	ldr	r1, [r3, #12]
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	061a      	lsls	r2, r3, #24
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	430a      	orrs	r2, r1
 8002500:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002502:	e035      	b.n	8002570 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	68d9      	ldr	r1, [r3, #12]
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	689a      	ldr	r2, [r3, #8]
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	b29b      	uxth	r3, r3
 8002514:	4618      	mov	r0, r3
 8002516:	4603      	mov	r3, r0
 8002518:	005b      	lsls	r3, r3, #1
 800251a:	4403      	add	r3, r0
 800251c:	3b1e      	subs	r3, #30
 800251e:	409a      	lsls	r2, r3
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	430a      	orrs	r2, r1
 8002526:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002528:	e022      	b.n	8002570 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	6919      	ldr	r1, [r3, #16]
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	b29b      	uxth	r3, r3
 8002536:	461a      	mov	r2, r3
 8002538:	4613      	mov	r3, r2
 800253a:	005b      	lsls	r3, r3, #1
 800253c:	4413      	add	r3, r2
 800253e:	2207      	movs	r2, #7
 8002540:	fa02 f303 	lsl.w	r3, r2, r3
 8002544:	43da      	mvns	r2, r3
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	400a      	ands	r2, r1
 800254c:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	6919      	ldr	r1, [r3, #16]
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	689a      	ldr	r2, [r3, #8]
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	b29b      	uxth	r3, r3
 800255e:	4618      	mov	r0, r3
 8002560:	4603      	mov	r3, r0
 8002562:	005b      	lsls	r3, r3, #1
 8002564:	4403      	add	r3, r0
 8002566:	409a      	lsls	r2, r3
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	430a      	orrs	r2, r1
 800256e:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	2b06      	cmp	r3, #6
 8002576:	d824      	bhi.n	80025c2 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	685a      	ldr	r2, [r3, #4]
 8002582:	4613      	mov	r3, r2
 8002584:	009b      	lsls	r3, r3, #2
 8002586:	4413      	add	r3, r2
 8002588:	3b05      	subs	r3, #5
 800258a:	221f      	movs	r2, #31
 800258c:	fa02 f303 	lsl.w	r3, r2, r3
 8002590:	43da      	mvns	r2, r3
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	400a      	ands	r2, r1
 8002598:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	b29b      	uxth	r3, r3
 80025a6:	4618      	mov	r0, r3
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	685a      	ldr	r2, [r3, #4]
 80025ac:	4613      	mov	r3, r2
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	4413      	add	r3, r2
 80025b2:	3b05      	subs	r3, #5
 80025b4:	fa00 f203 	lsl.w	r2, r0, r3
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	430a      	orrs	r2, r1
 80025be:	635a      	str	r2, [r3, #52]	@ 0x34
 80025c0:	e04c      	b.n	800265c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	2b0c      	cmp	r3, #12
 80025c8:	d824      	bhi.n	8002614 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	685a      	ldr	r2, [r3, #4]
 80025d4:	4613      	mov	r3, r2
 80025d6:	009b      	lsls	r3, r3, #2
 80025d8:	4413      	add	r3, r2
 80025da:	3b23      	subs	r3, #35	@ 0x23
 80025dc:	221f      	movs	r2, #31
 80025de:	fa02 f303 	lsl.w	r3, r2, r3
 80025e2:	43da      	mvns	r2, r3
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	400a      	ands	r2, r1
 80025ea:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	b29b      	uxth	r3, r3
 80025f8:	4618      	mov	r0, r3
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	685a      	ldr	r2, [r3, #4]
 80025fe:	4613      	mov	r3, r2
 8002600:	009b      	lsls	r3, r3, #2
 8002602:	4413      	add	r3, r2
 8002604:	3b23      	subs	r3, #35	@ 0x23
 8002606:	fa00 f203 	lsl.w	r2, r0, r3
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	430a      	orrs	r2, r1
 8002610:	631a      	str	r2, [r3, #48]	@ 0x30
 8002612:	e023      	b.n	800265c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	685a      	ldr	r2, [r3, #4]
 800261e:	4613      	mov	r3, r2
 8002620:	009b      	lsls	r3, r3, #2
 8002622:	4413      	add	r3, r2
 8002624:	3b41      	subs	r3, #65	@ 0x41
 8002626:	221f      	movs	r2, #31
 8002628:	fa02 f303 	lsl.w	r3, r2, r3
 800262c:	43da      	mvns	r2, r3
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	400a      	ands	r2, r1
 8002634:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	b29b      	uxth	r3, r3
 8002642:	4618      	mov	r0, r3
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	685a      	ldr	r2, [r3, #4]
 8002648:	4613      	mov	r3, r2
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	4413      	add	r3, r2
 800264e:	3b41      	subs	r3, #65	@ 0x41
 8002650:	fa00 f203 	lsl.w	r2, r0, r3
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	430a      	orrs	r2, r1
 800265a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a30      	ldr	r2, [pc, #192]	@ (8002724 <HAL_ADC_ConfigChannel+0x29c>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d10a      	bne.n	800267c <HAL_ADC_ConfigChannel+0x1f4>
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800266e:	d105      	bne.n	800267c <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8002670:	4b2d      	ldr	r3, [pc, #180]	@ (8002728 <HAL_ADC_ConfigChannel+0x2a0>)
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	4a2c      	ldr	r2, [pc, #176]	@ (8002728 <HAL_ADC_ConfigChannel+0x2a0>)
 8002676:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800267a:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a28      	ldr	r2, [pc, #160]	@ (8002724 <HAL_ADC_ConfigChannel+0x29c>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d10f      	bne.n	80026a6 <HAL_ADC_ConfigChannel+0x21e>
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	2b12      	cmp	r3, #18
 800268c:	d10b      	bne.n	80026a6 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 800268e:	4b26      	ldr	r3, [pc, #152]	@ (8002728 <HAL_ADC_ConfigChannel+0x2a0>)
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	4a25      	ldr	r2, [pc, #148]	@ (8002728 <HAL_ADC_ConfigChannel+0x2a0>)
 8002694:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002698:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800269a:	4b23      	ldr	r3, [pc, #140]	@ (8002728 <HAL_ADC_ConfigChannel+0x2a0>)
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	4a22      	ldr	r2, [pc, #136]	@ (8002728 <HAL_ADC_ConfigChannel+0x2a0>)
 80026a0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80026a4:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a1e      	ldr	r2, [pc, #120]	@ (8002724 <HAL_ADC_ConfigChannel+0x29c>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d12b      	bne.n	8002708 <HAL_ADC_ConfigChannel+0x280>
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a1a      	ldr	r2, [pc, #104]	@ (8002720 <HAL_ADC_ConfigChannel+0x298>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d003      	beq.n	80026c2 <HAL_ADC_ConfigChannel+0x23a>
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	2b11      	cmp	r3, #17
 80026c0:	d122      	bne.n	8002708 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 80026c2:	4b19      	ldr	r3, [pc, #100]	@ (8002728 <HAL_ADC_ConfigChannel+0x2a0>)
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	4a18      	ldr	r2, [pc, #96]	@ (8002728 <HAL_ADC_ConfigChannel+0x2a0>)
 80026c8:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80026cc:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80026ce:	4b16      	ldr	r3, [pc, #88]	@ (8002728 <HAL_ADC_ConfigChannel+0x2a0>)
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	4a15      	ldr	r2, [pc, #84]	@ (8002728 <HAL_ADC_ConfigChannel+0x2a0>)
 80026d4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80026d8:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a10      	ldr	r2, [pc, #64]	@ (8002720 <HAL_ADC_ConfigChannel+0x298>)
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d111      	bne.n	8002708 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80026e4:	4b11      	ldr	r3, [pc, #68]	@ (800272c <HAL_ADC_ConfigChannel+0x2a4>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a11      	ldr	r2, [pc, #68]	@ (8002730 <HAL_ADC_ConfigChannel+0x2a8>)
 80026ea:	fba2 2303 	umull	r2, r3, r2, r3
 80026ee:	0c9a      	lsrs	r2, r3, #18
 80026f0:	4613      	mov	r3, r2
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	4413      	add	r3, r2
 80026f6:	005b      	lsls	r3, r3, #1
 80026f8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80026fa:	e002      	b.n	8002702 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	3b01      	subs	r3, #1
 8002700:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d1f9      	bne.n	80026fc <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2200      	movs	r2, #0
 800270c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002710:	2300      	movs	r3, #0
}
 8002712:	4618      	mov	r0, r3
 8002714:	3714      	adds	r7, #20
 8002716:	46bd      	mov	sp, r7
 8002718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271c:	4770      	bx	lr
 800271e:	bf00      	nop
 8002720:	10000012 	.word	0x10000012
 8002724:	40012000 	.word	0x40012000
 8002728:	40012300 	.word	0x40012300
 800272c:	20000028 	.word	0x20000028
 8002730:	431bde83 	.word	0x431bde83

08002734 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800273c:	4b78      	ldr	r3, [pc, #480]	@ (8002920 <ADC_Init+0x1ec>)
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	4a77      	ldr	r2, [pc, #476]	@ (8002920 <ADC_Init+0x1ec>)
 8002742:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8002746:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002748:	4b75      	ldr	r3, [pc, #468]	@ (8002920 <ADC_Init+0x1ec>)
 800274a:	685a      	ldr	r2, [r3, #4]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	4973      	ldr	r1, [pc, #460]	@ (8002920 <ADC_Init+0x1ec>)
 8002752:	4313      	orrs	r3, r2
 8002754:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	685a      	ldr	r2, [r3, #4]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002764:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	6859      	ldr	r1, [r3, #4]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	691b      	ldr	r3, [r3, #16]
 8002770:	021a      	lsls	r2, r3, #8
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	430a      	orrs	r2, r1
 8002778:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	685a      	ldr	r2, [r3, #4]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002788:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	6859      	ldr	r1, [r3, #4]
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	689a      	ldr	r2, [r3, #8]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	430a      	orrs	r2, r1
 800279a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	689a      	ldr	r2, [r3, #8]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80027aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	6899      	ldr	r1, [r3, #8]
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	68da      	ldr	r2, [r3, #12]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	430a      	orrs	r2, r1
 80027bc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027c2:	4a58      	ldr	r2, [pc, #352]	@ (8002924 <ADC_Init+0x1f0>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d022      	beq.n	800280e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	689a      	ldr	r2, [r3, #8]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80027d6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	6899      	ldr	r1, [r3, #8]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	430a      	orrs	r2, r1
 80027e8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	689a      	ldr	r2, [r3, #8]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80027f8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	6899      	ldr	r1, [r3, #8]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	430a      	orrs	r2, r1
 800280a:	609a      	str	r2, [r3, #8]
 800280c:	e00f      	b.n	800282e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	689a      	ldr	r2, [r3, #8]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800281c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	689a      	ldr	r2, [r3, #8]
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800282c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	689a      	ldr	r2, [r3, #8]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f022 0202 	bic.w	r2, r2, #2
 800283c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	6899      	ldr	r1, [r3, #8]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	699b      	ldr	r3, [r3, #24]
 8002848:	005a      	lsls	r2, r3, #1
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	430a      	orrs	r2, r1
 8002850:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d01b      	beq.n	8002894 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	685a      	ldr	r2, [r3, #4]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800286a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	685a      	ldr	r2, [r3, #4]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800287a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	6859      	ldr	r1, [r3, #4]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002886:	3b01      	subs	r3, #1
 8002888:	035a      	lsls	r2, r3, #13
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	430a      	orrs	r2, r1
 8002890:	605a      	str	r2, [r3, #4]
 8002892:	e007      	b.n	80028a4 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	685a      	ldr	r2, [r3, #4]
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80028a2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80028b2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	69db      	ldr	r3, [r3, #28]
 80028be:	3b01      	subs	r3, #1
 80028c0:	051a      	lsls	r2, r3, #20
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	430a      	orrs	r2, r1
 80028c8:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	689a      	ldr	r2, [r3, #8]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80028d8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	6899      	ldr	r1, [r3, #8]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80028e6:	025a      	lsls	r2, r3, #9
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	430a      	orrs	r2, r1
 80028ee:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	689a      	ldr	r2, [r3, #8]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80028fe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	6899      	ldr	r1, [r3, #8]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	695b      	ldr	r3, [r3, #20]
 800290a:	029a      	lsls	r2, r3, #10
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	430a      	orrs	r2, r1
 8002912:	609a      	str	r2, [r3, #8]
}
 8002914:	bf00      	nop
 8002916:	370c      	adds	r7, #12
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr
 8002920:	40012300 	.word	0x40012300
 8002924:	0f000001 	.word	0x0f000001

08002928 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b084      	sub	sp, #16
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002934:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800293a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800293e:	2b00      	cmp	r3, #0
 8002940:	d13c      	bne.n	80029bc <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002946:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002958:	2b00      	cmp	r3, #0
 800295a:	d12b      	bne.n	80029b4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002960:	2b00      	cmp	r3, #0
 8002962:	d127      	bne.n	80029b4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800296a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800296e:	2b00      	cmp	r3, #0
 8002970:	d006      	beq.n	8002980 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800297c:	2b00      	cmp	r3, #0
 800297e:	d119      	bne.n	80029b4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	685a      	ldr	r2, [r3, #4]
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f022 0220 	bic.w	r2, r2, #32
 800298e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002994:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d105      	bne.n	80029b4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ac:	f043 0201 	orr.w	r2, r3, #1
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80029b4:	68f8      	ldr	r0, [r7, #12]
 80029b6:	f7ff fd49 	bl	800244c <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80029ba:	e00e      	b.n	80029da <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029c0:	f003 0310 	and.w	r3, r3, #16
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d003      	beq.n	80029d0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80029c8:	68f8      	ldr	r0, [r7, #12]
 80029ca:	f7ff fd53 	bl	8002474 <HAL_ADC_ErrorCallback>
}
 80029ce:	e004      	b.n	80029da <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029d6:	6878      	ldr	r0, [r7, #4]
 80029d8:	4798      	blx	r3
}
 80029da:	bf00      	nop
 80029dc:	3710      	adds	r7, #16
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}

080029e2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80029e2:	b580      	push	{r7, lr}
 80029e4:	b084      	sub	sp, #16
 80029e6:	af00      	add	r7, sp, #0
 80029e8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029ee:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80029f0:	68f8      	ldr	r0, [r7, #12]
 80029f2:	f7ff fd35 	bl	8002460 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80029f6:	bf00      	nop
 80029f8:	3710      	adds	r7, #16
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}

080029fe <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80029fe:	b580      	push	{r7, lr}
 8002a00:	b084      	sub	sp, #16
 8002a02:	af00      	add	r7, sp, #0
 8002a04:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a0a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	2240      	movs	r2, #64	@ 0x40
 8002a10:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a16:	f043 0204 	orr.w	r2, r3, #4
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002a1e:	68f8      	ldr	r0, [r7, #12]
 8002a20:	f7ff fd28 	bl	8002474 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002a24:	bf00      	nop
 8002a26:	3710      	adds	r7, #16
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}

08002a2c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b084      	sub	sp, #16
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d101      	bne.n	8002a3e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e0ed      	b.n	8002c1a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d102      	bne.n	8002a50 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002a4a:	6878      	ldr	r0, [r7, #4]
 8002a4c:	f7fe fab2 	bl	8000fb4 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f042 0201 	orr.w	r2, r2, #1
 8002a5e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a60:	f7ff fbaa 	bl	80021b8 <HAL_GetTick>
 8002a64:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002a66:	e012      	b.n	8002a8e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002a68:	f7ff fba6 	bl	80021b8 <HAL_GetTick>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	1ad3      	subs	r3, r2, r3
 8002a72:	2b0a      	cmp	r3, #10
 8002a74:	d90b      	bls.n	8002a8e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a7a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2205      	movs	r2, #5
 8002a86:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e0c5      	b.n	8002c1a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f003 0301 	and.w	r3, r3, #1
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d0e5      	beq.n	8002a68 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f022 0202 	bic.w	r2, r2, #2
 8002aaa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002aac:	f7ff fb84 	bl	80021b8 <HAL_GetTick>
 8002ab0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002ab2:	e012      	b.n	8002ada <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002ab4:	f7ff fb80 	bl	80021b8 <HAL_GetTick>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	2b0a      	cmp	r3, #10
 8002ac0:	d90b      	bls.n	8002ada <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ac6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2205      	movs	r2, #5
 8002ad2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e09f      	b.n	8002c1a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	f003 0302 	and.w	r3, r3, #2
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d1e5      	bne.n	8002ab4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	7e1b      	ldrb	r3, [r3, #24]
 8002aec:	2b01      	cmp	r3, #1
 8002aee:	d108      	bne.n	8002b02 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002afe:	601a      	str	r2, [r3, #0]
 8002b00:	e007      	b.n	8002b12 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002b10:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	7e5b      	ldrb	r3, [r3, #25]
 8002b16:	2b01      	cmp	r3, #1
 8002b18:	d108      	bne.n	8002b2c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	681a      	ldr	r2, [r3, #0]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002b28:	601a      	str	r2, [r3, #0]
 8002b2a:	e007      	b.n	8002b3c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	681a      	ldr	r2, [r3, #0]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002b3a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	7e9b      	ldrb	r3, [r3, #26]
 8002b40:	2b01      	cmp	r3, #1
 8002b42:	d108      	bne.n	8002b56 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f042 0220 	orr.w	r2, r2, #32
 8002b52:	601a      	str	r2, [r3, #0]
 8002b54:	e007      	b.n	8002b66 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f022 0220 	bic.w	r2, r2, #32
 8002b64:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	7edb      	ldrb	r3, [r3, #27]
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	d108      	bne.n	8002b80 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f022 0210 	bic.w	r2, r2, #16
 8002b7c:	601a      	str	r2, [r3, #0]
 8002b7e:	e007      	b.n	8002b90 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	681a      	ldr	r2, [r3, #0]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f042 0210 	orr.w	r2, r2, #16
 8002b8e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	7f1b      	ldrb	r3, [r3, #28]
 8002b94:	2b01      	cmp	r3, #1
 8002b96:	d108      	bne.n	8002baa <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f042 0208 	orr.w	r2, r2, #8
 8002ba6:	601a      	str	r2, [r3, #0]
 8002ba8:	e007      	b.n	8002bba <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	681a      	ldr	r2, [r3, #0]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f022 0208 	bic.w	r2, r2, #8
 8002bb8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	7f5b      	ldrb	r3, [r3, #29]
 8002bbe:	2b01      	cmp	r3, #1
 8002bc0:	d108      	bne.n	8002bd4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f042 0204 	orr.w	r2, r2, #4
 8002bd0:	601a      	str	r2, [r3, #0]
 8002bd2:	e007      	b.n	8002be4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	681a      	ldr	r2, [r3, #0]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f022 0204 	bic.w	r2, r2, #4
 8002be2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	689a      	ldr	r2, [r3, #8]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	68db      	ldr	r3, [r3, #12]
 8002bec:	431a      	orrs	r2, r3
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	691b      	ldr	r3, [r3, #16]
 8002bf2:	431a      	orrs	r2, r3
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	695b      	ldr	r3, [r3, #20]
 8002bf8:	ea42 0103 	orr.w	r1, r2, r3
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	1e5a      	subs	r2, r3, #1
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	430a      	orrs	r2, r1
 8002c08:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2201      	movs	r2, #1
 8002c14:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002c18:	2300      	movs	r3, #0
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	3710      	adds	r7, #16
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}

08002c22 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002c22:	b580      	push	{r7, lr}
 8002c24:	b08a      	sub	sp, #40	@ 0x28
 8002c26:	af00      	add	r7, sp, #0
 8002c28:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	695b      	ldr	r3, [r3, #20]
 8002c34:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	691b      	ldr	r3, [r3, #16]
 8002c54:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	699b      	ldr	r3, [r3, #24]
 8002c5c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002c5e:	6a3b      	ldr	r3, [r7, #32]
 8002c60:	f003 0301 	and.w	r3, r3, #1
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d07c      	beq.n	8002d62 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002c68:	69bb      	ldr	r3, [r7, #24]
 8002c6a:	f003 0301 	and.w	r3, r3, #1
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d023      	beq.n	8002cba <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	2201      	movs	r2, #1
 8002c78:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002c7a:	69bb      	ldr	r3, [r7, #24]
 8002c7c:	f003 0302 	and.w	r3, r3, #2
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d003      	beq.n	8002c8c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002c84:	6878      	ldr	r0, [r7, #4]
 8002c86:	f000 f983 	bl	8002f90 <HAL_CAN_TxMailbox0CompleteCallback>
 8002c8a:	e016      	b.n	8002cba <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002c8c:	69bb      	ldr	r3, [r7, #24]
 8002c8e:	f003 0304 	and.w	r3, r3, #4
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d004      	beq.n	8002ca0 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c98:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002c9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c9e:	e00c      	b.n	8002cba <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002ca0:	69bb      	ldr	r3, [r7, #24]
 8002ca2:	f003 0308 	and.w	r3, r3, #8
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d004      	beq.n	8002cb4 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cac:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002cb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cb2:	e002      	b.n	8002cba <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002cb4:	6878      	ldr	r0, [r7, #4]
 8002cb6:	f000 f989 	bl	8002fcc <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002cba:	69bb      	ldr	r3, [r7, #24]
 8002cbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d024      	beq.n	8002d0e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002ccc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002cce:	69bb      	ldr	r3, [r7, #24]
 8002cd0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d003      	beq.n	8002ce0 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002cd8:	6878      	ldr	r0, [r7, #4]
 8002cda:	f000 f963 	bl	8002fa4 <HAL_CAN_TxMailbox1CompleteCallback>
 8002cde:	e016      	b.n	8002d0e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002ce0:	69bb      	ldr	r3, [r7, #24]
 8002ce2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d004      	beq.n	8002cf4 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cec:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002cf0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cf2:	e00c      	b.n	8002d0e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002cf4:	69bb      	ldr	r3, [r7, #24]
 8002cf6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d004      	beq.n	8002d08 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d00:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d04:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d06:	e002      	b.n	8002d0e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002d08:	6878      	ldr	r0, [r7, #4]
 8002d0a:	f000 f969 	bl	8002fe0 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002d0e:	69bb      	ldr	r3, [r7, #24]
 8002d10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d024      	beq.n	8002d62 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002d20:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002d22:	69bb      	ldr	r3, [r7, #24]
 8002d24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d003      	beq.n	8002d34 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002d2c:	6878      	ldr	r0, [r7, #4]
 8002d2e:	f000 f943 	bl	8002fb8 <HAL_CAN_TxMailbox2CompleteCallback>
 8002d32:	e016      	b.n	8002d62 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002d34:	69bb      	ldr	r3, [r7, #24]
 8002d36:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d004      	beq.n	8002d48 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d40:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d44:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d46:	e00c      	b.n	8002d62 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002d48:	69bb      	ldr	r3, [r7, #24]
 8002d4a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d004      	beq.n	8002d5c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d58:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d5a:	e002      	b.n	8002d62 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	f000 f949 	bl	8002ff4 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002d62:	6a3b      	ldr	r3, [r7, #32]
 8002d64:	f003 0308 	and.w	r3, r3, #8
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d00c      	beq.n	8002d86 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002d6c:	697b      	ldr	r3, [r7, #20]
 8002d6e:	f003 0310 	and.w	r3, r3, #16
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d007      	beq.n	8002d86 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d78:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d7c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	2210      	movs	r2, #16
 8002d84:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002d86:	6a3b      	ldr	r3, [r7, #32]
 8002d88:	f003 0304 	and.w	r3, r3, #4
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d00b      	beq.n	8002da8 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	f003 0308 	and.w	r3, r3, #8
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d006      	beq.n	8002da8 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	2208      	movs	r2, #8
 8002da0:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	f000 f93a 	bl	800301c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002da8:	6a3b      	ldr	r3, [r7, #32]
 8002daa:	f003 0302 	and.w	r3, r3, #2
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d009      	beq.n	8002dc6 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	68db      	ldr	r3, [r3, #12]
 8002db8:	f003 0303 	and.w	r3, r3, #3
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d002      	beq.n	8002dc6 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002dc0:	6878      	ldr	r0, [r7, #4]
 8002dc2:	f000 f921 	bl	8003008 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002dc6:	6a3b      	ldr	r3, [r7, #32]
 8002dc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d00c      	beq.n	8002dea <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	f003 0310 	and.w	r3, r3, #16
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d007      	beq.n	8002dea <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ddc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002de0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	2210      	movs	r2, #16
 8002de8:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002dea:	6a3b      	ldr	r3, [r7, #32]
 8002dec:	f003 0320 	and.w	r3, r3, #32
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d00b      	beq.n	8002e0c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002df4:	693b      	ldr	r3, [r7, #16]
 8002df6:	f003 0308 	and.w	r3, r3, #8
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d006      	beq.n	8002e0c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	2208      	movs	r2, #8
 8002e04:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002e06:	6878      	ldr	r0, [r7, #4]
 8002e08:	f000 f91c 	bl	8003044 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002e0c:	6a3b      	ldr	r3, [r7, #32]
 8002e0e:	f003 0310 	and.w	r3, r3, #16
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d009      	beq.n	8002e2a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	691b      	ldr	r3, [r3, #16]
 8002e1c:	f003 0303 	and.w	r3, r3, #3
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d002      	beq.n	8002e2a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002e24:	6878      	ldr	r0, [r7, #4]
 8002e26:	f000 f903 	bl	8003030 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002e2a:	6a3b      	ldr	r3, [r7, #32]
 8002e2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d00b      	beq.n	8002e4c <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002e34:	69fb      	ldr	r3, [r7, #28]
 8002e36:	f003 0310 	and.w	r3, r3, #16
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d006      	beq.n	8002e4c <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	2210      	movs	r2, #16
 8002e44:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002e46:	6878      	ldr	r0, [r7, #4]
 8002e48:	f000 f906 	bl	8003058 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002e4c:	6a3b      	ldr	r3, [r7, #32]
 8002e4e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d00b      	beq.n	8002e6e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002e56:	69fb      	ldr	r3, [r7, #28]
 8002e58:	f003 0308 	and.w	r3, r3, #8
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d006      	beq.n	8002e6e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	2208      	movs	r2, #8
 8002e66:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002e68:	6878      	ldr	r0, [r7, #4]
 8002e6a:	f000 f8ff 	bl	800306c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002e6e:	6a3b      	ldr	r3, [r7, #32]
 8002e70:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d07b      	beq.n	8002f70 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002e78:	69fb      	ldr	r3, [r7, #28]
 8002e7a:	f003 0304 	and.w	r3, r3, #4
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d072      	beq.n	8002f68 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002e82:	6a3b      	ldr	r3, [r7, #32]
 8002e84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d008      	beq.n	8002e9e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d003      	beq.n	8002e9e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e98:	f043 0301 	orr.w	r3, r3, #1
 8002e9c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002e9e:	6a3b      	ldr	r3, [r7, #32]
 8002ea0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d008      	beq.n	8002eba <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d003      	beq.n	8002eba <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eb4:	f043 0302 	orr.w	r3, r3, #2
 8002eb8:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002eba:	6a3b      	ldr	r3, [r7, #32]
 8002ebc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d008      	beq.n	8002ed6 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d003      	beq.n	8002ed6 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ed0:	f043 0304 	orr.w	r3, r3, #4
 8002ed4:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002ed6:	6a3b      	ldr	r3, [r7, #32]
 8002ed8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d043      	beq.n	8002f68 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d03e      	beq.n	8002f68 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002ef0:	2b60      	cmp	r3, #96	@ 0x60
 8002ef2:	d02b      	beq.n	8002f4c <HAL_CAN_IRQHandler+0x32a>
 8002ef4:	2b60      	cmp	r3, #96	@ 0x60
 8002ef6:	d82e      	bhi.n	8002f56 <HAL_CAN_IRQHandler+0x334>
 8002ef8:	2b50      	cmp	r3, #80	@ 0x50
 8002efa:	d022      	beq.n	8002f42 <HAL_CAN_IRQHandler+0x320>
 8002efc:	2b50      	cmp	r3, #80	@ 0x50
 8002efe:	d82a      	bhi.n	8002f56 <HAL_CAN_IRQHandler+0x334>
 8002f00:	2b40      	cmp	r3, #64	@ 0x40
 8002f02:	d019      	beq.n	8002f38 <HAL_CAN_IRQHandler+0x316>
 8002f04:	2b40      	cmp	r3, #64	@ 0x40
 8002f06:	d826      	bhi.n	8002f56 <HAL_CAN_IRQHandler+0x334>
 8002f08:	2b30      	cmp	r3, #48	@ 0x30
 8002f0a:	d010      	beq.n	8002f2e <HAL_CAN_IRQHandler+0x30c>
 8002f0c:	2b30      	cmp	r3, #48	@ 0x30
 8002f0e:	d822      	bhi.n	8002f56 <HAL_CAN_IRQHandler+0x334>
 8002f10:	2b10      	cmp	r3, #16
 8002f12:	d002      	beq.n	8002f1a <HAL_CAN_IRQHandler+0x2f8>
 8002f14:	2b20      	cmp	r3, #32
 8002f16:	d005      	beq.n	8002f24 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002f18:	e01d      	b.n	8002f56 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f1c:	f043 0308 	orr.w	r3, r3, #8
 8002f20:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002f22:	e019      	b.n	8002f58 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f26:	f043 0310 	orr.w	r3, r3, #16
 8002f2a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002f2c:	e014      	b.n	8002f58 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f30:	f043 0320 	orr.w	r3, r3, #32
 8002f34:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002f36:	e00f      	b.n	8002f58 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002f3e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002f40:	e00a      	b.n	8002f58 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f48:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002f4a:	e005      	b.n	8002f58 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f4e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f52:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002f54:	e000      	b.n	8002f58 <HAL_CAN_IRQHandler+0x336>
            break;
 8002f56:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	699a      	ldr	r2, [r3, #24]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002f66:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	2204      	movs	r2, #4
 8002f6e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d008      	beq.n	8002f88 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f7c:	431a      	orrs	r2, r3
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002f82:	6878      	ldr	r0, [r7, #4]
 8002f84:	f000 f87c 	bl	8003080 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002f88:	bf00      	nop
 8002f8a:	3728      	adds	r7, #40	@ 0x28
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}

08002f90 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b083      	sub	sp, #12
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002f98:	bf00      	nop
 8002f9a:	370c      	adds	r7, #12
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa2:	4770      	bx	lr

08002fa4 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b083      	sub	sp, #12
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002fac:	bf00      	nop
 8002fae:	370c      	adds	r7, #12
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb6:	4770      	bx	lr

08002fb8 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b083      	sub	sp, #12
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002fc0:	bf00      	nop
 8002fc2:	370c      	adds	r7, #12
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fca:	4770      	bx	lr

08002fcc <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b083      	sub	sp, #12
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002fd4:	bf00      	nop
 8002fd6:	370c      	adds	r7, #12
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fde:	4770      	bx	lr

08002fe0 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b083      	sub	sp, #12
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002fe8:	bf00      	nop
 8002fea:	370c      	adds	r7, #12
 8002fec:	46bd      	mov	sp, r7
 8002fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff2:	4770      	bx	lr

08002ff4 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b083      	sub	sp, #12
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002ffc:	bf00      	nop
 8002ffe:	370c      	adds	r7, #12
 8003000:	46bd      	mov	sp, r7
 8003002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003006:	4770      	bx	lr

08003008 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003008:	b480      	push	{r7}
 800300a:	b083      	sub	sp, #12
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8003010:	bf00      	nop
 8003012:	370c      	adds	r7, #12
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr

0800301c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800301c:	b480      	push	{r7}
 800301e:	b083      	sub	sp, #12
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003024:	bf00      	nop
 8003026:	370c      	adds	r7, #12
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr

08003030 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003030:	b480      	push	{r7}
 8003032:	b083      	sub	sp, #12
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003038:	bf00      	nop
 800303a:	370c      	adds	r7, #12
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr

08003044 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800304c:	bf00      	nop
 800304e:	370c      	adds	r7, #12
 8003050:	46bd      	mov	sp, r7
 8003052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003056:	4770      	bx	lr

08003058 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003058:	b480      	push	{r7}
 800305a:	b083      	sub	sp, #12
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003060:	bf00      	nop
 8003062:	370c      	adds	r7, #12
 8003064:	46bd      	mov	sp, r7
 8003066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306a:	4770      	bx	lr

0800306c <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800306c:	b480      	push	{r7}
 800306e:	b083      	sub	sp, #12
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003074:	bf00      	nop
 8003076:	370c      	adds	r7, #12
 8003078:	46bd      	mov	sp, r7
 800307a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307e:	4770      	bx	lr

08003080 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003080:	b480      	push	{r7}
 8003082:	b083      	sub	sp, #12
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003088:	bf00      	nop
 800308a:	370c      	adds	r7, #12
 800308c:	46bd      	mov	sp, r7
 800308e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003092:	4770      	bx	lr

08003094 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003094:	b480      	push	{r7}
 8003096:	b085      	sub	sp, #20
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	f003 0307 	and.w	r3, r3, #7
 80030a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030a4:	4b0b      	ldr	r3, [pc, #44]	@ (80030d4 <__NVIC_SetPriorityGrouping+0x40>)
 80030a6:	68db      	ldr	r3, [r3, #12]
 80030a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030aa:	68ba      	ldr	r2, [r7, #8]
 80030ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80030b0:	4013      	ands	r3, r2
 80030b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030b8:	68bb      	ldr	r3, [r7, #8]
 80030ba:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80030bc:	4b06      	ldr	r3, [pc, #24]	@ (80030d8 <__NVIC_SetPriorityGrouping+0x44>)
 80030be:	4313      	orrs	r3, r2
 80030c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030c2:	4a04      	ldr	r2, [pc, #16]	@ (80030d4 <__NVIC_SetPriorityGrouping+0x40>)
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	60d3      	str	r3, [r2, #12]
}
 80030c8:	bf00      	nop
 80030ca:	3714      	adds	r7, #20
 80030cc:	46bd      	mov	sp, r7
 80030ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d2:	4770      	bx	lr
 80030d4:	e000ed00 	.word	0xe000ed00
 80030d8:	05fa0000 	.word	0x05fa0000

080030dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030dc:	b480      	push	{r7}
 80030de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030e0:	4b04      	ldr	r3, [pc, #16]	@ (80030f4 <__NVIC_GetPriorityGrouping+0x18>)
 80030e2:	68db      	ldr	r3, [r3, #12]
 80030e4:	0a1b      	lsrs	r3, r3, #8
 80030e6:	f003 0307 	and.w	r3, r3, #7
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	46bd      	mov	sp, r7
 80030ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f2:	4770      	bx	lr
 80030f4:	e000ed00 	.word	0xe000ed00

080030f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b083      	sub	sp, #12
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	4603      	mov	r3, r0
 8003100:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003102:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003106:	2b00      	cmp	r3, #0
 8003108:	db0b      	blt.n	8003122 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800310a:	79fb      	ldrb	r3, [r7, #7]
 800310c:	f003 021f 	and.w	r2, r3, #31
 8003110:	4907      	ldr	r1, [pc, #28]	@ (8003130 <__NVIC_EnableIRQ+0x38>)
 8003112:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003116:	095b      	lsrs	r3, r3, #5
 8003118:	2001      	movs	r0, #1
 800311a:	fa00 f202 	lsl.w	r2, r0, r2
 800311e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003122:	bf00      	nop
 8003124:	370c      	adds	r7, #12
 8003126:	46bd      	mov	sp, r7
 8003128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312c:	4770      	bx	lr
 800312e:	bf00      	nop
 8003130:	e000e100 	.word	0xe000e100

08003134 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003134:	b480      	push	{r7}
 8003136:	b083      	sub	sp, #12
 8003138:	af00      	add	r7, sp, #0
 800313a:	4603      	mov	r3, r0
 800313c:	6039      	str	r1, [r7, #0]
 800313e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003140:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003144:	2b00      	cmp	r3, #0
 8003146:	db0a      	blt.n	800315e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	b2da      	uxtb	r2, r3
 800314c:	490c      	ldr	r1, [pc, #48]	@ (8003180 <__NVIC_SetPriority+0x4c>)
 800314e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003152:	0112      	lsls	r2, r2, #4
 8003154:	b2d2      	uxtb	r2, r2
 8003156:	440b      	add	r3, r1
 8003158:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800315c:	e00a      	b.n	8003174 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	b2da      	uxtb	r2, r3
 8003162:	4908      	ldr	r1, [pc, #32]	@ (8003184 <__NVIC_SetPriority+0x50>)
 8003164:	79fb      	ldrb	r3, [r7, #7]
 8003166:	f003 030f 	and.w	r3, r3, #15
 800316a:	3b04      	subs	r3, #4
 800316c:	0112      	lsls	r2, r2, #4
 800316e:	b2d2      	uxtb	r2, r2
 8003170:	440b      	add	r3, r1
 8003172:	761a      	strb	r2, [r3, #24]
}
 8003174:	bf00      	nop
 8003176:	370c      	adds	r7, #12
 8003178:	46bd      	mov	sp, r7
 800317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317e:	4770      	bx	lr
 8003180:	e000e100 	.word	0xe000e100
 8003184:	e000ed00 	.word	0xe000ed00

08003188 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003188:	b480      	push	{r7}
 800318a:	b089      	sub	sp, #36	@ 0x24
 800318c:	af00      	add	r7, sp, #0
 800318e:	60f8      	str	r0, [r7, #12]
 8003190:	60b9      	str	r1, [r7, #8]
 8003192:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	f003 0307 	and.w	r3, r3, #7
 800319a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800319c:	69fb      	ldr	r3, [r7, #28]
 800319e:	f1c3 0307 	rsb	r3, r3, #7
 80031a2:	2b04      	cmp	r3, #4
 80031a4:	bf28      	it	cs
 80031a6:	2304      	movcs	r3, #4
 80031a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031aa:	69fb      	ldr	r3, [r7, #28]
 80031ac:	3304      	adds	r3, #4
 80031ae:	2b06      	cmp	r3, #6
 80031b0:	d902      	bls.n	80031b8 <NVIC_EncodePriority+0x30>
 80031b2:	69fb      	ldr	r3, [r7, #28]
 80031b4:	3b03      	subs	r3, #3
 80031b6:	e000      	b.n	80031ba <NVIC_EncodePriority+0x32>
 80031b8:	2300      	movs	r3, #0
 80031ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031bc:	f04f 32ff 	mov.w	r2, #4294967295
 80031c0:	69bb      	ldr	r3, [r7, #24]
 80031c2:	fa02 f303 	lsl.w	r3, r2, r3
 80031c6:	43da      	mvns	r2, r3
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	401a      	ands	r2, r3
 80031cc:	697b      	ldr	r3, [r7, #20]
 80031ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031d0:	f04f 31ff 	mov.w	r1, #4294967295
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	fa01 f303 	lsl.w	r3, r1, r3
 80031da:	43d9      	mvns	r1, r3
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031e0:	4313      	orrs	r3, r2
         );
}
 80031e2:	4618      	mov	r0, r3
 80031e4:	3724      	adds	r7, #36	@ 0x24
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr
	...

080031f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b082      	sub	sp, #8
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	3b01      	subs	r3, #1
 80031fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003200:	d301      	bcc.n	8003206 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003202:	2301      	movs	r3, #1
 8003204:	e00f      	b.n	8003226 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003206:	4a0a      	ldr	r2, [pc, #40]	@ (8003230 <SysTick_Config+0x40>)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	3b01      	subs	r3, #1
 800320c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800320e:	210f      	movs	r1, #15
 8003210:	f04f 30ff 	mov.w	r0, #4294967295
 8003214:	f7ff ff8e 	bl	8003134 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003218:	4b05      	ldr	r3, [pc, #20]	@ (8003230 <SysTick_Config+0x40>)
 800321a:	2200      	movs	r2, #0
 800321c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800321e:	4b04      	ldr	r3, [pc, #16]	@ (8003230 <SysTick_Config+0x40>)
 8003220:	2207      	movs	r2, #7
 8003222:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003224:	2300      	movs	r3, #0
}
 8003226:	4618      	mov	r0, r3
 8003228:	3708      	adds	r7, #8
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	e000e010 	.word	0xe000e010

08003234 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b082      	sub	sp, #8
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800323c:	6878      	ldr	r0, [r7, #4]
 800323e:	f7ff ff29 	bl	8003094 <__NVIC_SetPriorityGrouping>
}
 8003242:	bf00      	nop
 8003244:	3708      	adds	r7, #8
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}

0800324a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800324a:	b580      	push	{r7, lr}
 800324c:	b086      	sub	sp, #24
 800324e:	af00      	add	r7, sp, #0
 8003250:	4603      	mov	r3, r0
 8003252:	60b9      	str	r1, [r7, #8]
 8003254:	607a      	str	r2, [r7, #4]
 8003256:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003258:	2300      	movs	r3, #0
 800325a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800325c:	f7ff ff3e 	bl	80030dc <__NVIC_GetPriorityGrouping>
 8003260:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003262:	687a      	ldr	r2, [r7, #4]
 8003264:	68b9      	ldr	r1, [r7, #8]
 8003266:	6978      	ldr	r0, [r7, #20]
 8003268:	f7ff ff8e 	bl	8003188 <NVIC_EncodePriority>
 800326c:	4602      	mov	r2, r0
 800326e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003272:	4611      	mov	r1, r2
 8003274:	4618      	mov	r0, r3
 8003276:	f7ff ff5d 	bl	8003134 <__NVIC_SetPriority>
}
 800327a:	bf00      	nop
 800327c:	3718      	adds	r7, #24
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}

08003282 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003282:	b580      	push	{r7, lr}
 8003284:	b082      	sub	sp, #8
 8003286:	af00      	add	r7, sp, #0
 8003288:	4603      	mov	r3, r0
 800328a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800328c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003290:	4618      	mov	r0, r3
 8003292:	f7ff ff31 	bl	80030f8 <__NVIC_EnableIRQ>
}
 8003296:	bf00      	nop
 8003298:	3708      	adds	r7, #8
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}

0800329e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800329e:	b580      	push	{r7, lr}
 80032a0:	b082      	sub	sp, #8
 80032a2:	af00      	add	r7, sp, #0
 80032a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	f7ff ffa2 	bl	80031f0 <SysTick_Config>
 80032ac:	4603      	mov	r3, r0
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	3708      	adds	r7, #8
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}

080032b6 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80032b6:	b580      	push	{r7, lr}
 80032b8:	b082      	sub	sp, #8
 80032ba:	af00      	add	r7, sp, #0
 80032bc:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d101      	bne.n	80032c8 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80032c4:	2301      	movs	r3, #1
 80032c6:	e014      	b.n	80032f2 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	791b      	ldrb	r3, [r3, #4]
 80032cc:	b2db      	uxtb	r3, r3
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d105      	bne.n	80032de <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2200      	movs	r2, #0
 80032d6:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80032d8:	6878      	ldr	r0, [r7, #4]
 80032da:	f7fd fee9 	bl	80010b0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2202      	movs	r2, #2
 80032e2:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2200      	movs	r2, #0
 80032e8:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2201      	movs	r2, #1
 80032ee:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80032f0:	2300      	movs	r3, #0
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	3708      	adds	r7, #8
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}

080032fa <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 80032fa:	b580      	push	{r7, lr}
 80032fc:	b082      	sub	sp, #8
 80032fe:	af00      	add	r7, sp, #0
 8003300:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800330c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003310:	d120      	bne.n	8003354 <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003318:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800331c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003320:	d118      	bne.n	8003354 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2204      	movs	r2, #4
 8003326:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	691b      	ldr	r3, [r3, #16]
 800332c:	f043 0201 	orr.w	r2, r3, #1
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800333c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800334c:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 800334e:	6878      	ldr	r0, [r7, #4]
 8003350:	f000 f82d 	bl	80033ae <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800335e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003362:	d120      	bne.n	80033a6 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800336a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800336e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003372:	d118      	bne.n	80033a6 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2204      	movs	r2, #4
 8003378:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	691b      	ldr	r3, [r3, #16]
 800337e:	f043 0202 	orr.w	r2, r3, #2
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800338e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	681a      	ldr	r2, [r3, #0]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 800339e:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80033a0:	6878      	ldr	r0, [r7, #4]
 80033a2:	f000 f85d 	bl	8003460 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 80033a6:	bf00      	nop
 80033a8:	3708      	adds	r7, #8
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}

080033ae <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80033ae:	b480      	push	{r7}
 80033b0:	b083      	sub	sp, #12
 80033b2:	af00      	add	r7, sp, #0
 80033b4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 80033b6:	bf00      	nop
 80033b8:	370c      	adds	r7, #12
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr

080033c2 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80033c2:	b480      	push	{r7}
 80033c4:	b087      	sub	sp, #28
 80033c6:	af00      	add	r7, sp, #0
 80033c8:	60f8      	str	r0, [r7, #12]
 80033ca:	60b9      	str	r1, [r7, #8]
 80033cc:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	795b      	ldrb	r3, [r3, #5]
 80033d2:	2b01      	cmp	r3, #1
 80033d4:	d101      	bne.n	80033da <HAL_DAC_ConfigChannel+0x18>
 80033d6:	2302      	movs	r3, #2
 80033d8:	e03c      	b.n	8003454 <HAL_DAC_ConfigChannel+0x92>
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	2201      	movs	r2, #1
 80033de:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2202      	movs	r2, #2
 80033e4:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	f003 0310 	and.w	r3, r3, #16
 80033f4:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80033f8:	fa02 f303 	lsl.w	r3, r2, r3
 80033fc:	43db      	mvns	r3, r3
 80033fe:	697a      	ldr	r2, [r7, #20]
 8003400:	4013      	ands	r3, r2
 8003402:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	681a      	ldr	r2, [r3, #0]
 8003408:	68bb      	ldr	r3, [r7, #8]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	4313      	orrs	r3, r2
 800340e:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	f003 0310 	and.w	r3, r3, #16
 8003416:	693a      	ldr	r2, [r7, #16]
 8003418:	fa02 f303 	lsl.w	r3, r2, r3
 800341c:	697a      	ldr	r2, [r7, #20]
 800341e:	4313      	orrs	r3, r2
 8003420:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	697a      	ldr	r2, [r7, #20]
 8003428:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	6819      	ldr	r1, [r3, #0]
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	f003 0310 	and.w	r3, r3, #16
 8003436:	22c0      	movs	r2, #192	@ 0xc0
 8003438:	fa02 f303 	lsl.w	r3, r2, r3
 800343c:	43da      	mvns	r2, r3
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	400a      	ands	r2, r1
 8003444:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	2201      	movs	r2, #1
 800344a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2200      	movs	r2, #0
 8003450:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003452:	2300      	movs	r3, #0
}
 8003454:	4618      	mov	r0, r3
 8003456:	371c      	adds	r7, #28
 8003458:	46bd      	mov	sp, r7
 800345a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345e:	4770      	bx	lr

08003460 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003460:	b480      	push	{r7}
 8003462:	b083      	sub	sp, #12
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8003468:	bf00      	nop
 800346a:	370c      	adds	r7, #12
 800346c:	46bd      	mov	sp, r7
 800346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003472:	4770      	bx	lr

08003474 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b086      	sub	sp, #24
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800347c:	2300      	movs	r3, #0
 800347e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003480:	f7fe fe9a 	bl	80021b8 <HAL_GetTick>
 8003484:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d101      	bne.n	8003490 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	e099      	b.n	80035c4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2202      	movs	r2, #2
 8003494:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2200      	movs	r2, #0
 800349c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f022 0201 	bic.w	r2, r2, #1
 80034ae:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034b0:	e00f      	b.n	80034d2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80034b2:	f7fe fe81 	bl	80021b8 <HAL_GetTick>
 80034b6:	4602      	mov	r2, r0
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	1ad3      	subs	r3, r2, r3
 80034bc:	2b05      	cmp	r3, #5
 80034be:	d908      	bls.n	80034d2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2220      	movs	r2, #32
 80034c4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2203      	movs	r2, #3
 80034ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80034ce:	2303      	movs	r3, #3
 80034d0:	e078      	b.n	80035c4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f003 0301 	and.w	r3, r3, #1
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d1e8      	bne.n	80034b2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80034e8:	697a      	ldr	r2, [r7, #20]
 80034ea:	4b38      	ldr	r3, [pc, #224]	@ (80035cc <HAL_DMA_Init+0x158>)
 80034ec:	4013      	ands	r3, r2
 80034ee:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	685a      	ldr	r2, [r3, #4]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	689b      	ldr	r3, [r3, #8]
 80034f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	691b      	ldr	r3, [r3, #16]
 8003504:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800350a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	699b      	ldr	r3, [r3, #24]
 8003510:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003516:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6a1b      	ldr	r3, [r3, #32]
 800351c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800351e:	697a      	ldr	r2, [r7, #20]
 8003520:	4313      	orrs	r3, r2
 8003522:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003528:	2b04      	cmp	r3, #4
 800352a:	d107      	bne.n	800353c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003534:	4313      	orrs	r3, r2
 8003536:	697a      	ldr	r2, [r7, #20]
 8003538:	4313      	orrs	r3, r2
 800353a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	697a      	ldr	r2, [r7, #20]
 8003542:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	695b      	ldr	r3, [r3, #20]
 800354a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	f023 0307 	bic.w	r3, r3, #7
 8003552:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003558:	697a      	ldr	r2, [r7, #20]
 800355a:	4313      	orrs	r3, r2
 800355c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003562:	2b04      	cmp	r3, #4
 8003564:	d117      	bne.n	8003596 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800356a:	697a      	ldr	r2, [r7, #20]
 800356c:	4313      	orrs	r3, r2
 800356e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003574:	2b00      	cmp	r3, #0
 8003576:	d00e      	beq.n	8003596 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	f000 fa77 	bl	8003a6c <DMA_CheckFifoParam>
 800357e:	4603      	mov	r3, r0
 8003580:	2b00      	cmp	r3, #0
 8003582:	d008      	beq.n	8003596 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2240      	movs	r2, #64	@ 0x40
 8003588:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2201      	movs	r2, #1
 800358e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003592:	2301      	movs	r3, #1
 8003594:	e016      	b.n	80035c4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	697a      	ldr	r2, [r7, #20]
 800359c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800359e:	6878      	ldr	r0, [r7, #4]
 80035a0:	f000 fa2e 	bl	8003a00 <DMA_CalcBaseAndBitshift>
 80035a4:	4603      	mov	r3, r0
 80035a6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035ac:	223f      	movs	r2, #63	@ 0x3f
 80035ae:	409a      	lsls	r2, r3
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2200      	movs	r2, #0
 80035b8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2201      	movs	r2, #1
 80035be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80035c2:	2300      	movs	r3, #0
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	3718      	adds	r7, #24
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bd80      	pop	{r7, pc}
 80035cc:	e010803f 	.word	0xe010803f

080035d0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b086      	sub	sp, #24
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	60f8      	str	r0, [r7, #12]
 80035d8:	60b9      	str	r1, [r7, #8]
 80035da:	607a      	str	r2, [r7, #4]
 80035dc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80035de:	2300      	movs	r3, #0
 80035e0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035e6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d101      	bne.n	80035f6 <HAL_DMA_Start_IT+0x26>
 80035f2:	2302      	movs	r3, #2
 80035f4:	e048      	b.n	8003688 <HAL_DMA_Start_IT+0xb8>
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2201      	movs	r2, #1
 80035fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003604:	b2db      	uxtb	r3, r3
 8003606:	2b01      	cmp	r3, #1
 8003608:	d137      	bne.n	800367a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	2202      	movs	r2, #2
 800360e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	2200      	movs	r2, #0
 8003616:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	687a      	ldr	r2, [r7, #4]
 800361c:	68b9      	ldr	r1, [r7, #8]
 800361e:	68f8      	ldr	r0, [r7, #12]
 8003620:	f000 f9c0 	bl	80039a4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003628:	223f      	movs	r2, #63	@ 0x3f
 800362a:	409a      	lsls	r2, r3
 800362c:	693b      	ldr	r3, [r7, #16]
 800362e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	681a      	ldr	r2, [r3, #0]
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f042 0216 	orr.w	r2, r2, #22
 800363e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	695a      	ldr	r2, [r3, #20]
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800364e:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003654:	2b00      	cmp	r3, #0
 8003656:	d007      	beq.n	8003668 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	681a      	ldr	r2, [r3, #0]
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f042 0208 	orr.w	r2, r2, #8
 8003666:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f042 0201 	orr.w	r2, r2, #1
 8003676:	601a      	str	r2, [r3, #0]
 8003678:	e005      	b.n	8003686 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2200      	movs	r2, #0
 800367e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003682:	2302      	movs	r3, #2
 8003684:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003686:	7dfb      	ldrb	r3, [r7, #23]
}
 8003688:	4618      	mov	r0, r3
 800368a:	3718      	adds	r7, #24
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}

08003690 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b086      	sub	sp, #24
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8003698:	2300      	movs	r3, #0
 800369a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 800369c:	4b8e      	ldr	r3, [pc, #568]	@ (80038d8 <HAL_DMA_IRQHandler+0x248>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a8e      	ldr	r2, [pc, #568]	@ (80038dc <HAL_DMA_IRQHandler+0x24c>)
 80036a2:	fba2 2303 	umull	r2, r3, r2, r3
 80036a6:	0a9b      	lsrs	r3, r3, #10
 80036a8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036ae:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036ba:	2208      	movs	r2, #8
 80036bc:	409a      	lsls	r2, r3
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	4013      	ands	r3, r2
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d01a      	beq.n	80036fc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 0304 	and.w	r3, r3, #4
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d013      	beq.n	80036fc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f022 0204 	bic.w	r2, r2, #4
 80036e2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036e8:	2208      	movs	r2, #8
 80036ea:	409a      	lsls	r2, r3
 80036ec:	693b      	ldr	r3, [r7, #16]
 80036ee:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036f4:	f043 0201 	orr.w	r2, r3, #1
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003700:	2201      	movs	r2, #1
 8003702:	409a      	lsls	r2, r3
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	4013      	ands	r3, r2
 8003708:	2b00      	cmp	r3, #0
 800370a:	d012      	beq.n	8003732 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	695b      	ldr	r3, [r3, #20]
 8003712:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003716:	2b00      	cmp	r3, #0
 8003718:	d00b      	beq.n	8003732 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800371e:	2201      	movs	r2, #1
 8003720:	409a      	lsls	r2, r3
 8003722:	693b      	ldr	r3, [r7, #16]
 8003724:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800372a:	f043 0202 	orr.w	r2, r3, #2
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003736:	2204      	movs	r2, #4
 8003738:	409a      	lsls	r2, r3
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	4013      	ands	r3, r2
 800373e:	2b00      	cmp	r3, #0
 8003740:	d012      	beq.n	8003768 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 0302 	and.w	r3, r3, #2
 800374c:	2b00      	cmp	r3, #0
 800374e:	d00b      	beq.n	8003768 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003754:	2204      	movs	r2, #4
 8003756:	409a      	lsls	r2, r3
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003760:	f043 0204 	orr.w	r2, r3, #4
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800376c:	2210      	movs	r2, #16
 800376e:	409a      	lsls	r2, r3
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	4013      	ands	r3, r2
 8003774:	2b00      	cmp	r3, #0
 8003776:	d043      	beq.n	8003800 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 0308 	and.w	r3, r3, #8
 8003782:	2b00      	cmp	r3, #0
 8003784:	d03c      	beq.n	8003800 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800378a:	2210      	movs	r2, #16
 800378c:	409a      	lsls	r2, r3
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800379c:	2b00      	cmp	r3, #0
 800379e:	d018      	beq.n	80037d2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d108      	bne.n	80037c0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d024      	beq.n	8003800 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	4798      	blx	r3
 80037be:	e01f      	b.n	8003800 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d01b      	beq.n	8003800 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037cc:	6878      	ldr	r0, [r7, #4]
 80037ce:	4798      	blx	r3
 80037d0:	e016      	b.n	8003800 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d107      	bne.n	80037f0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f022 0208 	bic.w	r2, r2, #8
 80037ee:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d003      	beq.n	8003800 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037fc:	6878      	ldr	r0, [r7, #4]
 80037fe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003804:	2220      	movs	r2, #32
 8003806:	409a      	lsls	r2, r3
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	4013      	ands	r3, r2
 800380c:	2b00      	cmp	r3, #0
 800380e:	f000 808f 	beq.w	8003930 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f003 0310 	and.w	r3, r3, #16
 800381c:	2b00      	cmp	r3, #0
 800381e:	f000 8087 	beq.w	8003930 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003826:	2220      	movs	r2, #32
 8003828:	409a      	lsls	r2, r3
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003834:	b2db      	uxtb	r3, r3
 8003836:	2b05      	cmp	r3, #5
 8003838:	d136      	bne.n	80038a8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	681a      	ldr	r2, [r3, #0]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f022 0216 	bic.w	r2, r2, #22
 8003848:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	695a      	ldr	r2, [r3, #20]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003858:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800385e:	2b00      	cmp	r3, #0
 8003860:	d103      	bne.n	800386a <HAL_DMA_IRQHandler+0x1da>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003866:	2b00      	cmp	r3, #0
 8003868:	d007      	beq.n	800387a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	681a      	ldr	r2, [r3, #0]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f022 0208 	bic.w	r2, r2, #8
 8003878:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800387e:	223f      	movs	r2, #63	@ 0x3f
 8003880:	409a      	lsls	r2, r3
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2201      	movs	r2, #1
 800388a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2200      	movs	r2, #0
 8003892:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800389a:	2b00      	cmp	r3, #0
 800389c:	d07e      	beq.n	800399c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038a2:	6878      	ldr	r0, [r7, #4]
 80038a4:	4798      	blx	r3
        }
        return;
 80038a6:	e079      	b.n	800399c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d01d      	beq.n	80038f2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d10d      	bne.n	80038e0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d031      	beq.n	8003930 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038d0:	6878      	ldr	r0, [r7, #4]
 80038d2:	4798      	blx	r3
 80038d4:	e02c      	b.n	8003930 <HAL_DMA_IRQHandler+0x2a0>
 80038d6:	bf00      	nop
 80038d8:	20000028 	.word	0x20000028
 80038dc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d023      	beq.n	8003930 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038ec:	6878      	ldr	r0, [r7, #4]
 80038ee:	4798      	blx	r3
 80038f0:	e01e      	b.n	8003930 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d10f      	bne.n	8003920 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f022 0210 	bic.w	r2, r2, #16
 800390e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2201      	movs	r2, #1
 8003914:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2200      	movs	r2, #0
 800391c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003924:	2b00      	cmp	r3, #0
 8003926:	d003      	beq.n	8003930 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800392c:	6878      	ldr	r0, [r7, #4]
 800392e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003934:	2b00      	cmp	r3, #0
 8003936:	d032      	beq.n	800399e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800393c:	f003 0301 	and.w	r3, r3, #1
 8003940:	2b00      	cmp	r3, #0
 8003942:	d022      	beq.n	800398a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2205      	movs	r2, #5
 8003948:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	681a      	ldr	r2, [r3, #0]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f022 0201 	bic.w	r2, r2, #1
 800395a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	3301      	adds	r3, #1
 8003960:	60bb      	str	r3, [r7, #8]
 8003962:	697a      	ldr	r2, [r7, #20]
 8003964:	429a      	cmp	r2, r3
 8003966:	d307      	bcc.n	8003978 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f003 0301 	and.w	r3, r3, #1
 8003972:	2b00      	cmp	r3, #0
 8003974:	d1f2      	bne.n	800395c <HAL_DMA_IRQHandler+0x2cc>
 8003976:	e000      	b.n	800397a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003978:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2201      	movs	r2, #1
 800397e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2200      	movs	r2, #0
 8003986:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800398e:	2b00      	cmp	r3, #0
 8003990:	d005      	beq.n	800399e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003996:	6878      	ldr	r0, [r7, #4]
 8003998:	4798      	blx	r3
 800399a:	e000      	b.n	800399e <HAL_DMA_IRQHandler+0x30e>
        return;
 800399c:	bf00      	nop
    }
  }
}
 800399e:	3718      	adds	r7, #24
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}

080039a4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b085      	sub	sp, #20
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	60f8      	str	r0, [r7, #12]
 80039ac:	60b9      	str	r1, [r7, #8]
 80039ae:	607a      	str	r2, [r7, #4]
 80039b0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80039c0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	683a      	ldr	r2, [r7, #0]
 80039c8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	2b40      	cmp	r3, #64	@ 0x40
 80039d0:	d108      	bne.n	80039e4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	687a      	ldr	r2, [r7, #4]
 80039d8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	68ba      	ldr	r2, [r7, #8]
 80039e0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80039e2:	e007      	b.n	80039f4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	68ba      	ldr	r2, [r7, #8]
 80039ea:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	687a      	ldr	r2, [r7, #4]
 80039f2:	60da      	str	r2, [r3, #12]
}
 80039f4:	bf00      	nop
 80039f6:	3714      	adds	r7, #20
 80039f8:	46bd      	mov	sp, r7
 80039fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fe:	4770      	bx	lr

08003a00 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003a00:	b480      	push	{r7}
 8003a02:	b085      	sub	sp, #20
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	b2db      	uxtb	r3, r3
 8003a0e:	3b10      	subs	r3, #16
 8003a10:	4a13      	ldr	r2, [pc, #76]	@ (8003a60 <DMA_CalcBaseAndBitshift+0x60>)
 8003a12:	fba2 2303 	umull	r2, r3, r2, r3
 8003a16:	091b      	lsrs	r3, r3, #4
 8003a18:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003a1a:	4a12      	ldr	r2, [pc, #72]	@ (8003a64 <DMA_CalcBaseAndBitshift+0x64>)
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	4413      	add	r3, r2
 8003a20:	781b      	ldrb	r3, [r3, #0]
 8003a22:	461a      	mov	r2, r3
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2b03      	cmp	r3, #3
 8003a2c:	d908      	bls.n	8003a40 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	461a      	mov	r2, r3
 8003a34:	4b0c      	ldr	r3, [pc, #48]	@ (8003a68 <DMA_CalcBaseAndBitshift+0x68>)
 8003a36:	4013      	ands	r3, r2
 8003a38:	1d1a      	adds	r2, r3, #4
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	659a      	str	r2, [r3, #88]	@ 0x58
 8003a3e:	e006      	b.n	8003a4e <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	461a      	mov	r2, r3
 8003a46:	4b08      	ldr	r3, [pc, #32]	@ (8003a68 <DMA_CalcBaseAndBitshift+0x68>)
 8003a48:	4013      	ands	r3, r2
 8003a4a:	687a      	ldr	r2, [r7, #4]
 8003a4c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003a52:	4618      	mov	r0, r3
 8003a54:	3714      	adds	r7, #20
 8003a56:	46bd      	mov	sp, r7
 8003a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5c:	4770      	bx	lr
 8003a5e:	bf00      	nop
 8003a60:	aaaaaaab 	.word	0xaaaaaaab
 8003a64:	08008090 	.word	0x08008090
 8003a68:	fffffc00 	.word	0xfffffc00

08003a6c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b085      	sub	sp, #20
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a74:	2300      	movs	r3, #0
 8003a76:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a7c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	699b      	ldr	r3, [r3, #24]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d11f      	bne.n	8003ac6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	2b03      	cmp	r3, #3
 8003a8a:	d856      	bhi.n	8003b3a <DMA_CheckFifoParam+0xce>
 8003a8c:	a201      	add	r2, pc, #4	@ (adr r2, 8003a94 <DMA_CheckFifoParam+0x28>)
 8003a8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a92:	bf00      	nop
 8003a94:	08003aa5 	.word	0x08003aa5
 8003a98:	08003ab7 	.word	0x08003ab7
 8003a9c:	08003aa5 	.word	0x08003aa5
 8003aa0:	08003b3b 	.word	0x08003b3b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aa8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d046      	beq.n	8003b3e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ab4:	e043      	b.n	8003b3e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aba:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003abe:	d140      	bne.n	8003b42 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ac4:	e03d      	b.n	8003b42 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	699b      	ldr	r3, [r3, #24]
 8003aca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ace:	d121      	bne.n	8003b14 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	2b03      	cmp	r3, #3
 8003ad4:	d837      	bhi.n	8003b46 <DMA_CheckFifoParam+0xda>
 8003ad6:	a201      	add	r2, pc, #4	@ (adr r2, 8003adc <DMA_CheckFifoParam+0x70>)
 8003ad8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003adc:	08003aed 	.word	0x08003aed
 8003ae0:	08003af3 	.word	0x08003af3
 8003ae4:	08003aed 	.word	0x08003aed
 8003ae8:	08003b05 	.word	0x08003b05
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003aec:	2301      	movs	r3, #1
 8003aee:	73fb      	strb	r3, [r7, #15]
      break;
 8003af0:	e030      	b.n	8003b54 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003af6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d025      	beq.n	8003b4a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b02:	e022      	b.n	8003b4a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b08:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003b0c:	d11f      	bne.n	8003b4e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003b12:	e01c      	b.n	8003b4e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003b14:	68bb      	ldr	r3, [r7, #8]
 8003b16:	2b02      	cmp	r3, #2
 8003b18:	d903      	bls.n	8003b22 <DMA_CheckFifoParam+0xb6>
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	2b03      	cmp	r3, #3
 8003b1e:	d003      	beq.n	8003b28 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003b20:	e018      	b.n	8003b54 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	73fb      	strb	r3, [r7, #15]
      break;
 8003b26:	e015      	b.n	8003b54 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b2c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d00e      	beq.n	8003b52 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003b34:	2301      	movs	r3, #1
 8003b36:	73fb      	strb	r3, [r7, #15]
      break;
 8003b38:	e00b      	b.n	8003b52 <DMA_CheckFifoParam+0xe6>
      break;
 8003b3a:	bf00      	nop
 8003b3c:	e00a      	b.n	8003b54 <DMA_CheckFifoParam+0xe8>
      break;
 8003b3e:	bf00      	nop
 8003b40:	e008      	b.n	8003b54 <DMA_CheckFifoParam+0xe8>
      break;
 8003b42:	bf00      	nop
 8003b44:	e006      	b.n	8003b54 <DMA_CheckFifoParam+0xe8>
      break;
 8003b46:	bf00      	nop
 8003b48:	e004      	b.n	8003b54 <DMA_CheckFifoParam+0xe8>
      break;
 8003b4a:	bf00      	nop
 8003b4c:	e002      	b.n	8003b54 <DMA_CheckFifoParam+0xe8>
      break;   
 8003b4e:	bf00      	nop
 8003b50:	e000      	b.n	8003b54 <DMA_CheckFifoParam+0xe8>
      break;
 8003b52:	bf00      	nop
    }
  } 
  
  return status; 
 8003b54:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	3714      	adds	r7, #20
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b60:	4770      	bx	lr
 8003b62:	bf00      	nop

08003b64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b089      	sub	sp, #36	@ 0x24
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
 8003b6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003b6e:	2300      	movs	r3, #0
 8003b70:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003b72:	2300      	movs	r3, #0
 8003b74:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003b76:	2300      	movs	r3, #0
 8003b78:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003b7e:	2300      	movs	r3, #0
 8003b80:	61fb      	str	r3, [r7, #28]
 8003b82:	e175      	b.n	8003e70 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003b84:	2201      	movs	r2, #1
 8003b86:	69fb      	ldr	r3, [r7, #28]
 8003b88:	fa02 f303 	lsl.w	r3, r2, r3
 8003b8c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	697a      	ldr	r2, [r7, #20]
 8003b94:	4013      	ands	r3, r2
 8003b96:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003b98:	693a      	ldr	r2, [r7, #16]
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	429a      	cmp	r2, r3
 8003b9e:	f040 8164 	bne.w	8003e6a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	f003 0303 	and.w	r3, r3, #3
 8003baa:	2b01      	cmp	r3, #1
 8003bac:	d005      	beq.n	8003bba <HAL_GPIO_Init+0x56>
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	f003 0303 	and.w	r3, r3, #3
 8003bb6:	2b02      	cmp	r3, #2
 8003bb8:	d130      	bne.n	8003c1c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003bc0:	69fb      	ldr	r3, [r7, #28]
 8003bc2:	005b      	lsls	r3, r3, #1
 8003bc4:	2203      	movs	r2, #3
 8003bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bca:	43db      	mvns	r3, r3
 8003bcc:	69ba      	ldr	r2, [r7, #24]
 8003bce:	4013      	ands	r3, r2
 8003bd0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	68da      	ldr	r2, [r3, #12]
 8003bd6:	69fb      	ldr	r3, [r7, #28]
 8003bd8:	005b      	lsls	r3, r3, #1
 8003bda:	fa02 f303 	lsl.w	r3, r2, r3
 8003bde:	69ba      	ldr	r2, [r7, #24]
 8003be0:	4313      	orrs	r3, r2
 8003be2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	69ba      	ldr	r2, [r7, #24]
 8003be8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003bf0:	2201      	movs	r2, #1
 8003bf2:	69fb      	ldr	r3, [r7, #28]
 8003bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf8:	43db      	mvns	r3, r3
 8003bfa:	69ba      	ldr	r2, [r7, #24]
 8003bfc:	4013      	ands	r3, r2
 8003bfe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	091b      	lsrs	r3, r3, #4
 8003c06:	f003 0201 	and.w	r2, r3, #1
 8003c0a:	69fb      	ldr	r3, [r7, #28]
 8003c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c10:	69ba      	ldr	r2, [r7, #24]
 8003c12:	4313      	orrs	r3, r2
 8003c14:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	69ba      	ldr	r2, [r7, #24]
 8003c1a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	f003 0303 	and.w	r3, r3, #3
 8003c24:	2b03      	cmp	r3, #3
 8003c26:	d017      	beq.n	8003c58 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	68db      	ldr	r3, [r3, #12]
 8003c2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003c2e:	69fb      	ldr	r3, [r7, #28]
 8003c30:	005b      	lsls	r3, r3, #1
 8003c32:	2203      	movs	r2, #3
 8003c34:	fa02 f303 	lsl.w	r3, r2, r3
 8003c38:	43db      	mvns	r3, r3
 8003c3a:	69ba      	ldr	r2, [r7, #24]
 8003c3c:	4013      	ands	r3, r2
 8003c3e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	689a      	ldr	r2, [r3, #8]
 8003c44:	69fb      	ldr	r3, [r7, #28]
 8003c46:	005b      	lsls	r3, r3, #1
 8003c48:	fa02 f303 	lsl.w	r3, r2, r3
 8003c4c:	69ba      	ldr	r2, [r7, #24]
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	69ba      	ldr	r2, [r7, #24]
 8003c56:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	f003 0303 	and.w	r3, r3, #3
 8003c60:	2b02      	cmp	r3, #2
 8003c62:	d123      	bne.n	8003cac <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003c64:	69fb      	ldr	r3, [r7, #28]
 8003c66:	08da      	lsrs	r2, r3, #3
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	3208      	adds	r2, #8
 8003c6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c70:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003c72:	69fb      	ldr	r3, [r7, #28]
 8003c74:	f003 0307 	and.w	r3, r3, #7
 8003c78:	009b      	lsls	r3, r3, #2
 8003c7a:	220f      	movs	r2, #15
 8003c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c80:	43db      	mvns	r3, r3
 8003c82:	69ba      	ldr	r2, [r7, #24]
 8003c84:	4013      	ands	r3, r2
 8003c86:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	691a      	ldr	r2, [r3, #16]
 8003c8c:	69fb      	ldr	r3, [r7, #28]
 8003c8e:	f003 0307 	and.w	r3, r3, #7
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	fa02 f303 	lsl.w	r3, r2, r3
 8003c98:	69ba      	ldr	r2, [r7, #24]
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003c9e:	69fb      	ldr	r3, [r7, #28]
 8003ca0:	08da      	lsrs	r2, r3, #3
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	3208      	adds	r2, #8
 8003ca6:	69b9      	ldr	r1, [r7, #24]
 8003ca8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003cb2:	69fb      	ldr	r3, [r7, #28]
 8003cb4:	005b      	lsls	r3, r3, #1
 8003cb6:	2203      	movs	r2, #3
 8003cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cbc:	43db      	mvns	r3, r3
 8003cbe:	69ba      	ldr	r2, [r7, #24]
 8003cc0:	4013      	ands	r3, r2
 8003cc2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	f003 0203 	and.w	r2, r3, #3
 8003ccc:	69fb      	ldr	r3, [r7, #28]
 8003cce:	005b      	lsls	r3, r3, #1
 8003cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd4:	69ba      	ldr	r2, [r7, #24]
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	69ba      	ldr	r2, [r7, #24]
 8003cde:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	f000 80be 	beq.w	8003e6a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003cee:	4b66      	ldr	r3, [pc, #408]	@ (8003e88 <HAL_GPIO_Init+0x324>)
 8003cf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cf2:	4a65      	ldr	r2, [pc, #404]	@ (8003e88 <HAL_GPIO_Init+0x324>)
 8003cf4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003cf8:	6453      	str	r3, [r2, #68]	@ 0x44
 8003cfa:	4b63      	ldr	r3, [pc, #396]	@ (8003e88 <HAL_GPIO_Init+0x324>)
 8003cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cfe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d02:	60fb      	str	r3, [r7, #12]
 8003d04:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003d06:	4a61      	ldr	r2, [pc, #388]	@ (8003e8c <HAL_GPIO_Init+0x328>)
 8003d08:	69fb      	ldr	r3, [r7, #28]
 8003d0a:	089b      	lsrs	r3, r3, #2
 8003d0c:	3302      	adds	r3, #2
 8003d0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d12:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003d14:	69fb      	ldr	r3, [r7, #28]
 8003d16:	f003 0303 	and.w	r3, r3, #3
 8003d1a:	009b      	lsls	r3, r3, #2
 8003d1c:	220f      	movs	r2, #15
 8003d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d22:	43db      	mvns	r3, r3
 8003d24:	69ba      	ldr	r2, [r7, #24]
 8003d26:	4013      	ands	r3, r2
 8003d28:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	4a58      	ldr	r2, [pc, #352]	@ (8003e90 <HAL_GPIO_Init+0x32c>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d037      	beq.n	8003da2 <HAL_GPIO_Init+0x23e>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	4a57      	ldr	r2, [pc, #348]	@ (8003e94 <HAL_GPIO_Init+0x330>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d031      	beq.n	8003d9e <HAL_GPIO_Init+0x23a>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	4a56      	ldr	r2, [pc, #344]	@ (8003e98 <HAL_GPIO_Init+0x334>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d02b      	beq.n	8003d9a <HAL_GPIO_Init+0x236>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	4a55      	ldr	r2, [pc, #340]	@ (8003e9c <HAL_GPIO_Init+0x338>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d025      	beq.n	8003d96 <HAL_GPIO_Init+0x232>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	4a54      	ldr	r2, [pc, #336]	@ (8003ea0 <HAL_GPIO_Init+0x33c>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d01f      	beq.n	8003d92 <HAL_GPIO_Init+0x22e>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	4a53      	ldr	r2, [pc, #332]	@ (8003ea4 <HAL_GPIO_Init+0x340>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d019      	beq.n	8003d8e <HAL_GPIO_Init+0x22a>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	4a52      	ldr	r2, [pc, #328]	@ (8003ea8 <HAL_GPIO_Init+0x344>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d013      	beq.n	8003d8a <HAL_GPIO_Init+0x226>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	4a51      	ldr	r2, [pc, #324]	@ (8003eac <HAL_GPIO_Init+0x348>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d00d      	beq.n	8003d86 <HAL_GPIO_Init+0x222>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	4a50      	ldr	r2, [pc, #320]	@ (8003eb0 <HAL_GPIO_Init+0x34c>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d007      	beq.n	8003d82 <HAL_GPIO_Init+0x21e>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	4a4f      	ldr	r2, [pc, #316]	@ (8003eb4 <HAL_GPIO_Init+0x350>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d101      	bne.n	8003d7e <HAL_GPIO_Init+0x21a>
 8003d7a:	2309      	movs	r3, #9
 8003d7c:	e012      	b.n	8003da4 <HAL_GPIO_Init+0x240>
 8003d7e:	230a      	movs	r3, #10
 8003d80:	e010      	b.n	8003da4 <HAL_GPIO_Init+0x240>
 8003d82:	2308      	movs	r3, #8
 8003d84:	e00e      	b.n	8003da4 <HAL_GPIO_Init+0x240>
 8003d86:	2307      	movs	r3, #7
 8003d88:	e00c      	b.n	8003da4 <HAL_GPIO_Init+0x240>
 8003d8a:	2306      	movs	r3, #6
 8003d8c:	e00a      	b.n	8003da4 <HAL_GPIO_Init+0x240>
 8003d8e:	2305      	movs	r3, #5
 8003d90:	e008      	b.n	8003da4 <HAL_GPIO_Init+0x240>
 8003d92:	2304      	movs	r3, #4
 8003d94:	e006      	b.n	8003da4 <HAL_GPIO_Init+0x240>
 8003d96:	2303      	movs	r3, #3
 8003d98:	e004      	b.n	8003da4 <HAL_GPIO_Init+0x240>
 8003d9a:	2302      	movs	r3, #2
 8003d9c:	e002      	b.n	8003da4 <HAL_GPIO_Init+0x240>
 8003d9e:	2301      	movs	r3, #1
 8003da0:	e000      	b.n	8003da4 <HAL_GPIO_Init+0x240>
 8003da2:	2300      	movs	r3, #0
 8003da4:	69fa      	ldr	r2, [r7, #28]
 8003da6:	f002 0203 	and.w	r2, r2, #3
 8003daa:	0092      	lsls	r2, r2, #2
 8003dac:	4093      	lsls	r3, r2
 8003dae:	69ba      	ldr	r2, [r7, #24]
 8003db0:	4313      	orrs	r3, r2
 8003db2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003db4:	4935      	ldr	r1, [pc, #212]	@ (8003e8c <HAL_GPIO_Init+0x328>)
 8003db6:	69fb      	ldr	r3, [r7, #28]
 8003db8:	089b      	lsrs	r3, r3, #2
 8003dba:	3302      	adds	r3, #2
 8003dbc:	69ba      	ldr	r2, [r7, #24]
 8003dbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003dc2:	4b3d      	ldr	r3, [pc, #244]	@ (8003eb8 <HAL_GPIO_Init+0x354>)
 8003dc4:	689b      	ldr	r3, [r3, #8]
 8003dc6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003dc8:	693b      	ldr	r3, [r7, #16]
 8003dca:	43db      	mvns	r3, r3
 8003dcc:	69ba      	ldr	r2, [r7, #24]
 8003dce:	4013      	ands	r3, r2
 8003dd0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d003      	beq.n	8003de6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003dde:	69ba      	ldr	r2, [r7, #24]
 8003de0:	693b      	ldr	r3, [r7, #16]
 8003de2:	4313      	orrs	r3, r2
 8003de4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003de6:	4a34      	ldr	r2, [pc, #208]	@ (8003eb8 <HAL_GPIO_Init+0x354>)
 8003de8:	69bb      	ldr	r3, [r7, #24]
 8003dea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003dec:	4b32      	ldr	r3, [pc, #200]	@ (8003eb8 <HAL_GPIO_Init+0x354>)
 8003dee:	68db      	ldr	r3, [r3, #12]
 8003df0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	43db      	mvns	r3, r3
 8003df6:	69ba      	ldr	r2, [r7, #24]
 8003df8:	4013      	ands	r3, r2
 8003dfa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d003      	beq.n	8003e10 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003e08:	69ba      	ldr	r2, [r7, #24]
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003e10:	4a29      	ldr	r2, [pc, #164]	@ (8003eb8 <HAL_GPIO_Init+0x354>)
 8003e12:	69bb      	ldr	r3, [r7, #24]
 8003e14:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003e16:	4b28      	ldr	r3, [pc, #160]	@ (8003eb8 <HAL_GPIO_Init+0x354>)
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	43db      	mvns	r3, r3
 8003e20:	69ba      	ldr	r2, [r7, #24]
 8003e22:	4013      	ands	r3, r2
 8003e24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d003      	beq.n	8003e3a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003e32:	69ba      	ldr	r2, [r7, #24]
 8003e34:	693b      	ldr	r3, [r7, #16]
 8003e36:	4313      	orrs	r3, r2
 8003e38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003e3a:	4a1f      	ldr	r2, [pc, #124]	@ (8003eb8 <HAL_GPIO_Init+0x354>)
 8003e3c:	69bb      	ldr	r3, [r7, #24]
 8003e3e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e40:	4b1d      	ldr	r3, [pc, #116]	@ (8003eb8 <HAL_GPIO_Init+0x354>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	43db      	mvns	r3, r3
 8003e4a:	69ba      	ldr	r2, [r7, #24]
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d003      	beq.n	8003e64 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003e5c:	69ba      	ldr	r2, [r7, #24]
 8003e5e:	693b      	ldr	r3, [r7, #16]
 8003e60:	4313      	orrs	r3, r2
 8003e62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003e64:	4a14      	ldr	r2, [pc, #80]	@ (8003eb8 <HAL_GPIO_Init+0x354>)
 8003e66:	69bb      	ldr	r3, [r7, #24]
 8003e68:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003e6a:	69fb      	ldr	r3, [r7, #28]
 8003e6c:	3301      	adds	r3, #1
 8003e6e:	61fb      	str	r3, [r7, #28]
 8003e70:	69fb      	ldr	r3, [r7, #28]
 8003e72:	2b0f      	cmp	r3, #15
 8003e74:	f67f ae86 	bls.w	8003b84 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003e78:	bf00      	nop
 8003e7a:	bf00      	nop
 8003e7c:	3724      	adds	r7, #36	@ 0x24
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e84:	4770      	bx	lr
 8003e86:	bf00      	nop
 8003e88:	40023800 	.word	0x40023800
 8003e8c:	40013800 	.word	0x40013800
 8003e90:	40020000 	.word	0x40020000
 8003e94:	40020400 	.word	0x40020400
 8003e98:	40020800 	.word	0x40020800
 8003e9c:	40020c00 	.word	0x40020c00
 8003ea0:	40021000 	.word	0x40021000
 8003ea4:	40021400 	.word	0x40021400
 8003ea8:	40021800 	.word	0x40021800
 8003eac:	40021c00 	.word	0x40021c00
 8003eb0:	40022000 	.word	0x40022000
 8003eb4:	40022400 	.word	0x40022400
 8003eb8:	40013c00 	.word	0x40013c00

08003ebc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b083      	sub	sp, #12
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
 8003ec4:	460b      	mov	r3, r1
 8003ec6:	807b      	strh	r3, [r7, #2]
 8003ec8:	4613      	mov	r3, r2
 8003eca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ecc:	787b      	ldrb	r3, [r7, #1]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d003      	beq.n	8003eda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ed2:	887a      	ldrh	r2, [r7, #2]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003ed8:	e003      	b.n	8003ee2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003eda:	887b      	ldrh	r3, [r7, #2]
 8003edc:	041a      	lsls	r2, r3, #16
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	619a      	str	r2, [r3, #24]
}
 8003ee2:	bf00      	nop
 8003ee4:	370c      	adds	r7, #12
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eec:	4770      	bx	lr
	...

08003ef0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b082      	sub	sp, #8
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d101      	bne.n	8003f02 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e07f      	b.n	8004002 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f08:	b2db      	uxtb	r3, r3
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d106      	bne.n	8003f1c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2200      	movs	r2, #0
 8003f12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003f16:	6878      	ldr	r0, [r7, #4]
 8003f18:	f7fd fa9e 	bl	8001458 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2224      	movs	r2, #36	@ 0x24
 8003f20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	681a      	ldr	r2, [r3, #0]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f022 0201 	bic.w	r2, r2, #1
 8003f32:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	685a      	ldr	r2, [r3, #4]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003f40:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	689a      	ldr	r2, [r3, #8]
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003f50:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	68db      	ldr	r3, [r3, #12]
 8003f56:	2b01      	cmp	r3, #1
 8003f58:	d107      	bne.n	8003f6a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	689a      	ldr	r2, [r3, #8]
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003f66:	609a      	str	r2, [r3, #8]
 8003f68:	e006      	b.n	8003f78 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	689a      	ldr	r2, [r3, #8]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003f76:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	68db      	ldr	r3, [r3, #12]
 8003f7c:	2b02      	cmp	r3, #2
 8003f7e:	d104      	bne.n	8003f8a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003f88:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	6859      	ldr	r1, [r3, #4]
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	4b1d      	ldr	r3, [pc, #116]	@ (800400c <HAL_I2C_Init+0x11c>)
 8003f96:	430b      	orrs	r3, r1
 8003f98:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	68da      	ldr	r2, [r3, #12]
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003fa8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	691a      	ldr	r2, [r3, #16]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	695b      	ldr	r3, [r3, #20]
 8003fb2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	699b      	ldr	r3, [r3, #24]
 8003fba:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	430a      	orrs	r2, r1
 8003fc2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	69d9      	ldr	r1, [r3, #28]
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6a1a      	ldr	r2, [r3, #32]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	430a      	orrs	r2, r1
 8003fd2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	681a      	ldr	r2, [r3, #0]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f042 0201 	orr.w	r2, r2, #1
 8003fe2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2220      	movs	r2, #32
 8003fee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004000:	2300      	movs	r3, #0
}
 8004002:	4618      	mov	r0, r3
 8004004:	3708      	adds	r7, #8
 8004006:	46bd      	mov	sp, r7
 8004008:	bd80      	pop	{r7, pc}
 800400a:	bf00      	nop
 800400c:	02008000 	.word	0x02008000

08004010 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004010:	b480      	push	{r7}
 8004012:	b083      	sub	sp, #12
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
 8004018:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004020:	b2db      	uxtb	r3, r3
 8004022:	2b20      	cmp	r3, #32
 8004024:	d138      	bne.n	8004098 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800402c:	2b01      	cmp	r3, #1
 800402e:	d101      	bne.n	8004034 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004030:	2302      	movs	r3, #2
 8004032:	e032      	b.n	800409a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2201      	movs	r2, #1
 8004038:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2224      	movs	r2, #36	@ 0x24
 8004040:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	681a      	ldr	r2, [r3, #0]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f022 0201 	bic.w	r2, r2, #1
 8004052:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004062:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	6819      	ldr	r1, [r3, #0]
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	683a      	ldr	r2, [r7, #0]
 8004070:	430a      	orrs	r2, r1
 8004072:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f042 0201 	orr.w	r2, r2, #1
 8004082:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2220      	movs	r2, #32
 8004088:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2200      	movs	r2, #0
 8004090:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004094:	2300      	movs	r3, #0
 8004096:	e000      	b.n	800409a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004098:	2302      	movs	r3, #2
  }
}
 800409a:	4618      	mov	r0, r3
 800409c:	370c      	adds	r7, #12
 800409e:	46bd      	mov	sp, r7
 80040a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a4:	4770      	bx	lr

080040a6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80040a6:	b480      	push	{r7}
 80040a8:	b085      	sub	sp, #20
 80040aa:	af00      	add	r7, sp, #0
 80040ac:	6078      	str	r0, [r7, #4]
 80040ae:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040b6:	b2db      	uxtb	r3, r3
 80040b8:	2b20      	cmp	r3, #32
 80040ba:	d139      	bne.n	8004130 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80040c2:	2b01      	cmp	r3, #1
 80040c4:	d101      	bne.n	80040ca <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80040c6:	2302      	movs	r3, #2
 80040c8:	e033      	b.n	8004132 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2201      	movs	r2, #1
 80040ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2224      	movs	r2, #36	@ 0x24
 80040d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	681a      	ldr	r2, [r3, #0]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f022 0201 	bic.w	r2, r2, #1
 80040e8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80040f8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	021b      	lsls	r3, r3, #8
 80040fe:	68fa      	ldr	r2, [r7, #12]
 8004100:	4313      	orrs	r3, r2
 8004102:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	68fa      	ldr	r2, [r7, #12]
 800410a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	681a      	ldr	r2, [r3, #0]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f042 0201 	orr.w	r2, r2, #1
 800411a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2220      	movs	r2, #32
 8004120:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2200      	movs	r2, #0
 8004128:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800412c:	2300      	movs	r3, #0
 800412e:	e000      	b.n	8004132 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004130:	2302      	movs	r3, #2
  }
}
 8004132:	4618      	mov	r0, r3
 8004134:	3714      	adds	r7, #20
 8004136:	46bd      	mov	sp, r7
 8004138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413c:	4770      	bx	lr
	...

08004140 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b082      	sub	sp, #8
 8004144:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004146:	2300      	movs	r3, #0
 8004148:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800414a:	4b23      	ldr	r3, [pc, #140]	@ (80041d8 <HAL_PWREx_EnableOverDrive+0x98>)
 800414c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800414e:	4a22      	ldr	r2, [pc, #136]	@ (80041d8 <HAL_PWREx_EnableOverDrive+0x98>)
 8004150:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004154:	6413      	str	r3, [r2, #64]	@ 0x40
 8004156:	4b20      	ldr	r3, [pc, #128]	@ (80041d8 <HAL_PWREx_EnableOverDrive+0x98>)
 8004158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800415a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800415e:	603b      	str	r3, [r7, #0]
 8004160:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004162:	4b1e      	ldr	r3, [pc, #120]	@ (80041dc <HAL_PWREx_EnableOverDrive+0x9c>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a1d      	ldr	r2, [pc, #116]	@ (80041dc <HAL_PWREx_EnableOverDrive+0x9c>)
 8004168:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800416c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800416e:	f7fe f823 	bl	80021b8 <HAL_GetTick>
 8004172:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004174:	e009      	b.n	800418a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004176:	f7fe f81f 	bl	80021b8 <HAL_GetTick>
 800417a:	4602      	mov	r2, r0
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	1ad3      	subs	r3, r2, r3
 8004180:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004184:	d901      	bls.n	800418a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004186:	2303      	movs	r3, #3
 8004188:	e022      	b.n	80041d0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800418a:	4b14      	ldr	r3, [pc, #80]	@ (80041dc <HAL_PWREx_EnableOverDrive+0x9c>)
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004192:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004196:	d1ee      	bne.n	8004176 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004198:	4b10      	ldr	r3, [pc, #64]	@ (80041dc <HAL_PWREx_EnableOverDrive+0x9c>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a0f      	ldr	r2, [pc, #60]	@ (80041dc <HAL_PWREx_EnableOverDrive+0x9c>)
 800419e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80041a2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80041a4:	f7fe f808 	bl	80021b8 <HAL_GetTick>
 80041a8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80041aa:	e009      	b.n	80041c0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80041ac:	f7fe f804 	bl	80021b8 <HAL_GetTick>
 80041b0:	4602      	mov	r2, r0
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	1ad3      	subs	r3, r2, r3
 80041b6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80041ba:	d901      	bls.n	80041c0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80041bc:	2303      	movs	r3, #3
 80041be:	e007      	b.n	80041d0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80041c0:	4b06      	ldr	r3, [pc, #24]	@ (80041dc <HAL_PWREx_EnableOverDrive+0x9c>)
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80041cc:	d1ee      	bne.n	80041ac <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80041ce:	2300      	movs	r3, #0
}
 80041d0:	4618      	mov	r0, r3
 80041d2:	3708      	adds	r7, #8
 80041d4:	46bd      	mov	sp, r7
 80041d6:	bd80      	pop	{r7, pc}
 80041d8:	40023800 	.word	0x40023800
 80041dc:	40007000 	.word	0x40007000

080041e0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b086      	sub	sp, #24
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80041e8:	2300      	movs	r3, #0
 80041ea:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d101      	bne.n	80041f6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80041f2:	2301      	movs	r3, #1
 80041f4:	e29b      	b.n	800472e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f003 0301 	and.w	r3, r3, #1
 80041fe:	2b00      	cmp	r3, #0
 8004200:	f000 8087 	beq.w	8004312 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004204:	4b96      	ldr	r3, [pc, #600]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	f003 030c 	and.w	r3, r3, #12
 800420c:	2b04      	cmp	r3, #4
 800420e:	d00c      	beq.n	800422a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004210:	4b93      	ldr	r3, [pc, #588]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 8004212:	689b      	ldr	r3, [r3, #8]
 8004214:	f003 030c 	and.w	r3, r3, #12
 8004218:	2b08      	cmp	r3, #8
 800421a:	d112      	bne.n	8004242 <HAL_RCC_OscConfig+0x62>
 800421c:	4b90      	ldr	r3, [pc, #576]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004224:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004228:	d10b      	bne.n	8004242 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800422a:	4b8d      	ldr	r3, [pc, #564]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004232:	2b00      	cmp	r3, #0
 8004234:	d06c      	beq.n	8004310 <HAL_RCC_OscConfig+0x130>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d168      	bne.n	8004310 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	e275      	b.n	800472e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800424a:	d106      	bne.n	800425a <HAL_RCC_OscConfig+0x7a>
 800424c:	4b84      	ldr	r3, [pc, #528]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a83      	ldr	r2, [pc, #524]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 8004252:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004256:	6013      	str	r3, [r2, #0]
 8004258:	e02e      	b.n	80042b8 <HAL_RCC_OscConfig+0xd8>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d10c      	bne.n	800427c <HAL_RCC_OscConfig+0x9c>
 8004262:	4b7f      	ldr	r3, [pc, #508]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4a7e      	ldr	r2, [pc, #504]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 8004268:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800426c:	6013      	str	r3, [r2, #0]
 800426e:	4b7c      	ldr	r3, [pc, #496]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	4a7b      	ldr	r2, [pc, #492]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 8004274:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004278:	6013      	str	r3, [r2, #0]
 800427a:	e01d      	b.n	80042b8 <HAL_RCC_OscConfig+0xd8>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004284:	d10c      	bne.n	80042a0 <HAL_RCC_OscConfig+0xc0>
 8004286:	4b76      	ldr	r3, [pc, #472]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a75      	ldr	r2, [pc, #468]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 800428c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004290:	6013      	str	r3, [r2, #0]
 8004292:	4b73      	ldr	r3, [pc, #460]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a72      	ldr	r2, [pc, #456]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 8004298:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800429c:	6013      	str	r3, [r2, #0]
 800429e:	e00b      	b.n	80042b8 <HAL_RCC_OscConfig+0xd8>
 80042a0:	4b6f      	ldr	r3, [pc, #444]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a6e      	ldr	r2, [pc, #440]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 80042a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80042aa:	6013      	str	r3, [r2, #0]
 80042ac:	4b6c      	ldr	r3, [pc, #432]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4a6b      	ldr	r2, [pc, #428]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 80042b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80042b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d013      	beq.n	80042e8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042c0:	f7fd ff7a 	bl	80021b8 <HAL_GetTick>
 80042c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042c6:	e008      	b.n	80042da <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042c8:	f7fd ff76 	bl	80021b8 <HAL_GetTick>
 80042cc:	4602      	mov	r2, r0
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	1ad3      	subs	r3, r2, r3
 80042d2:	2b64      	cmp	r3, #100	@ 0x64
 80042d4:	d901      	bls.n	80042da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80042d6:	2303      	movs	r3, #3
 80042d8:	e229      	b.n	800472e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042da:	4b61      	ldr	r3, [pc, #388]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d0f0      	beq.n	80042c8 <HAL_RCC_OscConfig+0xe8>
 80042e6:	e014      	b.n	8004312 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042e8:	f7fd ff66 	bl	80021b8 <HAL_GetTick>
 80042ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042ee:	e008      	b.n	8004302 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042f0:	f7fd ff62 	bl	80021b8 <HAL_GetTick>
 80042f4:	4602      	mov	r2, r0
 80042f6:	693b      	ldr	r3, [r7, #16]
 80042f8:	1ad3      	subs	r3, r2, r3
 80042fa:	2b64      	cmp	r3, #100	@ 0x64
 80042fc:	d901      	bls.n	8004302 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80042fe:	2303      	movs	r3, #3
 8004300:	e215      	b.n	800472e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004302:	4b57      	ldr	r3, [pc, #348]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800430a:	2b00      	cmp	r3, #0
 800430c:	d1f0      	bne.n	80042f0 <HAL_RCC_OscConfig+0x110>
 800430e:	e000      	b.n	8004312 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004310:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f003 0302 	and.w	r3, r3, #2
 800431a:	2b00      	cmp	r3, #0
 800431c:	d069      	beq.n	80043f2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800431e:	4b50      	ldr	r3, [pc, #320]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 8004320:	689b      	ldr	r3, [r3, #8]
 8004322:	f003 030c 	and.w	r3, r3, #12
 8004326:	2b00      	cmp	r3, #0
 8004328:	d00b      	beq.n	8004342 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800432a:	4b4d      	ldr	r3, [pc, #308]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	f003 030c 	and.w	r3, r3, #12
 8004332:	2b08      	cmp	r3, #8
 8004334:	d11c      	bne.n	8004370 <HAL_RCC_OscConfig+0x190>
 8004336:	4b4a      	ldr	r3, [pc, #296]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800433e:	2b00      	cmp	r3, #0
 8004340:	d116      	bne.n	8004370 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004342:	4b47      	ldr	r3, [pc, #284]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f003 0302 	and.w	r3, r3, #2
 800434a:	2b00      	cmp	r3, #0
 800434c:	d005      	beq.n	800435a <HAL_RCC_OscConfig+0x17a>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	68db      	ldr	r3, [r3, #12]
 8004352:	2b01      	cmp	r3, #1
 8004354:	d001      	beq.n	800435a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	e1e9      	b.n	800472e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800435a:	4b41      	ldr	r3, [pc, #260]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	691b      	ldr	r3, [r3, #16]
 8004366:	00db      	lsls	r3, r3, #3
 8004368:	493d      	ldr	r1, [pc, #244]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 800436a:	4313      	orrs	r3, r2
 800436c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800436e:	e040      	b.n	80043f2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	68db      	ldr	r3, [r3, #12]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d023      	beq.n	80043c0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004378:	4b39      	ldr	r3, [pc, #228]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4a38      	ldr	r2, [pc, #224]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 800437e:	f043 0301 	orr.w	r3, r3, #1
 8004382:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004384:	f7fd ff18 	bl	80021b8 <HAL_GetTick>
 8004388:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800438a:	e008      	b.n	800439e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800438c:	f7fd ff14 	bl	80021b8 <HAL_GetTick>
 8004390:	4602      	mov	r2, r0
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	1ad3      	subs	r3, r2, r3
 8004396:	2b02      	cmp	r3, #2
 8004398:	d901      	bls.n	800439e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800439a:	2303      	movs	r3, #3
 800439c:	e1c7      	b.n	800472e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800439e:	4b30      	ldr	r3, [pc, #192]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f003 0302 	and.w	r3, r3, #2
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d0f0      	beq.n	800438c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043aa:	4b2d      	ldr	r3, [pc, #180]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	691b      	ldr	r3, [r3, #16]
 80043b6:	00db      	lsls	r3, r3, #3
 80043b8:	4929      	ldr	r1, [pc, #164]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 80043ba:	4313      	orrs	r3, r2
 80043bc:	600b      	str	r3, [r1, #0]
 80043be:	e018      	b.n	80043f2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80043c0:	4b27      	ldr	r3, [pc, #156]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a26      	ldr	r2, [pc, #152]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 80043c6:	f023 0301 	bic.w	r3, r3, #1
 80043ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043cc:	f7fd fef4 	bl	80021b8 <HAL_GetTick>
 80043d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80043d2:	e008      	b.n	80043e6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043d4:	f7fd fef0 	bl	80021b8 <HAL_GetTick>
 80043d8:	4602      	mov	r2, r0
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	1ad3      	subs	r3, r2, r3
 80043de:	2b02      	cmp	r3, #2
 80043e0:	d901      	bls.n	80043e6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80043e2:	2303      	movs	r3, #3
 80043e4:	e1a3      	b.n	800472e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80043e6:	4b1e      	ldr	r3, [pc, #120]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f003 0302 	and.w	r3, r3, #2
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d1f0      	bne.n	80043d4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f003 0308 	and.w	r3, r3, #8
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d038      	beq.n	8004470 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	695b      	ldr	r3, [r3, #20]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d019      	beq.n	800443a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004406:	4b16      	ldr	r3, [pc, #88]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 8004408:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800440a:	4a15      	ldr	r2, [pc, #84]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 800440c:	f043 0301 	orr.w	r3, r3, #1
 8004410:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004412:	f7fd fed1 	bl	80021b8 <HAL_GetTick>
 8004416:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004418:	e008      	b.n	800442c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800441a:	f7fd fecd 	bl	80021b8 <HAL_GetTick>
 800441e:	4602      	mov	r2, r0
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	1ad3      	subs	r3, r2, r3
 8004424:	2b02      	cmp	r3, #2
 8004426:	d901      	bls.n	800442c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004428:	2303      	movs	r3, #3
 800442a:	e180      	b.n	800472e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800442c:	4b0c      	ldr	r3, [pc, #48]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 800442e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004430:	f003 0302 	and.w	r3, r3, #2
 8004434:	2b00      	cmp	r3, #0
 8004436:	d0f0      	beq.n	800441a <HAL_RCC_OscConfig+0x23a>
 8004438:	e01a      	b.n	8004470 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800443a:	4b09      	ldr	r3, [pc, #36]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 800443c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800443e:	4a08      	ldr	r2, [pc, #32]	@ (8004460 <HAL_RCC_OscConfig+0x280>)
 8004440:	f023 0301 	bic.w	r3, r3, #1
 8004444:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004446:	f7fd feb7 	bl	80021b8 <HAL_GetTick>
 800444a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800444c:	e00a      	b.n	8004464 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800444e:	f7fd feb3 	bl	80021b8 <HAL_GetTick>
 8004452:	4602      	mov	r2, r0
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	1ad3      	subs	r3, r2, r3
 8004458:	2b02      	cmp	r3, #2
 800445a:	d903      	bls.n	8004464 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800445c:	2303      	movs	r3, #3
 800445e:	e166      	b.n	800472e <HAL_RCC_OscConfig+0x54e>
 8004460:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004464:	4b92      	ldr	r3, [pc, #584]	@ (80046b0 <HAL_RCC_OscConfig+0x4d0>)
 8004466:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004468:	f003 0302 	and.w	r3, r3, #2
 800446c:	2b00      	cmp	r3, #0
 800446e:	d1ee      	bne.n	800444e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f003 0304 	and.w	r3, r3, #4
 8004478:	2b00      	cmp	r3, #0
 800447a:	f000 80a4 	beq.w	80045c6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800447e:	4b8c      	ldr	r3, [pc, #560]	@ (80046b0 <HAL_RCC_OscConfig+0x4d0>)
 8004480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004482:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004486:	2b00      	cmp	r3, #0
 8004488:	d10d      	bne.n	80044a6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800448a:	4b89      	ldr	r3, [pc, #548]	@ (80046b0 <HAL_RCC_OscConfig+0x4d0>)
 800448c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800448e:	4a88      	ldr	r2, [pc, #544]	@ (80046b0 <HAL_RCC_OscConfig+0x4d0>)
 8004490:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004494:	6413      	str	r3, [r2, #64]	@ 0x40
 8004496:	4b86      	ldr	r3, [pc, #536]	@ (80046b0 <HAL_RCC_OscConfig+0x4d0>)
 8004498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800449a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800449e:	60bb      	str	r3, [r7, #8]
 80044a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80044a2:	2301      	movs	r3, #1
 80044a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80044a6:	4b83      	ldr	r3, [pc, #524]	@ (80046b4 <HAL_RCC_OscConfig+0x4d4>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d118      	bne.n	80044e4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80044b2:	4b80      	ldr	r3, [pc, #512]	@ (80046b4 <HAL_RCC_OscConfig+0x4d4>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4a7f      	ldr	r2, [pc, #508]	@ (80046b4 <HAL_RCC_OscConfig+0x4d4>)
 80044b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80044bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80044be:	f7fd fe7b 	bl	80021b8 <HAL_GetTick>
 80044c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80044c4:	e008      	b.n	80044d8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044c6:	f7fd fe77 	bl	80021b8 <HAL_GetTick>
 80044ca:	4602      	mov	r2, r0
 80044cc:	693b      	ldr	r3, [r7, #16]
 80044ce:	1ad3      	subs	r3, r2, r3
 80044d0:	2b64      	cmp	r3, #100	@ 0x64
 80044d2:	d901      	bls.n	80044d8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80044d4:	2303      	movs	r3, #3
 80044d6:	e12a      	b.n	800472e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80044d8:	4b76      	ldr	r3, [pc, #472]	@ (80046b4 <HAL_RCC_OscConfig+0x4d4>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d0f0      	beq.n	80044c6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	2b01      	cmp	r3, #1
 80044ea:	d106      	bne.n	80044fa <HAL_RCC_OscConfig+0x31a>
 80044ec:	4b70      	ldr	r3, [pc, #448]	@ (80046b0 <HAL_RCC_OscConfig+0x4d0>)
 80044ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044f0:	4a6f      	ldr	r2, [pc, #444]	@ (80046b0 <HAL_RCC_OscConfig+0x4d0>)
 80044f2:	f043 0301 	orr.w	r3, r3, #1
 80044f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80044f8:	e02d      	b.n	8004556 <HAL_RCC_OscConfig+0x376>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	689b      	ldr	r3, [r3, #8]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d10c      	bne.n	800451c <HAL_RCC_OscConfig+0x33c>
 8004502:	4b6b      	ldr	r3, [pc, #428]	@ (80046b0 <HAL_RCC_OscConfig+0x4d0>)
 8004504:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004506:	4a6a      	ldr	r2, [pc, #424]	@ (80046b0 <HAL_RCC_OscConfig+0x4d0>)
 8004508:	f023 0301 	bic.w	r3, r3, #1
 800450c:	6713      	str	r3, [r2, #112]	@ 0x70
 800450e:	4b68      	ldr	r3, [pc, #416]	@ (80046b0 <HAL_RCC_OscConfig+0x4d0>)
 8004510:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004512:	4a67      	ldr	r2, [pc, #412]	@ (80046b0 <HAL_RCC_OscConfig+0x4d0>)
 8004514:	f023 0304 	bic.w	r3, r3, #4
 8004518:	6713      	str	r3, [r2, #112]	@ 0x70
 800451a:	e01c      	b.n	8004556 <HAL_RCC_OscConfig+0x376>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	689b      	ldr	r3, [r3, #8]
 8004520:	2b05      	cmp	r3, #5
 8004522:	d10c      	bne.n	800453e <HAL_RCC_OscConfig+0x35e>
 8004524:	4b62      	ldr	r3, [pc, #392]	@ (80046b0 <HAL_RCC_OscConfig+0x4d0>)
 8004526:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004528:	4a61      	ldr	r2, [pc, #388]	@ (80046b0 <HAL_RCC_OscConfig+0x4d0>)
 800452a:	f043 0304 	orr.w	r3, r3, #4
 800452e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004530:	4b5f      	ldr	r3, [pc, #380]	@ (80046b0 <HAL_RCC_OscConfig+0x4d0>)
 8004532:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004534:	4a5e      	ldr	r2, [pc, #376]	@ (80046b0 <HAL_RCC_OscConfig+0x4d0>)
 8004536:	f043 0301 	orr.w	r3, r3, #1
 800453a:	6713      	str	r3, [r2, #112]	@ 0x70
 800453c:	e00b      	b.n	8004556 <HAL_RCC_OscConfig+0x376>
 800453e:	4b5c      	ldr	r3, [pc, #368]	@ (80046b0 <HAL_RCC_OscConfig+0x4d0>)
 8004540:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004542:	4a5b      	ldr	r2, [pc, #364]	@ (80046b0 <HAL_RCC_OscConfig+0x4d0>)
 8004544:	f023 0301 	bic.w	r3, r3, #1
 8004548:	6713      	str	r3, [r2, #112]	@ 0x70
 800454a:	4b59      	ldr	r3, [pc, #356]	@ (80046b0 <HAL_RCC_OscConfig+0x4d0>)
 800454c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800454e:	4a58      	ldr	r2, [pc, #352]	@ (80046b0 <HAL_RCC_OscConfig+0x4d0>)
 8004550:	f023 0304 	bic.w	r3, r3, #4
 8004554:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	689b      	ldr	r3, [r3, #8]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d015      	beq.n	800458a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800455e:	f7fd fe2b 	bl	80021b8 <HAL_GetTick>
 8004562:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004564:	e00a      	b.n	800457c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004566:	f7fd fe27 	bl	80021b8 <HAL_GetTick>
 800456a:	4602      	mov	r2, r0
 800456c:	693b      	ldr	r3, [r7, #16]
 800456e:	1ad3      	subs	r3, r2, r3
 8004570:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004574:	4293      	cmp	r3, r2
 8004576:	d901      	bls.n	800457c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004578:	2303      	movs	r3, #3
 800457a:	e0d8      	b.n	800472e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800457c:	4b4c      	ldr	r3, [pc, #304]	@ (80046b0 <HAL_RCC_OscConfig+0x4d0>)
 800457e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004580:	f003 0302 	and.w	r3, r3, #2
 8004584:	2b00      	cmp	r3, #0
 8004586:	d0ee      	beq.n	8004566 <HAL_RCC_OscConfig+0x386>
 8004588:	e014      	b.n	80045b4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800458a:	f7fd fe15 	bl	80021b8 <HAL_GetTick>
 800458e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004590:	e00a      	b.n	80045a8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004592:	f7fd fe11 	bl	80021b8 <HAL_GetTick>
 8004596:	4602      	mov	r2, r0
 8004598:	693b      	ldr	r3, [r7, #16]
 800459a:	1ad3      	subs	r3, r2, r3
 800459c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d901      	bls.n	80045a8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80045a4:	2303      	movs	r3, #3
 80045a6:	e0c2      	b.n	800472e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045a8:	4b41      	ldr	r3, [pc, #260]	@ (80046b0 <HAL_RCC_OscConfig+0x4d0>)
 80045aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045ac:	f003 0302 	and.w	r3, r3, #2
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d1ee      	bne.n	8004592 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80045b4:	7dfb      	ldrb	r3, [r7, #23]
 80045b6:	2b01      	cmp	r3, #1
 80045b8:	d105      	bne.n	80045c6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045ba:	4b3d      	ldr	r3, [pc, #244]	@ (80046b0 <HAL_RCC_OscConfig+0x4d0>)
 80045bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045be:	4a3c      	ldr	r2, [pc, #240]	@ (80046b0 <HAL_RCC_OscConfig+0x4d0>)
 80045c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80045c4:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	699b      	ldr	r3, [r3, #24]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	f000 80ae 	beq.w	800472c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80045d0:	4b37      	ldr	r3, [pc, #220]	@ (80046b0 <HAL_RCC_OscConfig+0x4d0>)
 80045d2:	689b      	ldr	r3, [r3, #8]
 80045d4:	f003 030c 	and.w	r3, r3, #12
 80045d8:	2b08      	cmp	r3, #8
 80045da:	d06d      	beq.n	80046b8 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	699b      	ldr	r3, [r3, #24]
 80045e0:	2b02      	cmp	r3, #2
 80045e2:	d14b      	bne.n	800467c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045e4:	4b32      	ldr	r3, [pc, #200]	@ (80046b0 <HAL_RCC_OscConfig+0x4d0>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a31      	ldr	r2, [pc, #196]	@ (80046b0 <HAL_RCC_OscConfig+0x4d0>)
 80045ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80045ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045f0:	f7fd fde2 	bl	80021b8 <HAL_GetTick>
 80045f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045f6:	e008      	b.n	800460a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045f8:	f7fd fdde 	bl	80021b8 <HAL_GetTick>
 80045fc:	4602      	mov	r2, r0
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	1ad3      	subs	r3, r2, r3
 8004602:	2b02      	cmp	r3, #2
 8004604:	d901      	bls.n	800460a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004606:	2303      	movs	r3, #3
 8004608:	e091      	b.n	800472e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800460a:	4b29      	ldr	r3, [pc, #164]	@ (80046b0 <HAL_RCC_OscConfig+0x4d0>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004612:	2b00      	cmp	r3, #0
 8004614:	d1f0      	bne.n	80045f8 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	69da      	ldr	r2, [r3, #28]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6a1b      	ldr	r3, [r3, #32]
 800461e:	431a      	orrs	r2, r3
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004624:	019b      	lsls	r3, r3, #6
 8004626:	431a      	orrs	r2, r3
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800462c:	085b      	lsrs	r3, r3, #1
 800462e:	3b01      	subs	r3, #1
 8004630:	041b      	lsls	r3, r3, #16
 8004632:	431a      	orrs	r2, r3
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004638:	061b      	lsls	r3, r3, #24
 800463a:	431a      	orrs	r2, r3
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004640:	071b      	lsls	r3, r3, #28
 8004642:	491b      	ldr	r1, [pc, #108]	@ (80046b0 <HAL_RCC_OscConfig+0x4d0>)
 8004644:	4313      	orrs	r3, r2
 8004646:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004648:	4b19      	ldr	r3, [pc, #100]	@ (80046b0 <HAL_RCC_OscConfig+0x4d0>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a18      	ldr	r2, [pc, #96]	@ (80046b0 <HAL_RCC_OscConfig+0x4d0>)
 800464e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004652:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004654:	f7fd fdb0 	bl	80021b8 <HAL_GetTick>
 8004658:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800465a:	e008      	b.n	800466e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800465c:	f7fd fdac 	bl	80021b8 <HAL_GetTick>
 8004660:	4602      	mov	r2, r0
 8004662:	693b      	ldr	r3, [r7, #16]
 8004664:	1ad3      	subs	r3, r2, r3
 8004666:	2b02      	cmp	r3, #2
 8004668:	d901      	bls.n	800466e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800466a:	2303      	movs	r3, #3
 800466c:	e05f      	b.n	800472e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800466e:	4b10      	ldr	r3, [pc, #64]	@ (80046b0 <HAL_RCC_OscConfig+0x4d0>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004676:	2b00      	cmp	r3, #0
 8004678:	d0f0      	beq.n	800465c <HAL_RCC_OscConfig+0x47c>
 800467a:	e057      	b.n	800472c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800467c:	4b0c      	ldr	r3, [pc, #48]	@ (80046b0 <HAL_RCC_OscConfig+0x4d0>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a0b      	ldr	r2, [pc, #44]	@ (80046b0 <HAL_RCC_OscConfig+0x4d0>)
 8004682:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004686:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004688:	f7fd fd96 	bl	80021b8 <HAL_GetTick>
 800468c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800468e:	e008      	b.n	80046a2 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004690:	f7fd fd92 	bl	80021b8 <HAL_GetTick>
 8004694:	4602      	mov	r2, r0
 8004696:	693b      	ldr	r3, [r7, #16]
 8004698:	1ad3      	subs	r3, r2, r3
 800469a:	2b02      	cmp	r3, #2
 800469c:	d901      	bls.n	80046a2 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800469e:	2303      	movs	r3, #3
 80046a0:	e045      	b.n	800472e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046a2:	4b03      	ldr	r3, [pc, #12]	@ (80046b0 <HAL_RCC_OscConfig+0x4d0>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d1f0      	bne.n	8004690 <HAL_RCC_OscConfig+0x4b0>
 80046ae:	e03d      	b.n	800472c <HAL_RCC_OscConfig+0x54c>
 80046b0:	40023800 	.word	0x40023800
 80046b4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80046b8:	4b1f      	ldr	r3, [pc, #124]	@ (8004738 <HAL_RCC_OscConfig+0x558>)
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	699b      	ldr	r3, [r3, #24]
 80046c2:	2b01      	cmp	r3, #1
 80046c4:	d030      	beq.n	8004728 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80046d0:	429a      	cmp	r2, r3
 80046d2:	d129      	bne.n	8004728 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046de:	429a      	cmp	r2, r3
 80046e0:	d122      	bne.n	8004728 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80046e2:	68fa      	ldr	r2, [r7, #12]
 80046e4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80046e8:	4013      	ands	r3, r2
 80046ea:	687a      	ldr	r2, [r7, #4]
 80046ec:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80046ee:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d119      	bne.n	8004728 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046fe:	085b      	lsrs	r3, r3, #1
 8004700:	3b01      	subs	r3, #1
 8004702:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004704:	429a      	cmp	r2, r3
 8004706:	d10f      	bne.n	8004728 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004712:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004714:	429a      	cmp	r2, r3
 8004716:	d107      	bne.n	8004728 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004722:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004724:	429a      	cmp	r2, r3
 8004726:	d001      	beq.n	800472c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004728:	2301      	movs	r3, #1
 800472a:	e000      	b.n	800472e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 800472c:	2300      	movs	r3, #0
}
 800472e:	4618      	mov	r0, r3
 8004730:	3718      	adds	r7, #24
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}
 8004736:	bf00      	nop
 8004738:	40023800 	.word	0x40023800

0800473c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b084      	sub	sp, #16
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
 8004744:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004746:	2300      	movs	r3, #0
 8004748:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d101      	bne.n	8004754 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004750:	2301      	movs	r3, #1
 8004752:	e0d0      	b.n	80048f6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004754:	4b6a      	ldr	r3, [pc, #424]	@ (8004900 <HAL_RCC_ClockConfig+0x1c4>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f003 030f 	and.w	r3, r3, #15
 800475c:	683a      	ldr	r2, [r7, #0]
 800475e:	429a      	cmp	r2, r3
 8004760:	d910      	bls.n	8004784 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004762:	4b67      	ldr	r3, [pc, #412]	@ (8004900 <HAL_RCC_ClockConfig+0x1c4>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f023 020f 	bic.w	r2, r3, #15
 800476a:	4965      	ldr	r1, [pc, #404]	@ (8004900 <HAL_RCC_ClockConfig+0x1c4>)
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	4313      	orrs	r3, r2
 8004770:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004772:	4b63      	ldr	r3, [pc, #396]	@ (8004900 <HAL_RCC_ClockConfig+0x1c4>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f003 030f 	and.w	r3, r3, #15
 800477a:	683a      	ldr	r2, [r7, #0]
 800477c:	429a      	cmp	r2, r3
 800477e:	d001      	beq.n	8004784 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004780:	2301      	movs	r3, #1
 8004782:	e0b8      	b.n	80048f6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f003 0302 	and.w	r3, r3, #2
 800478c:	2b00      	cmp	r3, #0
 800478e:	d020      	beq.n	80047d2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f003 0304 	and.w	r3, r3, #4
 8004798:	2b00      	cmp	r3, #0
 800479a:	d005      	beq.n	80047a8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800479c:	4b59      	ldr	r3, [pc, #356]	@ (8004904 <HAL_RCC_ClockConfig+0x1c8>)
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	4a58      	ldr	r2, [pc, #352]	@ (8004904 <HAL_RCC_ClockConfig+0x1c8>)
 80047a2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80047a6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f003 0308 	and.w	r3, r3, #8
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d005      	beq.n	80047c0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80047b4:	4b53      	ldr	r3, [pc, #332]	@ (8004904 <HAL_RCC_ClockConfig+0x1c8>)
 80047b6:	689b      	ldr	r3, [r3, #8]
 80047b8:	4a52      	ldr	r2, [pc, #328]	@ (8004904 <HAL_RCC_ClockConfig+0x1c8>)
 80047ba:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80047be:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047c0:	4b50      	ldr	r3, [pc, #320]	@ (8004904 <HAL_RCC_ClockConfig+0x1c8>)
 80047c2:	689b      	ldr	r3, [r3, #8]
 80047c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	494d      	ldr	r1, [pc, #308]	@ (8004904 <HAL_RCC_ClockConfig+0x1c8>)
 80047ce:	4313      	orrs	r3, r2
 80047d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f003 0301 	and.w	r3, r3, #1
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d040      	beq.n	8004860 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	2b01      	cmp	r3, #1
 80047e4:	d107      	bne.n	80047f6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047e6:	4b47      	ldr	r3, [pc, #284]	@ (8004904 <HAL_RCC_ClockConfig+0x1c8>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d115      	bne.n	800481e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80047f2:	2301      	movs	r3, #1
 80047f4:	e07f      	b.n	80048f6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	2b02      	cmp	r3, #2
 80047fc:	d107      	bne.n	800480e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047fe:	4b41      	ldr	r3, [pc, #260]	@ (8004904 <HAL_RCC_ClockConfig+0x1c8>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004806:	2b00      	cmp	r3, #0
 8004808:	d109      	bne.n	800481e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800480a:	2301      	movs	r3, #1
 800480c:	e073      	b.n	80048f6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800480e:	4b3d      	ldr	r3, [pc, #244]	@ (8004904 <HAL_RCC_ClockConfig+0x1c8>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f003 0302 	and.w	r3, r3, #2
 8004816:	2b00      	cmp	r3, #0
 8004818:	d101      	bne.n	800481e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	e06b      	b.n	80048f6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800481e:	4b39      	ldr	r3, [pc, #228]	@ (8004904 <HAL_RCC_ClockConfig+0x1c8>)
 8004820:	689b      	ldr	r3, [r3, #8]
 8004822:	f023 0203 	bic.w	r2, r3, #3
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	4936      	ldr	r1, [pc, #216]	@ (8004904 <HAL_RCC_ClockConfig+0x1c8>)
 800482c:	4313      	orrs	r3, r2
 800482e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004830:	f7fd fcc2 	bl	80021b8 <HAL_GetTick>
 8004834:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004836:	e00a      	b.n	800484e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004838:	f7fd fcbe 	bl	80021b8 <HAL_GetTick>
 800483c:	4602      	mov	r2, r0
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	1ad3      	subs	r3, r2, r3
 8004842:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004846:	4293      	cmp	r3, r2
 8004848:	d901      	bls.n	800484e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800484a:	2303      	movs	r3, #3
 800484c:	e053      	b.n	80048f6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800484e:	4b2d      	ldr	r3, [pc, #180]	@ (8004904 <HAL_RCC_ClockConfig+0x1c8>)
 8004850:	689b      	ldr	r3, [r3, #8]
 8004852:	f003 020c 	and.w	r2, r3, #12
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	685b      	ldr	r3, [r3, #4]
 800485a:	009b      	lsls	r3, r3, #2
 800485c:	429a      	cmp	r2, r3
 800485e:	d1eb      	bne.n	8004838 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004860:	4b27      	ldr	r3, [pc, #156]	@ (8004900 <HAL_RCC_ClockConfig+0x1c4>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f003 030f 	and.w	r3, r3, #15
 8004868:	683a      	ldr	r2, [r7, #0]
 800486a:	429a      	cmp	r2, r3
 800486c:	d210      	bcs.n	8004890 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800486e:	4b24      	ldr	r3, [pc, #144]	@ (8004900 <HAL_RCC_ClockConfig+0x1c4>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f023 020f 	bic.w	r2, r3, #15
 8004876:	4922      	ldr	r1, [pc, #136]	@ (8004900 <HAL_RCC_ClockConfig+0x1c4>)
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	4313      	orrs	r3, r2
 800487c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800487e:	4b20      	ldr	r3, [pc, #128]	@ (8004900 <HAL_RCC_ClockConfig+0x1c4>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f003 030f 	and.w	r3, r3, #15
 8004886:	683a      	ldr	r2, [r7, #0]
 8004888:	429a      	cmp	r2, r3
 800488a:	d001      	beq.n	8004890 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800488c:	2301      	movs	r3, #1
 800488e:	e032      	b.n	80048f6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f003 0304 	and.w	r3, r3, #4
 8004898:	2b00      	cmp	r3, #0
 800489a:	d008      	beq.n	80048ae <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800489c:	4b19      	ldr	r3, [pc, #100]	@ (8004904 <HAL_RCC_ClockConfig+0x1c8>)
 800489e:	689b      	ldr	r3, [r3, #8]
 80048a0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	68db      	ldr	r3, [r3, #12]
 80048a8:	4916      	ldr	r1, [pc, #88]	@ (8004904 <HAL_RCC_ClockConfig+0x1c8>)
 80048aa:	4313      	orrs	r3, r2
 80048ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f003 0308 	and.w	r3, r3, #8
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d009      	beq.n	80048ce <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80048ba:	4b12      	ldr	r3, [pc, #72]	@ (8004904 <HAL_RCC_ClockConfig+0x1c8>)
 80048bc:	689b      	ldr	r3, [r3, #8]
 80048be:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	691b      	ldr	r3, [r3, #16]
 80048c6:	00db      	lsls	r3, r3, #3
 80048c8:	490e      	ldr	r1, [pc, #56]	@ (8004904 <HAL_RCC_ClockConfig+0x1c8>)
 80048ca:	4313      	orrs	r3, r2
 80048cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80048ce:	f000 f821 	bl	8004914 <HAL_RCC_GetSysClockFreq>
 80048d2:	4602      	mov	r2, r0
 80048d4:	4b0b      	ldr	r3, [pc, #44]	@ (8004904 <HAL_RCC_ClockConfig+0x1c8>)
 80048d6:	689b      	ldr	r3, [r3, #8]
 80048d8:	091b      	lsrs	r3, r3, #4
 80048da:	f003 030f 	and.w	r3, r3, #15
 80048de:	490a      	ldr	r1, [pc, #40]	@ (8004908 <HAL_RCC_ClockConfig+0x1cc>)
 80048e0:	5ccb      	ldrb	r3, [r1, r3]
 80048e2:	fa22 f303 	lsr.w	r3, r2, r3
 80048e6:	4a09      	ldr	r2, [pc, #36]	@ (800490c <HAL_RCC_ClockConfig+0x1d0>)
 80048e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80048ea:	4b09      	ldr	r3, [pc, #36]	@ (8004910 <HAL_RCC_ClockConfig+0x1d4>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4618      	mov	r0, r3
 80048f0:	f7fd fc1e 	bl	8002130 <HAL_InitTick>

  return HAL_OK;
 80048f4:	2300      	movs	r3, #0
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	3710      	adds	r7, #16
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bd80      	pop	{r7, pc}
 80048fe:	bf00      	nop
 8004900:	40023c00 	.word	0x40023c00
 8004904:	40023800 	.word	0x40023800
 8004908:	08008080 	.word	0x08008080
 800490c:	20000028 	.word	0x20000028
 8004910:	2000002c 	.word	0x2000002c

08004914 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004914:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004918:	b090      	sub	sp, #64	@ 0x40
 800491a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800491c:	2300      	movs	r3, #0
 800491e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004920:	2300      	movs	r3, #0
 8004922:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004924:	2300      	movs	r3, #0
 8004926:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8004928:	2300      	movs	r3, #0
 800492a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800492c:	4b59      	ldr	r3, [pc, #356]	@ (8004a94 <HAL_RCC_GetSysClockFreq+0x180>)
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	f003 030c 	and.w	r3, r3, #12
 8004934:	2b08      	cmp	r3, #8
 8004936:	d00d      	beq.n	8004954 <HAL_RCC_GetSysClockFreq+0x40>
 8004938:	2b08      	cmp	r3, #8
 800493a:	f200 80a1 	bhi.w	8004a80 <HAL_RCC_GetSysClockFreq+0x16c>
 800493e:	2b00      	cmp	r3, #0
 8004940:	d002      	beq.n	8004948 <HAL_RCC_GetSysClockFreq+0x34>
 8004942:	2b04      	cmp	r3, #4
 8004944:	d003      	beq.n	800494e <HAL_RCC_GetSysClockFreq+0x3a>
 8004946:	e09b      	b.n	8004a80 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004948:	4b53      	ldr	r3, [pc, #332]	@ (8004a98 <HAL_RCC_GetSysClockFreq+0x184>)
 800494a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800494c:	e09b      	b.n	8004a86 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800494e:	4b53      	ldr	r3, [pc, #332]	@ (8004a9c <HAL_RCC_GetSysClockFreq+0x188>)
 8004950:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004952:	e098      	b.n	8004a86 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004954:	4b4f      	ldr	r3, [pc, #316]	@ (8004a94 <HAL_RCC_GetSysClockFreq+0x180>)
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800495c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800495e:	4b4d      	ldr	r3, [pc, #308]	@ (8004a94 <HAL_RCC_GetSysClockFreq+0x180>)
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004966:	2b00      	cmp	r3, #0
 8004968:	d028      	beq.n	80049bc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800496a:	4b4a      	ldr	r3, [pc, #296]	@ (8004a94 <HAL_RCC_GetSysClockFreq+0x180>)
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	099b      	lsrs	r3, r3, #6
 8004970:	2200      	movs	r2, #0
 8004972:	623b      	str	r3, [r7, #32]
 8004974:	627a      	str	r2, [r7, #36]	@ 0x24
 8004976:	6a3b      	ldr	r3, [r7, #32]
 8004978:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800497c:	2100      	movs	r1, #0
 800497e:	4b47      	ldr	r3, [pc, #284]	@ (8004a9c <HAL_RCC_GetSysClockFreq+0x188>)
 8004980:	fb03 f201 	mul.w	r2, r3, r1
 8004984:	2300      	movs	r3, #0
 8004986:	fb00 f303 	mul.w	r3, r0, r3
 800498a:	4413      	add	r3, r2
 800498c:	4a43      	ldr	r2, [pc, #268]	@ (8004a9c <HAL_RCC_GetSysClockFreq+0x188>)
 800498e:	fba0 1202 	umull	r1, r2, r0, r2
 8004992:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004994:	460a      	mov	r2, r1
 8004996:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004998:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800499a:	4413      	add	r3, r2
 800499c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800499e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049a0:	2200      	movs	r2, #0
 80049a2:	61bb      	str	r3, [r7, #24]
 80049a4:	61fa      	str	r2, [r7, #28]
 80049a6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80049aa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80049ae:	f7fb fc43 	bl	8000238 <__aeabi_uldivmod>
 80049b2:	4602      	mov	r2, r0
 80049b4:	460b      	mov	r3, r1
 80049b6:	4613      	mov	r3, r2
 80049b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80049ba:	e053      	b.n	8004a64 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80049bc:	4b35      	ldr	r3, [pc, #212]	@ (8004a94 <HAL_RCC_GetSysClockFreq+0x180>)
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	099b      	lsrs	r3, r3, #6
 80049c2:	2200      	movs	r2, #0
 80049c4:	613b      	str	r3, [r7, #16]
 80049c6:	617a      	str	r2, [r7, #20]
 80049c8:	693b      	ldr	r3, [r7, #16]
 80049ca:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80049ce:	f04f 0b00 	mov.w	fp, #0
 80049d2:	4652      	mov	r2, sl
 80049d4:	465b      	mov	r3, fp
 80049d6:	f04f 0000 	mov.w	r0, #0
 80049da:	f04f 0100 	mov.w	r1, #0
 80049de:	0159      	lsls	r1, r3, #5
 80049e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80049e4:	0150      	lsls	r0, r2, #5
 80049e6:	4602      	mov	r2, r0
 80049e8:	460b      	mov	r3, r1
 80049ea:	ebb2 080a 	subs.w	r8, r2, sl
 80049ee:	eb63 090b 	sbc.w	r9, r3, fp
 80049f2:	f04f 0200 	mov.w	r2, #0
 80049f6:	f04f 0300 	mov.w	r3, #0
 80049fa:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80049fe:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004a02:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004a06:	ebb2 0408 	subs.w	r4, r2, r8
 8004a0a:	eb63 0509 	sbc.w	r5, r3, r9
 8004a0e:	f04f 0200 	mov.w	r2, #0
 8004a12:	f04f 0300 	mov.w	r3, #0
 8004a16:	00eb      	lsls	r3, r5, #3
 8004a18:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004a1c:	00e2      	lsls	r2, r4, #3
 8004a1e:	4614      	mov	r4, r2
 8004a20:	461d      	mov	r5, r3
 8004a22:	eb14 030a 	adds.w	r3, r4, sl
 8004a26:	603b      	str	r3, [r7, #0]
 8004a28:	eb45 030b 	adc.w	r3, r5, fp
 8004a2c:	607b      	str	r3, [r7, #4]
 8004a2e:	f04f 0200 	mov.w	r2, #0
 8004a32:	f04f 0300 	mov.w	r3, #0
 8004a36:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004a3a:	4629      	mov	r1, r5
 8004a3c:	028b      	lsls	r3, r1, #10
 8004a3e:	4621      	mov	r1, r4
 8004a40:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004a44:	4621      	mov	r1, r4
 8004a46:	028a      	lsls	r2, r1, #10
 8004a48:	4610      	mov	r0, r2
 8004a4a:	4619      	mov	r1, r3
 8004a4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a4e:	2200      	movs	r2, #0
 8004a50:	60bb      	str	r3, [r7, #8]
 8004a52:	60fa      	str	r2, [r7, #12]
 8004a54:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004a58:	f7fb fbee 	bl	8000238 <__aeabi_uldivmod>
 8004a5c:	4602      	mov	r2, r0
 8004a5e:	460b      	mov	r3, r1
 8004a60:	4613      	mov	r3, r2
 8004a62:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004a64:	4b0b      	ldr	r3, [pc, #44]	@ (8004a94 <HAL_RCC_GetSysClockFreq+0x180>)
 8004a66:	685b      	ldr	r3, [r3, #4]
 8004a68:	0c1b      	lsrs	r3, r3, #16
 8004a6a:	f003 0303 	and.w	r3, r3, #3
 8004a6e:	3301      	adds	r3, #1
 8004a70:	005b      	lsls	r3, r3, #1
 8004a72:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004a74:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004a76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a78:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a7c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004a7e:	e002      	b.n	8004a86 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004a80:	4b05      	ldr	r3, [pc, #20]	@ (8004a98 <HAL_RCC_GetSysClockFreq+0x184>)
 8004a82:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004a84:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004a88:	4618      	mov	r0, r3
 8004a8a:	3740      	adds	r7, #64	@ 0x40
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a92:	bf00      	nop
 8004a94:	40023800 	.word	0x40023800
 8004a98:	00f42400 	.word	0x00f42400
 8004a9c:	01312d00 	.word	0x01312d00

08004aa0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b088      	sub	sp, #32
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004aac:	2300      	movs	r3, #0
 8004aae:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f003 0301 	and.w	r3, r3, #1
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d012      	beq.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004ac8:	4b69      	ldr	r3, [pc, #420]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004aca:	689b      	ldr	r3, [r3, #8]
 8004acc:	4a68      	ldr	r2, [pc, #416]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ace:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004ad2:	6093      	str	r3, [r2, #8]
 8004ad4:	4b66      	ldr	r3, [pc, #408]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ad6:	689a      	ldr	r2, [r3, #8]
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004adc:	4964      	ldr	r1, [pc, #400]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ade:	4313      	orrs	r3, r2
 8004ae0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d101      	bne.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004aea:	2301      	movs	r3, #1
 8004aec:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d017      	beq.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004afa:	4b5d      	ldr	r3, [pc, #372]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004afc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b00:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b08:	4959      	ldr	r1, [pc, #356]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b14:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b18:	d101      	bne.n	8004b1e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d101      	bne.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004b26:	2301      	movs	r3, #1
 8004b28:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d017      	beq.n	8004b66 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004b36:	4b4e      	ldr	r3, [pc, #312]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b38:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b3c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b44:	494a      	ldr	r1, [pc, #296]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b46:	4313      	orrs	r3, r2
 8004b48:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b50:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004b54:	d101      	bne.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004b56:	2301      	movs	r3, #1
 8004b58:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d101      	bne.n	8004b66 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004b62:	2301      	movs	r3, #1
 8004b64:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d001      	beq.n	8004b76 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004b72:	2301      	movs	r3, #1
 8004b74:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f003 0320 	and.w	r3, r3, #32
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	f000 808b 	beq.w	8004c9a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004b84:	4b3a      	ldr	r3, [pc, #232]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b88:	4a39      	ldr	r2, [pc, #228]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b8e:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b90:	4b37      	ldr	r3, [pc, #220]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b98:	60bb      	str	r3, [r7, #8]
 8004b9a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004b9c:	4b35      	ldr	r3, [pc, #212]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a34      	ldr	r2, [pc, #208]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004ba2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ba6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ba8:	f7fd fb06 	bl	80021b8 <HAL_GetTick>
 8004bac:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004bae:	e008      	b.n	8004bc2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004bb0:	f7fd fb02 	bl	80021b8 <HAL_GetTick>
 8004bb4:	4602      	mov	r2, r0
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	1ad3      	subs	r3, r2, r3
 8004bba:	2b64      	cmp	r3, #100	@ 0x64
 8004bbc:	d901      	bls.n	8004bc2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004bbe:	2303      	movs	r3, #3
 8004bc0:	e38f      	b.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004bc2:	4b2c      	ldr	r3, [pc, #176]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d0f0      	beq.n	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004bce:	4b28      	ldr	r3, [pc, #160]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004bd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bd2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bd6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004bd8:	693b      	ldr	r3, [r7, #16]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d035      	beq.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004be2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004be6:	693a      	ldr	r2, [r7, #16]
 8004be8:	429a      	cmp	r2, r3
 8004bea:	d02e      	beq.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004bec:	4b20      	ldr	r3, [pc, #128]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004bee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bf0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004bf4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004bf6:	4b1e      	ldr	r3, [pc, #120]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004bf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bfa:	4a1d      	ldr	r2, [pc, #116]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004bfc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c00:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004c02:	4b1b      	ldr	r3, [pc, #108]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c06:	4a1a      	ldr	r2, [pc, #104]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c08:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c0c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004c0e:	4a18      	ldr	r2, [pc, #96]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c10:	693b      	ldr	r3, [r7, #16]
 8004c12:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004c14:	4b16      	ldr	r3, [pc, #88]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c18:	f003 0301 	and.w	r3, r3, #1
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	d114      	bne.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c20:	f7fd faca 	bl	80021b8 <HAL_GetTick>
 8004c24:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c26:	e00a      	b.n	8004c3e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c28:	f7fd fac6 	bl	80021b8 <HAL_GetTick>
 8004c2c:	4602      	mov	r2, r0
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	1ad3      	subs	r3, r2, r3
 8004c32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d901      	bls.n	8004c3e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004c3a:	2303      	movs	r3, #3
 8004c3c:	e351      	b.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c3e:	4b0c      	ldr	r3, [pc, #48]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c42:	f003 0302 	and.w	r3, r3, #2
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d0ee      	beq.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c52:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c56:	d111      	bne.n	8004c7c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004c58:	4b05      	ldr	r3, [pc, #20]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c5a:	689b      	ldr	r3, [r3, #8]
 8004c5c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004c64:	4b04      	ldr	r3, [pc, #16]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004c66:	400b      	ands	r3, r1
 8004c68:	4901      	ldr	r1, [pc, #4]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	608b      	str	r3, [r1, #8]
 8004c6e:	e00b      	b.n	8004c88 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004c70:	40023800 	.word	0x40023800
 8004c74:	40007000 	.word	0x40007000
 8004c78:	0ffffcff 	.word	0x0ffffcff
 8004c7c:	4bac      	ldr	r3, [pc, #688]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c7e:	689b      	ldr	r3, [r3, #8]
 8004c80:	4aab      	ldr	r2, [pc, #684]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c82:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004c86:	6093      	str	r3, [r2, #8]
 8004c88:	4ba9      	ldr	r3, [pc, #676]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c8a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c94:	49a6      	ldr	r1, [pc, #664]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c96:	4313      	orrs	r3, r2
 8004c98:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f003 0310 	and.w	r3, r3, #16
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d010      	beq.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004ca6:	4ba2      	ldr	r3, [pc, #648]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ca8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004cac:	4aa0      	ldr	r2, [pc, #640]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004cb2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004cb6:	4b9e      	ldr	r3, [pc, #632]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cb8:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cc0:	499b      	ldr	r1, [pc, #620]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d00a      	beq.n	8004cea <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004cd4:	4b96      	ldr	r3, [pc, #600]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cda:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ce2:	4993      	ldr	r1, [pc, #588]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d00a      	beq.n	8004d0c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004cf6:	4b8e      	ldr	r3, [pc, #568]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cfc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d04:	498a      	ldr	r1, [pc, #552]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d06:	4313      	orrs	r3, r2
 8004d08:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d00a      	beq.n	8004d2e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004d18:	4b85      	ldr	r3, [pc, #532]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d1e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d26:	4982      	ldr	r1, [pc, #520]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d00a      	beq.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004d3a:	4b7d      	ldr	r3, [pc, #500]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d40:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d48:	4979      	ldr	r1, [pc, #484]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d00a      	beq.n	8004d72 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004d5c:	4b74      	ldr	r3, [pc, #464]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d62:	f023 0203 	bic.w	r2, r3, #3
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d6a:	4971      	ldr	r1, [pc, #452]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d00a      	beq.n	8004d94 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004d7e:	4b6c      	ldr	r3, [pc, #432]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d84:	f023 020c 	bic.w	r2, r3, #12
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d8c:	4968      	ldr	r1, [pc, #416]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d8e:	4313      	orrs	r3, r2
 8004d90:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d00a      	beq.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004da0:	4b63      	ldr	r3, [pc, #396]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004da2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004da6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dae:	4960      	ldr	r1, [pc, #384]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004db0:	4313      	orrs	r3, r2
 8004db2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d00a      	beq.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004dc2:	4b5b      	ldr	r3, [pc, #364]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004dc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dc8:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004dd0:	4957      	ldr	r1, [pc, #348]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d00a      	beq.n	8004dfa <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004de4:	4b52      	ldr	r3, [pc, #328]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004de6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dea:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004df2:	494f      	ldr	r1, [pc, #316]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004df4:	4313      	orrs	r3, r2
 8004df6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d00a      	beq.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004e06:	4b4a      	ldr	r3, [pc, #296]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e0c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e14:	4946      	ldr	r1, [pc, #280]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e16:	4313      	orrs	r3, r2
 8004e18:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d00a      	beq.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004e28:	4b41      	ldr	r3, [pc, #260]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e2e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e36:	493e      	ldr	r1, [pc, #248]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d00a      	beq.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004e4a:	4b39      	ldr	r3, [pc, #228]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e50:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e58:	4935      	ldr	r1, [pc, #212]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e5a:	4313      	orrs	r3, r2
 8004e5c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d00a      	beq.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004e6c:	4b30      	ldr	r3, [pc, #192]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e72:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004e7a:	492d      	ldr	r1, [pc, #180]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e7c:	4313      	orrs	r3, r2
 8004e7e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d011      	beq.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004e8e:	4b28      	ldr	r3, [pc, #160]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e94:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004e9c:	4924      	ldr	r1, [pc, #144]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ea8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004eac:	d101      	bne.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f003 0308 	and.w	r3, r3, #8
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d001      	beq.n	8004ec2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d00a      	beq.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004ece:	4b18      	ldr	r3, [pc, #96]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ed0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ed4:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004edc:	4914      	ldr	r1, [pc, #80]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d00b      	beq.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004ef0:	4b0f      	ldr	r3, [pc, #60]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ef6:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f00:	490b      	ldr	r1, [pc, #44]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f02:	4313      	orrs	r3, r2
 8004f04:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d00f      	beq.n	8004f34 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004f14:	4b06      	ldr	r3, [pc, #24]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f1a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f24:	4902      	ldr	r1, [pc, #8]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f26:	4313      	orrs	r3, r2
 8004f28:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004f2c:	e002      	b.n	8004f34 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8004f2e:	bf00      	nop
 8004f30:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d00b      	beq.n	8004f58 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004f40:	4b8a      	ldr	r3, [pc, #552]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f42:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004f46:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f50:	4986      	ldr	r1, [pc, #536]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f52:	4313      	orrs	r3, r2
 8004f54:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d00b      	beq.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004f64:	4b81      	ldr	r3, [pc, #516]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f66:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004f6a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004f74:	497d      	ldr	r1, [pc, #500]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f76:	4313      	orrs	r3, r2
 8004f78:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004f7c:	69fb      	ldr	r3, [r7, #28]
 8004f7e:	2b01      	cmp	r3, #1
 8004f80:	d006      	beq.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	f000 80d6 	beq.w	800513c <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004f90:	4b76      	ldr	r3, [pc, #472]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	4a75      	ldr	r2, [pc, #468]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f96:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004f9a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f9c:	f7fd f90c 	bl	80021b8 <HAL_GetTick>
 8004fa0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004fa2:	e008      	b.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004fa4:	f7fd f908 	bl	80021b8 <HAL_GetTick>
 8004fa8:	4602      	mov	r2, r0
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	1ad3      	subs	r3, r2, r3
 8004fae:	2b64      	cmp	r3, #100	@ 0x64
 8004fb0:	d901      	bls.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004fb2:	2303      	movs	r3, #3
 8004fb4:	e195      	b.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004fb6:	4b6d      	ldr	r3, [pc, #436]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d1f0      	bne.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f003 0301 	and.w	r3, r3, #1
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d021      	beq.n	8005012 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d11d      	bne.n	8005012 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004fd6:	4b65      	ldr	r3, [pc, #404]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004fd8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004fdc:	0c1b      	lsrs	r3, r3, #16
 8004fde:	f003 0303 	and.w	r3, r3, #3
 8004fe2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004fe4:	4b61      	ldr	r3, [pc, #388]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004fe6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004fea:	0e1b      	lsrs	r3, r3, #24
 8004fec:	f003 030f 	and.w	r3, r3, #15
 8004ff0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	019a      	lsls	r2, r3, #6
 8004ff8:	693b      	ldr	r3, [r7, #16]
 8004ffa:	041b      	lsls	r3, r3, #16
 8004ffc:	431a      	orrs	r2, r3
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	061b      	lsls	r3, r3, #24
 8005002:	431a      	orrs	r2, r3
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	689b      	ldr	r3, [r3, #8]
 8005008:	071b      	lsls	r3, r3, #28
 800500a:	4958      	ldr	r1, [pc, #352]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800500c:	4313      	orrs	r3, r2
 800500e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800501a:	2b00      	cmp	r3, #0
 800501c:	d004      	beq.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005022:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005026:	d00a      	beq.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005030:	2b00      	cmp	r3, #0
 8005032:	d02e      	beq.n	8005092 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005038:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800503c:	d129      	bne.n	8005092 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800503e:	4b4b      	ldr	r3, [pc, #300]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005040:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005044:	0c1b      	lsrs	r3, r3, #16
 8005046:	f003 0303 	and.w	r3, r3, #3
 800504a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800504c:	4b47      	ldr	r3, [pc, #284]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800504e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005052:	0f1b      	lsrs	r3, r3, #28
 8005054:	f003 0307 	and.w	r3, r3, #7
 8005058:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	019a      	lsls	r2, r3, #6
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	041b      	lsls	r3, r3, #16
 8005064:	431a      	orrs	r2, r3
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	68db      	ldr	r3, [r3, #12]
 800506a:	061b      	lsls	r3, r3, #24
 800506c:	431a      	orrs	r2, r3
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	071b      	lsls	r3, r3, #28
 8005072:	493e      	ldr	r1, [pc, #248]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005074:	4313      	orrs	r3, r2
 8005076:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800507a:	4b3c      	ldr	r3, [pc, #240]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800507c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005080:	f023 021f 	bic.w	r2, r3, #31
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005088:	3b01      	subs	r3, #1
 800508a:	4938      	ldr	r1, [pc, #224]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800508c:	4313      	orrs	r3, r2
 800508e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800509a:	2b00      	cmp	r3, #0
 800509c:	d01d      	beq.n	80050da <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800509e:	4b33      	ldr	r3, [pc, #204]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80050a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80050a4:	0e1b      	lsrs	r3, r3, #24
 80050a6:	f003 030f 	and.w	r3, r3, #15
 80050aa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80050ac:	4b2f      	ldr	r3, [pc, #188]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80050ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80050b2:	0f1b      	lsrs	r3, r3, #28
 80050b4:	f003 0307 	and.w	r3, r3, #7
 80050b8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	019a      	lsls	r2, r3, #6
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	691b      	ldr	r3, [r3, #16]
 80050c4:	041b      	lsls	r3, r3, #16
 80050c6:	431a      	orrs	r2, r3
 80050c8:	693b      	ldr	r3, [r7, #16]
 80050ca:	061b      	lsls	r3, r3, #24
 80050cc:	431a      	orrs	r2, r3
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	071b      	lsls	r3, r3, #28
 80050d2:	4926      	ldr	r1, [pc, #152]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80050d4:	4313      	orrs	r3, r2
 80050d6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d011      	beq.n	800510a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	019a      	lsls	r2, r3, #6
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	691b      	ldr	r3, [r3, #16]
 80050f0:	041b      	lsls	r3, r3, #16
 80050f2:	431a      	orrs	r2, r3
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	68db      	ldr	r3, [r3, #12]
 80050f8:	061b      	lsls	r3, r3, #24
 80050fa:	431a      	orrs	r2, r3
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	689b      	ldr	r3, [r3, #8]
 8005100:	071b      	lsls	r3, r3, #28
 8005102:	491a      	ldr	r1, [pc, #104]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005104:	4313      	orrs	r3, r2
 8005106:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800510a:	4b18      	ldr	r3, [pc, #96]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4a17      	ldr	r2, [pc, #92]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005110:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005114:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005116:	f7fd f84f 	bl	80021b8 <HAL_GetTick>
 800511a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800511c:	e008      	b.n	8005130 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800511e:	f7fd f84b 	bl	80021b8 <HAL_GetTick>
 8005122:	4602      	mov	r2, r0
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	1ad3      	subs	r3, r2, r3
 8005128:	2b64      	cmp	r3, #100	@ 0x64
 800512a:	d901      	bls.n	8005130 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800512c:	2303      	movs	r3, #3
 800512e:	e0d8      	b.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005130:	4b0e      	ldr	r3, [pc, #56]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005138:	2b00      	cmp	r3, #0
 800513a:	d0f0      	beq.n	800511e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800513c:	69bb      	ldr	r3, [r7, #24]
 800513e:	2b01      	cmp	r3, #1
 8005140:	f040 80ce 	bne.w	80052e0 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005144:	4b09      	ldr	r3, [pc, #36]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a08      	ldr	r2, [pc, #32]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800514a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800514e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005150:	f7fd f832 	bl	80021b8 <HAL_GetTick>
 8005154:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005156:	e00b      	b.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005158:	f7fd f82e 	bl	80021b8 <HAL_GetTick>
 800515c:	4602      	mov	r2, r0
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	1ad3      	subs	r3, r2, r3
 8005162:	2b64      	cmp	r3, #100	@ 0x64
 8005164:	d904      	bls.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005166:	2303      	movs	r3, #3
 8005168:	e0bb      	b.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800516a:	bf00      	nop
 800516c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005170:	4b5e      	ldr	r3, [pc, #376]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005178:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800517c:	d0ec      	beq.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005186:	2b00      	cmp	r3, #0
 8005188:	d003      	beq.n	8005192 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800518e:	2b00      	cmp	r3, #0
 8005190:	d009      	beq.n	80051a6 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800519a:	2b00      	cmp	r3, #0
 800519c:	d02e      	beq.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d12a      	bne.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80051a6:	4b51      	ldr	r3, [pc, #324]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80051a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051ac:	0c1b      	lsrs	r3, r3, #16
 80051ae:	f003 0303 	and.w	r3, r3, #3
 80051b2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80051b4:	4b4d      	ldr	r3, [pc, #308]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80051b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051ba:	0f1b      	lsrs	r3, r3, #28
 80051bc:	f003 0307 	and.w	r3, r3, #7
 80051c0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	695b      	ldr	r3, [r3, #20]
 80051c6:	019a      	lsls	r2, r3, #6
 80051c8:	693b      	ldr	r3, [r7, #16]
 80051ca:	041b      	lsls	r3, r3, #16
 80051cc:	431a      	orrs	r2, r3
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	699b      	ldr	r3, [r3, #24]
 80051d2:	061b      	lsls	r3, r3, #24
 80051d4:	431a      	orrs	r2, r3
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	071b      	lsls	r3, r3, #28
 80051da:	4944      	ldr	r1, [pc, #272]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80051dc:	4313      	orrs	r3, r2
 80051de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80051e2:	4b42      	ldr	r3, [pc, #264]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80051e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80051e8:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051f0:	3b01      	subs	r3, #1
 80051f2:	021b      	lsls	r3, r3, #8
 80051f4:	493d      	ldr	r1, [pc, #244]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80051f6:	4313      	orrs	r3, r2
 80051f8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005204:	2b00      	cmp	r3, #0
 8005206:	d022      	beq.n	800524e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800520c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005210:	d11d      	bne.n	800524e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005212:	4b36      	ldr	r3, [pc, #216]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005214:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005218:	0e1b      	lsrs	r3, r3, #24
 800521a:	f003 030f 	and.w	r3, r3, #15
 800521e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005220:	4b32      	ldr	r3, [pc, #200]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005222:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005226:	0f1b      	lsrs	r3, r3, #28
 8005228:	f003 0307 	and.w	r3, r3, #7
 800522c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	695b      	ldr	r3, [r3, #20]
 8005232:	019a      	lsls	r2, r3, #6
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6a1b      	ldr	r3, [r3, #32]
 8005238:	041b      	lsls	r3, r3, #16
 800523a:	431a      	orrs	r2, r3
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	061b      	lsls	r3, r3, #24
 8005240:	431a      	orrs	r2, r3
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	071b      	lsls	r3, r3, #28
 8005246:	4929      	ldr	r1, [pc, #164]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005248:	4313      	orrs	r3, r2
 800524a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f003 0308 	and.w	r3, r3, #8
 8005256:	2b00      	cmp	r3, #0
 8005258:	d028      	beq.n	80052ac <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800525a:	4b24      	ldr	r3, [pc, #144]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800525c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005260:	0e1b      	lsrs	r3, r3, #24
 8005262:	f003 030f 	and.w	r3, r3, #15
 8005266:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005268:	4b20      	ldr	r3, [pc, #128]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800526a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800526e:	0c1b      	lsrs	r3, r3, #16
 8005270:	f003 0303 	and.w	r3, r3, #3
 8005274:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	695b      	ldr	r3, [r3, #20]
 800527a:	019a      	lsls	r2, r3, #6
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	041b      	lsls	r3, r3, #16
 8005280:	431a      	orrs	r2, r3
 8005282:	693b      	ldr	r3, [r7, #16]
 8005284:	061b      	lsls	r3, r3, #24
 8005286:	431a      	orrs	r2, r3
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	69db      	ldr	r3, [r3, #28]
 800528c:	071b      	lsls	r3, r3, #28
 800528e:	4917      	ldr	r1, [pc, #92]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005290:	4313      	orrs	r3, r2
 8005292:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005296:	4b15      	ldr	r3, [pc, #84]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005298:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800529c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052a4:	4911      	ldr	r1, [pc, #68]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80052a6:	4313      	orrs	r3, r2
 80052a8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80052ac:	4b0f      	ldr	r3, [pc, #60]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a0e      	ldr	r2, [pc, #56]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80052b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052b6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052b8:	f7fc ff7e 	bl	80021b8 <HAL_GetTick>
 80052bc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80052be:	e008      	b.n	80052d2 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80052c0:	f7fc ff7a 	bl	80021b8 <HAL_GetTick>
 80052c4:	4602      	mov	r2, r0
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	1ad3      	subs	r3, r2, r3
 80052ca:	2b64      	cmp	r3, #100	@ 0x64
 80052cc:	d901      	bls.n	80052d2 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80052ce:	2303      	movs	r3, #3
 80052d0:	e007      	b.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80052d2:	4b06      	ldr	r3, [pc, #24]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80052da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80052de:	d1ef      	bne.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80052e0:	2300      	movs	r3, #0
}
 80052e2:	4618      	mov	r0, r3
 80052e4:	3720      	adds	r7, #32
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bd80      	pop	{r7, pc}
 80052ea:	bf00      	nop
 80052ec:	40023800 	.word	0x40023800

080052f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b082      	sub	sp, #8
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d101      	bne.n	8005302 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80052fe:	2301      	movs	r3, #1
 8005300:	e049      	b.n	8005396 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005308:	b2db      	uxtb	r3, r3
 800530a:	2b00      	cmp	r3, #0
 800530c:	d106      	bne.n	800531c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2200      	movs	r2, #0
 8005312:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005316:	6878      	ldr	r0, [r7, #4]
 8005318:	f7fc fd46 	bl	8001da8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2202      	movs	r2, #2
 8005320:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681a      	ldr	r2, [r3, #0]
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	3304      	adds	r3, #4
 800532c:	4619      	mov	r1, r3
 800532e:	4610      	mov	r0, r2
 8005330:	f000 fe0c 	bl	8005f4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2201      	movs	r2, #1
 8005338:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2201      	movs	r2, #1
 8005340:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2201      	movs	r2, #1
 8005348:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2201      	movs	r2, #1
 8005350:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2201      	movs	r2, #1
 8005358:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2201      	movs	r2, #1
 8005360:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2201      	movs	r2, #1
 8005368:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2201      	movs	r2, #1
 8005370:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2201      	movs	r2, #1
 8005378:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2201      	movs	r2, #1
 8005380:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2201      	movs	r2, #1
 8005388:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2201      	movs	r2, #1
 8005390:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005394:	2300      	movs	r3, #0
}
 8005396:	4618      	mov	r0, r3
 8005398:	3708      	adds	r7, #8
 800539a:	46bd      	mov	sp, r7
 800539c:	bd80      	pop	{r7, pc}
	...

080053a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b085      	sub	sp, #20
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053ae:	b2db      	uxtb	r3, r3
 80053b0:	2b01      	cmp	r3, #1
 80053b2:	d001      	beq.n	80053b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80053b4:	2301      	movs	r3, #1
 80053b6:	e054      	b.n	8005462 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2202      	movs	r2, #2
 80053bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	68da      	ldr	r2, [r3, #12]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f042 0201 	orr.w	r2, r2, #1
 80053ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4a26      	ldr	r2, [pc, #152]	@ (8005470 <HAL_TIM_Base_Start_IT+0xd0>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d022      	beq.n	8005420 <HAL_TIM_Base_Start_IT+0x80>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053e2:	d01d      	beq.n	8005420 <HAL_TIM_Base_Start_IT+0x80>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	4a22      	ldr	r2, [pc, #136]	@ (8005474 <HAL_TIM_Base_Start_IT+0xd4>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d018      	beq.n	8005420 <HAL_TIM_Base_Start_IT+0x80>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	4a21      	ldr	r2, [pc, #132]	@ (8005478 <HAL_TIM_Base_Start_IT+0xd8>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d013      	beq.n	8005420 <HAL_TIM_Base_Start_IT+0x80>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4a1f      	ldr	r2, [pc, #124]	@ (800547c <HAL_TIM_Base_Start_IT+0xdc>)
 80053fe:	4293      	cmp	r3, r2
 8005400:	d00e      	beq.n	8005420 <HAL_TIM_Base_Start_IT+0x80>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4a1e      	ldr	r2, [pc, #120]	@ (8005480 <HAL_TIM_Base_Start_IT+0xe0>)
 8005408:	4293      	cmp	r3, r2
 800540a:	d009      	beq.n	8005420 <HAL_TIM_Base_Start_IT+0x80>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4a1c      	ldr	r2, [pc, #112]	@ (8005484 <HAL_TIM_Base_Start_IT+0xe4>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d004      	beq.n	8005420 <HAL_TIM_Base_Start_IT+0x80>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	4a1b      	ldr	r2, [pc, #108]	@ (8005488 <HAL_TIM_Base_Start_IT+0xe8>)
 800541c:	4293      	cmp	r3, r2
 800541e:	d115      	bne.n	800544c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	689a      	ldr	r2, [r3, #8]
 8005426:	4b19      	ldr	r3, [pc, #100]	@ (800548c <HAL_TIM_Base_Start_IT+0xec>)
 8005428:	4013      	ands	r3, r2
 800542a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2b06      	cmp	r3, #6
 8005430:	d015      	beq.n	800545e <HAL_TIM_Base_Start_IT+0xbe>
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005438:	d011      	beq.n	800545e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	681a      	ldr	r2, [r3, #0]
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f042 0201 	orr.w	r2, r2, #1
 8005448:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800544a:	e008      	b.n	800545e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	681a      	ldr	r2, [r3, #0]
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f042 0201 	orr.w	r2, r2, #1
 800545a:	601a      	str	r2, [r3, #0]
 800545c:	e000      	b.n	8005460 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800545e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005460:	2300      	movs	r3, #0
}
 8005462:	4618      	mov	r0, r3
 8005464:	3714      	adds	r7, #20
 8005466:	46bd      	mov	sp, r7
 8005468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546c:	4770      	bx	lr
 800546e:	bf00      	nop
 8005470:	40010000 	.word	0x40010000
 8005474:	40000400 	.word	0x40000400
 8005478:	40000800 	.word	0x40000800
 800547c:	40000c00 	.word	0x40000c00
 8005480:	40010400 	.word	0x40010400
 8005484:	40014000 	.word	0x40014000
 8005488:	40001800 	.word	0x40001800
 800548c:	00010007 	.word	0x00010007

08005490 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b082      	sub	sp, #8
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d101      	bne.n	80054a2 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800549e:	2301      	movs	r3, #1
 80054a0:	e049      	b.n	8005536 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054a8:	b2db      	uxtb	r3, r3
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d106      	bne.n	80054bc <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2200      	movs	r2, #0
 80054b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80054b6:	6878      	ldr	r0, [r7, #4]
 80054b8:	f000 f841 	bl	800553e <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2202      	movs	r2, #2
 80054c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681a      	ldr	r2, [r3, #0]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	3304      	adds	r3, #4
 80054cc:	4619      	mov	r1, r3
 80054ce:	4610      	mov	r0, r2
 80054d0:	f000 fd3c 	bl	8005f4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2201      	movs	r2, #1
 80054d8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2201      	movs	r2, #1
 80054e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2201      	movs	r2, #1
 80054e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2201      	movs	r2, #1
 80054f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2201      	movs	r2, #1
 80054f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2201      	movs	r2, #1
 8005500:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2201      	movs	r2, #1
 8005508:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2201      	movs	r2, #1
 8005510:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2201      	movs	r2, #1
 8005518:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2201      	movs	r2, #1
 8005520:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2201      	movs	r2, #1
 8005528:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2201      	movs	r2, #1
 8005530:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005534:	2300      	movs	r3, #0
}
 8005536:	4618      	mov	r0, r3
 8005538:	3708      	adds	r7, #8
 800553a:	46bd      	mov	sp, r7
 800553c:	bd80      	pop	{r7, pc}

0800553e <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800553e:	b480      	push	{r7}
 8005540:	b083      	sub	sp, #12
 8005542:	af00      	add	r7, sp, #0
 8005544:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8005546:	bf00      	nop
 8005548:	370c      	adds	r7, #12
 800554a:	46bd      	mov	sp, r7
 800554c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005550:	4770      	bx	lr

08005552 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005552:	b580      	push	{r7, lr}
 8005554:	b082      	sub	sp, #8
 8005556:	af00      	add	r7, sp, #0
 8005558:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d101      	bne.n	8005564 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005560:	2301      	movs	r3, #1
 8005562:	e049      	b.n	80055f8 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800556a:	b2db      	uxtb	r3, r3
 800556c:	2b00      	cmp	r3, #0
 800556e:	d106      	bne.n	800557e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2200      	movs	r2, #0
 8005574:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005578:	6878      	ldr	r0, [r7, #4]
 800557a:	f000 f841 	bl	8005600 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2202      	movs	r2, #2
 8005582:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681a      	ldr	r2, [r3, #0]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	3304      	adds	r3, #4
 800558e:	4619      	mov	r1, r3
 8005590:	4610      	mov	r0, r2
 8005592:	f000 fcdb 	bl	8005f4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2201      	movs	r2, #1
 800559a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2201      	movs	r2, #1
 80055a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2201      	movs	r2, #1
 80055aa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2201      	movs	r2, #1
 80055b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2201      	movs	r2, #1
 80055ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2201      	movs	r2, #1
 80055c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2201      	movs	r2, #1
 80055ca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2201      	movs	r2, #1
 80055d2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2201      	movs	r2, #1
 80055da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2201      	movs	r2, #1
 80055e2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2201      	movs	r2, #1
 80055ea:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2201      	movs	r2, #1
 80055f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80055f6:	2300      	movs	r3, #0
}
 80055f8:	4618      	mov	r0, r3
 80055fa:	3708      	adds	r7, #8
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bd80      	pop	{r7, pc}

08005600 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005600:	b480      	push	{r7}
 8005602:	b083      	sub	sp, #12
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005608:	bf00      	nop
 800560a:	370c      	adds	r7, #12
 800560c:	46bd      	mov	sp, r7
 800560e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005612:	4770      	bx	lr

08005614 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b082      	sub	sp, #8
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d101      	bne.n	8005626 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005622:	2301      	movs	r3, #1
 8005624:	e049      	b.n	80056ba <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800562c:	b2db      	uxtb	r3, r3
 800562e:	2b00      	cmp	r3, #0
 8005630:	d106      	bne.n	8005640 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2200      	movs	r2, #0
 8005636:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800563a:	6878      	ldr	r0, [r7, #4]
 800563c:	f7fc fc0a 	bl	8001e54 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2202      	movs	r2, #2
 8005644:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681a      	ldr	r2, [r3, #0]
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	3304      	adds	r3, #4
 8005650:	4619      	mov	r1, r3
 8005652:	4610      	mov	r0, r2
 8005654:	f000 fc7a 	bl	8005f4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2201      	movs	r2, #1
 800565c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2201      	movs	r2, #1
 8005664:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2201      	movs	r2, #1
 800566c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2201      	movs	r2, #1
 8005674:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2201      	movs	r2, #1
 800567c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2201      	movs	r2, #1
 8005684:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2201      	movs	r2, #1
 800568c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2201      	movs	r2, #1
 8005694:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2201      	movs	r2, #1
 800569c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2201      	movs	r2, #1
 80056a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2201      	movs	r2, #1
 80056ac:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2201      	movs	r2, #1
 80056b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80056b8:	2300      	movs	r3, #0
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	3708      	adds	r7, #8
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd80      	pop	{r7, pc}

080056c2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80056c2:	b580      	push	{r7, lr}
 80056c4:	b082      	sub	sp, #8
 80056c6:	af00      	add	r7, sp, #0
 80056c8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	691b      	ldr	r3, [r3, #16]
 80056d0:	f003 0302 	and.w	r3, r3, #2
 80056d4:	2b02      	cmp	r3, #2
 80056d6:	d122      	bne.n	800571e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	68db      	ldr	r3, [r3, #12]
 80056de:	f003 0302 	and.w	r3, r3, #2
 80056e2:	2b02      	cmp	r3, #2
 80056e4:	d11b      	bne.n	800571e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f06f 0202 	mvn.w	r2, #2
 80056ee:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2201      	movs	r2, #1
 80056f4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	699b      	ldr	r3, [r3, #24]
 80056fc:	f003 0303 	and.w	r3, r3, #3
 8005700:	2b00      	cmp	r3, #0
 8005702:	d003      	beq.n	800570c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005704:	6878      	ldr	r0, [r7, #4]
 8005706:	f000 fc03 	bl	8005f10 <HAL_TIM_IC_CaptureCallback>
 800570a:	e005      	b.n	8005718 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800570c:	6878      	ldr	r0, [r7, #4]
 800570e:	f000 fbf5 	bl	8005efc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005712:	6878      	ldr	r0, [r7, #4]
 8005714:	f000 fc06 	bl	8005f24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2200      	movs	r2, #0
 800571c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	691b      	ldr	r3, [r3, #16]
 8005724:	f003 0304 	and.w	r3, r3, #4
 8005728:	2b04      	cmp	r3, #4
 800572a:	d122      	bne.n	8005772 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	68db      	ldr	r3, [r3, #12]
 8005732:	f003 0304 	and.w	r3, r3, #4
 8005736:	2b04      	cmp	r3, #4
 8005738:	d11b      	bne.n	8005772 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f06f 0204 	mvn.w	r2, #4
 8005742:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2202      	movs	r2, #2
 8005748:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	699b      	ldr	r3, [r3, #24]
 8005750:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005754:	2b00      	cmp	r3, #0
 8005756:	d003      	beq.n	8005760 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005758:	6878      	ldr	r0, [r7, #4]
 800575a:	f000 fbd9 	bl	8005f10 <HAL_TIM_IC_CaptureCallback>
 800575e:	e005      	b.n	800576c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005760:	6878      	ldr	r0, [r7, #4]
 8005762:	f000 fbcb 	bl	8005efc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005766:	6878      	ldr	r0, [r7, #4]
 8005768:	f000 fbdc 	bl	8005f24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2200      	movs	r2, #0
 8005770:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	691b      	ldr	r3, [r3, #16]
 8005778:	f003 0308 	and.w	r3, r3, #8
 800577c:	2b08      	cmp	r3, #8
 800577e:	d122      	bne.n	80057c6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	68db      	ldr	r3, [r3, #12]
 8005786:	f003 0308 	and.w	r3, r3, #8
 800578a:	2b08      	cmp	r3, #8
 800578c:	d11b      	bne.n	80057c6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f06f 0208 	mvn.w	r2, #8
 8005796:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2204      	movs	r2, #4
 800579c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	69db      	ldr	r3, [r3, #28]
 80057a4:	f003 0303 	and.w	r3, r3, #3
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d003      	beq.n	80057b4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057ac:	6878      	ldr	r0, [r7, #4]
 80057ae:	f000 fbaf 	bl	8005f10 <HAL_TIM_IC_CaptureCallback>
 80057b2:	e005      	b.n	80057c0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057b4:	6878      	ldr	r0, [r7, #4]
 80057b6:	f000 fba1 	bl	8005efc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f000 fbb2 	bl	8005f24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2200      	movs	r2, #0
 80057c4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	691b      	ldr	r3, [r3, #16]
 80057cc:	f003 0310 	and.w	r3, r3, #16
 80057d0:	2b10      	cmp	r3, #16
 80057d2:	d122      	bne.n	800581a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	68db      	ldr	r3, [r3, #12]
 80057da:	f003 0310 	and.w	r3, r3, #16
 80057de:	2b10      	cmp	r3, #16
 80057e0:	d11b      	bne.n	800581a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f06f 0210 	mvn.w	r2, #16
 80057ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2208      	movs	r2, #8
 80057f0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	69db      	ldr	r3, [r3, #28]
 80057f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d003      	beq.n	8005808 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005800:	6878      	ldr	r0, [r7, #4]
 8005802:	f000 fb85 	bl	8005f10 <HAL_TIM_IC_CaptureCallback>
 8005806:	e005      	b.n	8005814 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005808:	6878      	ldr	r0, [r7, #4]
 800580a:	f000 fb77 	bl	8005efc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800580e:	6878      	ldr	r0, [r7, #4]
 8005810:	f000 fb88 	bl	8005f24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2200      	movs	r2, #0
 8005818:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	691b      	ldr	r3, [r3, #16]
 8005820:	f003 0301 	and.w	r3, r3, #1
 8005824:	2b01      	cmp	r3, #1
 8005826:	d10e      	bne.n	8005846 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	68db      	ldr	r3, [r3, #12]
 800582e:	f003 0301 	and.w	r3, r3, #1
 8005832:	2b01      	cmp	r3, #1
 8005834:	d107      	bne.n	8005846 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f06f 0201 	mvn.w	r2, #1
 800583e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005840:	6878      	ldr	r0, [r7, #4]
 8005842:	f000 fb51 	bl	8005ee8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	691b      	ldr	r3, [r3, #16]
 800584c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005850:	2b80      	cmp	r3, #128	@ 0x80
 8005852:	d10e      	bne.n	8005872 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	68db      	ldr	r3, [r3, #12]
 800585a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800585e:	2b80      	cmp	r3, #128	@ 0x80
 8005860:	d107      	bne.n	8005872 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800586a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800586c:	6878      	ldr	r0, [r7, #4]
 800586e:	f001 f945 	bl	8006afc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	691b      	ldr	r3, [r3, #16]
 8005878:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800587c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005880:	d10e      	bne.n	80058a0 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	68db      	ldr	r3, [r3, #12]
 8005888:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800588c:	2b80      	cmp	r3, #128	@ 0x80
 800588e:	d107      	bne.n	80058a0 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005898:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800589a:	6878      	ldr	r0, [r7, #4]
 800589c:	f001 f938 	bl	8006b10 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	691b      	ldr	r3, [r3, #16]
 80058a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058aa:	2b40      	cmp	r3, #64	@ 0x40
 80058ac:	d10e      	bne.n	80058cc <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	68db      	ldr	r3, [r3, #12]
 80058b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058b8:	2b40      	cmp	r3, #64	@ 0x40
 80058ba:	d107      	bne.n	80058cc <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80058c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80058c6:	6878      	ldr	r0, [r7, #4]
 80058c8:	f000 fb36 	bl	8005f38 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	691b      	ldr	r3, [r3, #16]
 80058d2:	f003 0320 	and.w	r3, r3, #32
 80058d6:	2b20      	cmp	r3, #32
 80058d8:	d10e      	bne.n	80058f8 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	68db      	ldr	r3, [r3, #12]
 80058e0:	f003 0320 	and.w	r3, r3, #32
 80058e4:	2b20      	cmp	r3, #32
 80058e6:	d107      	bne.n	80058f8 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f06f 0220 	mvn.w	r2, #32
 80058f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f001 f8f8 	bl	8006ae8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80058f8:	bf00      	nop
 80058fa:	3708      	adds	r7, #8
 80058fc:	46bd      	mov	sp, r7
 80058fe:	bd80      	pop	{r7, pc}

08005900 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b086      	sub	sp, #24
 8005904:	af00      	add	r7, sp, #0
 8005906:	60f8      	str	r0, [r7, #12]
 8005908:	60b9      	str	r1, [r7, #8]
 800590a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800590c:	2300      	movs	r3, #0
 800590e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005916:	2b01      	cmp	r3, #1
 8005918:	d101      	bne.n	800591e <HAL_TIM_OC_ConfigChannel+0x1e>
 800591a:	2302      	movs	r3, #2
 800591c:	e066      	b.n	80059ec <HAL_TIM_OC_ConfigChannel+0xec>
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	2201      	movs	r2, #1
 8005922:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2b14      	cmp	r3, #20
 800592a:	d857      	bhi.n	80059dc <HAL_TIM_OC_ConfigChannel+0xdc>
 800592c:	a201      	add	r2, pc, #4	@ (adr r2, 8005934 <HAL_TIM_OC_ConfigChannel+0x34>)
 800592e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005932:	bf00      	nop
 8005934:	08005989 	.word	0x08005989
 8005938:	080059dd 	.word	0x080059dd
 800593c:	080059dd 	.word	0x080059dd
 8005940:	080059dd 	.word	0x080059dd
 8005944:	08005997 	.word	0x08005997
 8005948:	080059dd 	.word	0x080059dd
 800594c:	080059dd 	.word	0x080059dd
 8005950:	080059dd 	.word	0x080059dd
 8005954:	080059a5 	.word	0x080059a5
 8005958:	080059dd 	.word	0x080059dd
 800595c:	080059dd 	.word	0x080059dd
 8005960:	080059dd 	.word	0x080059dd
 8005964:	080059b3 	.word	0x080059b3
 8005968:	080059dd 	.word	0x080059dd
 800596c:	080059dd 	.word	0x080059dd
 8005970:	080059dd 	.word	0x080059dd
 8005974:	080059c1 	.word	0x080059c1
 8005978:	080059dd 	.word	0x080059dd
 800597c:	080059dd 	.word	0x080059dd
 8005980:	080059dd 	.word	0x080059dd
 8005984:	080059cf 	.word	0x080059cf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	68b9      	ldr	r1, [r7, #8]
 800598e:	4618      	mov	r0, r3
 8005990:	f000 fb7c 	bl	800608c <TIM_OC1_SetConfig>
      break;
 8005994:	e025      	b.n	80059e2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	68b9      	ldr	r1, [r7, #8]
 800599c:	4618      	mov	r0, r3
 800599e:	f000 fbe7 	bl	8006170 <TIM_OC2_SetConfig>
      break;
 80059a2:	e01e      	b.n	80059e2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	68b9      	ldr	r1, [r7, #8]
 80059aa:	4618      	mov	r0, r3
 80059ac:	f000 fc58 	bl	8006260 <TIM_OC3_SetConfig>
      break;
 80059b0:	e017      	b.n	80059e2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	68b9      	ldr	r1, [r7, #8]
 80059b8:	4618      	mov	r0, r3
 80059ba:	f000 fcc7 	bl	800634c <TIM_OC4_SetConfig>
      break;
 80059be:	e010      	b.n	80059e2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	68b9      	ldr	r1, [r7, #8]
 80059c6:	4618      	mov	r0, r3
 80059c8:	f000 fd18 	bl	80063fc <TIM_OC5_SetConfig>
      break;
 80059cc:	e009      	b.n	80059e2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	68b9      	ldr	r1, [r7, #8]
 80059d4:	4618      	mov	r0, r3
 80059d6:	f000 fd63 	bl	80064a0 <TIM_OC6_SetConfig>
      break;
 80059da:	e002      	b.n	80059e2 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 80059dc:	2301      	movs	r3, #1
 80059de:	75fb      	strb	r3, [r7, #23]
      break;
 80059e0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2200      	movs	r2, #0
 80059e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80059ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80059ec:	4618      	mov	r0, r3
 80059ee:	3718      	adds	r7, #24
 80059f0:	46bd      	mov	sp, r7
 80059f2:	bd80      	pop	{r7, pc}

080059f4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b086      	sub	sp, #24
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	60f8      	str	r0, [r7, #12]
 80059fc:	60b9      	str	r1, [r7, #8]
 80059fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a00:	2300      	movs	r3, #0
 8005a02:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a0a:	2b01      	cmp	r3, #1
 8005a0c:	d101      	bne.n	8005a12 <HAL_TIM_IC_ConfigChannel+0x1e>
 8005a0e:	2302      	movs	r3, #2
 8005a10:	e088      	b.n	8005b24 <HAL_TIM_IC_ConfigChannel+0x130>
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	2201      	movs	r2, #1
 8005a16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d11b      	bne.n	8005a58 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005a24:	68bb      	ldr	r3, [r7, #8]
 8005a26:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005a28:	68bb      	ldr	r3, [r7, #8]
 8005a2a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005a2c:	68bb      	ldr	r3, [r7, #8]
 8005a2e:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8005a30:	f000 fd8a 	bl	8006548 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	699a      	ldr	r2, [r3, #24]
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f022 020c 	bic.w	r2, r2, #12
 8005a42:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	6999      	ldr	r1, [r3, #24]
 8005a4a:	68bb      	ldr	r3, [r7, #8]
 8005a4c:	689a      	ldr	r2, [r3, #8]
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	430a      	orrs	r2, r1
 8005a54:	619a      	str	r2, [r3, #24]
 8005a56:	e060      	b.n	8005b1a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2b04      	cmp	r3, #4
 8005a5c:	d11c      	bne.n	8005a98 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8005a6e:	f000 fe0e 	bl	800668e <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	699a      	ldr	r2, [r3, #24]
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005a80:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	6999      	ldr	r1, [r3, #24]
 8005a88:	68bb      	ldr	r3, [r7, #8]
 8005a8a:	689b      	ldr	r3, [r3, #8]
 8005a8c:	021a      	lsls	r2, r3, #8
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	430a      	orrs	r2, r1
 8005a94:	619a      	str	r2, [r3, #24]
 8005a96:	e040      	b.n	8005b1a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2b08      	cmp	r3, #8
 8005a9c:	d11b      	bne.n	8005ad6 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005aa6:	68bb      	ldr	r3, [r7, #8]
 8005aa8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8005aae:	f000 fe5b 	bl	8006768 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	69da      	ldr	r2, [r3, #28]
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f022 020c 	bic.w	r2, r2, #12
 8005ac0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	69d9      	ldr	r1, [r3, #28]
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	689a      	ldr	r2, [r3, #8]
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	430a      	orrs	r2, r1
 8005ad2:	61da      	str	r2, [r3, #28]
 8005ad4:	e021      	b.n	8005b1a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2b0c      	cmp	r3, #12
 8005ada:	d11c      	bne.n	8005b16 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8005aec:	f000 fe78 	bl	80067e0 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	69da      	ldr	r2, [r3, #28]
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005afe:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	69d9      	ldr	r1, [r3, #28]
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	689b      	ldr	r3, [r3, #8]
 8005b0a:	021a      	lsls	r2, r3, #8
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	430a      	orrs	r2, r1
 8005b12:	61da      	str	r2, [r3, #28]
 8005b14:	e001      	b.n	8005b1a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005b16:	2301      	movs	r3, #1
 8005b18:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005b22:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b24:	4618      	mov	r0, r3
 8005b26:	3718      	adds	r7, #24
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	bd80      	pop	{r7, pc}

08005b2c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b086      	sub	sp, #24
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	60f8      	str	r0, [r7, #12]
 8005b34:	60b9      	str	r1, [r7, #8]
 8005b36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b38:	2300      	movs	r3, #0
 8005b3a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b42:	2b01      	cmp	r3, #1
 8005b44:	d101      	bne.n	8005b4a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005b46:	2302      	movs	r3, #2
 8005b48:	e0ff      	b.n	8005d4a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	2201      	movs	r2, #1
 8005b4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2b14      	cmp	r3, #20
 8005b56:	f200 80f0 	bhi.w	8005d3a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005b5a:	a201      	add	r2, pc, #4	@ (adr r2, 8005b60 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005b5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b60:	08005bb5 	.word	0x08005bb5
 8005b64:	08005d3b 	.word	0x08005d3b
 8005b68:	08005d3b 	.word	0x08005d3b
 8005b6c:	08005d3b 	.word	0x08005d3b
 8005b70:	08005bf5 	.word	0x08005bf5
 8005b74:	08005d3b 	.word	0x08005d3b
 8005b78:	08005d3b 	.word	0x08005d3b
 8005b7c:	08005d3b 	.word	0x08005d3b
 8005b80:	08005c37 	.word	0x08005c37
 8005b84:	08005d3b 	.word	0x08005d3b
 8005b88:	08005d3b 	.word	0x08005d3b
 8005b8c:	08005d3b 	.word	0x08005d3b
 8005b90:	08005c77 	.word	0x08005c77
 8005b94:	08005d3b 	.word	0x08005d3b
 8005b98:	08005d3b 	.word	0x08005d3b
 8005b9c:	08005d3b 	.word	0x08005d3b
 8005ba0:	08005cb9 	.word	0x08005cb9
 8005ba4:	08005d3b 	.word	0x08005d3b
 8005ba8:	08005d3b 	.word	0x08005d3b
 8005bac:	08005d3b 	.word	0x08005d3b
 8005bb0:	08005cf9 	.word	0x08005cf9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	68b9      	ldr	r1, [r7, #8]
 8005bba:	4618      	mov	r0, r3
 8005bbc:	f000 fa66 	bl	800608c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	699a      	ldr	r2, [r3, #24]
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f042 0208 	orr.w	r2, r2, #8
 8005bce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	699a      	ldr	r2, [r3, #24]
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f022 0204 	bic.w	r2, r2, #4
 8005bde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	6999      	ldr	r1, [r3, #24]
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	691a      	ldr	r2, [r3, #16]
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	430a      	orrs	r2, r1
 8005bf0:	619a      	str	r2, [r3, #24]
      break;
 8005bf2:	e0a5      	b.n	8005d40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	68b9      	ldr	r1, [r7, #8]
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	f000 fab8 	bl	8006170 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	699a      	ldr	r2, [r3, #24]
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	699a      	ldr	r2, [r3, #24]
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	6999      	ldr	r1, [r3, #24]
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	691b      	ldr	r3, [r3, #16]
 8005c2a:	021a      	lsls	r2, r3, #8
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	430a      	orrs	r2, r1
 8005c32:	619a      	str	r2, [r3, #24]
      break;
 8005c34:	e084      	b.n	8005d40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	68b9      	ldr	r1, [r7, #8]
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	f000 fb0f 	bl	8006260 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	69da      	ldr	r2, [r3, #28]
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f042 0208 	orr.w	r2, r2, #8
 8005c50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	69da      	ldr	r2, [r3, #28]
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f022 0204 	bic.w	r2, r2, #4
 8005c60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	69d9      	ldr	r1, [r3, #28]
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	691a      	ldr	r2, [r3, #16]
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	430a      	orrs	r2, r1
 8005c72:	61da      	str	r2, [r3, #28]
      break;
 8005c74:	e064      	b.n	8005d40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	68b9      	ldr	r1, [r7, #8]
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	f000 fb65 	bl	800634c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	69da      	ldr	r2, [r3, #28]
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c90:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	69da      	ldr	r2, [r3, #28]
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ca0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	69d9      	ldr	r1, [r3, #28]
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	691b      	ldr	r3, [r3, #16]
 8005cac:	021a      	lsls	r2, r3, #8
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	430a      	orrs	r2, r1
 8005cb4:	61da      	str	r2, [r3, #28]
      break;
 8005cb6:	e043      	b.n	8005d40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	68b9      	ldr	r1, [r7, #8]
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f000 fb9c 	bl	80063fc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f042 0208 	orr.w	r2, r2, #8
 8005cd2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f022 0204 	bic.w	r2, r2, #4
 8005ce2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	691a      	ldr	r2, [r3, #16]
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	430a      	orrs	r2, r1
 8005cf4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005cf6:	e023      	b.n	8005d40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	68b9      	ldr	r1, [r7, #8]
 8005cfe:	4618      	mov	r0, r3
 8005d00:	f000 fbce 	bl	80064a0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d12:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d22:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	691b      	ldr	r3, [r3, #16]
 8005d2e:	021a      	lsls	r2, r3, #8
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	430a      	orrs	r2, r1
 8005d36:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005d38:	e002      	b.n	8005d40 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	75fb      	strb	r3, [r7, #23]
      break;
 8005d3e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	2200      	movs	r2, #0
 8005d44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005d48:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	3718      	adds	r7, #24
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bd80      	pop	{r7, pc}
 8005d52:	bf00      	nop

08005d54 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b084      	sub	sp, #16
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
 8005d5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005d5e:	2300      	movs	r3, #0
 8005d60:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d68:	2b01      	cmp	r3, #1
 8005d6a:	d101      	bne.n	8005d70 <HAL_TIM_ConfigClockSource+0x1c>
 8005d6c:	2302      	movs	r3, #2
 8005d6e:	e0b4      	b.n	8005eda <HAL_TIM_ConfigClockSource+0x186>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2201      	movs	r2, #1
 8005d74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2202      	movs	r2, #2
 8005d7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	689b      	ldr	r3, [r3, #8]
 8005d86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005d88:	68ba      	ldr	r2, [r7, #8]
 8005d8a:	4b56      	ldr	r3, [pc, #344]	@ (8005ee4 <HAL_TIM_ConfigClockSource+0x190>)
 8005d8c:	4013      	ands	r3, r2
 8005d8e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005d96:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	68ba      	ldr	r2, [r7, #8]
 8005d9e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005da8:	d03e      	beq.n	8005e28 <HAL_TIM_ConfigClockSource+0xd4>
 8005daa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005dae:	f200 8087 	bhi.w	8005ec0 <HAL_TIM_ConfigClockSource+0x16c>
 8005db2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005db6:	f000 8086 	beq.w	8005ec6 <HAL_TIM_ConfigClockSource+0x172>
 8005dba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005dbe:	d87f      	bhi.n	8005ec0 <HAL_TIM_ConfigClockSource+0x16c>
 8005dc0:	2b70      	cmp	r3, #112	@ 0x70
 8005dc2:	d01a      	beq.n	8005dfa <HAL_TIM_ConfigClockSource+0xa6>
 8005dc4:	2b70      	cmp	r3, #112	@ 0x70
 8005dc6:	d87b      	bhi.n	8005ec0 <HAL_TIM_ConfigClockSource+0x16c>
 8005dc8:	2b60      	cmp	r3, #96	@ 0x60
 8005dca:	d050      	beq.n	8005e6e <HAL_TIM_ConfigClockSource+0x11a>
 8005dcc:	2b60      	cmp	r3, #96	@ 0x60
 8005dce:	d877      	bhi.n	8005ec0 <HAL_TIM_ConfigClockSource+0x16c>
 8005dd0:	2b50      	cmp	r3, #80	@ 0x50
 8005dd2:	d03c      	beq.n	8005e4e <HAL_TIM_ConfigClockSource+0xfa>
 8005dd4:	2b50      	cmp	r3, #80	@ 0x50
 8005dd6:	d873      	bhi.n	8005ec0 <HAL_TIM_ConfigClockSource+0x16c>
 8005dd8:	2b40      	cmp	r3, #64	@ 0x40
 8005dda:	d058      	beq.n	8005e8e <HAL_TIM_ConfigClockSource+0x13a>
 8005ddc:	2b40      	cmp	r3, #64	@ 0x40
 8005dde:	d86f      	bhi.n	8005ec0 <HAL_TIM_ConfigClockSource+0x16c>
 8005de0:	2b30      	cmp	r3, #48	@ 0x30
 8005de2:	d064      	beq.n	8005eae <HAL_TIM_ConfigClockSource+0x15a>
 8005de4:	2b30      	cmp	r3, #48	@ 0x30
 8005de6:	d86b      	bhi.n	8005ec0 <HAL_TIM_ConfigClockSource+0x16c>
 8005de8:	2b20      	cmp	r3, #32
 8005dea:	d060      	beq.n	8005eae <HAL_TIM_ConfigClockSource+0x15a>
 8005dec:	2b20      	cmp	r3, #32
 8005dee:	d867      	bhi.n	8005ec0 <HAL_TIM_ConfigClockSource+0x16c>
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d05c      	beq.n	8005eae <HAL_TIM_ConfigClockSource+0x15a>
 8005df4:	2b10      	cmp	r3, #16
 8005df6:	d05a      	beq.n	8005eae <HAL_TIM_ConfigClockSource+0x15a>
 8005df8:	e062      	b.n	8005ec0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005e0a:	f000 fd41 	bl	8006890 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	689b      	ldr	r3, [r3, #8]
 8005e14:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005e16:	68bb      	ldr	r3, [r7, #8]
 8005e18:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005e1c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	68ba      	ldr	r2, [r7, #8]
 8005e24:	609a      	str	r2, [r3, #8]
      break;
 8005e26:	e04f      	b.n	8005ec8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005e38:	f000 fd2a 	bl	8006890 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	689a      	ldr	r2, [r3, #8]
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005e4a:	609a      	str	r2, [r3, #8]
      break;
 8005e4c:	e03c      	b.n	8005ec8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e5a:	461a      	mov	r2, r3
 8005e5c:	f000 fbe8 	bl	8006630 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	2150      	movs	r1, #80	@ 0x50
 8005e66:	4618      	mov	r0, r3
 8005e68:	f000 fcf7 	bl	800685a <TIM_ITRx_SetConfig>
      break;
 8005e6c:	e02c      	b.n	8005ec8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e7a:	461a      	mov	r2, r3
 8005e7c:	f000 fc44 	bl	8006708 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	2160      	movs	r1, #96	@ 0x60
 8005e86:	4618      	mov	r0, r3
 8005e88:	f000 fce7 	bl	800685a <TIM_ITRx_SetConfig>
      break;
 8005e8c:	e01c      	b.n	8005ec8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e9a:	461a      	mov	r2, r3
 8005e9c:	f000 fbc8 	bl	8006630 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	2140      	movs	r1, #64	@ 0x40
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f000 fcd7 	bl	800685a <TIM_ITRx_SetConfig>
      break;
 8005eac:	e00c      	b.n	8005ec8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681a      	ldr	r2, [r3, #0]
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	4619      	mov	r1, r3
 8005eb8:	4610      	mov	r0, r2
 8005eba:	f000 fcce 	bl	800685a <TIM_ITRx_SetConfig>
      break;
 8005ebe:	e003      	b.n	8005ec8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	73fb      	strb	r3, [r7, #15]
      break;
 8005ec4:	e000      	b.n	8005ec8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005ec6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2201      	movs	r2, #1
 8005ecc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005ed8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005eda:	4618      	mov	r0, r3
 8005edc:	3710      	adds	r7, #16
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	bd80      	pop	{r7, pc}
 8005ee2:	bf00      	nop
 8005ee4:	fffeff88 	.word	0xfffeff88

08005ee8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b083      	sub	sp, #12
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005ef0:	bf00      	nop
 8005ef2:	370c      	adds	r7, #12
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efa:	4770      	bx	lr

08005efc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005efc:	b480      	push	{r7}
 8005efe:	b083      	sub	sp, #12
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005f04:	bf00      	nop
 8005f06:	370c      	adds	r7, #12
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0e:	4770      	bx	lr

08005f10 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005f10:	b480      	push	{r7}
 8005f12:	b083      	sub	sp, #12
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005f18:	bf00      	nop
 8005f1a:	370c      	adds	r7, #12
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f22:	4770      	bx	lr

08005f24 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005f24:	b480      	push	{r7}
 8005f26:	b083      	sub	sp, #12
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005f2c:	bf00      	nop
 8005f2e:	370c      	adds	r7, #12
 8005f30:	46bd      	mov	sp, r7
 8005f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f36:	4770      	bx	lr

08005f38 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005f38:	b480      	push	{r7}
 8005f3a:	b083      	sub	sp, #12
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005f40:	bf00      	nop
 8005f42:	370c      	adds	r7, #12
 8005f44:	46bd      	mov	sp, r7
 8005f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4a:	4770      	bx	lr

08005f4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005f4c:	b480      	push	{r7}
 8005f4e:	b085      	sub	sp, #20
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
 8005f54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	4a40      	ldr	r2, [pc, #256]	@ (8006060 <TIM_Base_SetConfig+0x114>)
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d013      	beq.n	8005f8c <TIM_Base_SetConfig+0x40>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f6a:	d00f      	beq.n	8005f8c <TIM_Base_SetConfig+0x40>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	4a3d      	ldr	r2, [pc, #244]	@ (8006064 <TIM_Base_SetConfig+0x118>)
 8005f70:	4293      	cmp	r3, r2
 8005f72:	d00b      	beq.n	8005f8c <TIM_Base_SetConfig+0x40>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	4a3c      	ldr	r2, [pc, #240]	@ (8006068 <TIM_Base_SetConfig+0x11c>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d007      	beq.n	8005f8c <TIM_Base_SetConfig+0x40>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	4a3b      	ldr	r2, [pc, #236]	@ (800606c <TIM_Base_SetConfig+0x120>)
 8005f80:	4293      	cmp	r3, r2
 8005f82:	d003      	beq.n	8005f8c <TIM_Base_SetConfig+0x40>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	4a3a      	ldr	r2, [pc, #232]	@ (8006070 <TIM_Base_SetConfig+0x124>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d108      	bne.n	8005f9e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	68fa      	ldr	r2, [r7, #12]
 8005f9a:	4313      	orrs	r3, r2
 8005f9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	4a2f      	ldr	r2, [pc, #188]	@ (8006060 <TIM_Base_SetConfig+0x114>)
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d02b      	beq.n	8005ffe <TIM_Base_SetConfig+0xb2>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fac:	d027      	beq.n	8005ffe <TIM_Base_SetConfig+0xb2>
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	4a2c      	ldr	r2, [pc, #176]	@ (8006064 <TIM_Base_SetConfig+0x118>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d023      	beq.n	8005ffe <TIM_Base_SetConfig+0xb2>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	4a2b      	ldr	r2, [pc, #172]	@ (8006068 <TIM_Base_SetConfig+0x11c>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d01f      	beq.n	8005ffe <TIM_Base_SetConfig+0xb2>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	4a2a      	ldr	r2, [pc, #168]	@ (800606c <TIM_Base_SetConfig+0x120>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d01b      	beq.n	8005ffe <TIM_Base_SetConfig+0xb2>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	4a29      	ldr	r2, [pc, #164]	@ (8006070 <TIM_Base_SetConfig+0x124>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d017      	beq.n	8005ffe <TIM_Base_SetConfig+0xb2>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	4a28      	ldr	r2, [pc, #160]	@ (8006074 <TIM_Base_SetConfig+0x128>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d013      	beq.n	8005ffe <TIM_Base_SetConfig+0xb2>
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	4a27      	ldr	r2, [pc, #156]	@ (8006078 <TIM_Base_SetConfig+0x12c>)
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d00f      	beq.n	8005ffe <TIM_Base_SetConfig+0xb2>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	4a26      	ldr	r2, [pc, #152]	@ (800607c <TIM_Base_SetConfig+0x130>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d00b      	beq.n	8005ffe <TIM_Base_SetConfig+0xb2>
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	4a25      	ldr	r2, [pc, #148]	@ (8006080 <TIM_Base_SetConfig+0x134>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d007      	beq.n	8005ffe <TIM_Base_SetConfig+0xb2>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	4a24      	ldr	r2, [pc, #144]	@ (8006084 <TIM_Base_SetConfig+0x138>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d003      	beq.n	8005ffe <TIM_Base_SetConfig+0xb2>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	4a23      	ldr	r2, [pc, #140]	@ (8006088 <TIM_Base_SetConfig+0x13c>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d108      	bne.n	8006010 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006004:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	68db      	ldr	r3, [r3, #12]
 800600a:	68fa      	ldr	r2, [r7, #12]
 800600c:	4313      	orrs	r3, r2
 800600e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	695b      	ldr	r3, [r3, #20]
 800601a:	4313      	orrs	r3, r2
 800601c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	68fa      	ldr	r2, [r7, #12]
 8006022:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	689a      	ldr	r2, [r3, #8]
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	681a      	ldr	r2, [r3, #0]
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	4a0a      	ldr	r2, [pc, #40]	@ (8006060 <TIM_Base_SetConfig+0x114>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d003      	beq.n	8006044 <TIM_Base_SetConfig+0xf8>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	4a0c      	ldr	r2, [pc, #48]	@ (8006070 <TIM_Base_SetConfig+0x124>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d103      	bne.n	800604c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	691a      	ldr	r2, [r3, #16]
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2201      	movs	r2, #1
 8006050:	615a      	str	r2, [r3, #20]
}
 8006052:	bf00      	nop
 8006054:	3714      	adds	r7, #20
 8006056:	46bd      	mov	sp, r7
 8006058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605c:	4770      	bx	lr
 800605e:	bf00      	nop
 8006060:	40010000 	.word	0x40010000
 8006064:	40000400 	.word	0x40000400
 8006068:	40000800 	.word	0x40000800
 800606c:	40000c00 	.word	0x40000c00
 8006070:	40010400 	.word	0x40010400
 8006074:	40014000 	.word	0x40014000
 8006078:	40014400 	.word	0x40014400
 800607c:	40014800 	.word	0x40014800
 8006080:	40001800 	.word	0x40001800
 8006084:	40001c00 	.word	0x40001c00
 8006088:	40002000 	.word	0x40002000

0800608c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800608c:	b480      	push	{r7}
 800608e:	b087      	sub	sp, #28
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
 8006094:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6a1b      	ldr	r3, [r3, #32]
 800609a:	f023 0201 	bic.w	r2, r3, #1
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6a1b      	ldr	r3, [r3, #32]
 80060a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	699b      	ldr	r3, [r3, #24]
 80060b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80060b4:	68fa      	ldr	r2, [r7, #12]
 80060b6:	4b2b      	ldr	r3, [pc, #172]	@ (8006164 <TIM_OC1_SetConfig+0xd8>)
 80060b8:	4013      	ands	r3, r2
 80060ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	f023 0303 	bic.w	r3, r3, #3
 80060c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	68fa      	ldr	r2, [r7, #12]
 80060ca:	4313      	orrs	r3, r2
 80060cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80060ce:	697b      	ldr	r3, [r7, #20]
 80060d0:	f023 0302 	bic.w	r3, r3, #2
 80060d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	689b      	ldr	r3, [r3, #8]
 80060da:	697a      	ldr	r2, [r7, #20]
 80060dc:	4313      	orrs	r3, r2
 80060de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	4a21      	ldr	r2, [pc, #132]	@ (8006168 <TIM_OC1_SetConfig+0xdc>)
 80060e4:	4293      	cmp	r3, r2
 80060e6:	d003      	beq.n	80060f0 <TIM_OC1_SetConfig+0x64>
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	4a20      	ldr	r2, [pc, #128]	@ (800616c <TIM_OC1_SetConfig+0xe0>)
 80060ec:	4293      	cmp	r3, r2
 80060ee:	d10c      	bne.n	800610a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80060f0:	697b      	ldr	r3, [r7, #20]
 80060f2:	f023 0308 	bic.w	r3, r3, #8
 80060f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	68db      	ldr	r3, [r3, #12]
 80060fc:	697a      	ldr	r2, [r7, #20]
 80060fe:	4313      	orrs	r3, r2
 8006100:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006102:	697b      	ldr	r3, [r7, #20]
 8006104:	f023 0304 	bic.w	r3, r3, #4
 8006108:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	4a16      	ldr	r2, [pc, #88]	@ (8006168 <TIM_OC1_SetConfig+0xdc>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d003      	beq.n	800611a <TIM_OC1_SetConfig+0x8e>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	4a15      	ldr	r2, [pc, #84]	@ (800616c <TIM_OC1_SetConfig+0xe0>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d111      	bne.n	800613e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800611a:	693b      	ldr	r3, [r7, #16]
 800611c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006120:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006122:	693b      	ldr	r3, [r7, #16]
 8006124:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006128:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	695b      	ldr	r3, [r3, #20]
 800612e:	693a      	ldr	r2, [r7, #16]
 8006130:	4313      	orrs	r3, r2
 8006132:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	699b      	ldr	r3, [r3, #24]
 8006138:	693a      	ldr	r2, [r7, #16]
 800613a:	4313      	orrs	r3, r2
 800613c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	693a      	ldr	r2, [r7, #16]
 8006142:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	68fa      	ldr	r2, [r7, #12]
 8006148:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	685a      	ldr	r2, [r3, #4]
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	697a      	ldr	r2, [r7, #20]
 8006156:	621a      	str	r2, [r3, #32]
}
 8006158:	bf00      	nop
 800615a:	371c      	adds	r7, #28
 800615c:	46bd      	mov	sp, r7
 800615e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006162:	4770      	bx	lr
 8006164:	fffeff8f 	.word	0xfffeff8f
 8006168:	40010000 	.word	0x40010000
 800616c:	40010400 	.word	0x40010400

08006170 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006170:	b480      	push	{r7}
 8006172:	b087      	sub	sp, #28
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
 8006178:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6a1b      	ldr	r3, [r3, #32]
 800617e:	f023 0210 	bic.w	r2, r3, #16
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6a1b      	ldr	r3, [r3, #32]
 800618a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	685b      	ldr	r3, [r3, #4]
 8006190:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	699b      	ldr	r3, [r3, #24]
 8006196:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006198:	68fa      	ldr	r2, [r7, #12]
 800619a:	4b2e      	ldr	r3, [pc, #184]	@ (8006254 <TIM_OC2_SetConfig+0xe4>)
 800619c:	4013      	ands	r3, r2
 800619e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80061a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	021b      	lsls	r3, r3, #8
 80061ae:	68fa      	ldr	r2, [r7, #12]
 80061b0:	4313      	orrs	r3, r2
 80061b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80061b4:	697b      	ldr	r3, [r7, #20]
 80061b6:	f023 0320 	bic.w	r3, r3, #32
 80061ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	689b      	ldr	r3, [r3, #8]
 80061c0:	011b      	lsls	r3, r3, #4
 80061c2:	697a      	ldr	r2, [r7, #20]
 80061c4:	4313      	orrs	r3, r2
 80061c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	4a23      	ldr	r2, [pc, #140]	@ (8006258 <TIM_OC2_SetConfig+0xe8>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d003      	beq.n	80061d8 <TIM_OC2_SetConfig+0x68>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	4a22      	ldr	r2, [pc, #136]	@ (800625c <TIM_OC2_SetConfig+0xec>)
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d10d      	bne.n	80061f4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80061d8:	697b      	ldr	r3, [r7, #20]
 80061da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80061de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	68db      	ldr	r3, [r3, #12]
 80061e4:	011b      	lsls	r3, r3, #4
 80061e6:	697a      	ldr	r2, [r7, #20]
 80061e8:	4313      	orrs	r3, r2
 80061ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80061ec:	697b      	ldr	r3, [r7, #20]
 80061ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80061f2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	4a18      	ldr	r2, [pc, #96]	@ (8006258 <TIM_OC2_SetConfig+0xe8>)
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d003      	beq.n	8006204 <TIM_OC2_SetConfig+0x94>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	4a17      	ldr	r2, [pc, #92]	@ (800625c <TIM_OC2_SetConfig+0xec>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d113      	bne.n	800622c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006204:	693b      	ldr	r3, [r7, #16]
 8006206:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800620a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800620c:	693b      	ldr	r3, [r7, #16]
 800620e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006212:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	695b      	ldr	r3, [r3, #20]
 8006218:	009b      	lsls	r3, r3, #2
 800621a:	693a      	ldr	r2, [r7, #16]
 800621c:	4313      	orrs	r3, r2
 800621e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	699b      	ldr	r3, [r3, #24]
 8006224:	009b      	lsls	r3, r3, #2
 8006226:	693a      	ldr	r2, [r7, #16]
 8006228:	4313      	orrs	r3, r2
 800622a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	693a      	ldr	r2, [r7, #16]
 8006230:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	68fa      	ldr	r2, [r7, #12]
 8006236:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	685a      	ldr	r2, [r3, #4]
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	697a      	ldr	r2, [r7, #20]
 8006244:	621a      	str	r2, [r3, #32]
}
 8006246:	bf00      	nop
 8006248:	371c      	adds	r7, #28
 800624a:	46bd      	mov	sp, r7
 800624c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006250:	4770      	bx	lr
 8006252:	bf00      	nop
 8006254:	feff8fff 	.word	0xfeff8fff
 8006258:	40010000 	.word	0x40010000
 800625c:	40010400 	.word	0x40010400

08006260 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006260:	b480      	push	{r7}
 8006262:	b087      	sub	sp, #28
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
 8006268:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6a1b      	ldr	r3, [r3, #32]
 800626e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6a1b      	ldr	r3, [r3, #32]
 800627a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	685b      	ldr	r3, [r3, #4]
 8006280:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	69db      	ldr	r3, [r3, #28]
 8006286:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006288:	68fa      	ldr	r2, [r7, #12]
 800628a:	4b2d      	ldr	r3, [pc, #180]	@ (8006340 <TIM_OC3_SetConfig+0xe0>)
 800628c:	4013      	ands	r3, r2
 800628e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	f023 0303 	bic.w	r3, r3, #3
 8006296:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	68fa      	ldr	r2, [r7, #12]
 800629e:	4313      	orrs	r3, r2
 80062a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80062a2:	697b      	ldr	r3, [r7, #20]
 80062a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80062a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	689b      	ldr	r3, [r3, #8]
 80062ae:	021b      	lsls	r3, r3, #8
 80062b0:	697a      	ldr	r2, [r7, #20]
 80062b2:	4313      	orrs	r3, r2
 80062b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	4a22      	ldr	r2, [pc, #136]	@ (8006344 <TIM_OC3_SetConfig+0xe4>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d003      	beq.n	80062c6 <TIM_OC3_SetConfig+0x66>
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	4a21      	ldr	r2, [pc, #132]	@ (8006348 <TIM_OC3_SetConfig+0xe8>)
 80062c2:	4293      	cmp	r3, r2
 80062c4:	d10d      	bne.n	80062e2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80062c6:	697b      	ldr	r3, [r7, #20]
 80062c8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80062cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	68db      	ldr	r3, [r3, #12]
 80062d2:	021b      	lsls	r3, r3, #8
 80062d4:	697a      	ldr	r2, [r7, #20]
 80062d6:	4313      	orrs	r3, r2
 80062d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80062da:	697b      	ldr	r3, [r7, #20]
 80062dc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80062e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	4a17      	ldr	r2, [pc, #92]	@ (8006344 <TIM_OC3_SetConfig+0xe4>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d003      	beq.n	80062f2 <TIM_OC3_SetConfig+0x92>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	4a16      	ldr	r2, [pc, #88]	@ (8006348 <TIM_OC3_SetConfig+0xe8>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d113      	bne.n	800631a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80062f2:	693b      	ldr	r3, [r7, #16]
 80062f4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80062f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80062fa:	693b      	ldr	r3, [r7, #16]
 80062fc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006300:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	695b      	ldr	r3, [r3, #20]
 8006306:	011b      	lsls	r3, r3, #4
 8006308:	693a      	ldr	r2, [r7, #16]
 800630a:	4313      	orrs	r3, r2
 800630c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	699b      	ldr	r3, [r3, #24]
 8006312:	011b      	lsls	r3, r3, #4
 8006314:	693a      	ldr	r2, [r7, #16]
 8006316:	4313      	orrs	r3, r2
 8006318:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	693a      	ldr	r2, [r7, #16]
 800631e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	68fa      	ldr	r2, [r7, #12]
 8006324:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	685a      	ldr	r2, [r3, #4]
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	697a      	ldr	r2, [r7, #20]
 8006332:	621a      	str	r2, [r3, #32]
}
 8006334:	bf00      	nop
 8006336:	371c      	adds	r7, #28
 8006338:	46bd      	mov	sp, r7
 800633a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633e:	4770      	bx	lr
 8006340:	fffeff8f 	.word	0xfffeff8f
 8006344:	40010000 	.word	0x40010000
 8006348:	40010400 	.word	0x40010400

0800634c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800634c:	b480      	push	{r7}
 800634e:	b087      	sub	sp, #28
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
 8006354:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6a1b      	ldr	r3, [r3, #32]
 800635a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6a1b      	ldr	r3, [r3, #32]
 8006366:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	69db      	ldr	r3, [r3, #28]
 8006372:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006374:	68fa      	ldr	r2, [r7, #12]
 8006376:	4b1e      	ldr	r3, [pc, #120]	@ (80063f0 <TIM_OC4_SetConfig+0xa4>)
 8006378:	4013      	ands	r3, r2
 800637a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006382:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	021b      	lsls	r3, r3, #8
 800638a:	68fa      	ldr	r2, [r7, #12]
 800638c:	4313      	orrs	r3, r2
 800638e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006390:	693b      	ldr	r3, [r7, #16]
 8006392:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006396:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	689b      	ldr	r3, [r3, #8]
 800639c:	031b      	lsls	r3, r3, #12
 800639e:	693a      	ldr	r2, [r7, #16]
 80063a0:	4313      	orrs	r3, r2
 80063a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	4a13      	ldr	r2, [pc, #76]	@ (80063f4 <TIM_OC4_SetConfig+0xa8>)
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d003      	beq.n	80063b4 <TIM_OC4_SetConfig+0x68>
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	4a12      	ldr	r2, [pc, #72]	@ (80063f8 <TIM_OC4_SetConfig+0xac>)
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d109      	bne.n	80063c8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80063b4:	697b      	ldr	r3, [r7, #20]
 80063b6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80063ba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	695b      	ldr	r3, [r3, #20]
 80063c0:	019b      	lsls	r3, r3, #6
 80063c2:	697a      	ldr	r2, [r7, #20]
 80063c4:	4313      	orrs	r3, r2
 80063c6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	697a      	ldr	r2, [r7, #20]
 80063cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	68fa      	ldr	r2, [r7, #12]
 80063d2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	685a      	ldr	r2, [r3, #4]
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	693a      	ldr	r2, [r7, #16]
 80063e0:	621a      	str	r2, [r3, #32]
}
 80063e2:	bf00      	nop
 80063e4:	371c      	adds	r7, #28
 80063e6:	46bd      	mov	sp, r7
 80063e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ec:	4770      	bx	lr
 80063ee:	bf00      	nop
 80063f0:	feff8fff 	.word	0xfeff8fff
 80063f4:	40010000 	.word	0x40010000
 80063f8:	40010400 	.word	0x40010400

080063fc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80063fc:	b480      	push	{r7}
 80063fe:	b087      	sub	sp, #28
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
 8006404:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6a1b      	ldr	r3, [r3, #32]
 800640a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6a1b      	ldr	r3, [r3, #32]
 8006416:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	685b      	ldr	r3, [r3, #4]
 800641c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006422:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006424:	68fa      	ldr	r2, [r7, #12]
 8006426:	4b1b      	ldr	r3, [pc, #108]	@ (8006494 <TIM_OC5_SetConfig+0x98>)
 8006428:	4013      	ands	r3, r2
 800642a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	68fa      	ldr	r2, [r7, #12]
 8006432:	4313      	orrs	r3, r2
 8006434:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006436:	693b      	ldr	r3, [r7, #16]
 8006438:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800643c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	689b      	ldr	r3, [r3, #8]
 8006442:	041b      	lsls	r3, r3, #16
 8006444:	693a      	ldr	r2, [r7, #16]
 8006446:	4313      	orrs	r3, r2
 8006448:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	4a12      	ldr	r2, [pc, #72]	@ (8006498 <TIM_OC5_SetConfig+0x9c>)
 800644e:	4293      	cmp	r3, r2
 8006450:	d003      	beq.n	800645a <TIM_OC5_SetConfig+0x5e>
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	4a11      	ldr	r2, [pc, #68]	@ (800649c <TIM_OC5_SetConfig+0xa0>)
 8006456:	4293      	cmp	r3, r2
 8006458:	d109      	bne.n	800646e <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800645a:	697b      	ldr	r3, [r7, #20]
 800645c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006460:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	695b      	ldr	r3, [r3, #20]
 8006466:	021b      	lsls	r3, r3, #8
 8006468:	697a      	ldr	r2, [r7, #20]
 800646a:	4313      	orrs	r3, r2
 800646c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	697a      	ldr	r2, [r7, #20]
 8006472:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	68fa      	ldr	r2, [r7, #12]
 8006478:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	685a      	ldr	r2, [r3, #4]
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	693a      	ldr	r2, [r7, #16]
 8006486:	621a      	str	r2, [r3, #32]
}
 8006488:	bf00      	nop
 800648a:	371c      	adds	r7, #28
 800648c:	46bd      	mov	sp, r7
 800648e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006492:	4770      	bx	lr
 8006494:	fffeff8f 	.word	0xfffeff8f
 8006498:	40010000 	.word	0x40010000
 800649c:	40010400 	.word	0x40010400

080064a0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80064a0:	b480      	push	{r7}
 80064a2:	b087      	sub	sp, #28
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
 80064a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6a1b      	ldr	r3, [r3, #32]
 80064ae:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6a1b      	ldr	r3, [r3, #32]
 80064ba:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	685b      	ldr	r3, [r3, #4]
 80064c0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80064c8:	68fa      	ldr	r2, [r7, #12]
 80064ca:	4b1c      	ldr	r3, [pc, #112]	@ (800653c <TIM_OC6_SetConfig+0x9c>)
 80064cc:	4013      	ands	r3, r2
 80064ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	021b      	lsls	r3, r3, #8
 80064d6:	68fa      	ldr	r2, [r7, #12]
 80064d8:	4313      	orrs	r3, r2
 80064da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80064dc:	693b      	ldr	r3, [r7, #16]
 80064de:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80064e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	689b      	ldr	r3, [r3, #8]
 80064e8:	051b      	lsls	r3, r3, #20
 80064ea:	693a      	ldr	r2, [r7, #16]
 80064ec:	4313      	orrs	r3, r2
 80064ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	4a13      	ldr	r2, [pc, #76]	@ (8006540 <TIM_OC6_SetConfig+0xa0>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d003      	beq.n	8006500 <TIM_OC6_SetConfig+0x60>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	4a12      	ldr	r2, [pc, #72]	@ (8006544 <TIM_OC6_SetConfig+0xa4>)
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d109      	bne.n	8006514 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006500:	697b      	ldr	r3, [r7, #20]
 8006502:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006506:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	695b      	ldr	r3, [r3, #20]
 800650c:	029b      	lsls	r3, r3, #10
 800650e:	697a      	ldr	r2, [r7, #20]
 8006510:	4313      	orrs	r3, r2
 8006512:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	697a      	ldr	r2, [r7, #20]
 8006518:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	68fa      	ldr	r2, [r7, #12]
 800651e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	685a      	ldr	r2, [r3, #4]
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	693a      	ldr	r2, [r7, #16]
 800652c:	621a      	str	r2, [r3, #32]
}
 800652e:	bf00      	nop
 8006530:	371c      	adds	r7, #28
 8006532:	46bd      	mov	sp, r7
 8006534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006538:	4770      	bx	lr
 800653a:	bf00      	nop
 800653c:	feff8fff 	.word	0xfeff8fff
 8006540:	40010000 	.word	0x40010000
 8006544:	40010400 	.word	0x40010400

08006548 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006548:	b480      	push	{r7}
 800654a:	b087      	sub	sp, #28
 800654c:	af00      	add	r7, sp, #0
 800654e:	60f8      	str	r0, [r7, #12]
 8006550:	60b9      	str	r1, [r7, #8]
 8006552:	607a      	str	r2, [r7, #4]
 8006554:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	6a1b      	ldr	r3, [r3, #32]
 800655a:	f023 0201 	bic.w	r2, r3, #1
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	699b      	ldr	r3, [r3, #24]
 8006566:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	6a1b      	ldr	r3, [r3, #32]
 800656c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	4a28      	ldr	r2, [pc, #160]	@ (8006614 <TIM_TI1_SetConfig+0xcc>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d01b      	beq.n	80065ae <TIM_TI1_SetConfig+0x66>
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800657c:	d017      	beq.n	80065ae <TIM_TI1_SetConfig+0x66>
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	4a25      	ldr	r2, [pc, #148]	@ (8006618 <TIM_TI1_SetConfig+0xd0>)
 8006582:	4293      	cmp	r3, r2
 8006584:	d013      	beq.n	80065ae <TIM_TI1_SetConfig+0x66>
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	4a24      	ldr	r2, [pc, #144]	@ (800661c <TIM_TI1_SetConfig+0xd4>)
 800658a:	4293      	cmp	r3, r2
 800658c:	d00f      	beq.n	80065ae <TIM_TI1_SetConfig+0x66>
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	4a23      	ldr	r2, [pc, #140]	@ (8006620 <TIM_TI1_SetConfig+0xd8>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d00b      	beq.n	80065ae <TIM_TI1_SetConfig+0x66>
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	4a22      	ldr	r2, [pc, #136]	@ (8006624 <TIM_TI1_SetConfig+0xdc>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d007      	beq.n	80065ae <TIM_TI1_SetConfig+0x66>
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	4a21      	ldr	r2, [pc, #132]	@ (8006628 <TIM_TI1_SetConfig+0xe0>)
 80065a2:	4293      	cmp	r3, r2
 80065a4:	d003      	beq.n	80065ae <TIM_TI1_SetConfig+0x66>
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	4a20      	ldr	r2, [pc, #128]	@ (800662c <TIM_TI1_SetConfig+0xe4>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d101      	bne.n	80065b2 <TIM_TI1_SetConfig+0x6a>
 80065ae:	2301      	movs	r3, #1
 80065b0:	e000      	b.n	80065b4 <TIM_TI1_SetConfig+0x6c>
 80065b2:	2300      	movs	r3, #0
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d008      	beq.n	80065ca <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	f023 0303 	bic.w	r3, r3, #3
 80065be:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80065c0:	697a      	ldr	r2, [r7, #20]
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	4313      	orrs	r3, r2
 80065c6:	617b      	str	r3, [r7, #20]
 80065c8:	e003      	b.n	80065d2 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80065ca:	697b      	ldr	r3, [r7, #20]
 80065cc:	f043 0301 	orr.w	r3, r3, #1
 80065d0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80065d2:	697b      	ldr	r3, [r7, #20]
 80065d4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80065d8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80065da:	683b      	ldr	r3, [r7, #0]
 80065dc:	011b      	lsls	r3, r3, #4
 80065de:	b2db      	uxtb	r3, r3
 80065e0:	697a      	ldr	r2, [r7, #20]
 80065e2:	4313      	orrs	r3, r2
 80065e4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80065e6:	693b      	ldr	r3, [r7, #16]
 80065e8:	f023 030a 	bic.w	r3, r3, #10
 80065ec:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	f003 030a 	and.w	r3, r3, #10
 80065f4:	693a      	ldr	r2, [r7, #16]
 80065f6:	4313      	orrs	r3, r2
 80065f8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	697a      	ldr	r2, [r7, #20]
 80065fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	693a      	ldr	r2, [r7, #16]
 8006604:	621a      	str	r2, [r3, #32]
}
 8006606:	bf00      	nop
 8006608:	371c      	adds	r7, #28
 800660a:	46bd      	mov	sp, r7
 800660c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006610:	4770      	bx	lr
 8006612:	bf00      	nop
 8006614:	40010000 	.word	0x40010000
 8006618:	40000400 	.word	0x40000400
 800661c:	40000800 	.word	0x40000800
 8006620:	40000c00 	.word	0x40000c00
 8006624:	40010400 	.word	0x40010400
 8006628:	40014000 	.word	0x40014000
 800662c:	40001800 	.word	0x40001800

08006630 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006630:	b480      	push	{r7}
 8006632:	b087      	sub	sp, #28
 8006634:	af00      	add	r7, sp, #0
 8006636:	60f8      	str	r0, [r7, #12]
 8006638:	60b9      	str	r1, [r7, #8]
 800663a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	6a1b      	ldr	r3, [r3, #32]
 8006640:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	6a1b      	ldr	r3, [r3, #32]
 8006646:	f023 0201 	bic.w	r2, r3, #1
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	699b      	ldr	r3, [r3, #24]
 8006652:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006654:	693b      	ldr	r3, [r7, #16]
 8006656:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800665a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	011b      	lsls	r3, r3, #4
 8006660:	693a      	ldr	r2, [r7, #16]
 8006662:	4313      	orrs	r3, r2
 8006664:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006666:	697b      	ldr	r3, [r7, #20]
 8006668:	f023 030a 	bic.w	r3, r3, #10
 800666c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800666e:	697a      	ldr	r2, [r7, #20]
 8006670:	68bb      	ldr	r3, [r7, #8]
 8006672:	4313      	orrs	r3, r2
 8006674:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	693a      	ldr	r2, [r7, #16]
 800667a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	697a      	ldr	r2, [r7, #20]
 8006680:	621a      	str	r2, [r3, #32]
}
 8006682:	bf00      	nop
 8006684:	371c      	adds	r7, #28
 8006686:	46bd      	mov	sp, r7
 8006688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668c:	4770      	bx	lr

0800668e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800668e:	b480      	push	{r7}
 8006690:	b087      	sub	sp, #28
 8006692:	af00      	add	r7, sp, #0
 8006694:	60f8      	str	r0, [r7, #12]
 8006696:	60b9      	str	r1, [r7, #8]
 8006698:	607a      	str	r2, [r7, #4]
 800669a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	6a1b      	ldr	r3, [r3, #32]
 80066a0:	f023 0210 	bic.w	r2, r3, #16
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	699b      	ldr	r3, [r3, #24]
 80066ac:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	6a1b      	ldr	r3, [r3, #32]
 80066b2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80066b4:	697b      	ldr	r3, [r7, #20]
 80066b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80066ba:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	021b      	lsls	r3, r3, #8
 80066c0:	697a      	ldr	r2, [r7, #20]
 80066c2:	4313      	orrs	r3, r2
 80066c4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80066c6:	697b      	ldr	r3, [r7, #20]
 80066c8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80066cc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	031b      	lsls	r3, r3, #12
 80066d2:	b29b      	uxth	r3, r3
 80066d4:	697a      	ldr	r2, [r7, #20]
 80066d6:	4313      	orrs	r3, r2
 80066d8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80066da:	693b      	ldr	r3, [r7, #16]
 80066dc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80066e0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80066e2:	68bb      	ldr	r3, [r7, #8]
 80066e4:	011b      	lsls	r3, r3, #4
 80066e6:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80066ea:	693a      	ldr	r2, [r7, #16]
 80066ec:	4313      	orrs	r3, r2
 80066ee:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	697a      	ldr	r2, [r7, #20]
 80066f4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	693a      	ldr	r2, [r7, #16]
 80066fa:	621a      	str	r2, [r3, #32]
}
 80066fc:	bf00      	nop
 80066fe:	371c      	adds	r7, #28
 8006700:	46bd      	mov	sp, r7
 8006702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006706:	4770      	bx	lr

08006708 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006708:	b480      	push	{r7}
 800670a:	b087      	sub	sp, #28
 800670c:	af00      	add	r7, sp, #0
 800670e:	60f8      	str	r0, [r7, #12]
 8006710:	60b9      	str	r1, [r7, #8]
 8006712:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	6a1b      	ldr	r3, [r3, #32]
 8006718:	f023 0210 	bic.w	r2, r3, #16
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	699b      	ldr	r3, [r3, #24]
 8006724:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	6a1b      	ldr	r3, [r3, #32]
 800672a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800672c:	697b      	ldr	r3, [r7, #20]
 800672e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006732:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	031b      	lsls	r3, r3, #12
 8006738:	697a      	ldr	r2, [r7, #20]
 800673a:	4313      	orrs	r3, r2
 800673c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800673e:	693b      	ldr	r3, [r7, #16]
 8006740:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006744:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006746:	68bb      	ldr	r3, [r7, #8]
 8006748:	011b      	lsls	r3, r3, #4
 800674a:	693a      	ldr	r2, [r7, #16]
 800674c:	4313      	orrs	r3, r2
 800674e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	697a      	ldr	r2, [r7, #20]
 8006754:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	693a      	ldr	r2, [r7, #16]
 800675a:	621a      	str	r2, [r3, #32]
}
 800675c:	bf00      	nop
 800675e:	371c      	adds	r7, #28
 8006760:	46bd      	mov	sp, r7
 8006762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006766:	4770      	bx	lr

08006768 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006768:	b480      	push	{r7}
 800676a:	b087      	sub	sp, #28
 800676c:	af00      	add	r7, sp, #0
 800676e:	60f8      	str	r0, [r7, #12]
 8006770:	60b9      	str	r1, [r7, #8]
 8006772:	607a      	str	r2, [r7, #4]
 8006774:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	6a1b      	ldr	r3, [r3, #32]
 800677a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	69db      	ldr	r3, [r3, #28]
 8006786:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	6a1b      	ldr	r3, [r3, #32]
 800678c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800678e:	697b      	ldr	r3, [r7, #20]
 8006790:	f023 0303 	bic.w	r3, r3, #3
 8006794:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8006796:	697a      	ldr	r2, [r7, #20]
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	4313      	orrs	r3, r2
 800679c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800679e:	697b      	ldr	r3, [r7, #20]
 80067a0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80067a4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	011b      	lsls	r3, r3, #4
 80067aa:	b2db      	uxtb	r3, r3
 80067ac:	697a      	ldr	r2, [r7, #20]
 80067ae:	4313      	orrs	r3, r2
 80067b0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80067b2:	693b      	ldr	r3, [r7, #16]
 80067b4:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80067b8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80067ba:	68bb      	ldr	r3, [r7, #8]
 80067bc:	021b      	lsls	r3, r3, #8
 80067be:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80067c2:	693a      	ldr	r2, [r7, #16]
 80067c4:	4313      	orrs	r3, r2
 80067c6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	697a      	ldr	r2, [r7, #20]
 80067cc:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	693a      	ldr	r2, [r7, #16]
 80067d2:	621a      	str	r2, [r3, #32]
}
 80067d4:	bf00      	nop
 80067d6:	371c      	adds	r7, #28
 80067d8:	46bd      	mov	sp, r7
 80067da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067de:	4770      	bx	lr

080067e0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80067e0:	b480      	push	{r7}
 80067e2:	b087      	sub	sp, #28
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	60f8      	str	r0, [r7, #12]
 80067e8:	60b9      	str	r1, [r7, #8]
 80067ea:	607a      	str	r2, [r7, #4]
 80067ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	6a1b      	ldr	r3, [r3, #32]
 80067f2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	69db      	ldr	r3, [r3, #28]
 80067fe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	6a1b      	ldr	r3, [r3, #32]
 8006804:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006806:	697b      	ldr	r3, [r7, #20]
 8006808:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800680c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	021b      	lsls	r3, r3, #8
 8006812:	697a      	ldr	r2, [r7, #20]
 8006814:	4313      	orrs	r3, r2
 8006816:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006818:	697b      	ldr	r3, [r7, #20]
 800681a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800681e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	031b      	lsls	r3, r3, #12
 8006824:	b29b      	uxth	r3, r3
 8006826:	697a      	ldr	r2, [r7, #20]
 8006828:	4313      	orrs	r3, r2
 800682a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800682c:	693b      	ldr	r3, [r7, #16]
 800682e:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8006832:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006834:	68bb      	ldr	r3, [r7, #8]
 8006836:	031b      	lsls	r3, r3, #12
 8006838:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800683c:	693a      	ldr	r2, [r7, #16]
 800683e:	4313      	orrs	r3, r2
 8006840:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	697a      	ldr	r2, [r7, #20]
 8006846:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	693a      	ldr	r2, [r7, #16]
 800684c:	621a      	str	r2, [r3, #32]
}
 800684e:	bf00      	nop
 8006850:	371c      	adds	r7, #28
 8006852:	46bd      	mov	sp, r7
 8006854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006858:	4770      	bx	lr

0800685a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800685a:	b480      	push	{r7}
 800685c:	b085      	sub	sp, #20
 800685e:	af00      	add	r7, sp, #0
 8006860:	6078      	str	r0, [r7, #4]
 8006862:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	689b      	ldr	r3, [r3, #8]
 8006868:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006870:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006872:	683a      	ldr	r2, [r7, #0]
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	4313      	orrs	r3, r2
 8006878:	f043 0307 	orr.w	r3, r3, #7
 800687c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	68fa      	ldr	r2, [r7, #12]
 8006882:	609a      	str	r2, [r3, #8]
}
 8006884:	bf00      	nop
 8006886:	3714      	adds	r7, #20
 8006888:	46bd      	mov	sp, r7
 800688a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688e:	4770      	bx	lr

08006890 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006890:	b480      	push	{r7}
 8006892:	b087      	sub	sp, #28
 8006894:	af00      	add	r7, sp, #0
 8006896:	60f8      	str	r0, [r7, #12]
 8006898:	60b9      	str	r1, [r7, #8]
 800689a:	607a      	str	r2, [r7, #4]
 800689c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	689b      	ldr	r3, [r3, #8]
 80068a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80068a4:	697b      	ldr	r3, [r7, #20]
 80068a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80068aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	021a      	lsls	r2, r3, #8
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	431a      	orrs	r2, r3
 80068b4:	68bb      	ldr	r3, [r7, #8]
 80068b6:	4313      	orrs	r3, r2
 80068b8:	697a      	ldr	r2, [r7, #20]
 80068ba:	4313      	orrs	r3, r2
 80068bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	697a      	ldr	r2, [r7, #20]
 80068c2:	609a      	str	r2, [r3, #8]
}
 80068c4:	bf00      	nop
 80068c6:	371c      	adds	r7, #28
 80068c8:	46bd      	mov	sp, r7
 80068ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ce:	4770      	bx	lr

080068d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80068d0:	b480      	push	{r7}
 80068d2:	b085      	sub	sp, #20
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
 80068d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80068e0:	2b01      	cmp	r3, #1
 80068e2:	d101      	bne.n	80068e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80068e4:	2302      	movs	r3, #2
 80068e6:	e06d      	b.n	80069c4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2201      	movs	r2, #1
 80068ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2202      	movs	r2, #2
 80068f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	685b      	ldr	r3, [r3, #4]
 80068fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	689b      	ldr	r3, [r3, #8]
 8006906:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4a30      	ldr	r2, [pc, #192]	@ (80069d0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d004      	beq.n	800691c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4a2f      	ldr	r2, [pc, #188]	@ (80069d4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d108      	bne.n	800692e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006922:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	685b      	ldr	r3, [r3, #4]
 8006928:	68fa      	ldr	r2, [r7, #12]
 800692a:	4313      	orrs	r3, r2
 800692c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006934:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	68fa      	ldr	r2, [r7, #12]
 800693c:	4313      	orrs	r3, r2
 800693e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	68fa      	ldr	r2, [r7, #12]
 8006946:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	4a20      	ldr	r2, [pc, #128]	@ (80069d0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d022      	beq.n	8006998 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800695a:	d01d      	beq.n	8006998 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	4a1d      	ldr	r2, [pc, #116]	@ (80069d8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d018      	beq.n	8006998 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	4a1c      	ldr	r2, [pc, #112]	@ (80069dc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800696c:	4293      	cmp	r3, r2
 800696e:	d013      	beq.n	8006998 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	4a1a      	ldr	r2, [pc, #104]	@ (80069e0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006976:	4293      	cmp	r3, r2
 8006978:	d00e      	beq.n	8006998 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	4a15      	ldr	r2, [pc, #84]	@ (80069d4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d009      	beq.n	8006998 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	4a16      	ldr	r2, [pc, #88]	@ (80069e4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800698a:	4293      	cmp	r3, r2
 800698c:	d004      	beq.n	8006998 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	4a15      	ldr	r2, [pc, #84]	@ (80069e8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006994:	4293      	cmp	r3, r2
 8006996:	d10c      	bne.n	80069b2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800699e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	689b      	ldr	r3, [r3, #8]
 80069a4:	68ba      	ldr	r2, [r7, #8]
 80069a6:	4313      	orrs	r3, r2
 80069a8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	68ba      	ldr	r2, [r7, #8]
 80069b0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2201      	movs	r2, #1
 80069b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2200      	movs	r2, #0
 80069be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80069c2:	2300      	movs	r3, #0
}
 80069c4:	4618      	mov	r0, r3
 80069c6:	3714      	adds	r7, #20
 80069c8:	46bd      	mov	sp, r7
 80069ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ce:	4770      	bx	lr
 80069d0:	40010000 	.word	0x40010000
 80069d4:	40010400 	.word	0x40010400
 80069d8:	40000400 	.word	0x40000400
 80069dc:	40000800 	.word	0x40000800
 80069e0:	40000c00 	.word	0x40000c00
 80069e4:	40014000 	.word	0x40014000
 80069e8:	40001800 	.word	0x40001800

080069ec <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80069ec:	b480      	push	{r7}
 80069ee:	b085      	sub	sp, #20
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
 80069f4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80069f6:	2300      	movs	r3, #0
 80069f8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a00:	2b01      	cmp	r3, #1
 8006a02:	d101      	bne.n	8006a08 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006a04:	2302      	movs	r3, #2
 8006a06:	e065      	b.n	8006ad4 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2201      	movs	r2, #1
 8006a0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	68db      	ldr	r3, [r3, #12]
 8006a1a:	4313      	orrs	r3, r2
 8006a1c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	689b      	ldr	r3, [r3, #8]
 8006a28:	4313      	orrs	r3, r2
 8006a2a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	685b      	ldr	r3, [r3, #4]
 8006a36:	4313      	orrs	r3, r2
 8006a38:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006a40:	683b      	ldr	r3, [r7, #0]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	4313      	orrs	r3, r2
 8006a46:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	691b      	ldr	r3, [r3, #16]
 8006a52:	4313      	orrs	r3, r2
 8006a54:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	695b      	ldr	r3, [r3, #20]
 8006a60:	4313      	orrs	r3, r2
 8006a62:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a6e:	4313      	orrs	r3, r2
 8006a70:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	699b      	ldr	r3, [r3, #24]
 8006a7c:	041b      	lsls	r3, r3, #16
 8006a7e:	4313      	orrs	r3, r2
 8006a80:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	4a16      	ldr	r2, [pc, #88]	@ (8006ae0 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	d004      	beq.n	8006a96 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	4a14      	ldr	r2, [pc, #80]	@ (8006ae4 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8006a92:	4293      	cmp	r3, r2
 8006a94:	d115      	bne.n	8006ac2 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006aa0:	051b      	lsls	r3, r3, #20
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	69db      	ldr	r3, [r3, #28]
 8006ab0:	4313      	orrs	r3, r2
 8006ab2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	6a1b      	ldr	r3, [r3, #32]
 8006abe:	4313      	orrs	r3, r2
 8006ac0:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	68fa      	ldr	r2, [r7, #12]
 8006ac8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2200      	movs	r2, #0
 8006ace:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006ad2:	2300      	movs	r3, #0
}
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	3714      	adds	r7, #20
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ade:	4770      	bx	lr
 8006ae0:	40010000 	.word	0x40010000
 8006ae4:	40010400 	.word	0x40010400

08006ae8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006ae8:	b480      	push	{r7}
 8006aea:	b083      	sub	sp, #12
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006af0:	bf00      	nop
 8006af2:	370c      	adds	r7, #12
 8006af4:	46bd      	mov	sp, r7
 8006af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afa:	4770      	bx	lr

08006afc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006afc:	b480      	push	{r7}
 8006afe:	b083      	sub	sp, #12
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006b04:	bf00      	nop
 8006b06:	370c      	adds	r7, #12
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0e:	4770      	bx	lr

08006b10 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006b10:	b480      	push	{r7}
 8006b12:	b083      	sub	sp, #12
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006b18:	bf00      	nop
 8006b1a:	370c      	adds	r7, #12
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b22:	4770      	bx	lr

08006b24 <memset>:
 8006b24:	4402      	add	r2, r0
 8006b26:	4603      	mov	r3, r0
 8006b28:	4293      	cmp	r3, r2
 8006b2a:	d100      	bne.n	8006b2e <memset+0xa>
 8006b2c:	4770      	bx	lr
 8006b2e:	f803 1b01 	strb.w	r1, [r3], #1
 8006b32:	e7f9      	b.n	8006b28 <memset+0x4>

08006b34 <__errno>:
 8006b34:	4b01      	ldr	r3, [pc, #4]	@ (8006b3c <__errno+0x8>)
 8006b36:	6818      	ldr	r0, [r3, #0]
 8006b38:	4770      	bx	lr
 8006b3a:	bf00      	nop
 8006b3c:	20000034 	.word	0x20000034

08006b40 <__libc_init_array>:
 8006b40:	b570      	push	{r4, r5, r6, lr}
 8006b42:	4d0d      	ldr	r5, [pc, #52]	@ (8006b78 <__libc_init_array+0x38>)
 8006b44:	4c0d      	ldr	r4, [pc, #52]	@ (8006b7c <__libc_init_array+0x3c>)
 8006b46:	1b64      	subs	r4, r4, r5
 8006b48:	10a4      	asrs	r4, r4, #2
 8006b4a:	2600      	movs	r6, #0
 8006b4c:	42a6      	cmp	r6, r4
 8006b4e:	d109      	bne.n	8006b64 <__libc_init_array+0x24>
 8006b50:	4d0b      	ldr	r5, [pc, #44]	@ (8006b80 <__libc_init_array+0x40>)
 8006b52:	4c0c      	ldr	r4, [pc, #48]	@ (8006b84 <__libc_init_array+0x44>)
 8006b54:	f000 fe54 	bl	8007800 <_init>
 8006b58:	1b64      	subs	r4, r4, r5
 8006b5a:	10a4      	asrs	r4, r4, #2
 8006b5c:	2600      	movs	r6, #0
 8006b5e:	42a6      	cmp	r6, r4
 8006b60:	d105      	bne.n	8006b6e <__libc_init_array+0x2e>
 8006b62:	bd70      	pop	{r4, r5, r6, pc}
 8006b64:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b68:	4798      	blx	r3
 8006b6a:	3601      	adds	r6, #1
 8006b6c:	e7ee      	b.n	8006b4c <__libc_init_array+0xc>
 8006b6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b72:	4798      	blx	r3
 8006b74:	3601      	adds	r6, #1
 8006b76:	e7f2      	b.n	8006b5e <__libc_init_array+0x1e>
 8006b78:	08008278 	.word	0x08008278
 8006b7c:	08008278 	.word	0x08008278
 8006b80:	08008278 	.word	0x08008278
 8006b84:	0800827c 	.word	0x0800827c

08006b88 <cos>:
 8006b88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006b8a:	eeb0 7b40 	vmov.f64	d7, d0
 8006b8e:	ee17 3a90 	vmov	r3, s15
 8006b92:	4a21      	ldr	r2, [pc, #132]	@ (8006c18 <cos+0x90>)
 8006b94:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d806      	bhi.n	8006baa <cos+0x22>
 8006b9c:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 8006c10 <cos+0x88>
 8006ba0:	b005      	add	sp, #20
 8006ba2:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ba6:	f000 b8ab 	b.w	8006d00 <__kernel_cos>
 8006baa:	4a1c      	ldr	r2, [pc, #112]	@ (8006c1c <cos+0x94>)
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d904      	bls.n	8006bba <cos+0x32>
 8006bb0:	ee30 0b40 	vsub.f64	d0, d0, d0
 8006bb4:	b005      	add	sp, #20
 8006bb6:	f85d fb04 	ldr.w	pc, [sp], #4
 8006bba:	4668      	mov	r0, sp
 8006bbc:	f000 f960 	bl	8006e80 <__ieee754_rem_pio2>
 8006bc0:	f000 0003 	and.w	r0, r0, #3
 8006bc4:	2801      	cmp	r0, #1
 8006bc6:	d009      	beq.n	8006bdc <cos+0x54>
 8006bc8:	2802      	cmp	r0, #2
 8006bca:	d010      	beq.n	8006bee <cos+0x66>
 8006bcc:	b9b0      	cbnz	r0, 8006bfc <cos+0x74>
 8006bce:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006bd2:	ed9d 0b00 	vldr	d0, [sp]
 8006bd6:	f000 f893 	bl	8006d00 <__kernel_cos>
 8006bda:	e7eb      	b.n	8006bb4 <cos+0x2c>
 8006bdc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006be0:	ed9d 0b00 	vldr	d0, [sp]
 8006be4:	f000 f8f4 	bl	8006dd0 <__kernel_sin>
 8006be8:	eeb1 0b40 	vneg.f64	d0, d0
 8006bec:	e7e2      	b.n	8006bb4 <cos+0x2c>
 8006bee:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006bf2:	ed9d 0b00 	vldr	d0, [sp]
 8006bf6:	f000 f883 	bl	8006d00 <__kernel_cos>
 8006bfa:	e7f5      	b.n	8006be8 <cos+0x60>
 8006bfc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006c00:	ed9d 0b00 	vldr	d0, [sp]
 8006c04:	2001      	movs	r0, #1
 8006c06:	f000 f8e3 	bl	8006dd0 <__kernel_sin>
 8006c0a:	e7d3      	b.n	8006bb4 <cos+0x2c>
 8006c0c:	f3af 8000 	nop.w
	...
 8006c18:	3fe921fb 	.word	0x3fe921fb
 8006c1c:	7fefffff 	.word	0x7fefffff

08006c20 <sin>:
 8006c20:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006c22:	eeb0 7b40 	vmov.f64	d7, d0
 8006c26:	ee17 3a90 	vmov	r3, s15
 8006c2a:	4a21      	ldr	r2, [pc, #132]	@ (8006cb0 <sin+0x90>)
 8006c2c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d807      	bhi.n	8006c44 <sin+0x24>
 8006c34:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 8006ca8 <sin+0x88>
 8006c38:	2000      	movs	r0, #0
 8006c3a:	b005      	add	sp, #20
 8006c3c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006c40:	f000 b8c6 	b.w	8006dd0 <__kernel_sin>
 8006c44:	4a1b      	ldr	r2, [pc, #108]	@ (8006cb4 <sin+0x94>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d904      	bls.n	8006c54 <sin+0x34>
 8006c4a:	ee30 0b40 	vsub.f64	d0, d0, d0
 8006c4e:	b005      	add	sp, #20
 8006c50:	f85d fb04 	ldr.w	pc, [sp], #4
 8006c54:	4668      	mov	r0, sp
 8006c56:	f000 f913 	bl	8006e80 <__ieee754_rem_pio2>
 8006c5a:	f000 0003 	and.w	r0, r0, #3
 8006c5e:	2801      	cmp	r0, #1
 8006c60:	d00a      	beq.n	8006c78 <sin+0x58>
 8006c62:	2802      	cmp	r0, #2
 8006c64:	d00f      	beq.n	8006c86 <sin+0x66>
 8006c66:	b9c0      	cbnz	r0, 8006c9a <sin+0x7a>
 8006c68:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006c6c:	ed9d 0b00 	vldr	d0, [sp]
 8006c70:	2001      	movs	r0, #1
 8006c72:	f000 f8ad 	bl	8006dd0 <__kernel_sin>
 8006c76:	e7ea      	b.n	8006c4e <sin+0x2e>
 8006c78:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006c7c:	ed9d 0b00 	vldr	d0, [sp]
 8006c80:	f000 f83e 	bl	8006d00 <__kernel_cos>
 8006c84:	e7e3      	b.n	8006c4e <sin+0x2e>
 8006c86:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006c8a:	ed9d 0b00 	vldr	d0, [sp]
 8006c8e:	2001      	movs	r0, #1
 8006c90:	f000 f89e 	bl	8006dd0 <__kernel_sin>
 8006c94:	eeb1 0b40 	vneg.f64	d0, d0
 8006c98:	e7d9      	b.n	8006c4e <sin+0x2e>
 8006c9a:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006c9e:	ed9d 0b00 	vldr	d0, [sp]
 8006ca2:	f000 f82d 	bl	8006d00 <__kernel_cos>
 8006ca6:	e7f5      	b.n	8006c94 <sin+0x74>
	...
 8006cb0:	3fe921fb 	.word	0x3fe921fb
 8006cb4:	7fefffff 	.word	0x7fefffff

08006cb8 <sqrtf>:
 8006cb8:	b508      	push	{r3, lr}
 8006cba:	ed2d 8b02 	vpush	{d8}
 8006cbe:	eeb0 8a40 	vmov.f32	s16, s0
 8006cc2:	f000 f817 	bl	8006cf4 <__ieee754_sqrtf>
 8006cc6:	eeb4 8a48 	vcmp.f32	s16, s16
 8006cca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cce:	d60c      	bvs.n	8006cea <sqrtf+0x32>
 8006cd0:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8006cf0 <sqrtf+0x38>
 8006cd4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8006cd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cdc:	d505      	bpl.n	8006cea <sqrtf+0x32>
 8006cde:	f7ff ff29 	bl	8006b34 <__errno>
 8006ce2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8006ce6:	2321      	movs	r3, #33	@ 0x21
 8006ce8:	6003      	str	r3, [r0, #0]
 8006cea:	ecbd 8b02 	vpop	{d8}
 8006cee:	bd08      	pop	{r3, pc}
 8006cf0:	00000000 	.word	0x00000000

08006cf4 <__ieee754_sqrtf>:
 8006cf4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8006cf8:	4770      	bx	lr
 8006cfa:	0000      	movs	r0, r0
 8006cfc:	0000      	movs	r0, r0
	...

08006d00 <__kernel_cos>:
 8006d00:	eeb0 5b40 	vmov.f64	d5, d0
 8006d04:	ee15 1a90 	vmov	r1, s11
 8006d08:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8006d0c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8006d10:	f1b1 5f79 	cmp.w	r1, #1044381696	@ 0x3e400000
 8006d14:	d204      	bcs.n	8006d20 <__kernel_cos+0x20>
 8006d16:	eefd 7bc5 	vcvt.s32.f64	s15, d5
 8006d1a:	ee17 3a90 	vmov	r3, s15
 8006d1e:	b343      	cbz	r3, 8006d72 <__kernel_cos+0x72>
 8006d20:	ee25 6b05 	vmul.f64	d6, d5, d5
 8006d24:	ee21 1b45 	vnmul.f64	d1, d1, d5
 8006d28:	ed9f 7b1b 	vldr	d7, [pc, #108]	@ 8006d98 <__kernel_cos+0x98>
 8006d2c:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 8006da0 <__kernel_cos+0xa0>
 8006d30:	eea6 4b07 	vfma.f64	d4, d6, d7
 8006d34:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 8006da8 <__kernel_cos+0xa8>
 8006d38:	eea4 7b06 	vfma.f64	d7, d4, d6
 8006d3c:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 8006db0 <__kernel_cos+0xb0>
 8006d40:	eea7 4b06 	vfma.f64	d4, d7, d6
 8006d44:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 8006db8 <__kernel_cos+0xb8>
 8006d48:	4b1f      	ldr	r3, [pc, #124]	@ (8006dc8 <__kernel_cos+0xc8>)
 8006d4a:	eea4 7b06 	vfma.f64	d7, d4, d6
 8006d4e:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 8006dc0 <__kernel_cos+0xc0>
 8006d52:	4299      	cmp	r1, r3
 8006d54:	eea7 4b06 	vfma.f64	d4, d7, d6
 8006d58:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 8006d5c:	ee24 4b06 	vmul.f64	d4, d4, d6
 8006d60:	ee26 7b07 	vmul.f64	d7, d6, d7
 8006d64:	eea6 1b04 	vfma.f64	d1, d6, d4
 8006d68:	d804      	bhi.n	8006d74 <__kernel_cos+0x74>
 8006d6a:	ee37 7b41 	vsub.f64	d7, d7, d1
 8006d6e:	ee30 0b47 	vsub.f64	d0, d0, d7
 8006d72:	4770      	bx	lr
 8006d74:	4b15      	ldr	r3, [pc, #84]	@ (8006dcc <__kernel_cos+0xcc>)
 8006d76:	4299      	cmp	r1, r3
 8006d78:	d809      	bhi.n	8006d8e <__kernel_cos+0x8e>
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	f5a1 1300 	sub.w	r3, r1, #2097152	@ 0x200000
 8006d80:	ec43 2b16 	vmov	d6, r2, r3
 8006d84:	ee30 0b46 	vsub.f64	d0, d0, d6
 8006d88:	ee37 7b46 	vsub.f64	d7, d7, d6
 8006d8c:	e7ed      	b.n	8006d6a <__kernel_cos+0x6a>
 8006d8e:	eeb5 6b02 	vmov.f64	d6, #82	@ 0x3e900000  0.2812500
 8006d92:	e7f7      	b.n	8006d84 <__kernel_cos+0x84>
 8006d94:	f3af 8000 	nop.w
 8006d98:	be8838d4 	.word	0xbe8838d4
 8006d9c:	bda8fae9 	.word	0xbda8fae9
 8006da0:	bdb4b1c4 	.word	0xbdb4b1c4
 8006da4:	3e21ee9e 	.word	0x3e21ee9e
 8006da8:	809c52ad 	.word	0x809c52ad
 8006dac:	be927e4f 	.word	0xbe927e4f
 8006db0:	19cb1590 	.word	0x19cb1590
 8006db4:	3efa01a0 	.word	0x3efa01a0
 8006db8:	16c15177 	.word	0x16c15177
 8006dbc:	bf56c16c 	.word	0xbf56c16c
 8006dc0:	5555554c 	.word	0x5555554c
 8006dc4:	3fa55555 	.word	0x3fa55555
 8006dc8:	3fd33332 	.word	0x3fd33332
 8006dcc:	3fe90000 	.word	0x3fe90000

08006dd0 <__kernel_sin>:
 8006dd0:	ee10 3a90 	vmov	r3, s1
 8006dd4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006dd8:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8006ddc:	d204      	bcs.n	8006de8 <__kernel_sin+0x18>
 8006dde:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 8006de2:	ee17 3a90 	vmov	r3, s15
 8006de6:	b35b      	cbz	r3, 8006e40 <__kernel_sin+0x70>
 8006de8:	ee20 6b00 	vmul.f64	d6, d0, d0
 8006dec:	ee20 5b06 	vmul.f64	d5, d0, d6
 8006df0:	ed9f 7b15 	vldr	d7, [pc, #84]	@ 8006e48 <__kernel_sin+0x78>
 8006df4:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 8006e50 <__kernel_sin+0x80>
 8006df8:	eea6 4b07 	vfma.f64	d4, d6, d7
 8006dfc:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 8006e58 <__kernel_sin+0x88>
 8006e00:	eea4 7b06 	vfma.f64	d7, d4, d6
 8006e04:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 8006e60 <__kernel_sin+0x90>
 8006e08:	eea7 4b06 	vfma.f64	d4, d7, d6
 8006e0c:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 8006e68 <__kernel_sin+0x98>
 8006e10:	eea4 7b06 	vfma.f64	d7, d4, d6
 8006e14:	b930      	cbnz	r0, 8006e24 <__kernel_sin+0x54>
 8006e16:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 8006e70 <__kernel_sin+0xa0>
 8006e1a:	eea6 4b07 	vfma.f64	d4, d6, d7
 8006e1e:	eea4 0b05 	vfma.f64	d0, d4, d5
 8006e22:	4770      	bx	lr
 8006e24:	ee27 7b45 	vnmul.f64	d7, d7, d5
 8006e28:	eeb6 4b00 	vmov.f64	d4, #96	@ 0x3f000000  0.5
 8006e2c:	eea1 7b04 	vfma.f64	d7, d1, d4
 8006e30:	ee97 1b06 	vfnms.f64	d1, d7, d6
 8006e34:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8006e78 <__kernel_sin+0xa8>
 8006e38:	eea5 1b07 	vfma.f64	d1, d5, d7
 8006e3c:	ee30 0b41 	vsub.f64	d0, d0, d1
 8006e40:	4770      	bx	lr
 8006e42:	bf00      	nop
 8006e44:	f3af 8000 	nop.w
 8006e48:	5acfd57c 	.word	0x5acfd57c
 8006e4c:	3de5d93a 	.word	0x3de5d93a
 8006e50:	8a2b9ceb 	.word	0x8a2b9ceb
 8006e54:	be5ae5e6 	.word	0xbe5ae5e6
 8006e58:	57b1fe7d 	.word	0x57b1fe7d
 8006e5c:	3ec71de3 	.word	0x3ec71de3
 8006e60:	19c161d5 	.word	0x19c161d5
 8006e64:	bf2a01a0 	.word	0xbf2a01a0
 8006e68:	1110f8a6 	.word	0x1110f8a6
 8006e6c:	3f811111 	.word	0x3f811111
 8006e70:	55555549 	.word	0x55555549
 8006e74:	bfc55555 	.word	0xbfc55555
 8006e78:	55555549 	.word	0x55555549
 8006e7c:	3fc55555 	.word	0x3fc55555

08006e80 <__ieee754_rem_pio2>:
 8006e80:	b570      	push	{r4, r5, r6, lr}
 8006e82:	eeb0 7b40 	vmov.f64	d7, d0
 8006e86:	ee17 5a90 	vmov	r5, s15
 8006e8a:	4b99      	ldr	r3, [pc, #612]	@ (80070f0 <__ieee754_rem_pio2+0x270>)
 8006e8c:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8006e90:	429e      	cmp	r6, r3
 8006e92:	b088      	sub	sp, #32
 8006e94:	4604      	mov	r4, r0
 8006e96:	d807      	bhi.n	8006ea8 <__ieee754_rem_pio2+0x28>
 8006e98:	2200      	movs	r2, #0
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	ed84 0b00 	vstr	d0, [r4]
 8006ea0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8006ea4:	2000      	movs	r0, #0
 8006ea6:	e01b      	b.n	8006ee0 <__ieee754_rem_pio2+0x60>
 8006ea8:	4b92      	ldr	r3, [pc, #584]	@ (80070f4 <__ieee754_rem_pio2+0x274>)
 8006eaa:	429e      	cmp	r6, r3
 8006eac:	d83b      	bhi.n	8006f26 <__ieee754_rem_pio2+0xa6>
 8006eae:	f5a3 231b 	sub.w	r3, r3, #634880	@ 0x9b000
 8006eb2:	2d00      	cmp	r5, #0
 8006eb4:	ed9f 6b7e 	vldr	d6, [pc, #504]	@ 80070b0 <__ieee754_rem_pio2+0x230>
 8006eb8:	f5a3 63f0 	sub.w	r3, r3, #1920	@ 0x780
 8006ebc:	dd19      	ble.n	8006ef2 <__ieee754_rem_pio2+0x72>
 8006ebe:	ee30 7b46 	vsub.f64	d7, d0, d6
 8006ec2:	429e      	cmp	r6, r3
 8006ec4:	d00e      	beq.n	8006ee4 <__ieee754_rem_pio2+0x64>
 8006ec6:	ed9f 5b7c 	vldr	d5, [pc, #496]	@ 80070b8 <__ieee754_rem_pio2+0x238>
 8006eca:	ee37 6b45 	vsub.f64	d6, d7, d5
 8006ece:	ee37 7b46 	vsub.f64	d7, d7, d6
 8006ed2:	ed84 6b00 	vstr	d6, [r4]
 8006ed6:	ee37 7b45 	vsub.f64	d7, d7, d5
 8006eda:	ed84 7b02 	vstr	d7, [r4, #8]
 8006ede:	2001      	movs	r0, #1
 8006ee0:	b008      	add	sp, #32
 8006ee2:	bd70      	pop	{r4, r5, r6, pc}
 8006ee4:	ed9f 6b76 	vldr	d6, [pc, #472]	@ 80070c0 <__ieee754_rem_pio2+0x240>
 8006ee8:	ed9f 5b77 	vldr	d5, [pc, #476]	@ 80070c8 <__ieee754_rem_pio2+0x248>
 8006eec:	ee37 7b46 	vsub.f64	d7, d7, d6
 8006ef0:	e7eb      	b.n	8006eca <__ieee754_rem_pio2+0x4a>
 8006ef2:	429e      	cmp	r6, r3
 8006ef4:	ee30 7b06 	vadd.f64	d7, d0, d6
 8006ef8:	d00e      	beq.n	8006f18 <__ieee754_rem_pio2+0x98>
 8006efa:	ed9f 5b6f 	vldr	d5, [pc, #444]	@ 80070b8 <__ieee754_rem_pio2+0x238>
 8006efe:	ee37 6b05 	vadd.f64	d6, d7, d5
 8006f02:	ee37 7b46 	vsub.f64	d7, d7, d6
 8006f06:	ed84 6b00 	vstr	d6, [r4]
 8006f0a:	ee37 7b05 	vadd.f64	d7, d7, d5
 8006f0e:	f04f 30ff 	mov.w	r0, #4294967295
 8006f12:	ed84 7b02 	vstr	d7, [r4, #8]
 8006f16:	e7e3      	b.n	8006ee0 <__ieee754_rem_pio2+0x60>
 8006f18:	ed9f 6b69 	vldr	d6, [pc, #420]	@ 80070c0 <__ieee754_rem_pio2+0x240>
 8006f1c:	ed9f 5b6a 	vldr	d5, [pc, #424]	@ 80070c8 <__ieee754_rem_pio2+0x248>
 8006f20:	ee37 7b06 	vadd.f64	d7, d7, d6
 8006f24:	e7eb      	b.n	8006efe <__ieee754_rem_pio2+0x7e>
 8006f26:	4b74      	ldr	r3, [pc, #464]	@ (80070f8 <__ieee754_rem_pio2+0x278>)
 8006f28:	429e      	cmp	r6, r3
 8006f2a:	d870      	bhi.n	800700e <__ieee754_rem_pio2+0x18e>
 8006f2c:	f000 f8ec 	bl	8007108 <fabs>
 8006f30:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 8006f34:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 80070d0 <__ieee754_rem_pio2+0x250>
 8006f38:	eea0 7b06 	vfma.f64	d7, d0, d6
 8006f3c:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8006f40:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8006f44:	ee17 0a90 	vmov	r0, s15
 8006f48:	eeb1 4b45 	vneg.f64	d4, d5
 8006f4c:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 80070b0 <__ieee754_rem_pio2+0x230>
 8006f50:	eea5 0b47 	vfms.f64	d0, d5, d7
 8006f54:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 80070b8 <__ieee754_rem_pio2+0x238>
 8006f58:	281f      	cmp	r0, #31
 8006f5a:	ee25 7b07 	vmul.f64	d7, d5, d7
 8006f5e:	ee30 6b47 	vsub.f64	d6, d0, d7
 8006f62:	dc05      	bgt.n	8006f70 <__ieee754_rem_pio2+0xf0>
 8006f64:	4b65      	ldr	r3, [pc, #404]	@ (80070fc <__ieee754_rem_pio2+0x27c>)
 8006f66:	1e42      	subs	r2, r0, #1
 8006f68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f6c:	42b3      	cmp	r3, r6
 8006f6e:	d109      	bne.n	8006f84 <__ieee754_rem_pio2+0x104>
 8006f70:	ee16 3a90 	vmov	r3, s13
 8006f74:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8006f78:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 8006f7c:	2b10      	cmp	r3, #16
 8006f7e:	ea4f 5226 	mov.w	r2, r6, asr #20
 8006f82:	dc02      	bgt.n	8006f8a <__ieee754_rem_pio2+0x10a>
 8006f84:	ed84 6b00 	vstr	d6, [r4]
 8006f88:	e01a      	b.n	8006fc0 <__ieee754_rem_pio2+0x140>
 8006f8a:	ed9f 3b4d 	vldr	d3, [pc, #308]	@ 80070c0 <__ieee754_rem_pio2+0x240>
 8006f8e:	eeb0 6b40 	vmov.f64	d6, d0
 8006f92:	eea4 6b03 	vfma.f64	d6, d4, d3
 8006f96:	ee30 7b46 	vsub.f64	d7, d0, d6
 8006f9a:	eea4 7b03 	vfma.f64	d7, d4, d3
 8006f9e:	ed9f 3b4a 	vldr	d3, [pc, #296]	@ 80070c8 <__ieee754_rem_pio2+0x248>
 8006fa2:	ee95 7b03 	vfnms.f64	d7, d5, d3
 8006fa6:	ee36 3b47 	vsub.f64	d3, d6, d7
 8006faa:	ee13 3a90 	vmov	r3, s7
 8006fae:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8006fb2:	1ad3      	subs	r3, r2, r3
 8006fb4:	2b31      	cmp	r3, #49	@ 0x31
 8006fb6:	dc17      	bgt.n	8006fe8 <__ieee754_rem_pio2+0x168>
 8006fb8:	eeb0 0b46 	vmov.f64	d0, d6
 8006fbc:	ed84 3b00 	vstr	d3, [r4]
 8006fc0:	ed94 6b00 	vldr	d6, [r4]
 8006fc4:	2d00      	cmp	r5, #0
 8006fc6:	ee30 0b46 	vsub.f64	d0, d0, d6
 8006fca:	ee30 0b47 	vsub.f64	d0, d0, d7
 8006fce:	ed84 0b02 	vstr	d0, [r4, #8]
 8006fd2:	da85      	bge.n	8006ee0 <__ieee754_rem_pio2+0x60>
 8006fd4:	eeb1 6b46 	vneg.f64	d6, d6
 8006fd8:	eeb1 0b40 	vneg.f64	d0, d0
 8006fdc:	ed84 6b00 	vstr	d6, [r4]
 8006fe0:	ed84 0b02 	vstr	d0, [r4, #8]
 8006fe4:	4240      	negs	r0, r0
 8006fe6:	e77b      	b.n	8006ee0 <__ieee754_rem_pio2+0x60>
 8006fe8:	ed9f 7b3b 	vldr	d7, [pc, #236]	@ 80070d8 <__ieee754_rem_pio2+0x258>
 8006fec:	eeb0 0b46 	vmov.f64	d0, d6
 8006ff0:	eea4 0b07 	vfma.f64	d0, d4, d7
 8006ff4:	ee36 6b40 	vsub.f64	d6, d6, d0
 8006ff8:	eea4 6b07 	vfma.f64	d6, d4, d7
 8006ffc:	ed9f 4b38 	vldr	d4, [pc, #224]	@ 80070e0 <__ieee754_rem_pio2+0x260>
 8007000:	eeb0 7b46 	vmov.f64	d7, d6
 8007004:	ee95 7b04 	vfnms.f64	d7, d5, d4
 8007008:	ee30 6b47 	vsub.f64	d6, d0, d7
 800700c:	e7ba      	b.n	8006f84 <__ieee754_rem_pio2+0x104>
 800700e:	4b3c      	ldr	r3, [pc, #240]	@ (8007100 <__ieee754_rem_pio2+0x280>)
 8007010:	429e      	cmp	r6, r3
 8007012:	d906      	bls.n	8007022 <__ieee754_rem_pio2+0x1a2>
 8007014:	ee30 7b40 	vsub.f64	d7, d0, d0
 8007018:	ed80 7b02 	vstr	d7, [r0, #8]
 800701c:	ed80 7b00 	vstr	d7, [r0]
 8007020:	e740      	b.n	8006ea4 <__ieee754_rem_pio2+0x24>
 8007022:	ee10 3a10 	vmov	r3, s0
 8007026:	1532      	asrs	r2, r6, #20
 8007028:	f2a2 4216 	subw	r2, r2, #1046	@ 0x416
 800702c:	4618      	mov	r0, r3
 800702e:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 8007032:	ec41 0b17 	vmov	d7, r0, r1
 8007036:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 800703a:	ed9f 5b2b 	vldr	d5, [pc, #172]	@ 80070e8 <__ieee754_rem_pio2+0x268>
 800703e:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8007042:	ee37 7b46 	vsub.f64	d7, d7, d6
 8007046:	ed8d 6b02 	vstr	d6, [sp, #8]
 800704a:	ee27 7b05 	vmul.f64	d7, d7, d5
 800704e:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8007052:	a808      	add	r0, sp, #32
 8007054:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8007058:	ee37 7b46 	vsub.f64	d7, d7, d6
 800705c:	ed8d 6b04 	vstr	d6, [sp, #16]
 8007060:	ee27 7b05 	vmul.f64	d7, d7, d5
 8007064:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007068:	2103      	movs	r1, #3
 800706a:	ed30 7b02 	vldmdb	r0!, {d7}
 800706e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007072:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007076:	460b      	mov	r3, r1
 8007078:	f101 31ff 	add.w	r1, r1, #4294967295
 800707c:	d0f5      	beq.n	800706a <__ieee754_rem_pio2+0x1ea>
 800707e:	4921      	ldr	r1, [pc, #132]	@ (8007104 <__ieee754_rem_pio2+0x284>)
 8007080:	9101      	str	r1, [sp, #4]
 8007082:	2102      	movs	r1, #2
 8007084:	9100      	str	r1, [sp, #0]
 8007086:	a802      	add	r0, sp, #8
 8007088:	4621      	mov	r1, r4
 800708a:	f000 f845 	bl	8007118 <__kernel_rem_pio2>
 800708e:	2d00      	cmp	r5, #0
 8007090:	f6bf af26 	bge.w	8006ee0 <__ieee754_rem_pio2+0x60>
 8007094:	ed94 7b00 	vldr	d7, [r4]
 8007098:	eeb1 7b47 	vneg.f64	d7, d7
 800709c:	ed84 7b00 	vstr	d7, [r4]
 80070a0:	ed94 7b02 	vldr	d7, [r4, #8]
 80070a4:	eeb1 7b47 	vneg.f64	d7, d7
 80070a8:	ed84 7b02 	vstr	d7, [r4, #8]
 80070ac:	e79a      	b.n	8006fe4 <__ieee754_rem_pio2+0x164>
 80070ae:	bf00      	nop
 80070b0:	54400000 	.word	0x54400000
 80070b4:	3ff921fb 	.word	0x3ff921fb
 80070b8:	1a626331 	.word	0x1a626331
 80070bc:	3dd0b461 	.word	0x3dd0b461
 80070c0:	1a600000 	.word	0x1a600000
 80070c4:	3dd0b461 	.word	0x3dd0b461
 80070c8:	2e037073 	.word	0x2e037073
 80070cc:	3ba3198a 	.word	0x3ba3198a
 80070d0:	6dc9c883 	.word	0x6dc9c883
 80070d4:	3fe45f30 	.word	0x3fe45f30
 80070d8:	2e000000 	.word	0x2e000000
 80070dc:	3ba3198a 	.word	0x3ba3198a
 80070e0:	252049c1 	.word	0x252049c1
 80070e4:	397b839a 	.word	0x397b839a
 80070e8:	00000000 	.word	0x00000000
 80070ec:	41700000 	.word	0x41700000
 80070f0:	3fe921fb 	.word	0x3fe921fb
 80070f4:	4002d97b 	.word	0x4002d97b
 80070f8:	413921fb 	.word	0x413921fb
 80070fc:	08008098 	.word	0x08008098
 8007100:	7fefffff 	.word	0x7fefffff
 8007104:	08008118 	.word	0x08008118

08007108 <fabs>:
 8007108:	ec51 0b10 	vmov	r0, r1, d0
 800710c:	4602      	mov	r2, r0
 800710e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8007112:	ec43 2b10 	vmov	d0, r2, r3
 8007116:	4770      	bx	lr

08007118 <__kernel_rem_pio2>:
 8007118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800711c:	ed2d 8b06 	vpush	{d8-d10}
 8007120:	f5ad 7d13 	sub.w	sp, sp, #588	@ 0x24c
 8007124:	469b      	mov	fp, r3
 8007126:	9001      	str	r0, [sp, #4]
 8007128:	4bbb      	ldr	r3, [pc, #748]	@ (8007418 <__kernel_rem_pio2+0x300>)
 800712a:	98a2      	ldr	r0, [sp, #648]	@ 0x288
 800712c:	f8dd 828c 	ldr.w	r8, [sp, #652]	@ 0x28c
 8007130:	f853 9020 	ldr.w	r9, [r3, r0, lsl #2]
 8007134:	f112 0f14 	cmn.w	r2, #20
 8007138:	bfa8      	it	ge
 800713a:	1ed3      	subge	r3, r2, #3
 800713c:	f10b 3aff 	add.w	sl, fp, #4294967295
 8007140:	bfb8      	it	lt
 8007142:	2300      	movlt	r3, #0
 8007144:	f06f 0517 	mvn.w	r5, #23
 8007148:	ed9f 6bad 	vldr	d6, [pc, #692]	@ 8007400 <__kernel_rem_pio2+0x2e8>
 800714c:	bfa4      	itt	ge
 800714e:	2018      	movge	r0, #24
 8007150:	fb93 f3f0 	sdivge	r3, r3, r0
 8007154:	fb03 5505 	mla	r5, r3, r5, r5
 8007158:	eba3 040a 	sub.w	r4, r3, sl
 800715c:	4415      	add	r5, r2
 800715e:	460f      	mov	r7, r1
 8007160:	eb09 060a 	add.w	r6, r9, sl
 8007164:	a81a      	add	r0, sp, #104	@ 0x68
 8007166:	eb08 0c84 	add.w	ip, r8, r4, lsl #2
 800716a:	2200      	movs	r2, #0
 800716c:	42b2      	cmp	r2, r6
 800716e:	dd0e      	ble.n	800718e <__kernel_rem_pio2+0x76>
 8007170:	aa1a      	add	r2, sp, #104	@ 0x68
 8007172:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 8007176:	f50d 7ed4 	add.w	lr, sp, #424	@ 0x1a8
 800717a:	2600      	movs	r6, #0
 800717c:	454e      	cmp	r6, r9
 800717e:	dc25      	bgt.n	80071cc <__kernel_rem_pio2+0xb4>
 8007180:	ed9f 7b9f 	vldr	d7, [pc, #636]	@ 8007400 <__kernel_rem_pio2+0x2e8>
 8007184:	f8dd c004 	ldr.w	ip, [sp, #4]
 8007188:	4614      	mov	r4, r2
 800718a:	2000      	movs	r0, #0
 800718c:	e015      	b.n	80071ba <__kernel_rem_pio2+0xa2>
 800718e:	42d4      	cmn	r4, r2
 8007190:	d409      	bmi.n	80071a6 <__kernel_rem_pio2+0x8e>
 8007192:	f85c 1022 	ldr.w	r1, [ip, r2, lsl #2]
 8007196:	ee07 1a90 	vmov	s15, r1
 800719a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800719e:	eca0 7b02 	vstmia	r0!, {d7}
 80071a2:	3201      	adds	r2, #1
 80071a4:	e7e2      	b.n	800716c <__kernel_rem_pio2+0x54>
 80071a6:	eeb0 7b46 	vmov.f64	d7, d6
 80071aa:	e7f8      	b.n	800719e <__kernel_rem_pio2+0x86>
 80071ac:	ecbc 5b02 	vldmia	ip!, {d5}
 80071b0:	ed94 6b00 	vldr	d6, [r4]
 80071b4:	3001      	adds	r0, #1
 80071b6:	eea5 7b06 	vfma.f64	d7, d5, d6
 80071ba:	4550      	cmp	r0, sl
 80071bc:	f1a4 0408 	sub.w	r4, r4, #8
 80071c0:	ddf4      	ble.n	80071ac <__kernel_rem_pio2+0x94>
 80071c2:	ecae 7b02 	vstmia	lr!, {d7}
 80071c6:	3601      	adds	r6, #1
 80071c8:	3208      	adds	r2, #8
 80071ca:	e7d7      	b.n	800717c <__kernel_rem_pio2+0x64>
 80071cc:	aa06      	add	r2, sp, #24
 80071ce:	ed9f 9b8e 	vldr	d9, [pc, #568]	@ 8007408 <__kernel_rem_pio2+0x2f0>
 80071d2:	ed9f ab8f 	vldr	d10, [pc, #572]	@ 8007410 <__kernel_rem_pio2+0x2f8>
 80071d6:	eb02 0289 	add.w	r2, r2, r9, lsl #2
 80071da:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 80071de:	9203      	str	r2, [sp, #12]
 80071e0:	9302      	str	r3, [sp, #8]
 80071e2:	464c      	mov	r4, r9
 80071e4:	00e3      	lsls	r3, r4, #3
 80071e6:	9304      	str	r3, [sp, #16]
 80071e8:	ab92      	add	r3, sp, #584	@ 0x248
 80071ea:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80071ee:	ed13 0b28 	vldr	d0, [r3, #-160]	@ 0xffffff60
 80071f2:	aa6a      	add	r2, sp, #424	@ 0x1a8
 80071f4:	ab06      	add	r3, sp, #24
 80071f6:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80071fa:	461e      	mov	r6, r3
 80071fc:	4620      	mov	r0, r4
 80071fe:	2800      	cmp	r0, #0
 8007200:	f1a2 0208 	sub.w	r2, r2, #8
 8007204:	dc4a      	bgt.n	800729c <__kernel_rem_pio2+0x184>
 8007206:	4628      	mov	r0, r5
 8007208:	9305      	str	r3, [sp, #20]
 800720a:	f000 fa01 	bl	8007610 <scalbn>
 800720e:	eeb0 8b40 	vmov.f64	d8, d0
 8007212:	eeb4 0b00 	vmov.f64	d0, #64	@ 0x3e000000  0.125
 8007216:	ee28 0b00 	vmul.f64	d0, d8, d0
 800721a:	f000 fa79 	bl	8007710 <floor>
 800721e:	eeb2 7b00 	vmov.f64	d7, #32	@ 0x41000000  8.0
 8007222:	eea0 8b47 	vfms.f64	d8, d0, d7
 8007226:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 800722a:	2d00      	cmp	r5, #0
 800722c:	ee17 8a90 	vmov	r8, s15
 8007230:	9b05      	ldr	r3, [sp, #20]
 8007232:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8007236:	ee38 8b47 	vsub.f64	d8, d8, d7
 800723a:	dd41      	ble.n	80072c0 <__kernel_rem_pio2+0x1a8>
 800723c:	1e60      	subs	r0, r4, #1
 800723e:	aa06      	add	r2, sp, #24
 8007240:	f1c5 0c18 	rsb	ip, r5, #24
 8007244:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 8007248:	fa46 f20c 	asr.w	r2, r6, ip
 800724c:	4490      	add	r8, r2
 800724e:	fa02 f20c 	lsl.w	r2, r2, ip
 8007252:	1ab6      	subs	r6, r6, r2
 8007254:	aa06      	add	r2, sp, #24
 8007256:	f842 6020 	str.w	r6, [r2, r0, lsl #2]
 800725a:	f1c5 0217 	rsb	r2, r5, #23
 800725e:	4116      	asrs	r6, r2
 8007260:	2e00      	cmp	r6, #0
 8007262:	dd3c      	ble.n	80072de <__kernel_rem_pio2+0x1c6>
 8007264:	f04f 0c00 	mov.w	ip, #0
 8007268:	f108 0801 	add.w	r8, r8, #1
 800726c:	4660      	mov	r0, ip
 800726e:	f06f 4e7f 	mvn.w	lr, #4278190080	@ 0xff000000
 8007272:	4564      	cmp	r4, ip
 8007274:	dc66      	bgt.n	8007344 <__kernel_rem_pio2+0x22c>
 8007276:	2d00      	cmp	r5, #0
 8007278:	dd03      	ble.n	8007282 <__kernel_rem_pio2+0x16a>
 800727a:	2d01      	cmp	r5, #1
 800727c:	d072      	beq.n	8007364 <__kernel_rem_pio2+0x24c>
 800727e:	2d02      	cmp	r5, #2
 8007280:	d07a      	beq.n	8007378 <__kernel_rem_pio2+0x260>
 8007282:	2e02      	cmp	r6, #2
 8007284:	d12b      	bne.n	80072de <__kernel_rem_pio2+0x1c6>
 8007286:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 800728a:	ee30 8b48 	vsub.f64	d8, d0, d8
 800728e:	b330      	cbz	r0, 80072de <__kernel_rem_pio2+0x1c6>
 8007290:	4628      	mov	r0, r5
 8007292:	f000 f9bd 	bl	8007610 <scalbn>
 8007296:	ee38 8b40 	vsub.f64	d8, d8, d0
 800729a:	e020      	b.n	80072de <__kernel_rem_pio2+0x1c6>
 800729c:	ee20 7b09 	vmul.f64	d7, d0, d9
 80072a0:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 80072a4:	3801      	subs	r0, #1
 80072a6:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 80072aa:	eea7 0b4a 	vfms.f64	d0, d7, d10
 80072ae:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 80072b2:	eca6 0a01 	vstmia	r6!, {s0}
 80072b6:	ed92 0b00 	vldr	d0, [r2]
 80072ba:	ee37 0b00 	vadd.f64	d0, d7, d0
 80072be:	e79e      	b.n	80071fe <__kernel_rem_pio2+0xe6>
 80072c0:	d105      	bne.n	80072ce <__kernel_rem_pio2+0x1b6>
 80072c2:	1e62      	subs	r2, r4, #1
 80072c4:	a906      	add	r1, sp, #24
 80072c6:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 80072ca:	15f6      	asrs	r6, r6, #23
 80072cc:	e7c8      	b.n	8007260 <__kernel_rem_pio2+0x148>
 80072ce:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 80072d2:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80072d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072da:	da31      	bge.n	8007340 <__kernel_rem_pio2+0x228>
 80072dc:	2600      	movs	r6, #0
 80072de:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80072e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072e6:	f040 809b 	bne.w	8007420 <__kernel_rem_pio2+0x308>
 80072ea:	1e62      	subs	r2, r4, #1
 80072ec:	2000      	movs	r0, #0
 80072ee:	454a      	cmp	r2, r9
 80072f0:	da49      	bge.n	8007386 <__kernel_rem_pio2+0x26e>
 80072f2:	2800      	cmp	r0, #0
 80072f4:	d062      	beq.n	80073bc <__kernel_rem_pio2+0x2a4>
 80072f6:	3c01      	subs	r4, #1
 80072f8:	ab06      	add	r3, sp, #24
 80072fa:	3d18      	subs	r5, #24
 80072fc:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8007300:	2b00      	cmp	r3, #0
 8007302:	d0f8      	beq.n	80072f6 <__kernel_rem_pio2+0x1de>
 8007304:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8007308:	4628      	mov	r0, r5
 800730a:	f000 f981 	bl	8007610 <scalbn>
 800730e:	ed9f 6b3e 	vldr	d6, [pc, #248]	@ 8007408 <__kernel_rem_pio2+0x2f0>
 8007312:	1c62      	adds	r2, r4, #1
 8007314:	a96a      	add	r1, sp, #424	@ 0x1a8
 8007316:	00d3      	lsls	r3, r2, #3
 8007318:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800731c:	4622      	mov	r2, r4
 800731e:	2a00      	cmp	r2, #0
 8007320:	f280 80a8 	bge.w	8007474 <__kernel_rem_pio2+0x35c>
 8007324:	4622      	mov	r2, r4
 8007326:	2a00      	cmp	r2, #0
 8007328:	f2c0 80c6 	blt.w	80074b8 <__kernel_rem_pio2+0x3a0>
 800732c:	a96a      	add	r1, sp, #424	@ 0x1a8
 800732e:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 8007332:	ed9f 7b33 	vldr	d7, [pc, #204]	@ 8007400 <__kernel_rem_pio2+0x2e8>
 8007336:	f8df c0e4 	ldr.w	ip, [pc, #228]	@ 800741c <__kernel_rem_pio2+0x304>
 800733a:	2000      	movs	r0, #0
 800733c:	1aa1      	subs	r1, r4, r2
 800733e:	e0b0      	b.n	80074a2 <__kernel_rem_pio2+0x38a>
 8007340:	2602      	movs	r6, #2
 8007342:	e78f      	b.n	8007264 <__kernel_rem_pio2+0x14c>
 8007344:	f853 2b04 	ldr.w	r2, [r3], #4
 8007348:	b948      	cbnz	r0, 800735e <__kernel_rem_pio2+0x246>
 800734a:	b122      	cbz	r2, 8007356 <__kernel_rem_pio2+0x23e>
 800734c:	f1c2 7280 	rsb	r2, r2, #16777216	@ 0x1000000
 8007350:	f843 2c04 	str.w	r2, [r3, #-4]
 8007354:	2201      	movs	r2, #1
 8007356:	f10c 0c01 	add.w	ip, ip, #1
 800735a:	4610      	mov	r0, r2
 800735c:	e789      	b.n	8007272 <__kernel_rem_pio2+0x15a>
 800735e:	ebae 0202 	sub.w	r2, lr, r2
 8007362:	e7f5      	b.n	8007350 <__kernel_rem_pio2+0x238>
 8007364:	1e62      	subs	r2, r4, #1
 8007366:	ab06      	add	r3, sp, #24
 8007368:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800736c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8007370:	a906      	add	r1, sp, #24
 8007372:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8007376:	e784      	b.n	8007282 <__kernel_rem_pio2+0x16a>
 8007378:	1e62      	subs	r2, r4, #1
 800737a:	ab06      	add	r3, sp, #24
 800737c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007380:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8007384:	e7f4      	b.n	8007370 <__kernel_rem_pio2+0x258>
 8007386:	ab06      	add	r3, sp, #24
 8007388:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800738c:	3a01      	subs	r2, #1
 800738e:	4318      	orrs	r0, r3
 8007390:	e7ad      	b.n	80072ee <__kernel_rem_pio2+0x1d6>
 8007392:	3301      	adds	r3, #1
 8007394:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 8007398:	2800      	cmp	r0, #0
 800739a:	d0fa      	beq.n	8007392 <__kernel_rem_pio2+0x27a>
 800739c:	9a04      	ldr	r2, [sp, #16]
 800739e:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 80073a2:	446a      	add	r2, sp
 80073a4:	eb04 000b 	add.w	r0, r4, fp
 80073a8:	a91a      	add	r1, sp, #104	@ 0x68
 80073aa:	1c66      	adds	r6, r4, #1
 80073ac:	3a98      	subs	r2, #152	@ 0x98
 80073ae:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 80073b2:	4423      	add	r3, r4
 80073b4:	42b3      	cmp	r3, r6
 80073b6:	da04      	bge.n	80073c2 <__kernel_rem_pio2+0x2aa>
 80073b8:	461c      	mov	r4, r3
 80073ba:	e713      	b.n	80071e4 <__kernel_rem_pio2+0xcc>
 80073bc:	9a03      	ldr	r2, [sp, #12]
 80073be:	2301      	movs	r3, #1
 80073c0:	e7e8      	b.n	8007394 <__kernel_rem_pio2+0x27c>
 80073c2:	9902      	ldr	r1, [sp, #8]
 80073c4:	f8dd c004 	ldr.w	ip, [sp, #4]
 80073c8:	f851 1026 	ldr.w	r1, [r1, r6, lsl #2]
 80073cc:	9104      	str	r1, [sp, #16]
 80073ce:	ee07 1a90 	vmov	s15, r1
 80073d2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80073d6:	2400      	movs	r4, #0
 80073d8:	eca0 7b02 	vstmia	r0!, {d7}
 80073dc:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 8007400 <__kernel_rem_pio2+0x2e8>
 80073e0:	4686      	mov	lr, r0
 80073e2:	4554      	cmp	r4, sl
 80073e4:	dd03      	ble.n	80073ee <__kernel_rem_pio2+0x2d6>
 80073e6:	eca2 7b02 	vstmia	r2!, {d7}
 80073ea:	3601      	adds	r6, #1
 80073ec:	e7e2      	b.n	80073b4 <__kernel_rem_pio2+0x29c>
 80073ee:	ecbc 5b02 	vldmia	ip!, {d5}
 80073f2:	ed3e 6b02 	vldmdb	lr!, {d6}
 80073f6:	3401      	adds	r4, #1
 80073f8:	eea5 7b06 	vfma.f64	d7, d5, d6
 80073fc:	e7f1      	b.n	80073e2 <__kernel_rem_pio2+0x2ca>
 80073fe:	bf00      	nop
	...
 800740c:	3e700000 	.word	0x3e700000
 8007410:	00000000 	.word	0x00000000
 8007414:	41700000 	.word	0x41700000
 8007418:	08008260 	.word	0x08008260
 800741c:	08008220 	.word	0x08008220
 8007420:	4268      	negs	r0, r5
 8007422:	eeb0 0b48 	vmov.f64	d0, d8
 8007426:	f000 f8f3 	bl	8007610 <scalbn>
 800742a:	ed9f 6b73 	vldr	d6, [pc, #460]	@ 80075f8 <__kernel_rem_pio2+0x4e0>
 800742e:	eeb4 0bc6 	vcmpe.f64	d0, d6
 8007432:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007436:	db17      	blt.n	8007468 <__kernel_rem_pio2+0x350>
 8007438:	ed9f 7b71 	vldr	d7, [pc, #452]	@ 8007600 <__kernel_rem_pio2+0x4e8>
 800743c:	ee20 7b07 	vmul.f64	d7, d0, d7
 8007440:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8007444:	aa06      	add	r2, sp, #24
 8007446:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 800744a:	eea5 0b46 	vfms.f64	d0, d5, d6
 800744e:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8007452:	3518      	adds	r5, #24
 8007454:	ee10 3a10 	vmov	r3, s0
 8007458:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800745c:	ee17 3a10 	vmov	r3, s14
 8007460:	3401      	adds	r4, #1
 8007462:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8007466:	e74d      	b.n	8007304 <__kernel_rem_pio2+0x1ec>
 8007468:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800746c:	aa06      	add	r2, sp, #24
 800746e:	ee10 3a10 	vmov	r3, s0
 8007472:	e7f6      	b.n	8007462 <__kernel_rem_pio2+0x34a>
 8007474:	a806      	add	r0, sp, #24
 8007476:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 800747a:	9001      	str	r0, [sp, #4]
 800747c:	ee07 0a90 	vmov	s15, r0
 8007480:	3a01      	subs	r2, #1
 8007482:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8007486:	ee27 7b00 	vmul.f64	d7, d7, d0
 800748a:	ee20 0b06 	vmul.f64	d0, d0, d6
 800748e:	ed21 7b02 	vstmdb	r1!, {d7}
 8007492:	e744      	b.n	800731e <__kernel_rem_pio2+0x206>
 8007494:	ecbc 5b02 	vldmia	ip!, {d5}
 8007498:	ecb5 6b02 	vldmia	r5!, {d6}
 800749c:	3001      	adds	r0, #1
 800749e:	eea5 7b06 	vfma.f64	d7, d5, d6
 80074a2:	4548      	cmp	r0, r9
 80074a4:	dc01      	bgt.n	80074aa <__kernel_rem_pio2+0x392>
 80074a6:	4281      	cmp	r1, r0
 80074a8:	daf4      	bge.n	8007494 <__kernel_rem_pio2+0x37c>
 80074aa:	a842      	add	r0, sp, #264	@ 0x108
 80074ac:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 80074b0:	ed81 7b00 	vstr	d7, [r1]
 80074b4:	3a01      	subs	r2, #1
 80074b6:	e736      	b.n	8007326 <__kernel_rem_pio2+0x20e>
 80074b8:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 80074ba:	2a02      	cmp	r2, #2
 80074bc:	dc0a      	bgt.n	80074d4 <__kernel_rem_pio2+0x3bc>
 80074be:	2a00      	cmp	r2, #0
 80074c0:	dc2d      	bgt.n	800751e <__kernel_rem_pio2+0x406>
 80074c2:	d046      	beq.n	8007552 <__kernel_rem_pio2+0x43a>
 80074c4:	f008 0007 	and.w	r0, r8, #7
 80074c8:	f50d 7d13 	add.w	sp, sp, #588	@ 0x24c
 80074cc:	ecbd 8b06 	vpop	{d8-d10}
 80074d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074d4:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 80074d6:	2a03      	cmp	r2, #3
 80074d8:	d1f4      	bne.n	80074c4 <__kernel_rem_pio2+0x3ac>
 80074da:	a942      	add	r1, sp, #264	@ 0x108
 80074dc:	f1a3 0208 	sub.w	r2, r3, #8
 80074e0:	440a      	add	r2, r1
 80074e2:	4611      	mov	r1, r2
 80074e4:	4620      	mov	r0, r4
 80074e6:	2800      	cmp	r0, #0
 80074e8:	f1a1 0108 	sub.w	r1, r1, #8
 80074ec:	dc52      	bgt.n	8007594 <__kernel_rem_pio2+0x47c>
 80074ee:	4621      	mov	r1, r4
 80074f0:	2901      	cmp	r1, #1
 80074f2:	f1a2 0208 	sub.w	r2, r2, #8
 80074f6:	dc5d      	bgt.n	80075b4 <__kernel_rem_pio2+0x49c>
 80074f8:	ed9f 7b43 	vldr	d7, [pc, #268]	@ 8007608 <__kernel_rem_pio2+0x4f0>
 80074fc:	aa42      	add	r2, sp, #264	@ 0x108
 80074fe:	4413      	add	r3, r2
 8007500:	2c01      	cmp	r4, #1
 8007502:	dc67      	bgt.n	80075d4 <__kernel_rem_pio2+0x4bc>
 8007504:	ed9d 5b42 	vldr	d5, [sp, #264]	@ 0x108
 8007508:	ed9d 6b44 	vldr	d6, [sp, #272]	@ 0x110
 800750c:	2e00      	cmp	r6, #0
 800750e:	d167      	bne.n	80075e0 <__kernel_rem_pio2+0x4c8>
 8007510:	ed87 5b00 	vstr	d5, [r7]
 8007514:	ed87 6b02 	vstr	d6, [r7, #8]
 8007518:	ed87 7b04 	vstr	d7, [r7, #16]
 800751c:	e7d2      	b.n	80074c4 <__kernel_rem_pio2+0x3ac>
 800751e:	ed9f 6b3a 	vldr	d6, [pc, #232]	@ 8007608 <__kernel_rem_pio2+0x4f0>
 8007522:	aa42      	add	r2, sp, #264	@ 0x108
 8007524:	4413      	add	r3, r2
 8007526:	4622      	mov	r2, r4
 8007528:	2a00      	cmp	r2, #0
 800752a:	da24      	bge.n	8007576 <__kernel_rem_pio2+0x45e>
 800752c:	b34e      	cbz	r6, 8007582 <__kernel_rem_pio2+0x46a>
 800752e:	eeb1 7b46 	vneg.f64	d7, d6
 8007532:	ed87 7b00 	vstr	d7, [r7]
 8007536:	ed9d 7b42 	vldr	d7, [sp, #264]	@ 0x108
 800753a:	aa44      	add	r2, sp, #272	@ 0x110
 800753c:	2301      	movs	r3, #1
 800753e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8007542:	429c      	cmp	r4, r3
 8007544:	da20      	bge.n	8007588 <__kernel_rem_pio2+0x470>
 8007546:	b10e      	cbz	r6, 800754c <__kernel_rem_pio2+0x434>
 8007548:	eeb1 7b47 	vneg.f64	d7, d7
 800754c:	ed87 7b02 	vstr	d7, [r7, #8]
 8007550:	e7b8      	b.n	80074c4 <__kernel_rem_pio2+0x3ac>
 8007552:	ed9f 7b2d 	vldr	d7, [pc, #180]	@ 8007608 <__kernel_rem_pio2+0x4f0>
 8007556:	aa42      	add	r2, sp, #264	@ 0x108
 8007558:	4413      	add	r3, r2
 800755a:	2c00      	cmp	r4, #0
 800755c:	da05      	bge.n	800756a <__kernel_rem_pio2+0x452>
 800755e:	b10e      	cbz	r6, 8007564 <__kernel_rem_pio2+0x44c>
 8007560:	eeb1 7b47 	vneg.f64	d7, d7
 8007564:	ed87 7b00 	vstr	d7, [r7]
 8007568:	e7ac      	b.n	80074c4 <__kernel_rem_pio2+0x3ac>
 800756a:	ed33 6b02 	vldmdb	r3!, {d6}
 800756e:	3c01      	subs	r4, #1
 8007570:	ee37 7b06 	vadd.f64	d7, d7, d6
 8007574:	e7f1      	b.n	800755a <__kernel_rem_pio2+0x442>
 8007576:	ed33 7b02 	vldmdb	r3!, {d7}
 800757a:	3a01      	subs	r2, #1
 800757c:	ee36 6b07 	vadd.f64	d6, d6, d7
 8007580:	e7d2      	b.n	8007528 <__kernel_rem_pio2+0x410>
 8007582:	eeb0 7b46 	vmov.f64	d7, d6
 8007586:	e7d4      	b.n	8007532 <__kernel_rem_pio2+0x41a>
 8007588:	ecb2 6b02 	vldmia	r2!, {d6}
 800758c:	3301      	adds	r3, #1
 800758e:	ee37 7b06 	vadd.f64	d7, d7, d6
 8007592:	e7d6      	b.n	8007542 <__kernel_rem_pio2+0x42a>
 8007594:	ed91 7b00 	vldr	d7, [r1]
 8007598:	ed91 5b02 	vldr	d5, [r1, #8]
 800759c:	3801      	subs	r0, #1
 800759e:	ee37 6b05 	vadd.f64	d6, d7, d5
 80075a2:	ee37 7b46 	vsub.f64	d7, d7, d6
 80075a6:	ed81 6b00 	vstr	d6, [r1]
 80075aa:	ee37 7b05 	vadd.f64	d7, d7, d5
 80075ae:	ed81 7b02 	vstr	d7, [r1, #8]
 80075b2:	e798      	b.n	80074e6 <__kernel_rem_pio2+0x3ce>
 80075b4:	ed92 7b00 	vldr	d7, [r2]
 80075b8:	ed92 5b02 	vldr	d5, [r2, #8]
 80075bc:	3901      	subs	r1, #1
 80075be:	ee37 6b05 	vadd.f64	d6, d7, d5
 80075c2:	ee37 7b46 	vsub.f64	d7, d7, d6
 80075c6:	ed82 6b00 	vstr	d6, [r2]
 80075ca:	ee37 7b05 	vadd.f64	d7, d7, d5
 80075ce:	ed82 7b02 	vstr	d7, [r2, #8]
 80075d2:	e78d      	b.n	80074f0 <__kernel_rem_pio2+0x3d8>
 80075d4:	ed33 6b02 	vldmdb	r3!, {d6}
 80075d8:	3c01      	subs	r4, #1
 80075da:	ee37 7b06 	vadd.f64	d7, d7, d6
 80075de:	e78f      	b.n	8007500 <__kernel_rem_pio2+0x3e8>
 80075e0:	eeb1 5b45 	vneg.f64	d5, d5
 80075e4:	eeb1 6b46 	vneg.f64	d6, d6
 80075e8:	ed87 5b00 	vstr	d5, [r7]
 80075ec:	eeb1 7b47 	vneg.f64	d7, d7
 80075f0:	ed87 6b02 	vstr	d6, [r7, #8]
 80075f4:	e790      	b.n	8007518 <__kernel_rem_pio2+0x400>
 80075f6:	bf00      	nop
 80075f8:	00000000 	.word	0x00000000
 80075fc:	41700000 	.word	0x41700000
 8007600:	00000000 	.word	0x00000000
 8007604:	3e700000 	.word	0x3e700000
	...

08007610 <scalbn>:
 8007610:	ee10 1a90 	vmov	r1, s1
 8007614:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8007618:	b98b      	cbnz	r3, 800763e <scalbn+0x2e>
 800761a:	ee10 3a10 	vmov	r3, s0
 800761e:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8007622:	4319      	orrs	r1, r3
 8007624:	d00a      	beq.n	800763c <scalbn+0x2c>
 8007626:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 80076d8 <scalbn+0xc8>
 800762a:	4b37      	ldr	r3, [pc, #220]	@ (8007708 <scalbn+0xf8>)
 800762c:	ee20 0b07 	vmul.f64	d0, d0, d7
 8007630:	4298      	cmp	r0, r3
 8007632:	da0b      	bge.n	800764c <scalbn+0x3c>
 8007634:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 80076e0 <scalbn+0xd0>
 8007638:	ee20 0b07 	vmul.f64	d0, d0, d7
 800763c:	4770      	bx	lr
 800763e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8007642:	4293      	cmp	r3, r2
 8007644:	d107      	bne.n	8007656 <scalbn+0x46>
 8007646:	ee30 0b00 	vadd.f64	d0, d0, d0
 800764a:	4770      	bx	lr
 800764c:	ee10 1a90 	vmov	r1, s1
 8007650:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8007654:	3b36      	subs	r3, #54	@ 0x36
 8007656:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800765a:	4290      	cmp	r0, r2
 800765c:	dd0d      	ble.n	800767a <scalbn+0x6a>
 800765e:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 80076e8 <scalbn+0xd8>
 8007662:	ee10 3a90 	vmov	r3, s1
 8007666:	eeb0 6b47 	vmov.f64	d6, d7
 800766a:	ed9f 5b21 	vldr	d5, [pc, #132]	@ 80076f0 <scalbn+0xe0>
 800766e:	2b00      	cmp	r3, #0
 8007670:	fe27 7b05 	vselge.f64	d7, d7, d5
 8007674:	ee27 0b06 	vmul.f64	d0, d7, d6
 8007678:	4770      	bx	lr
 800767a:	4418      	add	r0, r3
 800767c:	f240 73fe 	movw	r3, #2046	@ 0x7fe
 8007680:	4298      	cmp	r0, r3
 8007682:	dcec      	bgt.n	800765e <scalbn+0x4e>
 8007684:	2800      	cmp	r0, #0
 8007686:	dd0a      	ble.n	800769e <scalbn+0x8e>
 8007688:	f021 41ff 	bic.w	r1, r1, #2139095040	@ 0x7f800000
 800768c:	ec53 2b10 	vmov	r2, r3, d0
 8007690:	f421 01e0 	bic.w	r1, r1, #7340032	@ 0x700000
 8007694:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 8007698:	ec43 2b10 	vmov	d0, r2, r3
 800769c:	4770      	bx	lr
 800769e:	f110 0f35 	cmn.w	r0, #53	@ 0x35
 80076a2:	da09      	bge.n	80076b8 <scalbn+0xa8>
 80076a4:	ed9f 7b0e 	vldr	d7, [pc, #56]	@ 80076e0 <scalbn+0xd0>
 80076a8:	ee10 3a90 	vmov	r3, s1
 80076ac:	eeb0 6b47 	vmov.f64	d6, d7
 80076b0:	ed9f 5b11 	vldr	d5, [pc, #68]	@ 80076f8 <scalbn+0xe8>
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	e7db      	b.n	8007670 <scalbn+0x60>
 80076b8:	f021 41ff 	bic.w	r1, r1, #2139095040	@ 0x7f800000
 80076bc:	ec53 2b10 	vmov	r2, r3, d0
 80076c0:	3036      	adds	r0, #54	@ 0x36
 80076c2:	f421 01e0 	bic.w	r1, r1, #7340032	@ 0x700000
 80076c6:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 80076ca:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 8007700 <scalbn+0xf0>
 80076ce:	ec43 2b10 	vmov	d0, r2, r3
 80076d2:	e7b1      	b.n	8007638 <scalbn+0x28>
 80076d4:	f3af 8000 	nop.w
 80076d8:	00000000 	.word	0x00000000
 80076dc:	43500000 	.word	0x43500000
 80076e0:	c2f8f359 	.word	0xc2f8f359
 80076e4:	01a56e1f 	.word	0x01a56e1f
 80076e8:	8800759c 	.word	0x8800759c
 80076ec:	7e37e43c 	.word	0x7e37e43c
 80076f0:	8800759c 	.word	0x8800759c
 80076f4:	fe37e43c 	.word	0xfe37e43c
 80076f8:	c2f8f359 	.word	0xc2f8f359
 80076fc:	81a56e1f 	.word	0x81a56e1f
 8007700:	00000000 	.word	0x00000000
 8007704:	3c900000 	.word	0x3c900000
 8007708:	ffff3cb0 	.word	0xffff3cb0
 800770c:	00000000 	.word	0x00000000

08007710 <floor>:
 8007710:	ee10 3a90 	vmov	r3, s1
 8007714:	f3c3 500a 	ubfx	r0, r3, #20, #11
 8007718:	ee10 2a10 	vmov	r2, s0
 800771c:	f2a0 31ff 	subw	r1, r0, #1023	@ 0x3ff
 8007720:	2913      	cmp	r1, #19
 8007722:	b530      	push	{r4, r5, lr}
 8007724:	4615      	mov	r5, r2
 8007726:	dc33      	bgt.n	8007790 <floor+0x80>
 8007728:	2900      	cmp	r1, #0
 800772a:	da18      	bge.n	800775e <floor+0x4e>
 800772c:	ed9f 7b30 	vldr	d7, [pc, #192]	@ 80077f0 <floor+0xe0>
 8007730:	ee30 0b07 	vadd.f64	d0, d0, d7
 8007734:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8007738:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800773c:	dd0a      	ble.n	8007754 <floor+0x44>
 800773e:	2b00      	cmp	r3, #0
 8007740:	da50      	bge.n	80077e4 <floor+0xd4>
 8007742:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007746:	4313      	orrs	r3, r2
 8007748:	2200      	movs	r2, #0
 800774a:	4293      	cmp	r3, r2
 800774c:	4b2a      	ldr	r3, [pc, #168]	@ (80077f8 <floor+0xe8>)
 800774e:	bf08      	it	eq
 8007750:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8007754:	4619      	mov	r1, r3
 8007756:	4610      	mov	r0, r2
 8007758:	ec41 0b10 	vmov	d0, r0, r1
 800775c:	e01f      	b.n	800779e <floor+0x8e>
 800775e:	4827      	ldr	r0, [pc, #156]	@ (80077fc <floor+0xec>)
 8007760:	4108      	asrs	r0, r1
 8007762:	ea03 0400 	and.w	r4, r3, r0
 8007766:	4314      	orrs	r4, r2
 8007768:	d019      	beq.n	800779e <floor+0x8e>
 800776a:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80077f0 <floor+0xe0>
 800776e:	ee30 0b07 	vadd.f64	d0, d0, d7
 8007772:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8007776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800777a:	ddeb      	ble.n	8007754 <floor+0x44>
 800777c:	2b00      	cmp	r3, #0
 800777e:	bfbe      	ittt	lt
 8007780:	f44f 1280 	movlt.w	r2, #1048576	@ 0x100000
 8007784:	410a      	asrlt	r2, r1
 8007786:	189b      	addlt	r3, r3, r2
 8007788:	ea23 0300 	bic.w	r3, r3, r0
 800778c:	2200      	movs	r2, #0
 800778e:	e7e1      	b.n	8007754 <floor+0x44>
 8007790:	2933      	cmp	r1, #51	@ 0x33
 8007792:	dd05      	ble.n	80077a0 <floor+0x90>
 8007794:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007798:	d101      	bne.n	800779e <floor+0x8e>
 800779a:	ee30 0b00 	vadd.f64	d0, d0, d0
 800779e:	bd30      	pop	{r4, r5, pc}
 80077a0:	f2a0 4413 	subw	r4, r0, #1043	@ 0x413
 80077a4:	f04f 30ff 	mov.w	r0, #4294967295
 80077a8:	40e0      	lsrs	r0, r4
 80077aa:	4210      	tst	r0, r2
 80077ac:	d0f7      	beq.n	800779e <floor+0x8e>
 80077ae:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 80077f0 <floor+0xe0>
 80077b2:	ee30 0b07 	vadd.f64	d0, d0, d7
 80077b6:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80077ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80077be:	ddc9      	ble.n	8007754 <floor+0x44>
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	da02      	bge.n	80077ca <floor+0xba>
 80077c4:	2914      	cmp	r1, #20
 80077c6:	d103      	bne.n	80077d0 <floor+0xc0>
 80077c8:	3301      	adds	r3, #1
 80077ca:	ea22 0200 	bic.w	r2, r2, r0
 80077ce:	e7c1      	b.n	8007754 <floor+0x44>
 80077d0:	2401      	movs	r4, #1
 80077d2:	f1c1 0134 	rsb	r1, r1, #52	@ 0x34
 80077d6:	fa04 f101 	lsl.w	r1, r4, r1
 80077da:	440a      	add	r2, r1
 80077dc:	42aa      	cmp	r2, r5
 80077de:	bf38      	it	cc
 80077e0:	191b      	addcc	r3, r3, r4
 80077e2:	e7f2      	b.n	80077ca <floor+0xba>
 80077e4:	2200      	movs	r2, #0
 80077e6:	4613      	mov	r3, r2
 80077e8:	e7b4      	b.n	8007754 <floor+0x44>
 80077ea:	bf00      	nop
 80077ec:	f3af 8000 	nop.w
 80077f0:	8800759c 	.word	0x8800759c
 80077f4:	7e37e43c 	.word	0x7e37e43c
 80077f8:	bff00000 	.word	0xbff00000
 80077fc:	000fffff 	.word	0x000fffff

08007800 <_init>:
 8007800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007802:	bf00      	nop
 8007804:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007806:	bc08      	pop	{r3}
 8007808:	469e      	mov	lr, r3
 800780a:	4770      	bx	lr

0800780c <_fini>:
 800780c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800780e:	bf00      	nop
 8007810:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007812:	bc08      	pop	{r3}
 8007814:	469e      	mov	lr, r3
 8007816:	4770      	bx	lr

Disassembly of section .ccmram:

08007818 <pi_aw_calc>:
 * @param v Pointer to the PI control structure.
 *
 * @note This function computes the PI control action with anti-windup.
 */
void pi_aw_calc(volatile pi_aw_struct *v)
{
 8007818:	b480      	push	{r7}
 800781a:	b083      	sub	sp, #12
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
    if(v->enable)
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	881b      	ldrh	r3, [r3, #0]
 8007824:	b29b      	uxth	r3, r3
 8007826:	2b00      	cmp	r3, #0
 8007828:	d063      	beq.n	80078f2 <pi_aw_calc+0xda>
    {
        v->e[0] = v->pi_consig - v->pi_fdb; // Calculate error
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	ed93 7a07 	vldr	s14, [r3, #28]
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	edd3 7a08 	vldr	s15, [r3, #32]
 8007836:	ee77 7a67 	vsub.f32	s15, s14, s15
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	edc3 7a05 	vstr	s15, [r3, #20]

        // PI trapezoidal with feedforward
        v->pi_int[0] =  v->Ki * v->e[0] * v->Ts + v->pi_int[1] + (v->pi_out_postsat - v->pi_out_presat) * v->Kaw * v->Ts;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	ed93 7a03 	vldr	s14, [r3, #12]
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	edd3 7a05 	vldr	s15, [r3, #20]
 800784c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	edd3 7a01 	vldr	s15, [r3, #4]
 8007856:	ee27 7a27 	vmul.f32	s14, s14, s15
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8007860:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	edd3 6a0c 	vldr	s13, [r3, #48]	@ 0x30
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8007870:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	edd3 7a04 	vldr	s15, [r3, #16]
 800787a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	edd3 7a01 	vldr	s15, [r3, #4]
 8007884:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007888:	ee77 7a27 	vadd.f32	s15, s14, s15
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38

        v->pi_out_presat = v->pi_out;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	62da      	str	r2, [r3, #44]	@ 0x2c

        // Output voltage saturation
        if (v->pi_out > v->pi_out_max)
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80078a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80078aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078ae:	dd04      	ble.n	80078ba <pi_aw_calc+0xa2>
            v->pi_out = v->pi_out_max;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	635a      	str	r2, [r3, #52]	@ 0x34
 80078b8:	e00e      	b.n	80078d8 <pi_aw_calc+0xc0>
        else if (v->pi_out < v->pi_out_min)
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80078c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80078ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078ce:	d503      	bpl.n	80078d8 <pi_aw_calc+0xc0>
            v->pi_out = v->pi_out_min;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	635a      	str	r2, [r3, #52]	@ 0x34
        else;

        // Copy previous values
        v->e[1] = v->e[0];                      // Copy previous error
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	695a      	ldr	r2, [r3, #20]
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	619a      	str	r2, [r3, #24]
        v->pi_ffw[1] = v->pi_ffw[0];            // Copy previous feedforward
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	645a      	str	r2, [r3, #68]	@ 0x44
        v->pi_int[1] = v->pi_int[0];			// Copy previous integrator
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	63da      	str	r2, [r3, #60]	@ 0x3c
        v->e[1] = 0.0F;
        v->pi_ffw[1] = 0.0F;
        v->pi_int[1] = 0.0F;
        v->pi_out = 0.0F;
    }
}
 80078f0:	e00f      	b.n	8007912 <pi_aw_calc+0xfa>
        v->e[1] = 0.0F;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	f04f 0200 	mov.w	r2, #0
 80078f8:	619a      	str	r2, [r3, #24]
        v->pi_ffw[1] = 0.0F;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	f04f 0200 	mov.w	r2, #0
 8007900:	645a      	str	r2, [r3, #68]	@ 0x44
        v->pi_int[1] = 0.0F;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	f04f 0200 	mov.w	r2, #0
 8007908:	63da      	str	r2, [r3, #60]	@ 0x3c
        v->pi_out = 0.0F;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	f04f 0200 	mov.w	r2, #0
 8007910:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8007912:	bf00      	nop
 8007914:	370c      	adds	r7, #12
 8007916:	46bd      	mov	sp, r7
 8007918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791c:	4770      	bx	lr

0800791e <pi_init>:
 *
 * @param v Pointer to the PI structure.
 *
 * @note This function initializes the constants used in the PI controller.
 */
void pi_init(volatile pi_struct *v){
 800791e:	b480      	push	{r7}
 8007920:	b083      	sub	sp, #12
 8007922:	af00      	add	r7, sp, #0
 8007924:	6078      	str	r0, [r7, #4]
    v->K0 = v->Kp + v->Ki * v->Ts * 0.5F;   // K0 = Kp + Ki*Ts/2
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	ed93 7a02 	vldr	s14, [r3, #8]
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	edd3 6a03 	vldr	s13, [r3, #12]
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	edd3 7a01 	vldr	s15, [r3, #4]
 8007938:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800793c:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8007940:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8007944:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	edc3 7a04 	vstr	s15, [r3, #16]
    v->K1 = -v->Kp + v->Ki * v->Ts * 0.5F;  // K1 = -Kp + Ki*Ts/2
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	ed93 7a03 	vldr	s14, [r3, #12]
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	edd3 7a01 	vldr	s15, [r3, #4]
 800795a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800795e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8007962:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	edd3 7a02 	vldr	s15, [r3, #8]
 800796c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	edc3 7a05 	vstr	s15, [r3, #20]
}
 8007976:	bf00      	nop
 8007978:	370c      	adds	r7, #12
 800797a:	46bd      	mov	sp, r7
 800797c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007980:	4770      	bx	lr

08007982 <pi_calc>:
 * @param v Pointer to the PI structure.
 *
 * @note This function computes the PI control action with feedforward and saturation.
 */
void pi_calc(volatile pi_struct *v)
{
 8007982:	b480      	push	{r7}
 8007984:	b083      	sub	sp, #12
 8007986:	af00      	add	r7, sp, #0
 8007988:	6078      	str	r0, [r7, #4]
    if(v->enable)
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	881b      	ldrh	r3, [r3, #0]
 800798e:	b29b      	uxth	r3, r3
 8007990:	2b00      	cmp	r3, #0
 8007992:	d056      	beq.n	8007a42 <pi_calc+0xc0>
    {
        v->e[0] = v->pi_consig - v->pi_fdb; // Calculate error
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	ed93 7a08 	vldr	s14, [r3, #32]
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80079a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	edc3 7a06 	vstr	s15, [r3, #24]
        v->pi_out += v->K0 * v->e[0] + v->K1 * v->e[1] + v->pi_ffw[0] - v->pi_ffw[1];   // PI trapezoidal with feedforward
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	ed93 7a04 	vldr	s14, [r3, #16]
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	edd3 7a06 	vldr	s15, [r3, #24]
 80079b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	edd3 6a05 	vldr	s13, [r3, #20]
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	edd3 7a07 	vldr	s15, [r3, #28]
 80079c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80079ca:	ee37 7a27 	vadd.f32	s14, s14, s15
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80079d4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80079de:	ee37 7a67 	vsub.f32	s14, s14, s15
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80079e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
        // Output voltage saturation
        if (v->pi_out > v->pi_out_max)
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80079fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007a02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a06:	dd04      	ble.n	8007a12 <pi_calc+0x90>
            v->pi_out = v->pi_out_max;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	631a      	str	r2, [r3, #48]	@ 0x30
 8007a10:	e00e      	b.n	8007a30 <pi_calc+0xae>
        else if (v->pi_out < v->pi_out_min)
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8007a1e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007a22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a26:	d503      	bpl.n	8007a30 <pi_calc+0xae>
            v->pi_out = v->pi_out_min;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	631a      	str	r2, [r3, #48]	@ 0x30
        else;
        // Copy previous values
        v->e[1] = v->e[0];                      // Copy previous error
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	699a      	ldr	r2, [r3, #24]
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	61da      	str	r2, [r3, #28]
        v->pi_ffw[1] = v->pi_ffw[0];            // Copy previous feedforward
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	639a      	str	r2, [r3, #56]	@ 0x38
        // Reset previous control variables
        v->e[1] = 0.0F;
        v->pi_ffw[1] = 0.0F;
        v->pi_out = 0.0F;
    }
}
 8007a40:	e00b      	b.n	8007a5a <pi_calc+0xd8>
        v->e[1] = 0.0F;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	f04f 0200 	mov.w	r2, #0
 8007a48:	61da      	str	r2, [r3, #28]
        v->pi_ffw[1] = 0.0F;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	f04f 0200 	mov.w	r2, #0
 8007a50:	639a      	str	r2, [r3, #56]	@ 0x38
        v->pi_out = 0.0F;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	f04f 0200 	mov.w	r2, #0
 8007a58:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007a5a:	bf00      	nop
 8007a5c:	370c      	adds	r7, #12
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a64:	4770      	bx	lr

08007a66 <clarke3F_calc>:
 * @param v Pointer to the Clarke transformation structure.
 *
 * @note This function computes the Clarke transformation for three-phase signals.
 */
void clarke3F_calc(volatile clarke3F_struct *v)
{
 8007a66:	b480      	push	{r7}
 8007a68:	b083      	sub	sp, #12
 8007a6a:	af00      	add	r7, sp, #0
 8007a6c:	6078      	str	r0, [r7, #4]
    v->D = v->a;                                       // Alfa = A
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681a      	ldr	r2, [r3, #0]
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	609a      	str	r2, [r3, #8]
    v->Q = ISQ3*( v->a + 2.0F * v->b );              // Beta = 1/sqrt(3)*(A + 2*B) = 1/sqrt(3)*(B - C)
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	ed93 7a00 	vldr	s14, [r3]
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	edd3 7a01 	vldr	s15, [r3, #4]
 8007a82:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8007a86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007a8a:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8007aa4 <clarke3F_calc+0x3e>
 8007a8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8007a98:	bf00      	nop
 8007a9a:	370c      	adds	r7, #12
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa2:	4770      	bx	lr
 8007aa4:	3f13cd3a 	.word	0x3f13cd3a

08007aa8 <rot_calc>:
 * @param v Pointer to the rotation transformation structure.
 *
 * @note This function computes the rotation transformation (clockwise).
 */
void rot_calc(volatile rot_struct *v)
{
 8007aa8:	b480      	push	{r7}
 8007aaa:	b083      	sub	sp, #12
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
    v->d = v->D*v->cosFi + v->Q*v->sinFi;              // d = Alfa(D)*cos(Fi) + Beta(Q)*sin(Fi)
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	ed93 7a00 	vldr	s14, [r3]
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	edd3 7a03 	vldr	s15, [r3, #12]
 8007abc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	edd3 6a01 	vldr	s13, [r3, #4]
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	edd3 7a02 	vldr	s15, [r3, #8]
 8007acc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007ad0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	edc3 7a04 	vstr	s15, [r3, #16]
    v->q = v->Q*v->cosFi - v->D*v->sinFi ;             // q = -Alfa(D)*sin(Fi) + Beta(Q)*cos(Fi)
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	ed93 7a01 	vldr	s14, [r3, #4]
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	edd3 7a03 	vldr	s15, [r3, #12]
 8007ae6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	edd3 6a00 	vldr	s13, [r3]
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	edd3 7a02 	vldr	s15, [r3, #8]
 8007af6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007afa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	edc3 7a05 	vstr	s15, [r3, #20]
}
 8007b04:	bf00      	nop
 8007b06:	370c      	adds	r7, #12
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0e:	4770      	bx	lr

08007b10 <irot_calc>:
 * @param v Pointer to the inverse rotation transformation structure.
 *
 * @note This function computes the inverse rotation transformation (counterclockwise).
 */
void irot_calc(volatile irot_struct *v)
{
 8007b10:	b480      	push	{r7}
 8007b12:	b083      	sub	sp, #12
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
    v->alpha = v->d*v->cosFi - v->q*v->sinFi;              // Alfa(D) = d*cos(Fi) - q*sin(Fi)
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	ed93 7a00 	vldr	s14, [r3]
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	edd3 7a03 	vldr	s15, [r3, #12]
 8007b24:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	edd3 6a01 	vldr	s13, [r3, #4]
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	edd3 7a02 	vldr	s15, [r3, #8]
 8007b34:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007b38:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	edc3 7a04 	vstr	s15, [r3, #16]
    v->beta = v->d*v->sinFi + v->q*v->cosFi;              // Beta(Q) = d*sin(Fi) + q*cos(Fi)
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	ed93 7a00 	vldr	s14, [r3]
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	edd3 7a02 	vldr	s15, [r3, #8]
 8007b4e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	edd3 6a01 	vldr	s13, [r3, #4]
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	edd3 7a03 	vldr	s15, [r3, #12]
 8007b5e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007b62:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	edc3 7a05 	vstr	s15, [r3, #20]
}
 8007b6c:	bf00      	nop
 8007b6e:	370c      	adds	r7, #12
 8007b70:	46bd      	mov	sp, r7
 8007b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b76:	4770      	bx	lr

08007b78 <angle_calc>:
 * @param v Pointer to the angle generation structure.
 *
 * @note This function generates the angle.
 */
void angle_calc(volatile angle_struct *v)
{
 8007b78:	b480      	push	{r7}
 8007b7a:	b083      	sub	sp, #12
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
    // Integrator
    v->angle += v->freq*v->Ts*2;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	ed93 7a00 	vldr	s14, [r3]
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	edd3 7a01 	vldr	s15, [r3, #4]
 8007b8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b90:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	edd3 7a02 	vldr	s15, [r3, #8]
 8007b9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	edc3 7a02 	vstr	s15, [r3, #8]
    v->angle = (v->angle > 1) ? (v->angle - 2) : v->angle;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	edd3 7a02 	vldr	s15, [r3, #8]
 8007baa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007bae:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007bb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007bb6:	dd07      	ble.n	8007bc8 <angle_calc+0x50>
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	edd3 7a02 	vldr	s15, [r3, #8]
 8007bbe:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8007bc2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007bc6:	e002      	b.n	8007bce <angle_calc+0x56>
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	edd3 7a02 	vldr	s15, [r3, #8]
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8007bd4:	bf00      	nop
 8007bd6:	370c      	adds	r7, #12
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bde:	4770      	bx	lr

08007be0 <svpwm_calc>:
 * @param v Pointer to the SVPWM structure.
 *
 * @note This function calculates the Space Vector Pulse Width Modulation (SVPWM).
 */
void svpwm_calc(volatile svpwm_struct *v)
{
 8007be0:	b480      	push	{r7}
 8007be2:	b089      	sub	sp, #36	@ 0x24
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]

    // Auxiliary variables for SVPWM
    float Va, Vb, Vc, max, min, h;

    // Calculate Va, Vb, and Vc for three-phase system without neutral
    Va = v->alpha;                                      // A = Alfa
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	61fb      	str	r3, [r7, #28]
    //Vb = (- v->valfa + SQ3*v->vbeta)*0.5;              // B = -1/2*Alfa + sqrt(3)/2*Beta
    Vb = (- v->alpha + SQ3*v->beta)*DIV2;              // B = -1/2*Alfa + sqrt(3)/2*Beta
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	edd3 7a01 	vldr	s15, [r3, #4]
 8007bf4:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8007d08 <svpwm_calc+0x128>
 8007bf8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	edd3 7a00 	vldr	s15, [r3]
 8007c02:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007c06:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8007c0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007c0e:	edc7 7a06 	vstr	s15, [r7, #24]
    Vc = - Va - Vb;                                     // C = - A - B
 8007c12:	edd7 7a07 	vldr	s15, [r7, #28]
 8007c16:	eeb1 7a67 	vneg.f32	s14, s15
 8007c1a:	edd7 7a06 	vldr	s15, [r7, #24]
 8007c1e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007c22:	edc7 7a05 	vstr	s15, [r7, #20]

    // Homopolar addition
    // Select maximum
    max = Va;
 8007c26:	69fb      	ldr	r3, [r7, #28]
 8007c28:	613b      	str	r3, [r7, #16]
    max = (Vb >= max) ? Vb : max;
 8007c2a:	ed97 7a06 	vldr	s14, [r7, #24]
 8007c2e:	edd7 7a04 	vldr	s15, [r7, #16]
 8007c32:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007c36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c3a:	db01      	blt.n	8007c40 <svpwm_calc+0x60>
 8007c3c:	69bb      	ldr	r3, [r7, #24]
 8007c3e:	e000      	b.n	8007c42 <svpwm_calc+0x62>
 8007c40:	693b      	ldr	r3, [r7, #16]
 8007c42:	613b      	str	r3, [r7, #16]
    max = (Vc >= max) ? Vc : max;
 8007c44:	ed97 7a05 	vldr	s14, [r7, #20]
 8007c48:	edd7 7a04 	vldr	s15, [r7, #16]
 8007c4c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007c50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c54:	db01      	blt.n	8007c5a <svpwm_calc+0x7a>
 8007c56:	697b      	ldr	r3, [r7, #20]
 8007c58:	e000      	b.n	8007c5c <svpwm_calc+0x7c>
 8007c5a:	693b      	ldr	r3, [r7, #16]
 8007c5c:	613b      	str	r3, [r7, #16]
    // Select minimum
    min = Va;
 8007c5e:	69fb      	ldr	r3, [r7, #28]
 8007c60:	60fb      	str	r3, [r7, #12]
    min = (Vb <= min) ? Vb : min;
 8007c62:	ed97 7a06 	vldr	s14, [r7, #24]
 8007c66:	edd7 7a03 	vldr	s15, [r7, #12]
 8007c6a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007c6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c72:	d801      	bhi.n	8007c78 <svpwm_calc+0x98>
 8007c74:	69bb      	ldr	r3, [r7, #24]
 8007c76:	e000      	b.n	8007c7a <svpwm_calc+0x9a>
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	60fb      	str	r3, [r7, #12]
    min = (Vc <= min) ? Vc : min;
 8007c7c:	ed97 7a05 	vldr	s14, [r7, #20]
 8007c80:	edd7 7a03 	vldr	s15, [r7, #12]
 8007c84:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007c88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c8c:	d801      	bhi.n	8007c92 <svpwm_calc+0xb2>
 8007c8e:	697b      	ldr	r3, [r7, #20]
 8007c90:	e000      	b.n	8007c94 <svpwm_calc+0xb4>
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	60fb      	str	r3, [r7, #12]
    // Calculate homopolar component
    h = (max + min)*DIV2;
 8007c96:	ed97 7a04 	vldr	s14, [r7, #16]
 8007c9a:	edd7 7a03 	vldr	s15, [r7, #12]
 8007c9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007ca2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8007ca6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007caa:	edc7 7a02 	vstr	s15, [r7, #8]

    // Generate duty cycles (range from 0 to 1)
    // Convert sinusoids ranging up to 0.5 to sinusoids ranging from 0 to 1
    v->Da = (Va - h + 0.5F);
 8007cae:	ed97 7a07 	vldr	s14, [r7, #28]
 8007cb2:	edd7 7a02 	vldr	s15, [r7, #8]
 8007cb6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007cba:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8007cbe:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	edc3 7a02 	vstr	s15, [r3, #8]
    v->Db = (Vb - h + 0.5F);
 8007cc8:	ed97 7a06 	vldr	s14, [r7, #24]
 8007ccc:	edd7 7a02 	vldr	s15, [r7, #8]
 8007cd0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007cd4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8007cd8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	edc3 7a03 	vstr	s15, [r3, #12]
    v->Dc = (Vc - h + 0.5F);
 8007ce2:	ed97 7a05 	vldr	s14, [r7, #20]
 8007ce6:	edd7 7a02 	vldr	s15, [r7, #8]
 8007cea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007cee:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8007cf2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	edc3 7a04 	vstr	s15, [r3, #16]
}
 8007cfc:	bf00      	nop
 8007cfe:	3724      	adds	r7, #36	@ 0x24
 8007d00:	46bd      	mov	sp, r7
 8007d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d06:	4770      	bx	lr
 8007d08:	3fddb3d7 	.word	0x3fddb3d7

08007d0c <rampa_calc>:
 * @param v Pointer to the ramp structure.
 *
 * @note This function calculates the ramp.
 */
void rampa_calc(volatile rampa_struct *v)
{
 8007d0c:	b480      	push	{r7}
 8007d0e:	b083      	sub	sp, #12
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
    if (v->enable)
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	7b1b      	ldrb	r3, [r3, #12]
 8007d18:	b2db      	uxtb	r3, r3
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d04e      	beq.n	8007dbc <rampa_calc+0xb0>
    {
        if(v->out < v->in)
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	ed93 7a01 	vldr	s14, [r3, #4]
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	edd3 7a00 	vldr	s15, [r3]
 8007d2a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007d2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d32:	d51b      	bpl.n	8007d6c <rampa_calc+0x60>
        {
            v->out += v->Incr;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	ed93 7a02 	vldr	s14, [r3, #8]
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	edd3 7a01 	vldr	s15, [r3, #4]
 8007d40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	edc3 7a01 	vstr	s15, [r3, #4]
            if(v->out > v->in)
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	ed93 7a01 	vldr	s14, [r3, #4]
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	edd3 7a00 	vldr	s15, [r3]
 8007d56:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007d5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d5e:	dc00      	bgt.n	8007d62 <rampa_calc+0x56>
    }
    else
    {
        v->out = 0.0F;
    }
}
 8007d60:	e030      	b.n	8007dc4 <rampa_calc+0xb8>
                v->out = v->in;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681a      	ldr	r2, [r3, #0]
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	605a      	str	r2, [r3, #4]
}
 8007d6a:	e02b      	b.n	8007dc4 <rampa_calc+0xb8>
        else if(v->out > v->in)
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	ed93 7a01 	vldr	s14, [r3, #4]
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	edd3 7a00 	vldr	s15, [r3]
 8007d78:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007d7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d80:	dc00      	bgt.n	8007d84 <rampa_calc+0x78>
}
 8007d82:	e01f      	b.n	8007dc4 <rampa_calc+0xb8>
            v->out -= v->Incr;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	edd3 7a02 	vldr	s15, [r3, #8]
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	ed93 7a01 	vldr	s14, [r3, #4]
 8007d90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	edc3 7a01 	vstr	s15, [r3, #4]
            if(v->out < v->in)
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	ed93 7a01 	vldr	s14, [r3, #4]
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	edd3 7a00 	vldr	s15, [r3]
 8007da6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007daa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007dae:	d400      	bmi.n	8007db2 <rampa_calc+0xa6>
}
 8007db0:	e008      	b.n	8007dc4 <rampa_calc+0xb8>
                v->out = v->in;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681a      	ldr	r2, [r3, #0]
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	605a      	str	r2, [r3, #4]
}
 8007dba:	e003      	b.n	8007dc4 <rampa_calc+0xb8>
        v->out = 0.0F;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	f04f 0200 	mov.w	r2, #0
 8007dc2:	605a      	str	r2, [r3, #4]
}
 8007dc4:	bf00      	nop
 8007dc6:	370c      	adds	r7, #12
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dce:	4770      	bx	lr

08007dd0 <rampa_dual_calc>:
 * @param v Pointer to the dual ramp structure.
 *
 * @note This function calculates the dual ramp.
 */
void rampa_dual_calc(volatile rampa_dual_struct *v)
{
 8007dd0:	b480      	push	{r7}
 8007dd2:	b083      	sub	sp, #12
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
    if (v->enable)
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	7c1b      	ldrb	r3, [r3, #16]
 8007ddc:	b2db      	uxtb	r3, r3
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d04e      	beq.n	8007e80 <rampa_dual_calc+0xb0>
    {
        if(v->out < v->in)
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	ed93 7a01 	vldr	s14, [r3, #4]
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	edd3 7a00 	vldr	s15, [r3]
 8007dee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007df2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007df6:	d51b      	bpl.n	8007e30 <rampa_dual_calc+0x60>
        {
            v->out += v->Incr;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	ed93 7a02 	vldr	s14, [r3, #8]
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	edd3 7a01 	vldr	s15, [r3, #4]
 8007e04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	edc3 7a01 	vstr	s15, [r3, #4]
            if(v->out > v->in)
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	ed93 7a01 	vldr	s14, [r3, #4]
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	edd3 7a00 	vldr	s15, [r3]
 8007e1a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007e1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e22:	dc00      	bgt.n	8007e26 <rampa_dual_calc+0x56>
    }
    else
    {
        v->out = 0;
    }
}
 8007e24:	e030      	b.n	8007e88 <rampa_dual_calc+0xb8>
                v->out = v->in;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681a      	ldr	r2, [r3, #0]
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	605a      	str	r2, [r3, #4]
}
 8007e2e:	e02b      	b.n	8007e88 <rampa_dual_calc+0xb8>
        else if(v->out > v->in)
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	ed93 7a01 	vldr	s14, [r3, #4]
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	edd3 7a00 	vldr	s15, [r3]
 8007e3c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007e40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e44:	dc00      	bgt.n	8007e48 <rampa_dual_calc+0x78>
}
 8007e46:	e01f      	b.n	8007e88 <rampa_dual_calc+0xb8>
            v->out -= v->Decr;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	edd3 7a03 	vldr	s15, [r3, #12]
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	ed93 7a01 	vldr	s14, [r3, #4]
 8007e54:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	edc3 7a01 	vstr	s15, [r3, #4]
            if(v->out < v->in)
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	ed93 7a01 	vldr	s14, [r3, #4]
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	edd3 7a00 	vldr	s15, [r3]
 8007e6a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007e6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e72:	d400      	bmi.n	8007e76 <rampa_dual_calc+0xa6>
}
 8007e74:	e008      	b.n	8007e88 <rampa_dual_calc+0xb8>
                v->out = v->in;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681a      	ldr	r2, [r3, #0]
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	605a      	str	r2, [r3, #4]
}
 8007e7e:	e003      	b.n	8007e88 <rampa_dual_calc+0xb8>
        v->out = 0;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	f04f 0200 	mov.w	r2, #0
 8007e86:	605a      	str	r2, [r3, #4]
}
 8007e88:	bf00      	nop
 8007e8a:	370c      	adds	r7, #12
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e92:	4770      	bx	lr

08007e94 <RMS_calc>:
 *
 * @param v Pointer to the RMS structure.
 *
 * @note This function calculates the Root Mean Square (RMS).
 */
void RMS_calc(volatile RMS_struct *v){
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b082      	sub	sp, #8
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
    // Calculate RMS output current.
    //-----------------------------------------------------------------------------------------
    v->Sq_Sum += (float) (v->Measure * v->Measure)* v->T_exec;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	ed93 7a01 	vldr	s14, [r3, #4]
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	edd3 7a01 	vldr	s15, [r3, #4]
 8007ea8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	edd3 7a00 	vldr	s15, [r3]
 8007eb2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	edd3 7a02 	vldr	s15, [r3, #8]
 8007ebc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	edc3 7a02 	vstr	s15, [r3, #8]
    // Execute calculation at the zero crossing of the angle
    //
    if (v->Freq > 0.0F) {
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	edd3 7a04 	vldr	s15, [r3, #16]
 8007ecc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007ed0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ed4:	dd25      	ble.n	8007f22 <RMS_calc+0x8e>
        if (v->Angle_ant < 0.0F && v->Angle >= 0.0F) {
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	edd3 7a06 	vldr	s15, [r3, #24]
 8007edc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007ee0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ee4:	d54c      	bpl.n	8007f80 <RMS_calc+0xec>
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	edd3 7a05 	vldr	s15, [r3, #20]
 8007eec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007ef0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ef4:	db44      	blt.n	8007f80 <RMS_calc+0xec>
           // Calculate RMS
            v->Out_RMS = sqrtf((float) v->Sq_Sum * v->Freq);
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	ed93 7a02 	vldr	s14, [r3, #8]
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	edd3 7a04 	vldr	s15, [r3, #16]
 8007f02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f06:	eeb0 0a67 	vmov.f32	s0, s15
 8007f0a:	f7fe fed5 	bl	8006cb8 <sqrtf>
 8007f0e:	eef0 7a40 	vmov.f32	s15, s0
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	edc3 7a03 	vstr	s15, [r3, #12]
            v->Sq_Sum = 0;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	f04f 0200 	mov.w	r2, #0
 8007f1e:	609a      	str	r2, [r3, #8]
 8007f20:	e02e      	b.n	8007f80 <RMS_calc+0xec>
        }
        else;
    }
    else if (v->Freq < 0.0F){
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	edd3 7a04 	vldr	s15, [r3, #16]
 8007f28:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007f2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f30:	d526      	bpl.n	8007f80 <RMS_calc+0xec>
        if (v->Angle_ant > 0.0F && v->Angle <= 0.0F) {
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	edd3 7a06 	vldr	s15, [r3, #24]
 8007f38:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007f3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f40:	dd1e      	ble.n	8007f80 <RMS_calc+0xec>
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	edd3 7a05 	vldr	s15, [r3, #20]
 8007f48:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007f4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f50:	d816      	bhi.n	8007f80 <RMS_calc+0xec>
            // Calculate RMS
            v->Out_RMS = sqrtf((float) v->Sq_Sum * v->Freq * (-1.0F));
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	ed93 7a02 	vldr	s14, [r3, #8]
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	edd3 7a04 	vldr	s15, [r3, #16]
 8007f5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f62:	eef1 7a67 	vneg.f32	s15, s15
 8007f66:	eeb0 0a67 	vmov.f32	s0, s15
 8007f6a:	f7fe fea5 	bl	8006cb8 <sqrtf>
 8007f6e:	eef0 7a40 	vmov.f32	s15, s0
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	edc3 7a03 	vstr	s15, [r3, #12]
            v->Sq_Sum = 0;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	f04f 0200 	mov.w	r2, #0
 8007f7e:	609a      	str	r2, [r3, #8]
        }
        else;
        //do nothing
    }
    else;
    v->Angle_ant = v->Angle;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	695a      	ldr	r2, [r3, #20]
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	619a      	str	r2, [r3, #24]
}
 8007f88:	bf00      	nop
 8007f8a:	3708      	adds	r7, #8
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	bd80      	pop	{r7, pc}

08007f90 <filtreLP_calc>:
{
 8007f90:	b480      	push	{r7}
 8007f92:	b083      	sub	sp, #12
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
    if (v->enable)
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	8a9b      	ldrh	r3, [r3, #20]
 8007f9c:	b29b      	uxth	r3, r3
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d015      	beq.n	8007fce <filtreLP_calc+0x3e>
        v->out = (v->alfa * (v->in - v->out)) + v->out;    // Filter out(k) = alfa*in(k) + (1-alfa)*out(k-1)
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	ed93 7a02 	vldr	s14, [r3, #8]
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	edd3 6a00 	vldr	s13, [r3]
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	edd3 7a01 	vldr	s15, [r3, #4]
 8007fb4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8007fb8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	edd3 7a01 	vldr	s15, [r3, #4]
 8007fc2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8007fcc:	e003      	b.n	8007fd6 <filtreLP_calc+0x46>
        v->out = v->in;        // Without filter. Out(k) = In(k)
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681a      	ldr	r2, [r3, #0]
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	605a      	str	r2, [r3, #4]
}
 8007fd6:	bf00      	nop
 8007fd8:	370c      	adds	r7, #12
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe0:	4770      	bx	lr

08007fe2 <step_calc>:
 * @param v Pointer to the step structure.
 *
 * @note This function calculates the step function.
 */
void step_calc(volatile step_struct *v)
{
 8007fe2:	b480      	push	{r7}
 8007fe4:	b083      	sub	sp, #12
 8007fe6:	af00      	add	r7, sp, #0
 8007fe8:	6078      	str	r0, [r7, #4]
    // Calculate step width in pulses to count
    v->Pulses = (uint32_t)((v->fs) * (v->t_step));
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	ed93 7a00 	vldr	s14, [r3]
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	edd3 7a04 	vldr	s15, [r3, #16]
 8007ff6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ffa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007ffe:	ee17 2a90 	vmov	r2, s15
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	615a      	str	r2, [r3, #20]

    // If enabled, perform the step and start counting
    if (v->enable == 1 && v->Counter < v->Pulses){
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	8b9b      	ldrh	r3, [r3, #28]
 800800a:	b29b      	uxth	r3, r3
 800800c:	2b01      	cmp	r3, #1
 800800e:	d116      	bne.n	800803e <step_calc+0x5c>
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	699a      	ldr	r2, [r3, #24]
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	695b      	ldr	r3, [r3, #20]
 8008018:	429a      	cmp	r2, r3
 800801a:	d210      	bcs.n	800803e <step_calc+0x5c>
        v->Out = v->In + v->Step;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	ed93 7a01 	vldr	s14, [r3, #4]
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	edd3 7a03 	vldr	s15, [r3, #12]
 8008028:	ee77 7a27 	vadd.f32	s15, s14, s15
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	edc3 7a02 	vstr	s15, [r3, #8]
        v->Counter++;
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	699b      	ldr	r3, [r3, #24]
 8008036:	1c5a      	adds	r2, r3, #1
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	619a      	str	r2, [r3, #24]
 800803c:	e01a      	b.n	8008074 <step_calc+0x92>
    }
    // When reaching the time limit, remove step and reset the counter
    else if (v->enable == 1 && v->Counter >= v->Pulses){
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	8b9b      	ldrh	r3, [r3, #28]
 8008042:	b29b      	uxth	r3, r3
 8008044:	2b01      	cmp	r3, #1
 8008046:	d110      	bne.n	800806a <step_calc+0x88>
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	699a      	ldr	r2, [r3, #24]
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	695b      	ldr	r3, [r3, #20]
 8008050:	429a      	cmp	r2, r3
 8008052:	d30a      	bcc.n	800806a <step_calc+0x88>
        v->Out = v->In;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	685a      	ldr	r2, [r3, #4]
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	609a      	str	r2, [r3, #8]
        v->Counter = 0;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2200      	movs	r2, #0
 8008060:	619a      	str	r2, [r3, #24]
        v->enable = 0;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	2200      	movs	r2, #0
 8008066:	839a      	strh	r2, [r3, #28]
 8008068:	e004      	b.n	8008074 <step_calc+0x92>
    }
    // If not enabled
    else v->Out = v->In;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	685a      	ldr	r2, [r3, #4]
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	609a      	str	r2, [r3, #8]
}
 8008072:	bf00      	nop
 8008074:	bf00      	nop
 8008076:	370c      	adds	r7, #12
 8008078:	46bd      	mov	sp, r7
 800807a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807e:	4770      	bx	lr
