
---------------------------------------------------------
--  This code is generated by Terasic System Builder
---------------------------------------------------------

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity DecodeDTMF is
port
(

	------------ CLOCK ------------
	CLOCK2_50       	:in    	std_logic;
	CLOCK3_50       	:in    	std_logic;
	CLOCK4_50       	:in    	std_logic;
	CLOCK_50        	:in    	std_logic;

	------------ KEY ------------
	KEY             	:in    	std_logic_vector(3 downto 0);

	------------ SW ------------
	SW              	:in    	std_logic_vector(9 downto 0);

	------------ LED ------------
	LEDR            	:out   	std_logic_vector(9 downto 0);

	------------ Seg7 ------------
	HEX0            	:out   	std_logic_vector(6 downto 0);
	HEX1            	:out   	std_logic_vector(6 downto 0);
	HEX2            	:out   	std_logic_vector(6 downto 0);
	HEX3            	:out   	std_logic_vector(6 downto 0);
	HEX4            	:out   	std_logic_vector(6 downto 0);
	HEX5            	:out   	std_logic_vector(6 downto 0);

	------------ Audio ------------
	AUD_ADCDAT      	:in    	std_logic;
	AUD_ADCLRCK     	:inout 	std_logic;
	AUD_BCLK        	:inout 	std_logic;
	AUD_DACDAT      	:out   	std_logic;
	AUD_DACLRCK     	:inout 	std_logic;
	AUD_XCK         	:buffer std_logic;

	------------ I2C for Audio and Video-In ------------
	FPGA_I2C_SCLK   	:out   	std_logic;
	FPGA_I2C_SDAT   	:inout 	std_logic
);

end entity;



---------------------------------------------------------
--  Structural coding
---------------------------------------------------------


architecture rtl of DecodeDTMF is

-- declare --
	signal Lin, Rin, Lout, Rout : signed(15 downto 0);
	signal Ldone, Rdone : std_logic;

	-- Interface signal with the DTMF system
	signal in_ready : std_logic; 
	signal out_valid : std_logic;
	signal anode : std_logic;
	signal encode_out : std_logic_vector(23 downto 0);

begin

-- body --

  -- Audio interface core instantiation
  Audio_interface: entity work.Audio_interface
  Generic map (
	SAMPLE_RATE => 32 --in KHz
  )
  Port map (
		clk => clock_50,
		rst => not KEY(0),
		AUD_XCK => AUD_XCK,
		I2C_SCLK => FPGA_I2C_SCLK,
      I2C_SDAT => FPGA_I2C_SDAT,
		AUD_BCLK => AUD_BCLK,
		AUD_DACLRCK => AUD_DACLRCK,
		AUD_ADCLRCK => AUD_ADCLRCK,
		AUD_ADCDAT => AUD_ADCDAT,
		AUD_DACDAT => AUD_DACDAT,
		Rin => Rin,
		Lin => Lin,
		Rout => Rout,
		Lout => Lout,
		Rdone => Rdone,
		Ldone => Ldone
	);

	DTMF_Display : entity work.dtmf_system
    generic map (
        DATA_WIDTH => 16,
        BLOCK_SIZE => 640
    )
    port map (
        clk         => AUD_XCK,
        rst         => KEY(0),
        in_valid    => Ldone,
        in_ready    => in_ready,
        dtmf_input  => Lin,
        out_ready   => '1',
        out_valid   => out_valid,
        sevseg      => HEX0,
        anode       => anode,
        encode_out  => encode_out
    );

end rtl;

