from hwt.synthesizer.interfaceLevel.unit import Unit
from hwtLib.axi.axiDatapumpIntf import AxiRDatapumpIntf
from hwt.synthesizer.param import Param
from hwt.interfaces.std import Handshaked, VectSignal
from hwtLib.structManipulators.arrayItemGetter import ArrayItemGetter
from hwt.code import log2ceil, connect, Concat
from hwtLib.handshaked.fifo import HandshakedFifo
from hwt.interfaces.utils import propagateClkRstn
from hwtLib.handshaked.streamNode import streamSync

MEM_64MB = 2 ** 26
MEM_128MB = MEM_64MB * 2
MEM_256MB = MEM_128MB * 2
MEM_512MB = MEM_256MB * 2
MEM_1GB = MEM_512MB * 2

class MMU_1pageLvl(Unit):
    def _config(self):
        self.ID_WIDTH = Param(0)
        self.ADDR_WIDTH = Param(32)
        self.DATA_WIDTH = Param(64)
        
        self.VIRT_ADDR_WIDTH = Param(32)
        self.PAGE_SIZE = Param(int(2 ** 12))
        
        self.MAX_OVERLAP = Param(16)
        self.PHYS_MEM_REAL_SIZE = Param(MEM_512MB)
        
    def _declr(self):
        PAGE_OFFSET_BITS = log2ceil(self.PAGE_SIZE).val
        PAGE_TABLE_ITEMS = self.PHYS_MEM_REAL_SIZE // self.PAGE_SIZE  
        
        with self._paramsShared():
            self.rDatapump = AxiRDatapumpIntf()
            self.rDatapump.MAX_LEN.set(1)
            self.itemGet = ArrayItemGetter()

        self.itemGet.ITEM_WIDTH.set(self.ADDR_WIDTH)
        self.itemGet.ITEMS.set(PAGE_TABLE_ITEMS)
        
        i = self.virtIn = Handshaked()
        i._replaceParam("DATA_WIDTH", self.VIRT_ADDR_WIDTH)

        i = self.physOut = Handshaked() 
        i._replaceParam("DATA_WIDTH", self.ADDR_WIDTH)
        
        self.pageOffsetFifo = HandshakedFifo(Handshaked)
        self.pageOffsetFifo.DATA_WIDTH.set(PAGE_OFFSET_BITS)
        
        self.pageTableBase = VectSignal(self.ADDR_WIDTH)

    def _impl(self):
        propagateClkRstn(self)
        pageOffset = self.pageOffsetFifo
        PAGE_OFFSET_BITS = pageOffset.dataIn.data._dtype.bit_length()
        get = self.itemGet
        
        self.rDatapump ** get.rDatapump
        get.base ** self.pageTableBase
        

        # split page offset and send page index to translate        
        virtIn = self.virtIn
        get.index.data ** virtIn.data[:PAGE_OFFSET_BITS]
        connect(virtIn.data, pageOffset.dataIn.data, fit=True)
        streamSync(masters=[virtIn],
                   slaves=[get.index, pageOffset.dataIn])
        
        
        # build translated addr from translated page addr and page offset
        physOut = self.physOut
        physOut.data ** Concat(get.item.data, pageOffset.dataOut.data)
        streamSync(masters=[get.item, pageOffset.dataOut],
                   slaves=[physOut])

        
if __name__ == "__main__":
    from hwt.synthesizer.shortcuts import toRtl
    u = MMU_1pageLvl()
    print(toRtl(u))