// Seed: 1191155326
module module_0 (
    output logic id_0,
    input id_1,
    output logic id_2,
    input id_3,
    output logic id_4,
    input logic id_5,
    input id_6,
    output id_7,
    output id_8
);
  assign id_7 = id_3 | id_5 & 1;
  assign id_0 = {id_3{1}};
  logic id_9 = id_5;
  type_16(
      1, id_8, 1, id_8
  );
  logic id_10;
endmodule
