// Seed: 2948968320
module module_0 (
    output tri0  id_0,
    output wor   id_1,
    output wand  id_2,
    input  uwire id_3,
    input  wor   id_4,
    input  uwire id_5
);
endmodule
module module_1 (
    output tri1 id_0,
    output tri1 id_1,
    input  wor  id_2,
    output wand id_3
);
  wire id_5;
  assign id_1 = 1;
  module_0(
      id_3, id_3, id_3, id_2, id_2, id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wor  id_4 = 1;
  wire id_5;
  assign id_2[1] = 1;
  module_2(
      id_4, id_4, id_5, id_4
  );
endmodule
