Project Informationc:\users\administrator\onedrive - mytccd.edu\experimentreport\computerorganization\curriculumdesign\dingel-cpu\top.rpt

MAX+plus II Compiler Report File
Version 10.0 9/14/2000
Compiled: 09/09/2020 23:11:18

Copyright (C) 1988-2000 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

top       EP1K10TC100-1    10     26     0    0         0  %    353      61 %

User Pins:                 10     26     0  



Project Informationc:\users\administrator\onedrive - mytccd.edu\experimentreport\computerorganization\curriculumdesign\dingel-cpu\top.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Flipflop '|crom:2|aa:1|MMM:4|:5' stuck at GND
Warning: Flipflop '|IR:27|:18' stuck at GND
Warning: Flipflop '|IR:27|:20' stuck at GND
Warning: Flipflop '|IR:27|:22' stuck at GND
Warning: Flipflop '|IR:27|:26' stuck at GND
Warning: Flipflop '|IR:27|:28' stuck at GND
Warning: Flipflop '|IR:27|:34' stuck at GND
Warning: Flipflop '|IR:27|:36' stuck at GND
Warning: Flipflop '|IR:27|:38' stuck at GND
Warning: Flipflop '|IR:27|:40' stuck at GND
Warning: Flipflop '|IR:27|:42' stuck at GND


** PROJECT TIMING MESSAGES **

Warning: Timing characteristics of device EP1K10TC100-1 are preliminary


Project Informationc:\users\administrator\onedrive - mytccd.edu\experimentreport\computerorganization\curriculumdesign\dingel-cpu\top.rpt

** FILE HIERARCHY **



|counter:1|
|counter:1|lpm_add_sub:64|
|counter:1|lpm_add_sub:64|addcore:adder|
|counter:1|lpm_add_sub:64|altshift:result_ext_latency_ffs|
|counter:1|lpm_add_sub:64|altshift:carry_ext_latency_ffs|
|counter:1|lpm_add_sub:64|altshift:oflow_ext_latency_ffs|
|crom:2|
|crom:2|aa:1|
|crom:2|aa:1|mmm:1|
|crom:2|aa:1|mmm:8|
|crom:2|aa:1|mmm:7|
|crom:2|aa:1|mmm:6|
|crom:2|aa:1|mmm:5|
|crom:2|aa:1|mmm:4|
|crom:2|f3:2|
|crom:2|f2:3|
|crom:2|f1:4|
|crom:2|addr:5|
|crom:2|controm:6|
|crom:2|mcommand:7|
|decoder:3|
|ls273:7|
|ls273:13|
|ls273:6|
|ls273:5|
|ls273:4|
|mux4:9|
|mux4:8|
|alu:10|
|alu:10|lpm_add_sub:413|
|alu:10|lpm_add_sub:413|addcore:adder|
|alu:10|lpm_add_sub:413|altshift:result_ext_latency_ffs|
|alu:10|lpm_add_sub:413|altshift:carry_ext_latency_ffs|
|alu:10|lpm_add_sub:413|altshift:oflow_ext_latency_ffs|
|alu:10|lpm_add_sub:721|
|alu:10|lpm_add_sub:721|addcore:adder|
|alu:10|lpm_add_sub:721|altshift:result_ext_latency_ffs|
|alu:10|lpm_add_sub:721|altshift:carry_ext_latency_ffs|
|alu:10|lpm_add_sub:721|altshift:oflow_ext_latency_ffs|
|alu:10|lpm_mult:902|
|alu:10|lpm_mult:902|multcore:mult_core|
|alu:10|lpm_mult:902|multcore:mult_core|csa_add:padder|
|alu:10|lpm_mult:902|multcore:mult_core|csa_add:padder|csa_cell:adder1|
|alu:10|lpm_mult:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|
|alu:10|lpm_mult:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|
|alu:10|lpm_mult:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder1|
|alu:10|lpm_mult:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|
|alu:10|lpm_mult:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|
|alu:10|lpm_mult:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|
|alu:10|lpm_mult:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|
|alu:10|lpm_mult:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|
|alu:10|lpm_mult:902|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|
|alu:10|lpm_mult:902|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|
|alu:10|lpm_mult:902|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|altshift:result_ext_latency_ffs|
|alu:10|lpm_mult:902|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|altshift:carry_ext_latency_ffs|
|alu:10|lpm_mult:902|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|altshift:oflow_ext_latency_ffs|
|alu:10|lpm_mult:902|altshift:external_latency_ffs|
|psw:11|
|pc:12|
|pc:12|lpm_add_sub:132|
|pc:12|lpm_add_sub:132|addcore:adder|
|pc:12|lpm_add_sub:132|altshift:result_ext_latency_ffs|
|pc:12|lpm_add_sub:132|altshift:carry_ext_latency_ffs|
|pc:12|lpm_add_sub:132|altshift:oflow_ext_latency_ffs|
|rom:14|
|convert:15|
|fen2:16|
|ram:26|
|ir:27|
|mux3_2:34|
|mux3:37|


Device-Specific Information:c:\users\administrator\onedrive - mytccd.edu\experimentreport\computerorganization\curriculumdesign\dingel-cpu\top.rpt
top

***** Logic for device 'top' compiled without errors.




Device: EP1K10TC100-1

ACEX 1K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f
    MultiVolt I/O                              = OFF
    Enable Lock Output                         = OFF

                                                                   
                                                                   
                  R R R R     R             R R R   R     R   R    
                  E E E E     E             E E E   E     E   E    
                  S S S S     S V I I I     S S S   S     S   S ^  
                  E E E E     E C N N N     E E E V E     E   E D  
                # R R R R     R C B B B   I R R R C R   I R I R A  
                T V V V V G I V I U U U G R V V V C V I R V R V T  
                C E E E E N R E N S S S N 1 E E E I E R 1 E 1 E A  
                K D D D D D 1 D T 0 3 1 D 1 D D D O D 3 3 D 5 D 0  
              ----------------------------------------------------_ 
             / 100  98  96  94  92  90  88  86  84  82  80  78  76   |_ 
            /     99  97  95  93  91  89  87  85  83  81  79  77    | 
^CONF_DONE |  1                                                    75 | ^DCLK 
     ^nCEO |  2                                                    74 | ^nCE 
      #TDO |  3                                                    73 | #TDI 
     VCCIO |  4                                                    72 | VCCINT 
       IR6 |  5                                                    71 | RESERVED 
      IR14 |  6                                                    70 | RESERVED 
   OUTBUS2 |  7                                                    69 | OUTBUS3 
  RESERVED |  8                                                    68 | IR4 
       IR0 |  9                                                    67 | VCCIO 
        ZF | 10                                                    66 | GND 
       GND | 11                                                    65 | OUTBUS4 
    VCCINT | 12                                                    64 | INBUS5 
    INBUS6 | 13                   EP1K10TC100-1                    63 | OUTBUS5 
       IR8 | 14                                                    62 | IR9 
   OUTBUS0 | 15                                                    61 | INBUS4 
   OUTBUS1 | 16                                                    60 | VCCINT 
     VCCIO | 17                                                    59 | GND 
       GND | 18                                                    58 | RESERVED 
        CF | 19                                                    57 | RESERVED 
  RESERVED | 20                                                    56 | RESERVED 
  RESERVED | 21                                                    55 | INBUS7 
   OUTBUS6 | 22                                                    54 | ^MSEL0 
   OUTBUS7 | 23                                                    53 | ^MSEL1 
      #TMS | 24                                                    52 | VCCINT 
  ^nSTATUS | 25                                                    51 | ^nCONFIG 
           |      27  29  31  33  35  37  39  41  43  45  47  49  _| 
            \   26  28  30  32  34  36  38  40  42  44  46  48  50   | 
             \----------------------------------------------------- 
                R R I I R I I R R V G V C C I G G I V R R R R R R  
                E E R R E R R E E C N C L L N N N R C E E E E E E  
                S S 1 2 S 5 1 S S C D C R K B D D 7 C S S S S S S  
                E E 2   E   0 E E I   _     U _     I E E E E E E  
                R R     R     R R N   C     S C     O R R R R R R  
                V V     V     V V T   K     2 K       V V V V V V  
                E E     E     E E     L       L       E E E E E E  
                D D     D     D D     K       K       D D D D D D  
                                                                   
                                                                   


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.
$ = Pin has PCI I/O option enabled. Pin is neither '5.0 V'- nor '3.3 V'-tolerant. 


Device-Specific Information:c:\users\administrator\onedrive - mytccd.edu\experimentreport\computerorganization\curriculumdesign\dingel-cpu\top.rpt
top

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A1       8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2       9/22( 40%)   
A2       8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2      10/22( 45%)   
A3       8/ 8(100%)   2/ 8( 25%)   1/ 8( 12%)    0/2    0/2      12/22( 54%)   
A4       2/ 8( 25%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       5/22( 22%)   
A5       7/ 8( 87%)   2/ 8( 25%)   1/ 8( 12%)    0/2    0/2      12/22( 54%)   
A6       8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2       8/22( 36%)   
A7       4/ 8( 50%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2      10/22( 45%)   
A8       8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    0/2    0/2      13/22( 59%)   
A9       7/ 8( 87%)   1/ 8( 12%)   3/ 8( 37%)    0/2    0/2      15/22( 68%)   
A10      5/ 8( 62%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2       8/22( 36%)   
A13      3/ 8( 37%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2       8/22( 36%)   
A14      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2       9/22( 40%)   
A15      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2       9/22( 40%)   
A16      6/ 8( 75%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2      10/22( 45%)   
A17      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2      13/22( 59%)   
A18      5/ 8( 62%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2       7/22( 31%)   
A19      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    0/2    0/2       9/22( 40%)   
A20      4/ 8( 50%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       7/22( 31%)   
A21      5/ 8( 62%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2       9/22( 40%)   
A22      2/ 8( 25%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       7/22( 31%)   
A23      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2      13/22( 59%)   
A24      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2       8/22( 36%)   
B1       7/ 8( 87%)   2/ 8( 25%)   1/ 8( 12%)    2/2    0/2       7/22( 31%)   
B2       8/ 8(100%)   3/ 8( 37%)   6/ 8( 75%)    1/2    0/2       9/22( 40%)   
B3       5/ 8( 62%)   1/ 8( 12%)   0/ 8(  0%)    2/2    0/2       8/22( 36%)   
B5       5/ 8( 62%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2       7/22( 31%)   
B10      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    2/2    0/2      12/22( 54%)   
B11      5/ 8( 62%)   1/ 8( 12%)   0/ 8(  0%)    2/2    0/2       8/22( 36%)   
B13      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    2/2    0/2      11/22( 50%)   
B14      5/ 8( 62%)   1/ 8( 12%)   1/ 8( 12%)    2/2    0/2       8/22( 36%)   
B15      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    2/2    0/2      11/22( 50%)   
B17      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    2/2    1/2       8/22( 36%)   
B18      6/ 8( 75%)   2/ 8( 25%)   4/ 8( 50%)    0/2    0/2       8/22( 36%)   
B19      5/ 8( 62%)   1/ 8( 12%)   0/ 8(  0%)    2/2    0/2       8/22( 36%)   
B20      8/ 8(100%)   4/ 8( 50%)   4/ 8( 50%)    2/2    1/2       6/22( 27%)   
B22      8/ 8(100%)   2/ 8( 25%)   8/ 8(100%)    2/2    0/2       8/22( 36%)   
B23      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    1/2       8/22( 36%)   
C1       8/ 8(100%)   0/ 8(  0%)   6/ 8( 75%)    0/2    0/2       8/22( 36%)   
C3       8/ 8(100%)   3/ 8( 37%)   3/ 8( 37%)    0/2    0/2       9/22( 40%)   
C5       8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2      12/22( 54%)   
C6       8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2       7/22( 31%)   
C7       8/ 8(100%)   2/ 8( 25%)   1/ 8( 12%)    0/2    0/2       9/22( 40%)   
C9       3/ 8( 37%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2       5/22( 22%)   
C10      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2       7/22( 31%)   
C11      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    0/2    0/2      11/22( 50%)   
C13      5/ 8( 62%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2       8/22( 36%)   
C14      8/ 8(100%)   3/ 8( 37%)   4/ 8( 50%)    2/2    2/2       9/22( 40%)   
C15      8/ 8(100%)   5/ 8( 62%)   5/ 8( 62%)    1/2    0/2       7/22( 31%)   
C16      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
C17      8/ 8(100%)   2/ 8( 25%)   7/ 8( 87%)    1/2    1/2       3/22( 13%)   
C19      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2      11/22( 50%)   
C21      8/ 8(100%)   3/ 8( 37%)   5/ 8( 62%)    1/2    2/2       9/22( 40%)   
C23      8/ 8(100%)   3/ 8( 37%)   2/ 8( 25%)    2/2    1/2       1/22(  4%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                            30/60     ( 50%)
Total logic cells used:                        353/576    ( 61%)
Total embedded cells used:                       0/48     (  0%)
Total EABs used:                                 0/3      (  0%)
Average fan-in:                                 3.11/4    ( 77%)
Total fan-in:                                1099/2304    ( 47%)

Total input pins required:                      10
Total input I/O cell registers required:         0
Total output pins required:                     26
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    353
Total flipflops required:                       71
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                        45/ 576   (  7%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  EA  13  14  15  16  17  18  19  20  21  22  23  24  Total(LC/EC)
 A:      8   8   8   2   7   8   4   8   7   5   0   0   0   3   8   8   6   8   5   8   4   5   2   8   8    138/0  
 B:      7   8   5   0   5   0   0   0   0   8   5   0   0   8   5   8   0   8   6   5   8   0   8   8   0    102/0  
 C:      8   0   8   0   8   8   8   0   3   8   8   0   0   5   8   8   1   8   0   8   0   8   0   8   0    113/0  

Total:  23  16  21   2  20  16  12   8  10  21  13   0   0  16  21  24   7  24  11  21  12  13  10  24   8    353/0  



Device-Specific Information:c:\users\administrator\onedrive - mytccd.edu\experimentreport\computerorganization\curriculumdesign\dingel-cpu\top.rpt
top

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  39      -     -    -    --      INPUT  G          ^    0    0    0    0  CLK
  38      -     -    -    --      INPUT  G          ^    0    0    0    0  CLR
  91      -     -    -    --      INPUT             ^    0    0    0    1  INBUS0
  89      -     -    -    --      INPUT             ^    0    0    0    1  INBUS1
  40      -     -    -    --      INPUT             ^    0    0    0    2  INBUS2
  90      -     -    -    --      INPUT             ^    0    0    0    2  INBUS3
  61      -     -    B    --      INPUT             ^    0    0    0    2  INBUS4
  64      -     -    B    --      INPUT             ^    0    0    0    2  INBUS5
  13      -     -    B    --      INPUT             ^    0    0    0    2  INBUS6
  55      -     -    C    --      INPUT             ^    0    0    0    2  INBUS7


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:c:\users\administrator\onedrive - mytccd.edu\experimentreport\computerorganization\curriculumdesign\dingel-cpu\top.rpt
top

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  19      -     -    C    --     OUTPUT                 0    1    0    0  CF
   9      -     -    A    --     OUTPUT                 0    1    0    0  IR0
  94      -     -    -    19     OUTPUT                 0    1    0    0  IR1
  29      -     -    -    19     OUTPUT                 0    1    0    0  IR2
  81      -     -    -    03     OUTPUT                 0    0    0    0  IR3
  68      -     -    A    --     OUTPUT                 0    0    0    0  IR4
  31      -     -    -    17     OUTPUT                 0    0    0    0  IR5
   5      -     -    A    --     OUTPUT                 0    0    0    0  IR6
  43      -     -    -    12     OUTPUT                 0    0    0    0  IR7
  14      -     -    B    --     OUTPUT                 0    1    0    0  IR8
  62      -     -    B    --     OUTPUT                 0    1    0    0  IR9
  32      -     -    -    16     OUTPUT                 0    0    0    0  IR10
  87      -     -    -    12     OUTPUT                 0    0    0    0  IR11
  28      -     -    -    20     OUTPUT                 0    1    0    0  IR12
  80      -     -    -    03     OUTPUT                 0    0    0    0  IR13
   6      -     -    A    --     OUTPUT                 0    0    0    0  IR14
  78      -     -    -    01     OUTPUT                 0    0    0    0  IR15
  15      -     -    B    --     OUTPUT                 0    1    0    0  OUTBUS0
  16      -     -    B    --     OUTPUT                 0    1    0    0  OUTBUS1
   7      -     -    A    --     OUTPUT                 0    1    0    0  OUTBUS2
  69      -     -    A    --     OUTPUT                 0    1    0    0  OUTBUS3
  65      -     -    B    --     OUTPUT                 0    1    0    0  OUTBUS4
  63      -     -    B    --     OUTPUT                 0    1    0    0  OUTBUS5
  22      -     -    C    --     OUTPUT                 0    1    0    0  OUTBUS6
  23      -     -    C    --     OUTPUT                 0    1    0    0  OUTBUS7
  10      -     -    A    --     OUTPUT                 0    1    0    0  ZF


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:c:\users\administrator\onedrive - mytccd.edu\experimentreport\computerorganization\curriculumdesign\dingel-cpu\top.rpt
top

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      7     -    A    14        OR2                0    4    0    2  |ALU:10|LPM_ADD_SUB:413|addcore:adder|pcarry1
   -      5     -    A    14        OR2                0    3    0    2  |ALU:10|LPM_ADD_SUB:413|addcore:adder|pcarry2
   -      2     -    A    02        OR2                0    3    0    2  |ALU:10|LPM_ADD_SUB:413|addcore:adder|pcarry3
   -      2     -    A    06        OR2                0    3    0    2  |ALU:10|LPM_ADD_SUB:413|addcore:adder|pcarry4
   -      4     -    A    01        OR2                0    3    0    2  |ALU:10|LPM_ADD_SUB:413|addcore:adder|pcarry5
   -      7     -    A    19        OR2                0    3    0    2  |ALU:10|LPM_ADD_SUB:413|addcore:adder|pcarry6
   -      2     -    A    19        OR2                0    3    0    1  |ALU:10|LPM_ADD_SUB:413|addcore:adder|pcarry7
   -      6     -    A    15        OR2    s           0    3    0    1  |ALU:10|LPM_ADD_SUB:413|addcore:adder|~115~1
   -      8     -    A    14        OR2                0    3    0    1  |ALU:10|LPM_ADD_SUB:413|addcore:adder|:116
   -      8     -    A    02        OR2                0    3    0    1  |ALU:10|LPM_ADD_SUB:413|addcore:adder|:117
   -      8     -    A    06        OR2                0    3    0    1  |ALU:10|LPM_ADD_SUB:413|addcore:adder|:118
   -      8     -    A    01        OR2                0    3    0    1  |ALU:10|LPM_ADD_SUB:413|addcore:adder|:119
   -      5     -    A    19        OR2                0    3    0    1  |ALU:10|LPM_ADD_SUB:413|addcore:adder|:120
   -      8     -    A    19        OR2                0    3    0    1  |ALU:10|LPM_ADD_SUB:413|addcore:adder|:121
   -      8     -    A    24        OR2                0    3    0    1  |ALU:10|LPM_ADD_SUB:413|addcore:adder|:122
   -      3     -    A    10        OR2                0    4    0    4  |ALU:10|LPM_ADD_SUB:721|addcore:adder|pcarry3
   -      4     -    A    09        OR2                0    4    0    2  |ALU:10|LPM_ADD_SUB:721|addcore:adder|pcarry6
   -      4     -    A    14        OR2                0    3    0    1  |ALU:10|LPM_ADD_SUB:721|addcore:adder|:108
   -      4     -    A    02        OR2                0    4    0    1  |ALU:10|LPM_ADD_SUB:721|addcore:adder|:109
   -      6     -    A    01        OR2                0    3    0    1  |ALU:10|LPM_ADD_SUB:721|addcore:adder|:111
   -      6     -    A    09        OR2                0    4    0    1  |ALU:10|LPM_ADD_SUB:721|addcore:adder|:112
   -      6     -    A    24        OR2                0    3    0    1  |ALU:10|LPM_ADD_SUB:721|addcore:adder|:114
   -      3     -    C    07        OR2                0    4    0    3  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|:127
   -      5     -    C    07        OR2                0    2    0    2  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|:128
   -      1     -    A    03       AND2                0    4    0    3  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|:164
   -      6     -    C    07        OR2                0    4    0    2  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|:165
   -      1     -    C    03        OR2                0    4    0    2  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|:121
   -      8     -    C    11        OR2                0    3    0    2  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|:141
   -      3     -    A    03       AND2                0    3    0    1  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|:156
   -      5     -    C    03        OR2                0    4    0    2  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|:157
   -      4     -    C    07        OR2                0    4    0    2  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|:302
   -      5     -    C    11        OR2                0    3    0    1  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|:303
   -      4     -    C    03        OR2                0    4    0    3  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|:132
   -      6     -    C    11        OR2                0    4    0    3  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|:134
   -      2     -    C    11        OR2                0    3    0    2  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|:135
   -      8     -    A    03       AND2                0    2    0    1  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|:148
   -      8     -    C    03        OR2        !       0    2    0    1  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|:150
   -      7     -    C    03        OR2                0    4    0    2  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|:285
   -      6     -    C    03        OR2                0    3    0    3  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|:286
   -      4     -    C    11        OR2                0    4    0    2  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|:287
   -      7     -    C    11        OR2                0    3    0    1  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|:288
   -      6     -    C    09        OR2                0    3    0    2  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder1|:118
   -      2     -    A    23        OR2                0    4    0    1  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|:108
   -      3     -    C    03        OR2                0    4    0    4  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|:125
   -      1     -    C    06        OR2    s           0    4    0    1  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|~126~1
   -      5     -    C    06        OR2                0    3    0    2  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|:126
   -      2     -    C    06        OR2                0    4    0    4  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|:127
   -      1     -    C    10        OR2    s           0    4    0    1  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|~128~1
   -      6     -    C    10        OR2                0    3    0    2  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|:128
   -      1     -    C    05        OR2    s           0    4    0    1  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|~129~1
   -      2     -    C    05        OR2                0    3    0    2  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|:129
   -      8     -    A    23       AND2                0    4    0    4  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|:140
   -      2     -    C    03        OR2                0    4    0    2  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|:269
   -      7     -    C    06        OR2    s   !       0    4    0    1  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|~270~1
   -      8     -    C    06        OR2    s   !       0    4    0    1  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|~270~2
   -      3     -    C    06        OR2        !       0    4    0    4  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|:270
   -      2     -    C    10       AND2    s           0    4    0    1  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|~271~1
   -      5     -    C    10        OR2    s           0    4    0    1  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|~271~2
   -      4     -    C    10        OR2                0    4    0    2  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|:271
   -      7     -    C    10       AND2    s           0    4    0    1  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|~272~1
   -      8     -    C    10        OR2    s           0    4    0    1  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|~272~2
   -      3     -    C    10        OR2                0    4    0    2  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|:272
   -      3     -    C    05       AND2    s           0    4    0    1  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|~273~1
   -      4     -    C    05        OR2    s           0    4    0    1  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|~273~2
   -      6     -    C    05        OR2                0    4    0    1  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|:273
   -      7     -    C    01        OR2                0    4    0    3  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder1|:111
   -      5     -    C    01        OR2    s           0    4    0    2  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder1|~128~1
   -      8     -    C    05        OR2                0    4    0    2  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder1|:129
   -      6     -    C    01       AND2                0    4    0    3  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder1|:143
   -      1     -    C    01       AND2    s           0    3    0    1  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder1|~272~1
   -      8     -    C    01        OR2    s           0    3    0    1  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder1|~272~2
   -      3     -    C    01        OR2                0    4    0    2  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder1|:272
   -      7     -    C    05        OR2                0    4    0    1  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder1|:273
   -      7     -    C    07        OR2                0    4    0    1  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|pcarry6
   -      2     -    C    07        OR2                0    4    0    1  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|:219
   -      2     -    C    01        OR2    s           0    4    0    1  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|~220~1
   -      2     -    A    09        OR2    s           0    4    0    1  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|~220~2
   -      3     -    A    09        OR2    s           0    4    0    1  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|~220~3
   -      1     -    A    09        OR2    s           0    4    0    1  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|~220~4
   -      5     -    C    05        OR2    s           0    4    0    1  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|~220~5
   -      3     -    C    09        OR2    s           0    4    0    1  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|~220~6
   -      3     -    C    11        OR2    s           0    4    0    1  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|~220~7
   -      8     -    C    07        OR2                0    4    0    1  |ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|:220
   -      1     -    A    05       AND2                0    2    0    2  |ALU:10|LPM_MULT:902|multcore:mult_core|decoder_node0_2
   -      4     -    C    06       AND2                0    2    0    1  |ALU:10|LPM_MULT:902|multcore:mult_core|decoder_node0_4
   -      1     -    A    07       AND2                0    2    0    2  |ALU:10|LPM_MULT:902|multcore:mult_core|decoder_node1_1
   -      6     -    C    06       AND2                0    2    0    1  |ALU:10|LPM_MULT:902|multcore:mult_core|decoder_node1_3
   -      1     -    B    01       AND2                0    2    0    2  |ALU:10|LPM_MULT:902|multcore:mult_core|decoder_node3_3
   -      4     -    C    01       AND2                0    2    0    2  |ALU:10|LPM_MULT:902|multcore:mult_core|decoder_node4_2
   -      1     -    C    11       AND2                0    2    0    4  |ALU:10|LPM_MULT:902|multcore:mult_core|decoder_node5_0
   -      4     -    A    16        OR2    s           0    4    0    2  |ALU:10|~207~1
   -      2     -    A    07       AND2    s           0    4    0    1  |ALU:10|~207~2
   -      3     -    A    07       AND2    s           0    3    0    1  |ALU:10|~207~3
   -      4     -    A    07       AND2    s           0    4    0    1  |ALU:10|~207~4
   -      6     -    C    15        OR2        !       0    3    0   40  |ALU:10|:207
   -      7     -    C    15        OR2        !       0    3    0   23  |ALU:10|:214
   -      3     -    C    15        OR2        !       0    3    0   21  |ALU:10|:220
   -      4     -    C    15       AND2                0    3    0   11  |ALU:10|:227
   -      5     -    C    15       AND2                0    3    0    9  |ALU:10|:233
   -      1     -    C    19        OR2                0    4    0    1  |ALU:10|:1198
   -      2     -    C    19        OR2                0    3    0    2  |ALU:10|:1204
   -      1     -    A    04        OR2                0    2    0    1  |ALU:10|:1222
   -      1     -    C    07        OR2                0    3    0    1  |ALU:10|:1240
   -      4     -    A    03        OR2                0    3    0    1  |ALU:10|:1258
   -      1     -    A    08        OR2                0    3    0    1  |ALU:10|:1276
   -      2     -    A    16        OR2                0    3    0    1  |ALU:10|:1294
   -      3     -    A    23        OR2                0    2    0    1  |ALU:10|:1312
   -      5     -    A    08       AND2    s   !       0    4    0    7  |ALU:10|~1330~1
   -      2     -    A    05        OR2                0    3    0    1  |ALU:10|:1330
   -      3     -    A    24       AND2                0    2    0    2  |ALU:10|:1348
   -      4     -    B    18        OR2    s           0    3    0    1  |ALU:10|~1366~1
   -      2     -    B    18        OR2                0    3    0    5  |ALU:10|:1366
   -      5     -    A    09        OR2    s           0    3    0    1  |ALU:10|~1384~1
   -      8     -    A    09        OR2                0    3    0    5  |ALU:10|:1384
   -      3     -    A    01        OR2    s           0    3    0    1  |ALU:10|~1402~1
   -      2     -    A    01        OR2                0    3    0    6  |ALU:10|:1402
   -      4     -    A    06        OR2    s           0    3    0    1  |ALU:10|~1420~1
   -      3     -    A    06        OR2                0    3    0    7  |ALU:10|:1420
   -      1     -    A    02        OR2    s           0    3    0    1  |ALU:10|~1438~1
   -      6     -    A    02        OR2                0    3    0    5  |ALU:10|:1438
   -      4     -    A    10        OR2    s           0    3    0    1  |ALU:10|~1456~1
   -      1     -    A    10        OR2                0    3    0    6  |ALU:10|:1456
   -      2     -    A    10        OR2    s           0    3    0    1  |ALU:10|~1474~1
   -      7     -    A    10        OR2                0    3    0    7  |ALU:10|:1474
   -      4     -    C    19       AND2    s   !       0    2    0   11  |ALU:10|~1492~1
   -      2     -    A    15        OR2    s           0    3    0    1  |ALU:10|~1492~2
   -      8     -    A    15        OR2                0    3    0    9  |ALU:10|:1492
   -      5     -    A    24       AND2                0    1    0    1  |ALU:10|:1510
   -      3     -    A    19        OR2                0    2    0    2  |ALU:10|:1528
   -      5     -    C    09        OR2                0    2    0    2  |ALU:10|:1546
   -      5     -    A    01        OR2                0    2    0    2  |ALU:10|:1564
   -      5     -    A    06        OR2                0    2    0    2  |ALU:10|:1582
   -      3     -    A    02        OR2                0    2    0    2  |ALU:10|:1600
   -      1     -    A    14        OR2                0    2    0    2  |ALU:10|:1618
   -      3     -    A    14        OR2                0    2    0    2  |ALU:10|:1636
   -      2     -    A    24        OR2                0    2    0    3  |ALU:10|:1654
   -      7     -    A    24        OR2                0    4    0    1  |ALU:10|:1669
   -      1     -    A    24        OR2                0    3    0    3  |ALU:10|:1672
   -      4     -    A    19        OR2                0    4    0    1  |ALU:10|:1684
   -      6     -    A    19        OR2                0    3    0    1  |ALU:10|:1687
   -      1     -    A    19        OR2                0    3    0    5  |ALU:10|:1690
   -      3     -    A    17        OR2                0    4    0    1  |ALU:10|:1705
   -      4     -    A    17        OR2                0    3    0    4  |ALU:10|:1708
   -      7     -    A    01        OR2                0    4    0    1  |ALU:10|:1723
   -      1     -    A    01        OR2                0    3    0    4  |ALU:10|:1726
   -      6     -    A    06        OR2                0    4    0    1  |ALU:10|:1738
   -      7     -    A    06        OR2                0    3    0    1  |ALU:10|:1741
   -      1     -    A    06        OR2                0    3    0    5  |ALU:10|:1744
   -      7     -    A    02        OR2                0    4    0    1  |ALU:10|:1759
   -      5     -    A    02        OR2                0    3    0    4  |ALU:10|:1762
   -      6     -    A    14        OR2                0    4    0    1  |ALU:10|:1777
   -      2     -    A    14        OR2                0    3    0    4  |ALU:10|:1780
   -      4     -    A    15        OR2                0    4    0    1  |ALU:10|:1792
   -      5     -    A    15        OR2                0    3    0    1  |ALU:10|:1795
   -      7     -    A    15        OR2                0    4    0    5  |ALU:10|:1798
   -      3     -    A    15        OR2                0    4    0    1  |ALU:10|:1813
   -      1     -    A    15        OR2                0    4    0    4  |ALU:10|:1816
   -      5     -    C    19        OR2                0    4    0    1  |ALU:10|:1825
   -      6     -    C    19        OR2                0    3    0    1  |ALU:10|:1828
   -      7     -    C    19        OR2                0    3    0    1  |ALU:10|:1831
   -      8     -    C    19        OR2                0    3    0    2  |ALU:10|:1834
   -      8     -    A    04        OR2                0    4    0    1  |ALU:10|:1843
   -      5     -    A    17        OR2                0    3    0    1  |ALU:10|:1846
   -      6     -    A    17        OR2                0    3    0    1  |ALU:10|:1849
   -      7     -    A    17        OR2                0    3    0    2  |ALU:10|:1852
   -      3     -    A    05        OR2                0    4    0    1  |ALU:10|:1861
   -      6     -    A    05        OR2                0    3    0    1  |ALU:10|:1864
   -      7     -    A    05        OR2                0    3    0    1  |ALU:10|:1867
   -      4     -    A    05        OR2                0    3    0    2  |ALU:10|:1870
   -      5     -    A    03        OR2                0    4    0    1  |ALU:10|:1879
   -      6     -    A    03        OR2                0    3    0    1  |ALU:10|:1882
   -      7     -    A    03        OR2                0    3    0    1  |ALU:10|:1885
   -      2     -    A    03        OR2                0    3    0    2  |ALU:10|:1888
   -      3     -    A    08        OR2                0    4    0    1  |ALU:10|:1897
   -      4     -    A    08        OR2                0    3    0    1  |ALU:10|:1900
   -      6     -    A    08        OR2                0    3    0    1  |ALU:10|:1903
   -      7     -    A    08        OR2                0    3    0    2  |ALU:10|:1906
   -      3     -    A    16        OR2                0    4    0    1  |ALU:10|:1915
   -      5     -    A    16        OR2                0    3    0    1  |ALU:10|:1918
   -      6     -    A    16        OR2                0    3    0    1  |ALU:10|:1921
   -      1     -    A    16        OR2                0    3    0    2  |ALU:10|:1924
   -      4     -    A    23        OR2                0    4    0    1  |ALU:10|:1933
   -      5     -    A    23        OR2                0    3    0    1  |ALU:10|:1936
   -      6     -    A    23        OR2                0    3    0    1  |ALU:10|:1939
   -      7     -    A    23        OR2                0    3    0    2  |ALU:10|:1942
   -      5     -    A    05        OR2                0    4    0    1  |ALU:10|:1951
   -      1     -    A    20        OR2                0    3    0    1  |ALU:10|:1954
   -      3     -    A    20        OR2                0    3    0    1  |ALU:10|:1957
   -      4     -    A    20        OR2                0    3    0    2  |ALU:10|:1960
   -      8     -    A    17        OR2    s           0    4    0    1  |ALU:10|~1978~1
   -      2     -    A    17        OR2                0    4    0    2  |ALU:10|:1978
   -      2     -    A    21        OR2    s           0    4    0    1  |ALU:10|~1996~1
   -      1     -    A    22       AND2    s           0    4    0    1  |ALU:10|~1996~2
   -      2     -    A    22       AND2    s           0    4    0    1  |ALU:10|~1996~3
   -      4     -    A    24        OR2    s           0    3    0    1  |ALU:10|~1996~4
   -      3     -    A    21        OR2                0    4    0    2  |ALU:10|:1996
   -      2     -    C    23       DFFE   +            0    2    0   18  |COUNTER:1|:3
   -      8     -    C    23       DFFE   +            0    2    0    1  |COUNTER:1|:5
   -      3     -    C    23       DFFE   +            0    2    0    8  |COUNTER:1|:7
   -      5     -    C    23       DFFE   +            0    1    0    3  |COUNTER:1|X1 (|COUNTER:1|:9)
   -      6     -    C    23       DFFE   +            0    0    0    4  |COUNTER:1|X0 (|COUNTER:1|:10)
   -      2     -    C    21       DFFE                0    2    0   12  |crom:2|aa:1|MMM:1|:5
   -      6     -    C    17       DFFE                0    4    0   11  |crom:2|aa:1|MMM:5|:5
   -      5     -    C    17       DFFE                0    4    0   11  |crom:2|aa:1|MMM:7|:5
   -      5     -    C    14       DFFE                0    2    0   12  |crom:2|aa:1|MMM:8|:5
   -      6     -    C    21        OR2        !       0    3    0    1  |crom:2|ADDR:5|:21
   -      4     -    C    14        OR2        !       0    3    0    1  |crom:2|ADDR:5|:42
   -      3     -    C    13       AND2                0    4    0    3  |crom:2|CONTROM:6|:1634
   -      3     -    C    17       AND2                0    4    0    2  |crom:2|CONTROM:6|:1650
   -      7     -    C    17        OR2        !       0    4    0    7  |crom:2|CONTROM:6|:1682
   -      8     -    C    21        OR2        !       0    4    0    7  |crom:2|CONTROM:6|:1826
   -      1     -    C    17        OR2        !       0    4    0    4  |crom:2|CONTROM:6|:1874
   -      8     -    C    17        OR2                0    4    0    3  |crom:2|CONTROM:6|:2216
   -      5     -    C    13        OR2                0    2    0    2  |crom:2|CONTROM:6|:2270
   -      1     -    C    21        OR2    s   !       0    4    0    7  |crom:2|CONTROM:6|~2417~1
   -      2     -    C    13        OR2    s           0    4    0    2  |crom:2|CONTROM:6|~2738~1
   -      7     -    C    23       DFFE                0    2    0    2  |crom:2|MCOMMAND:7|DATAOUT18 (|crom:2|MCOMMAND:7|:45)
   -      1     -    C    13       DFFE                0    4    0    4  |crom:2|MCOMMAND:7|DATAOUT15 (|crom:2|MCOMMAND:7|:48)
   -      3     -    C    21       DFFE                0    5    0    1  |crom:2|MCOMMAND:7|DATAOUT14 (|crom:2|MCOMMAND:7|:49)
   -      7     -    C    21       DFFE                0    4    0    8  |crom:2|MCOMMAND:7|DATAOUT13 (|crom:2|MCOMMAND:7|:50)
   -      1     -    C    15       DFFE                0    5    0    5  |crom:2|MCOMMAND:7|DATAOUT12 (|crom:2|MCOMMAND:7|:51)
   -      2     -    C    15       DFFE                0    5    0    5  |crom:2|MCOMMAND:7|DATAOUT11 (|crom:2|MCOMMAND:7|:52)
   -      8     -    C    15       DFFE                0    5    0    5  |crom:2|MCOMMAND:7|DATAOUT10 (|crom:2|MCOMMAND:7|:53)
   -      4     -    C    21       DFFE                0    4    0    8  |crom:2|MCOMMAND:7|DATAOUT9 (|crom:2|MCOMMAND:7|:54)
   -      7     -    C    14       DFFE                0    1    0   24  |crom:2|MCOMMAND:7|DATAOUT6 (|crom:2|MCOMMAND:7|:57)
   -      4     -    C    17       DFFE                0    5    0   14  |crom:2|MCOMMAND:7|DATAOUT4 (|crom:2|MCOMMAND:7|:59)
   -      6     -    C    13       DFFE                0    5    0    1  |crom:2|MCOMMAND:7|DATAOUT3 (|crom:2|MCOMMAND:7|:60)
   -      2     -    C    17       DFFE                0    5    0    3  |crom:2|MCOMMAND:7|DATAOUT2 (|crom:2|MCOMMAND:7|:61)
   -      3     -    C    14       DFFE                0    3    0    1  |crom:2|MCOMMAND:7|DATAOUT1 (|crom:2|MCOMMAND:7|:62)
   -      5     -    C    21       DFFE                0    4    0    1  |crom:2|MCOMMAND:7|DATAOUT0 (|crom:2|MCOMMAND:7|:63)
   -      1     -    C    23       AND2                0    2    0    8  |crom:2|MCOMMAND:7|:874
   -      4     -    C    23       AND2                0    2    0    6  |crom:2|MCOMMAND:7|:922
   -      4     -    A    21       AND2                0    2    0    2  |crom:2|MCOMMAND:7|:970
   -      2     -    C    14        OR2                0    2    0    2  |FEN2:16|:103
   -      4     -    B    02        OR2                0    2    0    2  |FEN2:16|:109
   -      2     -    B    10        OR2                0    2    0    2  |FEN2:16|:115
   -      5     -    B    05        OR2                0    2    0    2  |FEN2:16|:121
   -      1     -    B    02        OR2                0    2    0    2  |FEN2:16|:127
   -      5     -    A    18        OR2                0    2    0    2  |FEN2:16|:133
   -      6     -    B    15        OR2                0    2    0    1  |FEN2:16|:139
   -      8     -    B    13        OR2                0    2    0    1  |FEN2:16|:145
   -      6     -    C    14        OR2                0    2    1    0  |FEN2:16|:151
   -      8     -    C    16        OR2                0    2    1    0  |FEN2:16|:157
   -      4     -    B    10        OR2                0    2    1    0  |FEN2:16|:163
   -      1     -    B    05        OR2                0    2    1    0  |FEN2:16|:169
   -      8     -    A    08        OR2                0    2    1    0  |FEN2:16|:175
   -      2     -    A    18        OR2                0    2    1    0  |FEN2:16|:181
   -      7     -    B    15        OR2                0    2    1    0  |FEN2:16|:187
   -      5     -    B    13        OR2                0    2    1    0  |FEN2:16|:193
   -      5     -    B    20       DFFE                0    2    1    1  |IR:27|:24
   -      6     -    B    20       DFFE                0    4    1   21  |IR:27|:30
   -      2     -    B    20       DFFE                0    3    1   21  |IR:27|:32
   -      3     -    B    20       DFFE                0    4    1    1  |IR:27|:44
   -      8     -    B    20       DFFE                0    2    1    1  |IR:27|:46
   -      7     -    B    20       DFFE                0    3    1    1  |IR:27|:48
   -      8     -    C    14       DFFE                1    3    0    6  |LS273:4|:10
   -      8     -    B    02       DFFE                1    3    0    8  |LS273:4|:12
   -      2     -    B    02       DFFE                1    3    0   11  |LS273:4|:14
   -      4     -    B    05       DFFE                1    3    0   13  |LS273:4|:16
   -      7     -    B    02       DFFE                1    3    0   14  |LS273:4|:18
   -      4     -    A    18       DFFE                1    3    0   14  |LS273:4|:20
   -      5     -    B    22       DFFE                0    2    0   17  |LS273:4|:22
   -      6     -    B    22       DFFE                0    2    0   16  |LS273:4|:24
   -      1     -    B    22       DFFE                0    2    0    1  |LS273:5|:10
   -      5     -    B    17       DFFE                0    2    0    1  |LS273:5|:12
   -      8     -    B    17       DFFE                0    2    0    1  |LS273:5|:14
   -      7     -    B    22       DFFE                0    2    0    1  |LS273:5|:16
   -      4     -    B    22       DFFE                0    2    0    1  |LS273:5|:18
   -      3     -    B    22       DFFE                0    2    0    1  |LS273:5|:20
   -      2     -    B    22       DFFE                0    2    0    1  |LS273:5|:22
   -      8     -    B    22       DFFE                0    2    0    1  |LS273:5|:24
   -      1     -    B    14       DFFE                0    2    0    1  |LS273:6|:10
   -      2     -    B    03       DFFE                0    2    0    1  |LS273:6|:12
   -      1     -    B    10       DFFE                0    2    0    1  |LS273:6|:14
   -      2     -    B    11       DFFE                0    2    0    1  |LS273:6|:16
   -      2     -    B    01       DFFE                0    2    0    1  |LS273:6|:18
   -      2     -    B    19       DFFE                0    2    0    1  |LS273:6|:20
   -      2     -    B    15       DFFE                0    2    0    1  |LS273:6|:22
   -      2     -    B    13       DFFE                0    2    0    1  |LS273:6|:24
   -      3     -    B    14       DFFE                0    2    0    1  |LS273:7|:10
   -      3     -    B    03       DFFE                0    2    0    1  |LS273:7|:12
   -      3     -    B    10       DFFE                0    2    0    1  |LS273:7|:14
   -      3     -    B    11       DFFE                0    2    0    1  |LS273:7|:16
   -      5     -    B    01       DFFE                0    2    0    1  |LS273:7|:18
   -      3     -    B    19       DFFE                0    2    0    1  |LS273:7|:20
   -      3     -    B    15       DFFE                0    2    0    1  |LS273:7|:22
   -      3     -    B    13       DFFE                0    2    0    1  |LS273:7|:24
   -      3     -    C    19        OR2                0    4    0    2  |MUX3_2:34|:213
   -      1     -    A    17        OR2                0    4    0    2  |MUX3_2:34|:225
   -      7     -    B    10        OR2                0    4    0    2  |MUX3_2:34|:237
   -      3     -    B    05        OR2                0    4    0    2  |MUX3_2:34|:249
   -      2     -    A    08        OR2                0    4    0    2  |MUX3_2:34|:261
   -      3     -    A    13        OR2                0    4    0    1  |MUX3_2:34|:270
   -      1     -    A    18        OR2                0    3    0    2  |MUX3_2:34|:273
   -      6     -    A    13        OR2                0    4    0    1  |MUX3_2:34|:282
   -      1     -    A    23        OR2                0    3    0    2  |MUX3_2:34|:285
   -      8     -    A    13        OR2                0    4    0    1  |MUX3_2:34|:294
   -      2     -    A    20        OR2                0    3    0    2  |MUX3_2:34|:297
   -      1     -    C    14        OR2                1    2    0    4  |MUX3:37|:183
   -      6     -    B    02        OR2                1    2    0    4  |MUX3:37|:192
   -      3     -    B    02        OR2                1    2    0    4  |MUX3:37|:201
   -      2     -    B    05        OR2                1    2    0    4  |MUX3:37|:210
   -      5     -    B    02        OR2                1    2    0    4  |MUX3:37|:219
   -      3     -    A    18        OR2                1    2    0    4  |MUX3:37|:228
   -      8     -    B    15        OR2                1    2    0    5  |MUX3:37|:237
   -      6     -    B    13        OR2                1    2    0    5  |MUX3:37|:246
   -      3     -    B    01       AND2                0    2    0    8  |MUX4:9|:94
   -      5     -    B    14       AND2                0    3    0    1  |MUX4:9|:247
   -      4     -    B    14        OR2                0    4    0    1  |MUX4:9|:248
   -      2     -    B    14        OR2                0    4    0    4  |MUX4:9|:252
   -      5     -    B    03       AND2                0    3    0    1  |MUX4:9|:262
   -      4     -    B    03        OR2                0    4    0    1  |MUX4:9|:263
   -      1     -    B    03        OR2                0    4    0    6  |MUX4:9|:264
   -      6     -    B    10       AND2                0    3    0    1  |MUX4:9|:274
   -      5     -    B    10        OR2                0    4    0    1  |MUX4:9|:275
   -      8     -    B    10        OR2                0    4    0    7  |MUX4:9|:276
   -      5     -    B    11       AND2                0    3    0    1  |MUX4:9|:286
   -      4     -    B    11        OR2                0    4    0    1  |MUX4:9|:287
   -      1     -    B    11        OR2                0    4    0   10  |MUX4:9|:288
   -      7     -    B    01       AND2                0    3    0    1  |MUX4:9|:298
   -      6     -    B    01        OR2                0    4    0    1  |MUX4:9|:299
   -      4     -    B    01        OR2                0    4    0   11  |MUX4:9|:300
   -      5     -    B    19       AND2                0    3    0    1  |MUX4:9|:310
   -      4     -    B    19        OR2                0    4    0    1  |MUX4:9|:311
   -      1     -    B    19        OR2                0    4    0   14  |MUX4:9|:312
   -      5     -    B    15       AND2                0    3    0    1  |MUX4:9|:322
   -      4     -    B    15        OR2                0    4    0    1  |MUX4:9|:323
   -      1     -    B    15        OR2                0    4    0   19  |MUX4:9|:324
   -      7     -    B    13       AND2                0    3    0    1  |MUX4:9|:334
   -      4     -    B    13        OR2                0    4    0    1  |MUX4:9|:335
   -      1     -    B    13        OR2                0    4    0   20  |MUX4:9|:336
   -      7     -    B    23       AND2                0    2    0    1  |PC:12|LPM_ADD_SUB:132|addcore:adder|:121
   -      3     -    B    23       AND2                0    3    0    2  |PC:12|LPM_ADD_SUB:132|addcore:adder|:125
   -      4     -    B    23       AND2                0    2    0    2  |PC:12|LPM_ADD_SUB:132|addcore:adder|:129
   -      2     -    B    23       AND2                0    2    0    3  |PC:12|LPM_ADD_SUB:132|addcore:adder|:133
   -      1     -    B    17       AND2                0    2    0    1  |PC:12|LPM_ADD_SUB:132|addcore:adder|:137
   -      4     -    B    17       AND2                0    3    0    1  |PC:12|LPM_ADD_SUB:132|addcore:adder|:141
   -      6     -    B    17       DFFE                0    4    0    1  |PC:12|QOUT7 (|PC:12|:20)
   -      3     -    B    17       DFFE                0    4    0    2  |PC:12|QOUT6 (|PC:12|:21)
   -      7     -    B    17       DFFE                0    4    0    3  |PC:12|QOUT5 (|PC:12|:22)
   -      5     -    B    23       DFFE                0    4    0    2  |PC:12|QOUT4 (|PC:12|:23)
   -      6     -    B    23       DFFE                0    4    0    2  |PC:12|QOUT3 (|PC:12|:24)
   -      8     -    B    23       DFFE                0    4    0    2  |PC:12|QOUT2 (|PC:12|:25)
   -      1     -    B    20       DFFE                0    4    0    5  |PC:12|QOUT1 (|PC:12|:26)
   -      4     -    B    20       DFFE                0    3    0    6  |PC:12|QOUT0 (|PC:12|:27)
   -      1     -    A    21       DFFE                0    2    1    1  |PSW:11|:4
   -      8     -    A    21       DFFE                0    2    1    0  |PSW:11|:6
   -      2     -    B    17       AND2    s           0    4    0    1  |ROM:14|~59~1
   -      1     -    B    23       AND2    s           0    4    0    6  |ROM:14|~59~2
   -      6     -    B    18       AND2                0    4    0    8  :17
   -      1     -    B    18       AND2                0    4    0    8  :18
   -      3     -    B    18       AND2                0    4    0    8  :19
   -      5     -    B    18       AND2                0    4    0    8  :20


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
p = Packed register


Device-Specific Information:c:\users\administrator\onedrive - mytccd.edu\experimentreport\computerorganization\curriculumdesign\dingel-cpu\top.rpt
top

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:      58/ 96( 60%)     8/ 48( 16%)    20/ 48( 41%)    0/16(  0%)      7/16( 43%)     0/16(  0%)
B:      46/ 96( 47%)     4/ 48(  8%)    14/ 48( 29%)    3/16( 18%)      6/16( 37%)     0/16(  0%)
C:      57/ 96( 59%)     6/ 48( 12%)    17/ 48( 35%)    1/16(  6%)      3/16( 18%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
02:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
03:      2/24(  8%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
04:      4/24( 16%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
06:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      5/24( 20%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      1/24(  4%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
13:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      5/24( 20%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      4/24( 16%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
17:      5/24( 20%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
18:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      4/24( 16%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
20:      4/24( 16%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
21:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      4/24( 16%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      4/24( 16%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:c:\users\administrator\onedrive - mytccd.edu\experimentreport\computerorganization\curriculumdesign\dingel-cpu\top.rpt
top

** CLOCK SIGNALS **

Type     Fan-out       Name
DFF         18         |COUNTER:1|:3
LCELL        8         |crom:2|MCOMMAND:7|:874
LCELL        8         :17
LCELL        8         :18
LCELL        8         :19
LCELL        8         :20
LCELL        6         |crom:2|MCOMMAND:7|:922
INPUT        5         CLK
LCELL        2         |crom:2|MCOMMAND:7|:970


Device-Specific Information:c:\users\administrator\onedrive - mytccd.edu\experimentreport\computerorganization\curriculumdesign\dingel-cpu\top.rpt
top

** CLEAR SIGNALS **

Type     Fan-out       Name
INPUT       17         CLR


Device-Specific Information:c:\users\administrator\onedrive - mytccd.edu\experimentreport\computerorganization\curriculumdesign\dingel-cpu\top.rpt
top

** EQUATIONS **

CLK      : INPUT;
CLR      : INPUT;
INBUS0   : INPUT;
INBUS1   : INPUT;
INBUS2   : INPUT;
INBUS3   : INPUT;
INBUS4   : INPUT;
INBUS5   : INPUT;
INBUS6   : INPUT;
INBUS7   : INPUT;

-- Node name is 'CF' 
-- Equation name is 'CF', type is output 
CF       =  _LC1_A21;

-- Node name is 'IR0' 
-- Equation name is 'IR0', type is output 
IR0      =  _LC7_B20;

-- Node name is 'IR1' 
-- Equation name is 'IR1', type is output 
IR1      =  _LC8_B20;

-- Node name is 'IR2' 
-- Equation name is 'IR2', type is output 
IR2      =  _LC3_B20;

-- Node name is 'IR3' 
-- Equation name is 'IR3', type is output 
IR3      =  GND;

-- Node name is 'IR4' 
-- Equation name is 'IR4', type is output 
IR4      =  GND;

-- Node name is 'IR5' 
-- Equation name is 'IR5', type is output 
IR5      =  GND;

-- Node name is 'IR6' 
-- Equation name is 'IR6', type is output 
IR6      =  GND;

-- Node name is 'IR7' 
-- Equation name is 'IR7', type is output 
IR7      =  GND;

-- Node name is 'IR8' 
-- Equation name is 'IR8', type is output 
IR8      =  _LC2_B20;

-- Node name is 'IR9' 
-- Equation name is 'IR9', type is output 
IR9      =  _LC6_B20;

-- Node name is 'IR10' 
-- Equation name is 'IR10', type is output 
IR10     =  GND;

-- Node name is 'IR11' 
-- Equation name is 'IR11', type is output 
IR11     =  GND;

-- Node name is 'IR12' 
-- Equation name is 'IR12', type is output 
IR12     =  _LC5_B20;

-- Node name is 'IR13' 
-- Equation name is 'IR13', type is output 
IR13     =  GND;

-- Node name is 'IR14' 
-- Equation name is 'IR14', type is output 
IR14     =  GND;

-- Node name is 'IR15' 
-- Equation name is 'IR15', type is output 
IR15     =  GND;

-- Node name is 'OUTBUS0' 
-- Equation name is 'OUTBUS0', type is output 
OUTBUS0  =  _LC5_B13;

-- Node name is 'OUTBUS1' 
-- Equation name is 'OUTBUS1', type is output 
OUTBUS1  =  _LC7_B15;

-- Node name is 'OUTBUS2' 
-- Equation name is 'OUTBUS2', type is output 
OUTBUS2  =  _LC2_A18;

-- Node name is 'OUTBUS3' 
-- Equation name is 'OUTBUS3', type is output 
OUTBUS3  =  _LC8_A8;

-- Node name is 'OUTBUS4' 
-- Equation name is 'OUTBUS4', type is output 
OUTBUS4  =  _LC1_B5;

-- Node name is 'OUTBUS5' 
-- Equation name is 'OUTBUS5', type is output 
OUTBUS5  =  _LC4_B10;

-- Node name is 'OUTBUS6' 
-- Equation name is 'OUTBUS6', type is output 
OUTBUS6  =  _LC8_C16;

-- Node name is 'OUTBUS7' 
-- Equation name is 'OUTBUS7', type is output 
OUTBUS7  =  _LC6_C14;

-- Node name is 'ZF' 
-- Equation name is 'ZF', type is output 
ZF       =  _LC8_A21;

-- Node name is '|ALU:10|LPM_ADD_SUB:413|addcore:adder|pcarry1' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC7_A14', type is buried 
_LC7_A14 = LCELL( _EQ001);
  _EQ001 =  _LC3_A14 &  _LC7_A10
         #  _LC2_A24 &  _LC3_A14 &  _LC8_A15
         #  _LC2_A24 &  _LC7_A10 &  _LC8_A15;

-- Node name is '|ALU:10|LPM_ADD_SUB:413|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC5_A14', type is buried 
_LC5_A14 = LCELL( _EQ002);
  _EQ002 =  _LC1_A14 &  _LC7_A14
         #  _LC1_A10 &  _LC7_A14
         #  _LC1_A10 &  _LC1_A14;

-- Node name is '|ALU:10|LPM_ADD_SUB:413|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_A2', type is buried 
_LC2_A2  = LCELL( _EQ003);
  _EQ003 =  _LC3_A2 &  _LC5_A14
         #  _LC5_A14 &  _LC6_A2
         #  _LC3_A2 &  _LC6_A2;

-- Node name is '|ALU:10|LPM_ADD_SUB:413|addcore:adder|pcarry4' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_A6', type is buried 
_LC2_A6  = LCELL( _EQ004);
  _EQ004 =  _LC2_A2 &  _LC5_A6
         #  _LC2_A2 &  _LC3_A6
         #  _LC3_A6 &  _LC5_A6;

-- Node name is '|ALU:10|LPM_ADD_SUB:413|addcore:adder|pcarry5' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_A1', type is buried 
_LC4_A1  = LCELL( _EQ005);
  _EQ005 =  _LC2_A6 &  _LC5_A1
         #  _LC2_A1 &  _LC2_A6
         #  _LC2_A1 &  _LC5_A1;

-- Node name is '|ALU:10|LPM_ADD_SUB:413|addcore:adder|pcarry6' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC7_A19', type is buried 
_LC7_A19 = LCELL( _EQ006);
  _EQ006 =  _LC4_A1 &  _LC5_C9
         #  _LC4_A1 &  _LC8_A9
         #  _LC5_C9 &  _LC8_A9;

-- Node name is '|ALU:10|LPM_ADD_SUB:413|addcore:adder|pcarry7' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_A19', type is buried 
_LC2_A19 = LCELL( _EQ007);
  _EQ007 =  _LC3_A19 &  _LC7_A19
         #  _LC2_B18 &  _LC7_A19
         #  _LC2_B18 &  _LC3_A19;

-- Node name is '|ALU:10|LPM_ADD_SUB:413|addcore:adder|~115~1' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC6_A15', type is buried 
-- synthesized logic cell 
_LC6_A15 = LCELL( _EQ008);
  _EQ008 =  _LC2_A24 & !_LC7_A10 &  _LC8_A15
         #  _LC7_A10 & !_LC8_A15
         # !_LC2_A24 &  _LC7_A10;

-- Node name is '|ALU:10|LPM_ADD_SUB:413|addcore:adder|:116' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC8_A14', type is buried 
_LC8_A14 = LCELL( _EQ009);
  _EQ009 =  _LC1_A10 &  _LC1_A14 &  _LC7_A14
         # !_LC1_A10 & !_LC1_A14 &  _LC7_A14
         # !_LC1_A10 &  _LC1_A14 & !_LC7_A14
         #  _LC1_A10 & !_LC1_A14 & !_LC7_A14;

-- Node name is '|ALU:10|LPM_ADD_SUB:413|addcore:adder|:117' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC8_A2', type is buried 
_LC8_A2  = LCELL( _EQ010);
  _EQ010 =  _LC3_A2 &  _LC5_A14 &  _LC6_A2
         # !_LC3_A2 &  _LC5_A14 & !_LC6_A2
         #  _LC3_A2 & !_LC5_A14 & !_LC6_A2
         # !_LC3_A2 & !_LC5_A14 &  _LC6_A2;

-- Node name is '|ALU:10|LPM_ADD_SUB:413|addcore:adder|:118' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC8_A6', type is buried 
_LC8_A6  = LCELL( _EQ011);
  _EQ011 =  _LC2_A2 &  _LC3_A6 &  _LC5_A6
         #  _LC2_A2 & !_LC3_A6 & !_LC5_A6
         # !_LC2_A2 & !_LC3_A6 &  _LC5_A6
         # !_LC2_A2 &  _LC3_A6 & !_LC5_A6;

-- Node name is '|ALU:10|LPM_ADD_SUB:413|addcore:adder|:119' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC8_A1', type is buried 
_LC8_A1  = LCELL( _EQ012);
  _EQ012 =  _LC2_A1 &  _LC2_A6 &  _LC5_A1
         # !_LC2_A1 &  _LC2_A6 & !_LC5_A1
         # !_LC2_A1 & !_LC2_A6 &  _LC5_A1
         #  _LC2_A1 & !_LC2_A6 & !_LC5_A1;

-- Node name is '|ALU:10|LPM_ADD_SUB:413|addcore:adder|:120' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC5_A19', type is buried 
_LC5_A19 = LCELL( _EQ013);
  _EQ013 =  _LC4_A1 &  _LC5_C9 &  _LC8_A9
         #  _LC4_A1 & !_LC5_C9 & !_LC8_A9
         # !_LC4_A1 &  _LC5_C9 & !_LC8_A9
         # !_LC4_A1 & !_LC5_C9 &  _LC8_A9;

-- Node name is '|ALU:10|LPM_ADD_SUB:413|addcore:adder|:121' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC8_A19', type is buried 
_LC8_A19 = LCELL( _EQ014);
  _EQ014 =  _LC2_B18 &  _LC3_A19 &  _LC7_A19
         # !_LC2_B18 & !_LC3_A19 &  _LC7_A19
         # !_LC2_B18 &  _LC3_A19 & !_LC7_A19
         #  _LC2_B18 & !_LC3_A19 & !_LC7_A19;

-- Node name is '|ALU:10|LPM_ADD_SUB:413|addcore:adder|:122' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC8_A24', type is buried 
_LC8_A24 = LCELL( _EQ015);
  _EQ015 =  _LC2_A19 &  _LC3_A24 &  _LC5_A24
         #  _LC2_A19 & !_LC3_A24 & !_LC5_A24
         # !_LC2_A19 & !_LC3_A24 &  _LC5_A24
         # !_LC2_A19 &  _LC3_A24 & !_LC5_A24;

-- Node name is '|ALU:10|LPM_ADD_SUB:721|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_A10', type is buried 
_LC3_A10 = LCELL( _EQ016);
  _EQ016 =  _LC8_A15
         #  _LC7_A10
         #  _LC1_A10
         #  _LC6_A2;

-- Node name is '|ALU:10|LPM_ADD_SUB:721|addcore:adder|pcarry6' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_A9', type is buried 
_LC4_A9  = LCELL( _EQ017);
  _EQ017 =  _LC3_A10
         #  _LC3_A6
         #  _LC2_A1
         #  _LC8_A9;

-- Node name is '|ALU:10|LPM_ADD_SUB:721|addcore:adder|:108' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC4_A14', type is buried 
_LC4_A14 = LCELL( _EQ018);
  _EQ018 = !_LC1_A10 &  _LC8_A15
         # !_LC1_A10 &  _LC7_A10
         #  _LC1_A10 & !_LC7_A10 & !_LC8_A15;

-- Node name is '|ALU:10|LPM_ADD_SUB:721|addcore:adder|:109' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC4_A2', type is buried 
_LC4_A2  = LCELL( _EQ019);
  _EQ019 = !_LC6_A2 &  _LC8_A15
         # !_LC6_A2 &  _LC7_A10
         #  _LC1_A10 & !_LC6_A2
         # !_LC1_A10 &  _LC6_A2 & !_LC7_A10 & !_LC8_A15;

-- Node name is '|ALU:10|LPM_ADD_SUB:721|addcore:adder|:111' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC6_A1', type is buried 
_LC6_A1  = LCELL( _EQ020);
  _EQ020 = !_LC2_A1 &  _LC3_A10
         # !_LC2_A1 &  _LC3_A6
         #  _LC2_A1 & !_LC3_A6 & !_LC3_A10;

-- Node name is '|ALU:10|LPM_ADD_SUB:721|addcore:adder|:112' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC6_A9', type is buried 
_LC6_A9  = LCELL( _EQ021);
  _EQ021 =  _LC3_A10 & !_LC8_A9
         #  _LC3_A6 & !_LC8_A9
         #  _LC2_A1 & !_LC8_A9
         # !_LC2_A1 & !_LC3_A6 & !_LC3_A10 &  _LC8_A9;

-- Node name is '|ALU:10|LPM_ADD_SUB:721|addcore:adder|:114' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC6_A24', type is buried 
_LC6_A24 = LCELL( _EQ022);
  _EQ022 = !_LC3_A24 &  _LC4_A9
         #  _LC2_B18 & !_LC3_A24
         # !_LC2_B18 &  _LC3_A24 & !_LC4_A9;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|:127' from file "csa_cell.tdf" line 22, column 26
-- Equation name is '_LC3_C7', type is buried 
_LC3_C7  = LCELL( _EQ023);
  _EQ023 =  _LC5_C3 & !_LC6_C1 &  _LC6_C3 &  _LC6_C11
         #  _LC5_C3 &  _LC6_C1 &  _LC6_C3 & !_LC6_C11
         #  _LC5_C3 &  _LC6_C1 & !_LC6_C3 &  _LC6_C11
         #  _LC5_C3 & !_LC6_C1 & !_LC6_C3 & !_LC6_C11
         # !_LC5_C3 &  _LC6_C1 &  _LC6_C3 &  _LC6_C11
         # !_LC5_C3 & !_LC6_C1 &  _LC6_C3 & !_LC6_C11
         # !_LC5_C3 & !_LC6_C1 & !_LC6_C3 &  _LC6_C11
         # !_LC5_C3 &  _LC6_C1 & !_LC6_C3 & !_LC6_C11;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|:128' from file "csa_cell.tdf" line 22, column 26
-- Equation name is '_LC5_C7', type is buried 
_LC5_C7  = LCELL( _EQ024);
  _EQ024 =  _LC4_C7 & !_LC8_C11
         # !_LC4_C7 &  _LC8_C11;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|:164' from file "csa_cell.tdf" line 23, column 27
-- Equation name is '_LC1_A3', type is buried 
_LC1_A3  = LCELL( _EQ025);
  _EQ025 =  _LC1_C3 &  _LC3_C3 &  _LC4_C3 &  _LC8_A23;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|:165' from file "csa_cell.tdf" line 23, column 27
-- Equation name is '_LC6_C7', type is buried 
_LC6_C7  = LCELL( _EQ026);
  _EQ026 =  _LC5_C3 & !_LC6_C1 & !_LC6_C3 &  _LC6_C11
         #  _LC5_C3 &  _LC6_C1 & !_LC6_C3 & !_LC6_C11
         #  _LC5_C3 &  _LC6_C1 &  _LC6_C3 &  _LC6_C11
         #  _LC5_C3 & !_LC6_C1 &  _LC6_C3 & !_LC6_C11;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|:121' from file "csa_cell.tdf" line 22, column 26
-- Equation name is '_LC1_C3', type is buried 
_LC1_C3  = LCELL( _EQ027);
  _EQ027 =  _LC2_C6 & !_LC3_C6 &  _LC7_C1 &  _LC7_C3
         # !_LC2_C6 &  _LC3_C6 &  _LC7_C1 &  _LC7_C3
         # !_LC2_C6 & !_LC3_C6 & !_LC7_C1 &  _LC7_C3
         #  _LC2_C6 &  _LC3_C6 & !_LC7_C1 &  _LC7_C3
         # !_LC2_C6 & !_LC3_C6 &  _LC7_C1 & !_LC7_C3
         #  _LC2_C6 &  _LC3_C6 &  _LC7_C1 & !_LC7_C3
         #  _LC2_C6 & !_LC3_C6 & !_LC7_C1 & !_LC7_C3
         # !_LC2_C6 &  _LC3_C6 & !_LC7_C1 & !_LC7_C3;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|:141' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC8_C11', type is buried 
_LC8_C11 = LCELL( _EQ028);
  _EQ028 =  _LC2_C11 &  _LC4_C11 &  _LC6_C9
         # !_LC2_C11 &  _LC4_C11 & !_LC6_C9
         # !_LC2_C11 & !_LC4_C11 &  _LC6_C9
         #  _LC2_C11 & !_LC4_C11 & !_LC6_C9;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|:156' from file "csa_cell.tdf" line 23, column 27
-- Equation name is '_LC3_A3', type is buried 
_LC3_A3  = LCELL( _EQ029);
  _EQ029 =  _LC3_C3 &  _LC4_C3 &  _LC8_A23;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|:157' from file "csa_cell.tdf" line 23, column 27
-- Equation name is '_LC5_C3', type is buried 
_LC5_C3  = LCELL( _EQ030);
  _EQ030 =  _LC2_C6 & !_LC3_C6 & !_LC7_C1 &  _LC7_C3
         # !_LC2_C6 &  _LC3_C6 & !_LC7_C1 &  _LC7_C3
         # !_LC2_C6 & !_LC3_C6 &  _LC7_C1 &  _LC7_C3
         #  _LC2_C6 &  _LC3_C6 &  _LC7_C1 &  _LC7_C3;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|:302' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC4_C7', type is buried 
_LC4_C7  = LCELL( _EQ031);
  _EQ031 =  _LC6_C3 &  _LC6_C11
         #  _LC6_C1 &  _LC6_C11 & !_LC8_C3
         #  _LC6_C1 & !_LC6_C11 &  _LC8_C3;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|:303' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC5_C11', type is buried 
_LC5_C11 = LCELL( _EQ032);
  _EQ032 =  _LC4_C11 &  _LC6_C9
         #  _LC2_C11 &  _LC6_C9
         #  _LC2_C11 &  _LC4_C11;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|:132' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC4_C3', type is buried 
_LC4_C3  = LCELL( _EQ033);
  _EQ033 =  _LC2_C3 &  _LC4_B1 &  _LC5_C6 &  _LC6_B22
         # !_LC2_C3 &  _LC4_B1 & !_LC5_C6 &  _LC6_B22
         #  _LC2_C3 & !_LC5_C6 & !_LC6_B22
         #  _LC2_C3 & !_LC4_B1 & !_LC5_C6
         # !_LC2_C3 &  _LC5_C6 & !_LC6_B22
         # !_LC2_C3 & !_LC4_B1 &  _LC5_C6;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|:134' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC6_C11', type is buried 
_LC6_C11 = LCELL( _EQ034);
  _EQ034 =  _LC1_C11 &  _LC4_C10 & !_LC5_C1 &  _LC6_C10
         # !_LC1_C11 &  _LC4_C10 &  _LC5_C1 &  _LC6_C10
         #  _LC1_C11 & !_LC4_C10 & !_LC5_C1 & !_LC6_C10
         # !_LC1_C11 & !_LC4_C10 &  _LC5_C1 & !_LC6_C10
         #  _LC1_C11 &  _LC4_C10 &  _LC5_C1 & !_LC6_C10
         # !_LC1_C11 &  _LC4_C10 & !_LC5_C1 & !_LC6_C10
         #  _LC1_C11 & !_LC4_C10 &  _LC5_C1 &  _LC6_C10
         # !_LC1_C11 & !_LC4_C10 & !_LC5_C1 &  _LC6_C10;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|:135' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC2_C11', type is buried 
_LC2_C11 = LCELL( _EQ035);
  _EQ035 =  _LC2_C5 &  _LC3_C10 &  _LC8_C5
         # !_LC2_C5 &  _LC3_C10 & !_LC8_C5
         # !_LC2_C5 & !_LC3_C10 &  _LC8_C5
         #  _LC2_C5 & !_LC3_C10 & !_LC8_C5;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|:148' from file "csa_cell.tdf" line 23, column 27
-- Equation name is '_LC8_A3', type is buried 
_LC8_A3  = LCELL( _EQ036);
  _EQ036 =  _LC3_C3 &  _LC8_A23;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|:150' from file "csa_cell.tdf" line 23, column 27
-- Equation name is '_LC8_C3', type is buried 
!_LC8_C3 = _LC8_C3~NOT;
_LC8_C3~NOT = LCELL( _EQ037);
  _EQ037 = !_LC3_C6
         # !_LC2_C6;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|:285' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC7_C3', type is buried 
_LC7_C3  = LCELL( _EQ038);
  _EQ038 =  _LC2_C3 &  _LC5_C6
         #  _LC2_C3 &  _LC4_B1 &  _LC6_B22
         #  _LC4_B1 &  _LC5_C6 &  _LC6_B22;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|:286' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC6_C3', type is buried 
_LC6_C3  = LCELL( _EQ039);
  _EQ039 =  _LC2_C6 &  _LC3_C6
         #  _LC2_C6 &  _LC7_C1
         #  _LC3_C6 &  _LC7_C1;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|:287' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC4_C11', type is buried 
_LC4_C11 = LCELL( _EQ040);
  _EQ040 =  _LC4_C10 &  _LC6_C10
         #  _LC1_C11 &  _LC4_C10 & !_LC5_C1
         # !_LC1_C11 &  _LC4_C10 &  _LC5_C1
         #  _LC1_C11 & !_LC5_C1 &  _LC6_C10
         # !_LC1_C11 &  _LC5_C1 &  _LC6_C10;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|:288' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC7_C11', type is buried 
_LC7_C11 = LCELL( _EQ041);
  _EQ041 =  _LC3_C10 &  _LC8_C5
         #  _LC2_C5 &  _LC8_C5
         #  _LC2_C5 &  _LC3_C10;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder1|:118' from file "csa_cell.tdf" line 22, column 26
-- Equation name is '_LC6_C9', type is buried 
_LC6_C9  = LCELL( _EQ042);
  _EQ042 =  _LC3_C1 & !_LC6_B22
         # !_LC1_B3 &  _LC3_C1
         #  _LC1_B3 & !_LC3_C1 &  _LC6_B22;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|:108' from file "csa_cell.tdf" line 22, column 26
-- Equation name is '_LC2_A23', type is buried 
_LC2_A23 = LCELL( _EQ043);
  _EQ043 =  _LC1_B13 &  _LC5_B22 & !_LC6_B22
         #  _LC1_B13 & !_LC1_B15 &  _LC5_B22
         #  _LC1_B15 & !_LC5_B22 &  _LC6_B22
         # !_LC1_B13 &  _LC1_B15 &  _LC6_B22;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|:125' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC3_C3', type is buried 
_LC3_C3  = LCELL( _EQ044);
  _EQ044 =  _LC1_A5 &  _LC1_A7 &  _LC1_B19 &  _LC6_B22
         # !_LC1_A5 & !_LC1_A7 &  _LC1_B19 &  _LC6_B22
         # !_LC1_A5 &  _LC1_A7 & !_LC6_B22
         # !_LC1_A5 &  _LC1_A7 & !_LC1_B19
         #  _LC1_A5 & !_LC1_A7 & !_LC6_B22
         #  _LC1_A5 & !_LC1_A7 & !_LC1_B19;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|~126~1' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC1_C6', type is buried 
-- synthesized logic cell 
_LC1_C6  = LCELL( _EQ045);
  _EQ045 =  _LC1_B13 & !_LC4_A18 &  _LC7_B2
         #  _LC1_B13 & !_LC1_B15 &  _LC7_B2
         #  _LC1_B15 &  _LC4_A18 & !_LC7_B2
         # !_LC1_B13 &  _LC1_B15 &  _LC4_A18;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|:126' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC5_C6', type is buried 
_LC5_C6  = LCELL( _EQ046);
  _EQ046 =  _LC1_B19 & !_LC1_C6 &  _LC5_B22
         #  _LC1_C6 & !_LC5_B22
         # !_LC1_B19 &  _LC1_C6;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|:127' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC2_C6', type is buried 
_LC2_C6  = LCELL( _EQ047);
  _EQ047 =  _LC1_B19 &  _LC4_A18 &  _LC4_C6 &  _LC6_C6
         # !_LC4_A18 & !_LC4_C6 &  _LC6_C6
         # !_LC1_B19 & !_LC4_C6 &  _LC6_C6
         # !_LC4_A18 &  _LC4_C6 & !_LC6_C6
         # !_LC1_B19 &  _LC4_C6 & !_LC6_C6
         #  _LC1_B19 &  _LC4_A18 & !_LC4_C6 & !_LC6_C6;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|~128~1' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC1_C10', type is buried 
-- synthesized logic cell 
_LC1_C10 = LCELL( _EQ048);
  _EQ048 =  _LC1_B13 &  _LC2_B2 & !_LC4_B5
         #  _LC1_B13 & !_LC1_B15 &  _LC2_B2
         #  _LC1_B15 & !_LC2_B2 &  _LC4_B5
         # !_LC1_B13 &  _LC1_B15 &  _LC4_B5;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|:128' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC6_C10', type is buried 
_LC6_C10 = LCELL( _EQ049);
  _EQ049 =  _LC1_C10 & !_LC7_B2
         # !_LC1_B19 &  _LC1_C10
         #  _LC1_B19 & !_LC1_C10 &  _LC7_B2;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|~129~1' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC1_C5', type is buried 
-- synthesized logic cell 
_LC1_C5  = LCELL( _EQ050);
  _EQ050 =  _LC1_B13 & !_LC2_B2 &  _LC8_B2
         #  _LC1_B13 & !_LC1_B15 &  _LC8_B2
         #  _LC1_B15 &  _LC2_B2 & !_LC8_B2
         # !_LC1_B13 &  _LC1_B15 &  _LC2_B2;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|:129' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC2_C5', type is buried 
_LC2_C5  = LCELL( _EQ051);
  _EQ051 =  _LC1_C5 & !_LC4_B5
         # !_LC1_B19 &  _LC1_C5
         #  _LC1_B19 & !_LC1_C5 &  _LC4_B5;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|:140' from file "csa_cell.tdf" line 23, column 27
-- Equation name is '_LC8_A23', type is buried 
_LC8_A23 = LCELL( _EQ052);
  _EQ052 =  _LC1_B13 &  _LC1_B15 &  _LC5_B22 &  _LC6_B22;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|:269' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC2_C3', type is buried 
_LC2_C3  = LCELL( _EQ053);
  _EQ053 =  _LC1_A5 &  _LC1_A7
         #  _LC1_A7 &  _LC1_B19 &  _LC6_B22
         #  _LC1_A5 &  _LC1_B19 &  _LC6_B22;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|~270~1' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC7_C6', type is buried 
-- synthesized logic cell 
!_LC7_C6 = _LC7_C6~NOT;
_LC7_C6~NOT = LCELL( _EQ054);
  _EQ054 = !_LC4_A18 & !_LC7_B2
         # !_LC1_B13 & !_LC4_A18
         # !_LC1_B15 & !_LC7_B2
         # !_LC1_B13 & !_LC1_B15;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|~270~2' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC8_C6', type is buried 
-- synthesized logic cell 
!_LC8_C6 = _LC8_C6~NOT;
_LC8_C6~NOT = LCELL( _EQ055);
  _EQ055 = !_LC7_B2
         # !_LC1_B13
         # !_LC4_A18
         # !_LC1_B15;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|:270' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC3_C6', type is buried 
!_LC3_C6 = _LC3_C6~NOT;
_LC3_C6~NOT = LCELL( _EQ056);
  _EQ056 = !_LC7_C6 & !_LC8_C6
         # !_LC5_B22 & !_LC8_C6
         # !_LC1_B19 & !_LC8_C6;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|~271~1' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC2_C10', type is buried 
-- synthesized logic cell 
_LC2_C10 = LCELL( _EQ057);
  _EQ057 =  _LC1_B13 &  _LC1_B15 &  _LC4_B5 &  _LC7_B2;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|~271~2' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC5_C10', type is buried 
-- synthesized logic cell 
_LC5_C10 = LCELL( _EQ058);
  _EQ058 =  _LC1_B15 &  _LC7_B2
         #  _LC1_B13 &  _LC4_B5;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|:271' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC4_C10', type is buried 
_LC4_C10 = LCELL( _EQ059);
  _EQ059 =  _LC2_C10
         #  _LC1_B19 &  _LC4_A18 &  _LC5_C10;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|~272~1' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC7_C10', type is buried 
-- synthesized logic cell 
_LC7_C10 = LCELL( _EQ060);
  _EQ060 =  _LC1_B13 &  _LC1_B15 &  _LC2_B2 &  _LC4_B5;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|~272~2' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC8_C10', type is buried 
-- synthesized logic cell 
_LC8_C10 = LCELL( _EQ061);
  _EQ061 =  _LC1_B13 &  _LC2_B2
         #  _LC1_B15 &  _LC4_B5;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|:272' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC3_C10', type is buried 
_LC3_C10 = LCELL( _EQ062);
  _EQ062 =  _LC7_C10
         #  _LC1_B19 &  _LC7_B2 &  _LC8_C10;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|~273~1' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC3_C5', type is buried 
-- synthesized logic cell 
_LC3_C5  = LCELL( _EQ063);
  _EQ063 =  _LC1_B13 &  _LC1_B15 &  _LC2_B2 &  _LC8_B2;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|~273~2' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC4_C5', type is buried 
-- synthesized logic cell 
_LC4_C5  = LCELL( _EQ064);
  _EQ064 =  _LC1_B13 &  _LC8_B2
         #  _LC1_B15 &  _LC2_B2;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder0|:273' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC6_C5', type is buried 
_LC6_C5  = LCELL( _EQ065);
  _EQ065 =  _LC3_C5
         #  _LC1_B19 &  _LC4_B5 &  _LC4_C5;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder1|:111' from file "csa_cell.tdf" line 22, column 26
-- Equation name is '_LC7_C1', type is buried 
_LC7_C1  = LCELL( _EQ066);
  _EQ066 =  _LC4_B1 &  _LC5_B22 & !_LC6_B22
         # !_LC1_B11 &  _LC4_B1 &  _LC5_B22
         #  _LC1_B11 & !_LC5_B22 &  _LC6_B22
         #  _LC1_B11 & !_LC4_B1 &  _LC6_B22;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder1|~128~1' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC5_C1', type is buried 
-- synthesized logic cell 
_LC5_C1  = LCELL( _EQ067);
  _EQ067 =  _LC1_B11 & !_LC4_A18 &  _LC5_B22
         #  _LC1_B11 & !_LC4_B1 &  _LC5_B22
         #  _LC4_A18 &  _LC4_B1 & !_LC5_B22
         # !_LC1_B11 &  _LC4_A18 &  _LC4_B1;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder1|:129' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC8_C5', type is buried 
_LC8_C5  = LCELL( _EQ068);
  _EQ068 =  _LC1_B1 & !_LC4_C1 & !_LC5_B22
         # !_LC1_B1 &  _LC4_C1 & !_LC5_B22
         #  _LC1_B1 & !_LC4_C1 & !_LC8_B10
         # !_LC1_B1 &  _LC4_C1 & !_LC8_B10
         #  _LC1_B1 &  _LC4_C1 &  _LC5_B22 &  _LC8_B10
         # !_LC1_B1 & !_LC4_C1 &  _LC5_B22 &  _LC8_B10;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder1|:143' from file "csa_cell.tdf" line 23, column 27
-- Equation name is '_LC6_C1', type is buried 
_LC6_C1  = LCELL( _EQ069);
  _EQ069 =  _LC1_B11 &  _LC4_B1 &  _LC5_B22 &  _LC6_B22;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder1|~272~1' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC1_C1', type is buried 
-- synthesized logic cell 
_LC1_C1  = LCELL( _EQ070);
  _EQ070 =  _LC1_B11 &  _LC1_C11 &  _LC5_B22;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder1|~272~2' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC8_C1', type is buried 
-- synthesized logic cell 
_LC8_C1  = LCELL( _EQ071);
  _EQ071 =  _LC1_B11 &  _LC5_B22
         #  _LC1_C11;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder1|:272' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC3_C1', type is buried 
_LC3_C1  = LCELL( _EQ072);
  _EQ072 =  _LC1_C1
         #  _LC4_A18 &  _LC4_B1 &  _LC8_C1;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|csa_cell:adder1|:273' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC7_C5', type is buried 
_LC7_C5  = LCELL( _EQ073);
  _EQ073 =  _LC1_B1 &  _LC4_C1
         #  _LC1_B1 &  _LC5_B22 &  _LC8_B10
         #  _LC4_C1 &  _LC5_B22 &  _LC8_B10;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|pcarry6' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC7_C7', type is buried 
_LC7_C7  = LCELL( _EQ074);
  _EQ074 =  _LC5_C7 &  _LC6_C7
         #  _LC1_A3 &  _LC3_C7 &  _LC5_C7
         #  _LC1_A3 &  _LC3_C7 &  _LC6_C7;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|:219' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_C7', type is buried 
_LC2_C7  = LCELL( _EQ075);
  _EQ075 =  _LC1_A3 &  _LC3_C7 &  _LC5_C7 &  _LC6_C7
         #  _LC1_A3 &  _LC3_C7 & !_LC5_C7 & !_LC6_C7
         # !_LC3_C7 &  _LC5_C7 & !_LC6_C7
         # !_LC1_A3 &  _LC5_C7 & !_LC6_C7
         # !_LC3_C7 & !_LC5_C7 &  _LC6_C7
         # !_LC1_A3 & !_LC5_C7 &  _LC6_C7;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|~220~1' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_C1', type is buried 
-- synthesized logic cell 
_LC2_C1  = LCELL( _EQ076);
  _EQ076 =  _LC1_B11 & !_LC4_A18 &  _LC7_B2
         #  _LC1_B11 &  _LC7_B2 & !_LC8_B10
         #  _LC4_A18 & !_LC7_B2 &  _LC8_B10
         # !_LC1_B11 &  _LC4_A18 &  _LC8_B10;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|~220~2' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_A9', type is buried 
-- synthesized logic cell 
_LC2_A9  = LCELL( _EQ077);
  _EQ077 =  _LC1_B13 & !_LC8_B2 &  _LC8_C14
         #  _LC1_B13 & !_LC1_B15 &  _LC8_C14
         #  _LC1_B15 &  _LC8_B2 & !_LC8_C14
         # !_LC1_B13 &  _LC1_B15 &  _LC8_B2;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|~220~3' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_A9', type is buried 
-- synthesized logic cell 
_LC3_A9  = LCELL( _EQ078);
  _EQ078 =  _LC1_B19 &  _LC2_B2 & !_LC4_B5
         #  _LC1_B19 &  _LC2_B2 & !_LC4_B1
         # !_LC2_B2 &  _LC4_B1 &  _LC4_B5
         # !_LC1_B19 &  _LC4_B1 &  _LC4_B5;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|~220~4' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC1_A9', type is buried 
-- synthesized logic cell 
_LC1_A9  = LCELL( _EQ079);
  _EQ079 =  _LC1_B3 &  _LC2_A9 &  _LC3_A9 &  _LC5_B22
         # !_LC2_A9 &  _LC3_A9 & !_LC5_B22
         # !_LC1_B3 & !_LC2_A9 &  _LC3_A9
         #  _LC2_A9 & !_LC3_A9 & !_LC5_B22
         # !_LC1_B3 &  _LC2_A9 & !_LC3_A9
         #  _LC1_B3 & !_LC2_A9 & !_LC3_A9 &  _LC5_B22;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|~220~5' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC5_C5', type is buried 
-- synthesized logic cell 
_LC5_C5  = LCELL( _EQ080);
  _EQ080 =  _LC1_A9 & !_LC2_C1 &  _LC6_C5 &  _LC7_C5
         # !_LC1_A9 &  _LC2_C1 &  _LC6_C5 &  _LC7_C5
         #  _LC1_A9 &  _LC2_C1 & !_LC6_C5 &  _LC7_C5
         # !_LC1_A9 & !_LC2_C1 & !_LC6_C5 &  _LC7_C5
         #  _LC1_A9 &  _LC2_C1 &  _LC6_C5 & !_LC7_C5
         # !_LC1_A9 & !_LC2_C1 &  _LC6_C5 & !_LC7_C5
         #  _LC1_A9 & !_LC2_C1 & !_LC6_C5 & !_LC7_C5
         # !_LC1_A9 &  _LC2_C1 & !_LC6_C5 & !_LC7_C5;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|~220~6' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_C9', type is buried 
-- synthesized logic cell 
_LC3_C9  = LCELL( _EQ081);
  _EQ081 =  _LC1_B3 & !_LC2_B14 &  _LC3_C1 &  _LC6_B22
         # !_LC1_B3 &  _LC2_B14 &  _LC6_B22
         #  _LC2_B14 & !_LC3_C1 &  _LC6_B22;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|~220~7' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_C11', type is buried 
-- synthesized logic cell 
_LC3_C11 = LCELL( _EQ082);
  _EQ082 =  _LC3_C9 &  _LC5_C5 & !_LC5_C11 &  _LC7_C11
         # !_LC3_C9 & !_LC5_C5 & !_LC5_C11 &  _LC7_C11
         #  _LC3_C9 & !_LC5_C5 & !_LC5_C11 & !_LC7_C11
         # !_LC3_C9 &  _LC5_C5 & !_LC5_C11 & !_LC7_C11
         #  _LC3_C9 & !_LC5_C5 &  _LC5_C11 &  _LC7_C11
         # !_LC3_C9 &  _LC5_C5 &  _LC5_C11 &  _LC7_C11
         #  _LC3_C9 &  _LC5_C5 &  _LC5_C11 & !_LC7_C11
         # !_LC3_C9 & !_LC5_C5 &  _LC5_C11 & !_LC7_C11;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|:220' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC8_C7', type is buried 
_LC8_C7  = LCELL( _EQ083);
  _EQ083 =  _LC3_C11 &  _LC4_C7 &  _LC7_C7 &  _LC8_C11
         # !_LC3_C11 & !_LC4_C7 &  _LC7_C7
         # !_LC3_C11 &  _LC7_C7 & !_LC8_C11
         # !_LC3_C11 &  _LC4_C7 & !_LC7_C7 &  _LC8_C11
         #  _LC3_C11 & !_LC4_C7 & !_LC7_C7
         #  _LC3_C11 & !_LC7_C7 & !_LC8_C11;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|decoder_node0_2' from file "multcore.tdf" line 781, column 38
-- Equation name is '_LC1_A5', type is buried 
_LC1_A5  = LCELL( _EQ084);
  _EQ084 =  _LC1_B13 &  _LC4_A18;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|decoder_node0_4' from file "multcore.tdf" line 781, column 38
-- Equation name is '_LC4_C6', type is buried 
_LC4_C6  = LCELL( _EQ085);
  _EQ085 =  _LC1_B13 &  _LC4_B5;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|decoder_node1_1' from file "multcore.tdf" line 781, column 38
-- Equation name is '_LC1_A7', type is buried 
_LC1_A7  = LCELL( _EQ086);
  _EQ086 =  _LC1_B15 &  _LC5_B22;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|decoder_node1_3' from file "multcore.tdf" line 781, column 38
-- Equation name is '_LC6_C6', type is buried 
_LC6_C6  = LCELL( _EQ087);
  _EQ087 =  _LC1_B15 &  _LC7_B2;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|decoder_node3_3' from file "multcore.tdf" line 781, column 38
-- Equation name is '_LC1_B1', type is buried 
_LC1_B1  = LCELL( _EQ088);
  _EQ088 =  _LC4_B1 &  _LC7_B2;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|decoder_node4_2' from file "multcore.tdf" line 781, column 38
-- Equation name is '_LC4_C1', type is buried 
_LC4_C1  = LCELL( _EQ089);
  _EQ089 =  _LC1_B11 &  _LC4_A18;

-- Node name is '|ALU:10|LPM_MULT:902|multcore:mult_core|decoder_node5_0' from file "multcore.tdf" line 781, column 38
-- Equation name is '_LC1_C11', type is buried 
_LC1_C11 = LCELL( _EQ090);
  _EQ090 =  _LC6_B22 &  _LC8_B10;

-- Node name is '|ALU:10|~207~1' 
-- Equation name is '_LC4_A16', type is buried 
-- synthesized logic cell 
_LC4_A16 = LCELL( _EQ091);
  _EQ091 = !_LC3_C15 &  _LC5_C15 & !_LC7_C15
         # !_LC3_C15 &  _LC4_C15 & !_LC7_C15;

-- Node name is '|ALU:10|~207~2' 
-- Equation name is '_LC2_A7', type is buried 
-- synthesized logic cell 
_LC2_A7  = LCELL( _EQ092);
  _EQ092 = !_LC2_B2 & !_LC4_B5 & !_LC7_B2 & !_LC8_B2;

-- Node name is '|ALU:10|~207~3' 
-- Equation name is '_LC3_A7', type is buried 
-- synthesized logic cell 
_LC3_A7  = LCELL( _EQ093);
  _EQ093 = !_LC5_B22 & !_LC6_B22 &  _LC7_C15;

-- Node name is '|ALU:10|~207~4' 
-- Equation name is '_LC4_A7', type is buried 
-- synthesized logic cell 
_LC4_A7  = LCELL( _EQ094);
  _EQ094 =  _LC2_A7 &  _LC3_A7 & !_LC4_A18 & !_LC8_C14;

-- Node name is '|ALU:10|:207' 
-- Equation name is '_LC6_C15', type is buried 
!_LC6_C15 = _LC6_C15~NOT;
_LC6_C15~NOT = LCELL( _EQ095);
  _EQ095 =  _LC1_C15
         #  _LC2_C15
         #  _LC8_C15;

-- Node name is '|ALU:10|:214' 
-- Equation name is '_LC7_C15', type is buried 
!_LC7_C15 = _LC7_C15~NOT;
_LC7_C15~NOT = LCELL( _EQ096);
  _EQ096 =  _LC2_C15
         #  _LC1_C15
         # !_LC8_C15;

-- Node name is '|ALU:10|:220' 
-- Equation name is '_LC3_C15', type is buried 
!_LC3_C15 = _LC3_C15~NOT;
_LC3_C15~NOT = LCELL( _EQ097);
  _EQ097 = !_LC2_C15
         #  _LC1_C15
         # !_LC8_C15;

-- Node name is '|ALU:10|:227' 
-- Equation name is '_LC4_C15', type is buried 
_LC4_C15 = LCELL( _EQ098);
  _EQ098 =  _LC1_C15 & !_LC2_C15 & !_LC8_C15;

-- Node name is '|ALU:10|:233' 
-- Equation name is '_LC5_C15', type is buried 
_LC5_C15 = LCELL( _EQ099);
  _EQ099 =  _LC1_C15 &  _LC2_C15 & !_LC8_C15;

-- Node name is '|ALU:10|:1198' 
-- Equation name is '_LC1_C19', type is buried 
_LC1_C19 = LCELL( _EQ100);
  _EQ100 =  _LC2_C19 & !_LC4_C15
         # !_LC3_C15 &  _LC4_C15 &  _LC8_C7
         #  _LC2_C19 &  _LC3_C15;

-- Node name is '|ALU:10|:1204' 
-- Equation name is '_LC2_C19', type is buried 
_LC2_C19 = LCELL( _EQ101);
  _EQ101 =  _LC1_C19 & !_LC6_C15 & !_LC7_C15
         #  _LC2_C19 &  _LC7_C15
         #  _LC2_C19 &  _LC6_C15;

-- Node name is '|ALU:10|:1222' 
-- Equation name is '_LC1_A4', type is buried 
_LC1_A4  = LCELL( _EQ102);
  _EQ102 =  _LC1_A4 &  _LC5_A8
         #  _LC2_C7 & !_LC5_A8;

-- Node name is '|ALU:10|:1240' 
-- Equation name is '_LC1_C7', type is buried 
_LC1_C7  = LCELL( _EQ103);
  _EQ103 =  _LC1_C7 &  _LC5_A8
         # !_LC1_A3 &  _LC3_C7 & !_LC5_A8
         #  _LC1_A3 & !_LC3_C7 & !_LC5_A8;

-- Node name is '|ALU:10|:1258' 
-- Equation name is '_LC4_A3', type is buried 
_LC4_A3  = LCELL( _EQ104);
  _EQ104 =  _LC4_A3 &  _LC5_A8
         #  _LC1_C3 & !_LC3_A3 & !_LC5_A8
         # !_LC1_C3 &  _LC3_A3 & !_LC5_A8;

-- Node name is '|ALU:10|:1276' 
-- Equation name is '_LC1_A8', type is buried 
_LC1_A8  = LCELL( _EQ105);
  _EQ105 =  _LC1_A8 &  _LC5_A8
         #  _LC4_C3 & !_LC5_A8 & !_LC8_A3
         # !_LC4_C3 & !_LC5_A8 &  _LC8_A3;

-- Node name is '|ALU:10|:1294' 
-- Equation name is '_LC2_A16', type is buried 
_LC2_A16 = LCELL( _EQ106);
  _EQ106 =  _LC2_A16 &  _LC5_A8
         # !_LC3_C3 & !_LC5_A8 &  _LC8_A23
         #  _LC3_C3 & !_LC5_A8 & !_LC8_A23;

-- Node name is '|ALU:10|:1312' 
-- Equation name is '_LC3_A23', type is buried 
_LC3_A23 = LCELL( _EQ107);
  _EQ107 =  _LC3_A23 &  _LC5_A8
         #  _LC2_A23 & !_LC5_A8;

-- Node name is '|ALU:10|~1330~1' 
-- Equation name is '_LC5_A8', type is buried 
-- synthesized logic cell 
!_LC5_A8 = _LC5_A8~NOT;
_LC5_A8~NOT = LCELL( _EQ108);
  _EQ108 = !_LC3_C15 &  _LC4_C15 & !_LC6_C15 & !_LC7_C15;

-- Node name is '|ALU:10|:1330' 
-- Equation name is '_LC2_A5', type is buried 
_LC2_A5  = LCELL( _EQ109);
  _EQ109 =  _LC2_A5 &  _LC5_A8
         #  _LC1_B13 & !_LC5_A8 &  _LC6_B22;

-- Node name is '|ALU:10|:1348' 
-- Equation name is '_LC3_A24', type is buried 
_LC3_A24 = LCELL( _EQ110);
  _EQ110 =  _LC3_A24 &  _LC4_C19 & !_LC6_C15;

-- Node name is '|ALU:10|~1366~1' 
-- Equation name is '_LC4_B18', type is buried 
-- synthesized logic cell 
_LC4_B18 = LCELL( _EQ111);
  _EQ111 =  _LC2_B18 &  _LC4_C19
         #  _LC2_B14 & !_LC4_C19;

-- Node name is '|ALU:10|:1366' 
-- Equation name is '_LC2_B18', type is buried 
_LC2_B18 = LCELL( _EQ112);
  _EQ112 =  _LC4_B18 & !_LC6_C15
         #  _LC6_C15 &  _LC8_C14;

-- Node name is '|ALU:10|~1384~1' 
-- Equation name is '_LC5_A9', type is buried 
-- synthesized logic cell 
_LC5_A9  = LCELL( _EQ113);
  _EQ113 =  _LC4_C19 &  _LC8_A9
         #  _LC1_B3 & !_LC4_C19;

-- Node name is '|ALU:10|:1384' 
-- Equation name is '_LC8_A9', type is buried 
_LC8_A9  = LCELL( _EQ114);
  _EQ114 =  _LC5_A9 & !_LC6_C15
         #  _LC6_C15 &  _LC8_B2;

-- Node name is '|ALU:10|~1402~1' 
-- Equation name is '_LC3_A1', type is buried 
-- synthesized logic cell 
_LC3_A1  = LCELL( _EQ115);
  _EQ115 =  _LC2_A1 &  _LC4_C19
         # !_LC4_C19 &  _LC8_B10;

-- Node name is '|ALU:10|:1402' 
-- Equation name is '_LC2_A1', type is buried 
_LC2_A1  = LCELL( _EQ116);
  _EQ116 =  _LC3_A1 & !_LC6_C15
         #  _LC2_B2 &  _LC6_C15;

-- Node name is '|ALU:10|~1420~1' 
-- Equation name is '_LC4_A6', type is buried 
-- synthesized logic cell 
_LC4_A6  = LCELL( _EQ117);
  _EQ117 =  _LC3_A6 &  _LC4_C19
         #  _LC1_B11 & !_LC4_C19;

-- Node name is '|ALU:10|:1420' 
-- Equation name is '_LC3_A6', type is buried 
_LC3_A6  = LCELL( _EQ118);
  _EQ118 =  _LC4_A6 & !_LC6_C15
         #  _LC4_B5 &  _LC6_C15;

-- Node name is '|ALU:10|~1438~1' 
-- Equation name is '_LC1_A2', type is buried 
-- synthesized logic cell 
_LC1_A2  = LCELL( _EQ119);
  _EQ119 =  _LC4_C19 &  _LC6_A2
         #  _LC4_B1 & !_LC4_C19;

-- Node name is '|ALU:10|:1438' 
-- Equation name is '_LC6_A2', type is buried 
_LC6_A2  = LCELL( _EQ120);
  _EQ120 =  _LC1_A2 & !_LC6_C15
         #  _LC6_C15 &  _LC7_B2;

-- Node name is '|ALU:10|~1456~1' 
-- Equation name is '_LC4_A10', type is buried 
-- synthesized logic cell 
_LC4_A10 = LCELL( _EQ121);
  _EQ121 =  _LC1_A10 &  _LC4_C19
         #  _LC1_B19 & !_LC4_C19;

-- Node name is '|ALU:10|:1456' 
-- Equation name is '_LC1_A10', type is buried 
_LC1_A10 = LCELL( _EQ122);
  _EQ122 =  _LC4_A10 & !_LC6_C15
         #  _LC4_A18 &  _LC6_C15;

-- Node name is '|ALU:10|~1474~1' 
-- Equation name is '_LC2_A10', type is buried 
-- synthesized logic cell 
_LC2_A10 = LCELL( _EQ123);
  _EQ123 =  _LC4_C19 &  _LC7_A10
         #  _LC1_B15 & !_LC4_C19;

-- Node name is '|ALU:10|:1474' 
-- Equation name is '_LC7_A10', type is buried 
_LC7_A10 = LCELL( _EQ124);
  _EQ124 =  _LC2_A10 & !_LC6_C15
         #  _LC5_B22 &  _LC6_C15;

-- Node name is '|ALU:10|~1492~1' 
-- Equation name is '_LC4_C19', type is buried 
-- synthesized logic cell 
!_LC4_C19 = _LC4_C19~NOT;
_LC4_C19~NOT = LCELL( _EQ125);
  _EQ125 =  _LC3_C15 & !_LC7_C15;

-- Node name is '|ALU:10|~1492~2' 
-- Equation name is '_LC2_A15', type is buried 
-- synthesized logic cell 
_LC2_A15 = LCELL( _EQ126);
  _EQ126 =  _LC4_C19 &  _LC8_A15
         #  _LC1_B13 & !_LC4_C19;

-- Node name is '|ALU:10|:1492' 
-- Equation name is '_LC8_A15', type is buried 
_LC8_A15 = LCELL( _EQ127);
  _EQ127 =  _LC2_A15 & !_LC6_C15
         #  _LC6_B22 &  _LC6_C15;

-- Node name is '|ALU:10|:1510' 
-- Equation name is '_LC5_A24', type is buried 
_LC5_A24 = LCELL( _EQ128);
  _EQ128 =  _LC5_A24 & !_LC6_C15;

-- Node name is '|ALU:10|:1528' 
-- Equation name is '_LC3_A19', type is buried 
_LC3_A19 = LCELL( _EQ129);
  _EQ129 =  _LC3_A19 & !_LC6_C15
         #  _LC2_B14 &  _LC6_C15;

-- Node name is '|ALU:10|:1546' 
-- Equation name is '_LC5_C9', type is buried 
_LC5_C9  = LCELL( _EQ130);
  _EQ130 =  _LC5_C9 & !_LC6_C15
         #  _LC1_B3 &  _LC6_C15;

-- Node name is '|ALU:10|:1564' 
-- Equation name is '_LC5_A1', type is buried 
_LC5_A1  = LCELL( _EQ131);
  _EQ131 =  _LC5_A1 & !_LC6_C15
         #  _LC6_C15 &  _LC8_B10;

-- Node name is '|ALU:10|:1582' 
-- Equation name is '_LC5_A6', type is buried 
_LC5_A6  = LCELL( _EQ132);
  _EQ132 =  _LC5_A6 & !_LC6_C15
         #  _LC1_B11 &  _LC6_C15;

-- Node name is '|ALU:10|:1600' 
-- Equation name is '_LC3_A2', type is buried 
_LC3_A2  = LCELL( _EQ133);
  _EQ133 =  _LC3_A2 & !_LC6_C15
         #  _LC4_B1 &  _LC6_C15;

-- Node name is '|ALU:10|:1618' 
-- Equation name is '_LC1_A14', type is buried 
_LC1_A14 = LCELL( _EQ134);
  _EQ134 =  _LC1_A14 & !_LC6_C15
         #  _LC1_B19 &  _LC6_C15;

-- Node name is '|ALU:10|:1636' 
-- Equation name is '_LC3_A14', type is buried 
_LC3_A14 = LCELL( _EQ135);
  _EQ135 =  _LC3_A14 & !_LC6_C15
         #  _LC1_B15 &  _LC6_C15;

-- Node name is '|ALU:10|:1654' 
-- Equation name is '_LC2_A24', type is buried 
_LC2_A24 = LCELL( _EQ136);
  _EQ136 =  _LC2_A24 & !_LC6_C15
         #  _LC1_B13 &  _LC6_C15;

-- Node name is '|ALU:10|:1669' 
-- Equation name is '_LC7_A24', type is buried 
_LC7_A24 = LCELL( _EQ137);
  _EQ137 =  _LC1_A24 &  _LC7_C15
         #  _LC1_A24 & !_LC3_C15
         #  _LC3_C15 & !_LC6_A24 & !_LC7_C15;

-- Node name is '|ALU:10|:1672' 
-- Equation name is '_LC1_A24', type is buried 
_LC1_A24 = LCELL( _EQ138);
  _EQ138 = !_LC6_C15 &  _LC7_A24
         #  _LC6_C15 &  _LC8_A24;

-- Node name is '|ALU:10|:1684' 
-- Equation name is '_LC4_A19', type is buried 
_LC4_A19 = LCELL( _EQ139);
  _EQ139 =  _LC1_A19 & !_LC3_C15
         #  _LC2_B18 &  _LC3_C15 &  _LC4_A9
         # !_LC2_B18 &  _LC3_C15 & !_LC4_A9;

-- Node name is '|ALU:10|:1687' 
-- Equation name is '_LC6_A19', type is buried 
_LC6_A19 = LCELL( _EQ140);
  _EQ140 =  _LC4_A19 & !_LC7_C15
         #  _LC1_A19 &  _LC7_C15;

-- Node name is '|ALU:10|:1690' 
-- Equation name is '_LC1_A19', type is buried 
_LC1_A19 = LCELL( _EQ141);
  _EQ141 =  _LC6_A19 & !_LC6_C15
         #  _LC6_C15 &  _LC8_A19;

-- Node name is '|ALU:10|:1705' 
-- Equation name is '_LC3_A17', type is buried 
_LC3_A17 = LCELL( _EQ142);
  _EQ142 =  _LC4_A17 &  _LC7_C15
         # !_LC3_C15 &  _LC4_A17
         #  _LC3_C15 & !_LC6_A9 & !_LC7_C15;

-- Node name is '|ALU:10|:1708' 
-- Equation name is '_LC4_A17', type is buried 
_LC4_A17 = LCELL( _EQ143);
  _EQ143 =  _LC3_A17 & !_LC6_C15
         #  _LC5_A19 &  _LC6_C15;

-- Node name is '|ALU:10|:1723' 
-- Equation name is '_LC7_A1', type is buried 
_LC7_A1  = LCELL( _EQ144);
  _EQ144 =  _LC1_A1 &  _LC7_C15
         #  _LC1_A1 & !_LC3_C15
         #  _LC3_C15 & !_LC6_A1 & !_LC7_C15;

-- Node name is '|ALU:10|:1726' 
-- Equation name is '_LC1_A1', type is buried 
_LC1_A1  = LCELL( _EQ145);
  _EQ145 = !_LC6_C15 &  _LC7_A1
         #  _LC6_C15 &  _LC8_A1;

-- Node name is '|ALU:10|:1738' 
-- Equation name is '_LC6_A6', type is buried 
_LC6_A6  = LCELL( _EQ146);
  _EQ146 =  _LC1_A6 & !_LC3_C15
         #  _LC3_A6 &  _LC3_A10 &  _LC3_C15
         # !_LC3_A6 & !_LC3_A10 &  _LC3_C15;

-- Node name is '|ALU:10|:1741' 
-- Equation name is '_LC7_A6', type is buried 
_LC7_A6  = LCELL( _EQ147);
  _EQ147 =  _LC6_A6 & !_LC7_C15
         #  _LC1_A6 &  _LC7_C15;

-- Node name is '|ALU:10|:1744' 
-- Equation name is '_LC1_A6', type is buried 
_LC1_A6  = LCELL( _EQ148);
  _EQ148 = !_LC6_C15 &  _LC7_A6
         #  _LC6_C15 &  _LC8_A6;

-- Node name is '|ALU:10|:1759' 
-- Equation name is '_LC7_A2', type is buried 
_LC7_A2  = LCELL( _EQ149);
  _EQ149 =  _LC5_A2 &  _LC7_C15
         # !_LC3_C15 &  _LC5_A2
         #  _LC3_C15 & !_LC4_A2 & !_LC7_C15;

-- Node name is '|ALU:10|:1762' 
-- Equation name is '_LC5_A2', type is buried 
_LC5_A2  = LCELL( _EQ150);
  _EQ150 = !_LC6_C15 &  _LC7_A2
         #  _LC6_C15 &  _LC8_A2;

-- Node name is '|ALU:10|:1777' 
-- Equation name is '_LC6_A14', type is buried 
_LC6_A14 = LCELL( _EQ151);
  _EQ151 =  _LC2_A14 &  _LC7_C15
         #  _LC2_A14 & !_LC3_C15
         #  _LC3_C15 & !_LC4_A14 & !_LC7_C15;

-- Node name is '|ALU:10|:1780' 
-- Equation name is '_LC2_A14', type is buried 
_LC2_A14 = LCELL( _EQ152);
  _EQ152 =  _LC6_A14 & !_LC6_C15
         #  _LC6_C15 &  _LC8_A14;

-- Node name is '|ALU:10|:1792' 
-- Equation name is '_LC4_A15', type is buried 
_LC4_A15 = LCELL( _EQ153);
  _EQ153 = !_LC3_C15 &  _LC7_A15
         #  _LC3_C15 &  _LC7_A10 &  _LC8_A15
         #  _LC3_C15 & !_LC7_A10 & !_LC8_A15;

-- Node name is '|ALU:10|:1795' 
-- Equation name is '_LC5_A15', type is buried 
_LC5_A15 = LCELL( _EQ154);
  _EQ154 =  _LC4_A15 & !_LC7_C15
         #  _LC7_A15 &  _LC7_C15;

-- Node name is '|ALU:10|:1798' 
-- Equation name is '_LC7_A15', type is buried 
_LC7_A15 = LCELL( _EQ155);
  _EQ155 =  _LC5_A15 & !_LC6_C15
         # !_LC3_A14 &  _LC6_A15 &  _LC6_C15
         #  _LC3_A14 & !_LC6_A15 &  _LC6_C15;

-- Node name is '|ALU:10|:1813' 
-- Equation name is '_LC3_A15', type is buried 
_LC3_A15 = LCELL( _EQ156);
  _EQ156 =  _LC1_A15 &  _LC7_C15
         #  _LC1_A15 & !_LC3_C15
         #  _LC3_C15 & !_LC7_C15 & !_LC8_A15;

-- Node name is '|ALU:10|:1816' 
-- Equation name is '_LC1_A15', type is buried 
_LC1_A15 = LCELL( _EQ157);
  _EQ157 =  _LC3_A15 & !_LC6_C15
         # !_LC2_A24 &  _LC6_C15 &  _LC8_A15
         #  _LC2_A24 &  _LC6_C15 & !_LC8_A15;

-- Node name is '|ALU:10|:1825' 
-- Equation name is '_LC5_C19', type is buried 
_LC5_C19 = LCELL( _EQ158);
  _EQ158 =  _LC2_C19 &  _LC4_C15
         #  _LC2_B14 &  _LC5_C15;

-- Node name is '|ALU:10|:1828' 
-- Equation name is '_LC6_C19', type is buried 
_LC6_C19 = LCELL( _EQ159);
  _EQ159 = !_LC3_C15 &  _LC5_C19
         #  _LC1_A19 &  _LC3_C15;

-- Node name is '|ALU:10|:1831' 
-- Equation name is '_LC7_C19', type is buried 
_LC7_C19 = LCELL( _EQ160);
  _EQ160 =  _LC6_C19 & !_LC7_C15
         #  _LC7_C15 &  _LC8_C19;

-- Node name is '|ALU:10|:1834' 
-- Equation name is '_LC8_C19', type is buried 
_LC8_C19 = LCELL( _EQ161);
  _EQ161 = !_LC6_C15 &  _LC7_C19
         #  _LC1_A19 &  _LC6_C15;

-- Node name is '|ALU:10|:1843' 
-- Equation name is '_LC8_A4', type is buried 
_LC8_A4  = LCELL( _EQ162);
  _EQ162 =  _LC1_A4 &  _LC4_C15
         #  _LC1_B3 &  _LC5_C15;

-- Node name is '|ALU:10|:1846' 
-- Equation name is '_LC5_A17', type is buried 
_LC5_A17 = LCELL( _EQ163);
  _EQ163 =  _LC3_C15 &  _LC4_A17
         # !_LC3_C15 &  _LC8_A4;

-- Node name is '|ALU:10|:1849' 
-- Equation name is '_LC6_A17', type is buried 
_LC6_A17 = LCELL( _EQ164);
  _EQ164 =  _LC7_A17 &  _LC7_C15
         #  _LC5_A17 & !_LC7_C15;

-- Node name is '|ALU:10|:1852' 
-- Equation name is '_LC7_A17', type is buried 
_LC7_A17 = LCELL( _EQ165);
  _EQ165 =  _LC6_A17 & !_LC6_C15
         #  _LC4_A17 &  _LC6_C15;

-- Node name is '|ALU:10|:1861' 
-- Equation name is '_LC3_A5', type is buried 
_LC3_A5  = LCELL( _EQ166);
  _EQ166 =  _LC1_C7 &  _LC4_C15
         #  _LC5_C15 &  _LC8_B10;

-- Node name is '|ALU:10|:1864' 
-- Equation name is '_LC6_A5', type is buried 
_LC6_A5  = LCELL( _EQ167);
  _EQ167 =  _LC1_A1 &  _LC3_C15
         #  _LC3_A5 & !_LC3_C15;

-- Node name is '|ALU:10|:1867' 
-- Equation name is '_LC7_A5', type is buried 
_LC7_A5  = LCELL( _EQ168);
  _EQ168 =  _LC4_A5 &  _LC7_C15
         #  _LC6_A5 & !_LC7_C15;

-- Node name is '|ALU:10|:1870' 
-- Equation name is '_LC4_A5', type is buried 
_LC4_A5  = LCELL( _EQ169);
  _EQ169 = !_LC6_C15 &  _LC7_A5
         #  _LC1_A1 &  _LC6_C15;

-- Node name is '|ALU:10|:1879' 
-- Equation name is '_LC5_A3', type is buried 
_LC5_A3  = LCELL( _EQ170);
  _EQ170 =  _LC4_A3 &  _LC4_C15
         #  _LC1_B11 &  _LC5_C15;

-- Node name is '|ALU:10|:1882' 
-- Equation name is '_LC6_A3', type is buried 
_LC6_A3  = LCELL( _EQ171);
  _EQ171 =  _LC1_A6 &  _LC3_C15
         # !_LC3_C15 &  _LC5_A3;

-- Node name is '|ALU:10|:1885' 
-- Equation name is '_LC7_A3', type is buried 
_LC7_A3  = LCELL( _EQ172);
  _EQ172 =  _LC2_A3 &  _LC7_C15
         #  _LC6_A3 & !_LC7_C15;

-- Node name is '|ALU:10|:1888' 
-- Equation name is '_LC2_A3', type is buried 
_LC2_A3  = LCELL( _EQ173);
  _EQ173 = !_LC6_C15 &  _LC7_A3
         #  _LC1_A6 &  _LC6_C15;

-- Node name is '|ALU:10|:1897' 
-- Equation name is '_LC3_A8', type is buried 
_LC3_A8  = LCELL( _EQ174);
  _EQ174 =  _LC1_A8 &  _LC4_C15
         #  _LC4_B1 &  _LC5_C15;

-- Node name is '|ALU:10|:1900' 
-- Equation name is '_LC4_A8', type is buried 
_LC4_A8  = LCELL( _EQ175);
  _EQ175 =  _LC3_C15 &  _LC5_A2
         #  _LC3_A8 & !_LC3_C15;

-- Node name is '|ALU:10|:1903' 
-- Equation name is '_LC6_A8', type is buried 
_LC6_A8  = LCELL( _EQ176);
  _EQ176 =  _LC7_A8 &  _LC7_C15
         #  _LC4_A8 & !_LC7_C15;

-- Node name is '|ALU:10|:1906' 
-- Equation name is '_LC7_A8', type is buried 
_LC7_A8  = LCELL( _EQ177);
  _EQ177 =  _LC6_A8 & !_LC6_C15
         #  _LC5_A2 &  _LC6_C15;

-- Node name is '|ALU:10|:1915' 
-- Equation name is '_LC3_A16', type is buried 
_LC3_A16 = LCELL( _EQ178);
  _EQ178 =  _LC2_A16 &  _LC4_C15
         #  _LC1_B19 &  _LC5_C15;

-- Node name is '|ALU:10|:1918' 
-- Equation name is '_LC5_A16', type is buried 
_LC5_A16 = LCELL( _EQ179);
  _EQ179 =  _LC2_A14 &  _LC3_C15
         #  _LC3_A16 & !_LC3_C15;

-- Node name is '|ALU:10|:1921' 
-- Equation name is '_LC6_A16', type is buried 
_LC6_A16 = LCELL( _EQ180);
  _EQ180 =  _LC1_A16 &  _LC7_C15
         #  _LC5_A16 & !_LC7_C15;

-- Node name is '|ALU:10|:1924' 
-- Equation name is '_LC1_A16', type is buried 
_LC1_A16 = LCELL( _EQ181);
  _EQ181 =  _LC6_A16 & !_LC6_C15
         #  _LC2_A14 &  _LC6_C15;

-- Node name is '|ALU:10|:1933' 
-- Equation name is '_LC4_A23', type is buried 
_LC4_A23 = LCELL( _EQ182);
  _EQ182 =  _LC3_A23 &  _LC4_C15
         #  _LC1_B15 &  _LC5_C15;

-- Node name is '|ALU:10|:1936' 
-- Equation name is '_LC5_A23', type is buried 
_LC5_A23 = LCELL( _EQ183);
  _EQ183 =  _LC3_C15 &  _LC7_A15
         # !_LC3_C15 &  _LC4_A23;

-- Node name is '|ALU:10|:1939' 
-- Equation name is '_LC6_A23', type is buried 
_LC6_A23 = LCELL( _EQ184);
  _EQ184 =  _LC7_A23 &  _LC7_C15
         #  _LC5_A23 & !_LC7_C15;

-- Node name is '|ALU:10|:1942' 
-- Equation name is '_LC7_A23', type is buried 
_LC7_A23 = LCELL( _EQ185);
  _EQ185 =  _LC6_A23 & !_LC6_C15
         #  _LC6_C15 &  _LC7_A15;

-- Node name is '|ALU:10|:1951' 
-- Equation name is '_LC5_A5', type is buried 
_LC5_A5  = LCELL( _EQ186);
  _EQ186 =  _LC2_A5 &  _LC4_C15
         #  _LC1_B13 &  _LC5_C15;

-- Node name is '|ALU:10|:1954' 
-- Equation name is '_LC1_A20', type is buried 
_LC1_A20 = LCELL( _EQ187);
  _EQ187 =  _LC1_A15 &  _LC3_C15
         # !_LC3_C15 &  _LC5_A5;

-- Node name is '|ALU:10|:1957' 
-- Equation name is '_LC3_A20', type is buried 
_LC3_A20 = LCELL( _EQ188);
  _EQ188 =  _LC4_A20 &  _LC7_C15
         #  _LC1_A20 & !_LC7_C15;

-- Node name is '|ALU:10|:1960' 
-- Equation name is '_LC4_A20', type is buried 
_LC4_A20 = LCELL( _EQ189);
  _EQ189 =  _LC3_A20 & !_LC6_C15
         #  _LC1_A15 &  _LC6_C15;

-- Node name is '|ALU:10|~1978~1' 
-- Equation name is '_LC8_A17', type is buried 
-- synthesized logic cell 
_LC8_A17 = LCELL( _EQ190);
  _EQ190 =  _LC2_A17 &  _LC4_A16
         #  _LC7_C15 &  _LC8_C14;

-- Node name is '|ALU:10|:1978' 
-- Equation name is '_LC2_A17', type is buried 
_LC2_A17 = LCELL( _EQ191);
  _EQ191 =  _LC1_A24 & !_LC4_C19
         #  _LC1_A24 &  _LC6_C15
         # !_LC6_C15 &  _LC8_A17;

-- Node name is '|ALU:10|~1996~1' 
-- Equation name is '_LC2_A21', type is buried 
-- synthesized logic cell 
_LC2_A21 = LCELL( _EQ192);
  _EQ192 =  _LC3_A21 &  _LC4_A16 & !_LC6_C15
         #  _LC4_A7 & !_LC6_C15;

-- Node name is '|ALU:10|~1996~2' 
-- Equation name is '_LC1_A22', type is buried 
-- synthesized logic cell 
_LC1_A22 = LCELL( _EQ193);
  _EQ193 = !_LC1_A15 & !_LC2_A14 & !_LC5_A2 & !_LC7_A15;

-- Node name is '|ALU:10|~1996~3' 
-- Equation name is '_LC2_A22', type is buried 
-- synthesized logic cell 
_LC2_A22 = LCELL( _EQ194);
  _EQ194 = !_LC1_A1 & !_LC1_A6 &  _LC1_A22 & !_LC4_A17;

-- Node name is '|ALU:10|~1996~4' 
-- Equation name is '_LC4_A24', type is buried 
-- synthesized logic cell 
_LC4_A24 = LCELL( _EQ195);
  _EQ195 = !_LC1_A24 & !_LC4_C19
         #  _LC6_C15;

-- Node name is '|ALU:10|:1996' 
-- Equation name is '_LC3_A21', type is buried 
_LC3_A21 = LCELL( _EQ196);
  _EQ196 =  _LC2_A21
         # !_LC1_A19 &  _LC2_A22 &  _LC4_A24;

-- Node name is '|COUNTER:1|:10' = '|COUNTER:1|X0' 
-- Equation name is '_LC6_C23', type is buried 
_LC6_C23 = DFFE(!_LC6_C23, GLOBAL( CLK), GLOBAL( CLR),  VCC,  VCC);

-- Node name is '|COUNTER:1|:9' = '|COUNTER:1|X1' 
-- Equation name is '_LC5_C23', type is buried 
_LC5_C23 = DFFE( _EQ197, GLOBAL( CLK), GLOBAL( CLR),  VCC,  VCC);
  _EQ197 = !_LC5_C23 &  _LC6_C23
         #  _LC5_C23 & !_LC6_C23;

-- Node name is '|COUNTER:1|:3' 
-- Equation name is '_LC2_C23', type is buried 
_LC2_C23 = DFFE( _EQ198, GLOBAL( CLK), GLOBAL( CLR),  VCC,  VCC);
  _EQ198 = !_LC5_C23 &  _LC6_C23;

-- Node name is '|COUNTER:1|:5' 
-- Equation name is '_LC8_C23', type is buried 
_LC8_C23 = DFFE( _EQ199, GLOBAL( CLK), GLOBAL( CLR),  VCC,  VCC);
  _EQ199 =  _LC5_C23 & !_LC6_C23;

-- Node name is '|COUNTER:1|:7' 
-- Equation name is '_LC3_C23', type is buried 
_LC3_C23 = DFFE( _EQ200, GLOBAL( CLK), GLOBAL( CLR),  VCC,  VCC);
  _EQ200 =  _LC5_C23 &  _LC6_C23;

-- Node name is '|crom:2|aa:1|MMM:1|:5' 
-- Equation name is '_LC2_C21', type is buried 
_LC2_C21 = DFFE( GND,  _LC2_C23, GLOBAL( CLR), !_LC6_C21,  VCC);

-- Node name is '|crom:2|aa:1|MMM:5|:5' 
-- Equation name is '_LC6_C17', type is buried 
_LC6_C17 = DFFE( _EQ201,  _LC2_C23, GLOBAL( CLR),  VCC,  VCC);
  _EQ201 = !_LC2_C21 &  _LC5_C14 & !_LC5_C17 &  _LC6_C17;

-- Node name is '|crom:2|aa:1|MMM:7|:5' 
-- Equation name is '_LC5_C17', type is buried 
_LC5_C17 = DFFE( _EQ202,  _LC2_C23, GLOBAL( CLR),  VCC,  VCC);
  _EQ202 = !_LC2_C21 &  _LC5_C14 & !_LC5_C17 &  _LC6_C17;

-- Node name is '|crom:2|aa:1|MMM:8|:5' 
-- Equation name is '_LC5_C14', type is buried 
_LC5_C14 = DFFE( GND,  _LC2_C23, GLOBAL( CLR), !_LC4_C14,  VCC);

-- Node name is '|crom:2|ADDR:5|:21' 
-- Equation name is '_LC6_C21', type is buried 
!_LC6_C21 = _LC6_C21~NOT;
_LC6_C21~NOT = LCELL( _EQ203);
  _EQ203 =  _LC1_A21
         # !_LC3_C23
         # !_LC5_C21;

-- Node name is '|crom:2|ADDR:5|:42' 
-- Equation name is '_LC4_C14', type is buried 
!_LC4_C14 = _LC4_C14~NOT;
_LC4_C14~NOT = LCELL( _EQ204);
  _EQ204 = !_LC5_B20
         # !_LC3_C23
         # !_LC3_C14;

-- Node name is '|crom:2|CONTROM:6|:1634' 
-- Equation name is '_LC3_C13', type is buried 
_LC3_C13 = LCELL( _EQ205);
  _EQ205 = !_LC2_C21 &  _LC5_C14 &  _LC5_C17 &  _LC6_C17;

-- Node name is '|crom:2|CONTROM:6|:1650' 
-- Equation name is '_LC3_C17', type is buried 
_LC3_C17 = LCELL( _EQ206);
  _EQ206 = !_LC2_C21 & !_LC5_C14 &  _LC5_C17 &  _LC6_C17;

-- Node name is '|crom:2|CONTROM:6|:1682' 
-- Equation name is '_LC7_C17', type is buried 
!_LC7_C17 = _LC7_C17~NOT;
_LC7_C17~NOT = LCELL( _EQ207);
  _EQ207 = !_LC6_C17
         #  _LC2_C21
         #  _LC5_C14
         #  _LC5_C17;

-- Node name is '|crom:2|CONTROM:6|:1826' 
-- Equation name is '_LC8_C21', type is buried 
!_LC8_C21 = _LC8_C21~NOT;
_LC8_C21~NOT = LCELL( _EQ208);
  _EQ208 =  _LC6_C17
         # !_LC5_C17
         #  _LC2_C21
         # !_LC5_C14;

-- Node name is '|crom:2|CONTROM:6|:1874' 
-- Equation name is '_LC1_C17', type is buried 
!_LC1_C17 = _LC1_C17~NOT;
_LC1_C17~NOT = LCELL( _EQ209);
  _EQ209 =  _LC6_C17
         #  _LC5_C17
         #  _LC2_C21
         #  _LC5_C14;

-- Node name is '|crom:2|CONTROM:6|:2216' 
-- Equation name is '_LC8_C17', type is buried 
_LC8_C17 = LCELL( _EQ210);
  _EQ210 = !_LC2_C21 &  _LC5_C14 & !_LC5_C17 &  _LC6_C17
         # !_LC2_C21 & !_LC5_C14 &  _LC5_C17 &  _LC6_C17;

-- Node name is '|crom:2|CONTROM:6|:2270' 
-- Equation name is '_LC5_C13', type is buried 
_LC5_C13 = LCELL( _EQ211);
  _EQ211 =  _LC8_C17
         #  _LC3_C13;

-- Node name is '|crom:2|CONTROM:6|~2417~1' 
-- Equation name is '_LC1_C21', type is buried 
-- synthesized logic cell 
!_LC1_C21 = _LC1_C21~NOT;
_LC1_C21~NOT = LCELL( _EQ212);
  _EQ212 =  _LC6_C17
         #  _LC5_C14 &  _LC5_C17
         #  _LC2_C21;

-- Node name is '|crom:2|CONTROM:6|~2738~1' 
-- Equation name is '_LC2_C13', type is buried 
-- synthesized logic cell 
_LC2_C13 = LCELL( _EQ213);
  _EQ213 = !_LC2_C21 &  _LC5_C17 & !_LC6_C17
         # !_LC2_C21 &  _LC5_C14 & !_LC6_C17;

-- Node name is '|crom:2|MCOMMAND:7|:63' = '|crom:2|MCOMMAND:7|DATAOUT0' 
-- Equation name is '_LC5_C21', type is buried 
_LC5_C21 = DFFE( _EQ214,  _LC2_C23,  VCC,  VCC,  VCC);
  _EQ214 = !_LC1_C21 &  _LC3_C17 & !_LC8_C21;

-- Node name is '|crom:2|MCOMMAND:7|:62' = '|crom:2|MCOMMAND:7|DATAOUT1' 
-- Equation name is '_LC3_C14', type is buried 
_LC3_C14 = DFFE( _EQ215,  _LC2_C23,  VCC,  VCC,  VCC);
  _EQ215 =  _LC3_C17
         #  _LC1_C17;

-- Node name is '|crom:2|MCOMMAND:7|:61' = '|crom:2|MCOMMAND:7|DATAOUT2' 
-- Equation name is '_LC2_C17', type is buried 
_LC2_C17 = DFFE( _EQ216,  _LC2_C23,  VCC,  VCC,  VCC);
  _EQ216 = !_LC2_C21 & !_LC5_C14
         # !_LC2_C21 &  _LC6_C17
         # !_LC2_C21 &  _LC5_C17;

-- Node name is '|crom:2|MCOMMAND:7|:60' = '|crom:2|MCOMMAND:7|DATAOUT3' 
-- Equation name is '_LC6_C13', type is buried 
_LC6_C13 = DFFE( _EQ217,  _LC2_C23,  VCC,  VCC,  VCC);
  _EQ217 = !_LC1_C17 &  _LC7_C17
         # !_LC1_C17 &  _LC2_C13
         # !_LC1_C17 &  _LC5_C13;

-- Node name is '|crom:2|MCOMMAND:7|:59' = '|crom:2|MCOMMAND:7|DATAOUT4' 
-- Equation name is '_LC4_C17', type is buried 
_LC4_C17 = DFFE( _EQ218,  _LC2_C23,  VCC,  VCC,  VCC);
  _EQ218 = !_LC2_C21 & !_LC5_C17
         # !_LC2_C21 &  _LC5_C14
         # !_LC2_C21 &  _LC6_C17;

-- Node name is '|crom:2|MCOMMAND:7|:57' = '|crom:2|MCOMMAND:7|DATAOUT6' 
-- Equation name is '_LC7_C14', type is buried 
_LC7_C14 = DFFE( VCC,  _LC2_C23,  VCC,  VCC,  VCC);

-- Node name is '|crom:2|MCOMMAND:7|:54' = '|crom:2|MCOMMAND:7|DATAOUT9' 
-- Equation name is '_LC4_C21', type is buried 
_LC4_C21 = DFFE( _EQ219,  _LC2_C23,  VCC,  VCC,  VCC);
  _EQ219 =  _LC7_C17 & !_LC8_C21
         #  _LC1_C21;

-- Node name is '|crom:2|MCOMMAND:7|:53' = '|crom:2|MCOMMAND:7|DATAOUT10' 
-- Equation name is '_LC8_C15', type is buried 
_LC8_C15 = DFFE( _EQ220,  _LC2_C23,  VCC,  VCC,  VCC);
  _EQ220 = !_LC1_C21 & !_LC3_C13 & !_LC7_C17
         # !_LC1_C21 &  _LC8_C21;

-- Node name is '|crom:2|MCOMMAND:7|:52' = '|crom:2|MCOMMAND:7|DATAOUT11' 
-- Equation name is '_LC2_C15', type is buried 
_LC2_C15 = DFFE( _EQ221,  _LC2_C23,  VCC,  VCC,  VCC);
  _EQ221 = !_LC1_C21 &  _LC5_C13 & !_LC7_C17
         # !_LC1_C21 &  _LC8_C21;

-- Node name is '|crom:2|MCOMMAND:7|:51' = '|crom:2|MCOMMAND:7|DATAOUT12' 
-- Equation name is '_LC1_C15', type is buried 
_LC1_C15 = DFFE( _EQ222,  _LC2_C23,  VCC,  VCC,  VCC);
  _EQ222 = !_LC1_C21 & !_LC7_C17 &  _LC8_C17 & !_LC8_C21;

-- Node name is '|crom:2|MCOMMAND:7|:50' = '|crom:2|MCOMMAND:7|DATAOUT13' 
-- Equation name is '_LC7_C21', type is buried 
_LC7_C21 = DFFE( _EQ223,  _LC2_C23,  VCC,  VCC,  VCC);
  _EQ223 = !_LC7_C17
         #  _LC8_C21
         #  _LC1_C21;

-- Node name is '|crom:2|MCOMMAND:7|:49' = '|crom:2|MCOMMAND:7|DATAOUT14' 
-- Equation name is '_LC3_C21', type is buried 
_LC3_C21 = DFFE( _EQ224,  _LC2_C23,  VCC,  VCC,  VCC);
  _EQ224 = !_LC1_C21 & !_LC7_C17 & !_LC8_C17
         # !_LC1_C21 &  _LC8_C21;

-- Node name is '|crom:2|MCOMMAND:7|:48' = '|crom:2|MCOMMAND:7|DATAOUT15' 
-- Equation name is '_LC1_C13', type is buried 
_LC1_C13 = DFFE( _EQ225,  _LC2_C23,  VCC,  VCC,  VCC);
  _EQ225 = !_LC1_C17 &  _LC2_C13
         # !_LC1_C17 &  _LC3_C13;

-- Node name is '|crom:2|MCOMMAND:7|:45' = '|crom:2|MCOMMAND:7|DATAOUT18' 
-- Equation name is '_LC7_C23', type is buried 
_LC7_C23 = DFFE( _LC1_C17,  _LC2_C23,  VCC,  VCC,  VCC);

-- Node name is '|crom:2|MCOMMAND:7|:874' 
-- Equation name is '_LC1_C23', type is buried 
_LC1_C23 = LCELL( _EQ226);
  _EQ226 =  _LC3_C23 &  _LC7_C23;

-- Node name is '|crom:2|MCOMMAND:7|:922' 
-- Equation name is '_LC4_C23', type is buried 
_LC4_C23 = LCELL( _EQ227);
  _EQ227 =  _LC7_C23 &  _LC8_C23;

-- Node name is '|crom:2|MCOMMAND:7|:970' 
-- Equation name is '_LC4_A21', type is buried 
_LC4_A21 = LCELL( _EQ228);
  _EQ228 =  _LC3_C21 &  _LC3_C23;

-- Node name is '|FEN2:16|:103' 
-- Equation name is '_LC2_C14', type is buried 
_LC2_C14 = LCELL( _EQ229);
  _EQ229 =  _LC3_C19 &  _LC7_C14
         #  _LC2_C14 & !_LC7_C14;

-- Node name is '|FEN2:16|:109' 
-- Equation name is '_LC4_B2', type is buried 
_LC4_B2  = LCELL( _EQ230);
  _EQ230 =  _LC1_A17 &  _LC7_C14
         #  _LC4_B2 & !_LC7_C14;

-- Node name is '|FEN2:16|:115' 
-- Equation name is '_LC2_B10', type is buried 
_LC2_B10 = LCELL( _EQ231);
  _EQ231 =  _LC7_B10 &  _LC7_C14
         #  _LC2_B10 & !_LC7_C14;

-- Node name is '|FEN2:16|:121' 
-- Equation name is '_LC5_B5', type is buried 
_LC5_B5  = LCELL( _EQ232);
  _EQ232 =  _LC3_B5 &  _LC7_C14
         #  _LC5_B5 & !_LC7_C14;

-- Node name is '|FEN2:16|:127' 
-- Equation name is '_LC1_B2', type is buried 
_LC1_B2  = LCELL( _EQ233);
  _EQ233 =  _LC2_A8 &  _LC7_C14
         #  _LC1_B2 & !_LC7_C14;

-- Node name is '|FEN2:16|:133' 
-- Equation name is '_LC5_A18', type is buried 
_LC5_A18 = LCELL( _EQ234);
  _EQ234 =  _LC1_A18 &  _LC7_C14
         #  _LC5_A18 & !_LC7_C14;

-- Node name is '|FEN2:16|:139' 
-- Equation name is '_LC6_B15', type is buried 
_LC6_B15 = LCELL( _EQ235);
  _EQ235 =  _LC1_A23 &  _LC7_C14
         #  _LC6_B15 & !_LC7_C14;

-- Node name is '|FEN2:16|:145' 
-- Equation name is '_LC8_B13', type is buried 
_LC8_B13 = LCELL( _EQ236);
  _EQ236 =  _LC2_A20 &  _LC7_C14
         # !_LC7_C14 &  _LC8_B13;

-- Node name is '|FEN2:16|:151' 
-- Equation name is '_LC6_C14', type is buried 
_LC6_C14 = LCELL( _EQ237);
  _EQ237 =  _LC3_C19 & !_LC7_C14
         #  _LC6_C14 &  _LC7_C14;

-- Node name is '|FEN2:16|:157' 
-- Equation name is '_LC8_C16', type is buried 
_LC8_C16 = LCELL( _EQ238);
  _EQ238 =  _LC1_A17 & !_LC7_C14
         #  _LC7_C14 &  _LC8_C16;

-- Node name is '|FEN2:16|:163' 
-- Equation name is '_LC4_B10', type is buried 
_LC4_B10 = LCELL( _EQ239);
  _EQ239 =  _LC7_B10 & !_LC7_C14
         #  _LC4_B10 &  _LC7_C14;

-- Node name is '|FEN2:16|:169' 
-- Equation name is '_LC1_B5', type is buried 
_LC1_B5  = LCELL( _EQ240);
  _EQ240 =  _LC3_B5 & !_LC7_C14
         #  _LC1_B5 &  _LC7_C14;

-- Node name is '|FEN2:16|:175' 
-- Equation name is '_LC8_A8', type is buried 
_LC8_A8  = LCELL( _EQ241);
  _EQ241 =  _LC2_A8 & !_LC7_C14
         #  _LC7_C14 &  _LC8_A8;

-- Node name is '|FEN2:16|:181' 
-- Equation name is '_LC2_A18', type is buried 
_LC2_A18 = LCELL( _EQ242);
  _EQ242 =  _LC1_A18 & !_LC7_C14
         #  _LC2_A18 &  _LC7_C14;

-- Node name is '|FEN2:16|:187' 
-- Equation name is '_LC7_B15', type is buried 
_LC7_B15 = LCELL( _EQ243);
  _EQ243 =  _LC1_A23 & !_LC7_C14
         #  _LC7_B15 &  _LC7_C14;

-- Node name is '|FEN2:16|:193' 
-- Equation name is '_LC5_B13', type is buried 
_LC5_B13 = LCELL( _EQ244);
  _EQ244 =  _LC2_A20 & !_LC7_C14
         #  _LC5_B13 &  _LC7_C14;

-- Node name is '|IR:27|:24' 
-- Equation name is '_LC5_B20', type is buried 
_LC5_B20 = DFFE( _LC1_B23,  _LC4_C23,  VCC,  VCC,  VCC);

-- Node name is '|IR:27|:30' 
-- Equation name is '_LC6_B20', type is buried 
_LC6_B20 = DFFE( _EQ245,  _LC4_C23,  VCC,  VCC,  VCC);
  _EQ245 = !_LC1_B20 &  _LC1_B23 &  _LC4_B20
         #  _LC1_B20 &  _LC1_B23 & !_LC4_B20;

-- Node name is '|IR:27|:32' 
-- Equation name is '_LC2_B20', type is buried 
_LC2_B20 = DFFE( _EQ246,  _LC4_C23,  VCC,  VCC,  VCC);
  _EQ246 =  _LC1_B23 & !_LC4_B20;

-- Node name is '|IR:27|:44' 
-- Equation name is '_LC3_B20', type is buried 
_LC3_B20 = DFFE( _EQ247,  _LC4_C23,  VCC,  VCC,  VCC);
  _EQ247 = !_LC1_B20 &  _LC1_B23 &  _LC4_B20
         #  _LC1_B20 &  _LC1_B23 & !_LC4_B20;

-- Node name is '|IR:27|:46' 
-- Equation name is '_LC8_B20', type is buried 
_LC8_B20 = DFFE( _LC1_B23,  _LC4_C23,  VCC,  VCC,  VCC);

-- Node name is '|IR:27|:48' 
-- Equation name is '_LC7_B20', type is buried 
_LC7_B20 = DFFE( _EQ248,  _LC4_C23,  VCC,  VCC,  VCC);
  _EQ248 =  _LC1_B20 &  _LC1_B23;

-- Node name is '|LS273:4|:10' 
-- Equation name is '_LC8_C14', type is buried 
_LC8_C14 = DFFE( _EQ249,  _LC5_B18,  VCC,  VCC,  VCC);
  _EQ249 =  _LC2_C14 &  _LC4_C17
         #  INBUS7 & !_LC4_C17;

-- Node name is '|LS273:4|:12' 
-- Equation name is '_LC8_B2', type is buried 
_LC8_B2  = DFFE( _EQ250,  _LC5_B18,  VCC,  VCC,  VCC);
  _EQ250 =  _LC4_B2 &  _LC4_C17
         #  INBUS6 & !_LC4_C17;

-- Node name is '|LS273:4|:14' 
-- Equation name is '_LC2_B2', type is buried 
_LC2_B2  = DFFE( _EQ251,  _LC5_B18,  VCC,  VCC,  VCC);
  _EQ251 =  _LC2_B10 &  _LC4_C17
         #  INBUS5 & !_LC4_C17;

-- Node name is '|LS273:4|:16' 
-- Equation name is '_LC4_B5', type is buried 
_LC4_B5  = DFFE( _EQ252,  _LC5_B18,  VCC,  VCC,  VCC);
  _EQ252 =  _LC4_C17 &  _LC5_B5
         #  INBUS4 & !_LC4_C17;

-- Node name is '|LS273:4|:18' 
-- Equation name is '_LC7_B2', type is buried 
_LC7_B2  = DFFE( _EQ253,  _LC5_B18,  VCC,  VCC,  VCC);
  _EQ253 =  _LC1_B2 &  _LC4_C17
         #  INBUS3 & !_LC4_C17;

-- Node name is '|LS273:4|:20' 
-- Equation name is '_LC4_A18', type is buried 
_LC4_A18 = DFFE( _EQ254,  _LC5_B18,  VCC,  VCC,  VCC);
  _EQ254 =  _LC4_C17 &  _LC5_A18
         #  INBUS2 & !_LC4_C17;

-- Node name is '|LS273:4|:22' 
-- Equation name is '_LC5_B22', type is buried 
_LC5_B22 = DFFE( _LC8_B15,  _LC5_B18,  VCC,  VCC,  VCC);

-- Node name is '|LS273:4|:24' 
-- Equation name is '_LC6_B22', type is buried 
_LC6_B22 = DFFE( _LC6_B13,  _LC5_B18,  VCC,  VCC,  VCC);

-- Node name is '|LS273:5|:10' 
-- Equation name is '_LC1_B22', type is buried 
_LC1_B22 = DFFE( _LC1_C14,  _LC6_B18,  VCC,  VCC,  VCC);

-- Node name is '|LS273:5|:12' 
-- Equation name is '_LC5_B17', type is buried 
_LC5_B17 = DFFE( _LC6_B2,  _LC6_B18,  VCC,  VCC,  VCC);

-- Node name is '|LS273:5|:14' 
-- Equation name is '_LC8_B17', type is buried 
_LC8_B17 = DFFE( _LC3_B2,  _LC6_B18,  VCC,  VCC,  VCC);

-- Node name is '|LS273:5|:16' 
-- Equation name is '_LC7_B22', type is buried 
_LC7_B22 = DFFE( _LC2_B5,  _LC6_B18,  VCC,  VCC,  VCC);

-- Node name is '|LS273:5|:18' 
-- Equation name is '_LC4_B22', type is buried 
_LC4_B22 = DFFE( _LC5_B2,  _LC6_B18,  VCC,  VCC,  VCC);

-- Node name is '|LS273:5|:20' 
-- Equation name is '_LC3_B22', type is buried 
_LC3_B22 = DFFE( _LC3_A18,  _LC6_B18,  VCC,  VCC,  VCC);

-- Node name is '|LS273:5|:22' 
-- Equation name is '_LC2_B22', type is buried 
_LC2_B22 = DFFE( _LC8_B15,  _LC6_B18,  VCC,  VCC,  VCC);

-- Node name is '|LS273:5|:24' 
-- Equation name is '_LC8_B22', type is buried 
_LC8_B22 = DFFE( _LC6_B13,  _LC6_B18,  VCC,  VCC,  VCC);

-- Node name is '|LS273:6|:10' 
-- Equation name is '_LC1_B14', type is buried 
_LC1_B14 = DFFE( _LC1_C14,  _LC3_B18,  VCC,  VCC,  VCC);

-- Node name is '|LS273:6|:12' 
-- Equation name is '_LC2_B3', type is buried 
_LC2_B3  = DFFE( _LC6_B2,  _LC3_B18,  VCC,  VCC,  VCC);

-- Node name is '|LS273:6|:14' 
-- Equation name is '_LC1_B10', type is buried 
_LC1_B10 = DFFE( _LC3_B2,  _LC3_B18,  VCC,  VCC,  VCC);

-- Node name is '|LS273:6|:16' 
-- Equation name is '_LC2_B11', type is buried 
_LC2_B11 = DFFE( _LC2_B5,  _LC3_B18,  VCC,  VCC,  VCC);

-- Node name is '|LS273:6|:18' 
-- Equation name is '_LC2_B1', type is buried 
_LC2_B1  = DFFE( _LC5_B2,  _LC3_B18,  VCC,  VCC,  VCC);

-- Node name is '|LS273:6|:20' 
-- Equation name is '_LC2_B19', type is buried 
_LC2_B19 = DFFE( _LC3_A18,  _LC3_B18,  VCC,  VCC,  VCC);

-- Node name is '|LS273:6|:22' 
-- Equation name is '_LC2_B15', type is buried 
_LC2_B15 = DFFE( _LC8_B15,  _LC3_B18,  VCC,  VCC,  VCC);

-- Node name is '|LS273:6|:24' 
-- Equation name is '_LC2_B13', type is buried 
_LC2_B13 = DFFE( _LC6_B13,  _LC3_B18,  VCC,  VCC,  VCC);

-- Node name is '|LS273:7|:10' 
-- Equation name is '_LC3_B14', type is buried 
_LC3_B14 = DFFE( _LC1_C14,  _LC1_B18,  VCC,  VCC,  VCC);

-- Node name is '|LS273:7|:12' 
-- Equation name is '_LC3_B3', type is buried 
_LC3_B3  = DFFE( _LC6_B2,  _LC1_B18,  VCC,  VCC,  VCC);

-- Node name is '|LS273:7|:14' 
-- Equation name is '_LC3_B10', type is buried 
_LC3_B10 = DFFE( _LC3_B2,  _LC1_B18,  VCC,  VCC,  VCC);

-- Node name is '|LS273:7|:16' 
-- Equation name is '_LC3_B11', type is buried 
_LC3_B11 = DFFE( _LC2_B5,  _LC1_B18,  VCC,  VCC,  VCC);

-- Node name is '|LS273:7|:18' 
-- Equation name is '_LC5_B1', type is buried 
_LC5_B1  = DFFE( _LC5_B2,  _LC1_B18,  VCC,  VCC,  VCC);

-- Node name is '|LS273:7|:20' 
-- Equation name is '_LC3_B19', type is buried 
_LC3_B19 = DFFE( _LC3_A18,  _LC1_B18,  VCC,  VCC,  VCC);

-- Node name is '|LS273:7|:22' 
-- Equation name is '_LC3_B15', type is buried 
_LC3_B15 = DFFE( _LC8_B15,  _LC1_B18,  VCC,  VCC,  VCC);

-- Node name is '|LS273:7|:24' 
-- Equation name is '_LC3_B13', type is buried 
_LC3_B13 = DFFE( _LC6_B13,  _LC1_B18,  VCC,  VCC,  VCC);

-- Node name is '|MUX3_2:34|:213' 
-- Equation name is '_LC3_C19', type is buried 
_LC3_C19 = LCELL( _EQ255);
  _EQ255 = !_LC4_C21 &  _LC8_C19
         #  _LC4_C21 & !_LC7_C21 &  _LC8_C14;

-- Node name is '|MUX3_2:34|:225' 
-- Equation name is '_LC1_A17', type is buried 
_LC1_A17 = LCELL( _EQ256);
  _EQ256 = !_LC4_C21 &  _LC7_A17
         #  _LC4_C21 & !_LC7_C21 &  _LC8_B2;

-- Node name is '|MUX3_2:34|:237' 
-- Equation name is '_LC7_B10', type is buried 
_LC7_B10 = LCELL( _EQ257);
  _EQ257 =  _LC4_A5 & !_LC4_C21
         #  _LC2_B2 &  _LC4_C21 & !_LC7_C21;

-- Node name is '|MUX3_2:34|:249' 
-- Equation name is '_LC3_B5', type is buried 
_LC3_B5  = LCELL( _EQ258);
  _EQ258 =  _LC2_A3 & !_LC4_C21
         #  _LC4_B5 &  _LC4_C21 & !_LC7_C21;

-- Node name is '|MUX3_2:34|:261' 
-- Equation name is '_LC2_A8', type is buried 
_LC2_A8  = LCELL( _EQ259);
  _EQ259 = !_LC4_C21 &  _LC7_A8
         #  _LC4_C21 &  _LC7_B2 & !_LC7_C21;

-- Node name is '|MUX3_2:34|:270' 
-- Equation name is '_LC3_A13', type is buried 
_LC3_A13 = LCELL( _EQ260);
  _EQ260 =  _LC4_A18 & !_LC7_C21
         # !_LC2_C17 &  _LC3_B20 &  _LC7_C21;

-- Node name is '|MUX3_2:34|:273' 
-- Equation name is '_LC1_A18', type is buried 
_LC1_A18 = LCELL( _EQ261);
  _EQ261 =  _LC1_A16 & !_LC4_C21
         #  _LC3_A13 &  _LC4_C21;

-- Node name is '|MUX3_2:34|:282' 
-- Equation name is '_LC6_A13', type is buried 
_LC6_A13 = LCELL( _EQ262);
  _EQ262 =  _LC5_B22 & !_LC7_C21
         # !_LC2_C17 &  _LC7_C21 &  _LC8_B20;

-- Node name is '|MUX3_2:34|:285' 
-- Equation name is '_LC1_A23', type is buried 
_LC1_A23 = LCELL( _EQ263);
  _EQ263 = !_LC4_C21 &  _LC7_A23
         #  _LC4_C21 &  _LC6_A13;

-- Node name is '|MUX3_2:34|:294' 
-- Equation name is '_LC8_A13', type is buried 
_LC8_A13 = LCELL( _EQ264);
  _EQ264 =  _LC6_B22 & !_LC7_C21
         # !_LC2_C17 &  _LC7_B20 &  _LC7_C21;

-- Node name is '|MUX3_2:34|:297' 
-- Equation name is '_LC2_A20', type is buried 
_LC2_A20 = LCELL( _EQ265);
  _EQ265 =  _LC4_A20 & !_LC4_C21
         #  _LC4_C21 &  _LC8_A13;

-- Node name is '|MUX3:37|:183' 
-- Equation name is '_LC1_C14', type is buried 
_LC1_C14 = LCELL( _EQ266);
  _EQ266 =  _LC2_C14 &  _LC4_C17
         #  INBUS7 & !_LC4_C17;

-- Node name is '|MUX3:37|:192' 
-- Equation name is '_LC6_B2', type is buried 
_LC6_B2  = LCELL( _EQ267);
  _EQ267 =  _LC4_B2 &  _LC4_C17
         #  INBUS6 & !_LC4_C17;

-- Node name is '|MUX3:37|:201' 
-- Equation name is '_LC3_B2', type is buried 
_LC3_B2  = LCELL( _EQ268);
  _EQ268 =  _LC2_B10 &  _LC4_C17
         #  INBUS5 & !_LC4_C17;

-- Node name is '|MUX3:37|:210' 
-- Equation name is '_LC2_B5', type is buried 
_LC2_B5  = LCELL( _EQ269);
  _EQ269 =  _LC4_C17 &  _LC5_B5
         #  INBUS4 & !_LC4_C17;

-- Node name is '|MUX3:37|:219' 
-- Equation name is '_LC5_B2', type is buried 
_LC5_B2  = LCELL( _EQ270);
  _EQ270 =  _LC1_B2 &  _LC4_C17
         #  INBUS3 & !_LC4_C17;

-- Node name is '|MUX3:37|:228' 
-- Equation name is '_LC3_A18', type is buried 
_LC3_A18 = LCELL( _EQ271);
  _EQ271 =  _LC4_C17 &  _LC5_A18
         #  INBUS2 & !_LC4_C17;

-- Node name is '|MUX3:37|:237' 
-- Equation name is '_LC8_B15', type is buried 
_LC8_B15 = LCELL( _EQ272);
  _EQ272 =  _LC4_C17 &  _LC6_B15
         #  INBUS1 & !_LC4_C17;

-- Node name is '|MUX3:37|:246' 
-- Equation name is '_LC6_B13', type is buried 
_LC6_B13 = LCELL( _EQ273);
  _EQ273 =  _LC4_C17 &  _LC8_B13
         #  INBUS0 & !_LC4_C17;

-- Node name is '|MUX4:9|:94' 
-- Equation name is '_LC3_B1', type is buried 
_LC3_B1  = LCELL( _EQ274);
  _EQ274 = !_LC2_B20 & !_LC6_B20;

-- Node name is '|MUX4:9|:247' 
-- Equation name is '_LC5_B14', type is buried 
_LC5_B14 = LCELL( _EQ275);
  _EQ275 =  _LC1_B22 &  _LC2_B20 & !_LC6_B20;

-- Node name is '|MUX4:9|:248' 
-- Equation name is '_LC4_B14', type is buried 
_LC4_B14 = LCELL( _EQ276);
  _EQ276 =  _LC1_B14 & !_LC2_B20 &  _LC6_B20
         # !_LC2_B20 &  _LC3_B14 & !_LC6_B20
         #  _LC2_B20 &  _LC3_B14 &  _LC6_B20;

-- Node name is '|MUX4:9|:252' 
-- Equation name is '_LC2_B14', type is buried 
_LC2_B14 = LCELL( _EQ277);
  _EQ277 = !_LC3_B1 &  _LC4_B14
         # !_LC3_B1 &  _LC5_B14
         #  _LC3_B1 &  _LC8_C14;

-- Node name is '|MUX4:9|:262' 
-- Equation name is '_LC5_B3', type is buried 
_LC5_B3  = LCELL( _EQ278);
  _EQ278 =  _LC2_B20 &  _LC5_B17 & !_LC6_B20;

-- Node name is '|MUX4:9|:263' 
-- Equation name is '_LC4_B3', type is buried 
_LC4_B3  = LCELL( _EQ279);
  _EQ279 =  _LC2_B3 & !_LC2_B20 &  _LC6_B20
         # !_LC2_B20 &  _LC3_B3 & !_LC6_B20
         #  _LC2_B20 &  _LC3_B3 &  _LC6_B20;

-- Node name is '|MUX4:9|:264' 
-- Equation name is '_LC1_B3', type is buried 
_LC1_B3  = LCELL( _EQ280);
  _EQ280 = !_LC3_B1 &  _LC4_B3
         # !_LC3_B1 &  _LC5_B3
         #  _LC3_B1 &  _LC8_B2;

-- Node name is '|MUX4:9|:274' 
-- Equation name is '_LC6_B10', type is buried 
_LC6_B10 = LCELL( _EQ281);
  _EQ281 =  _LC2_B20 & !_LC6_B20 &  _LC8_B17;

-- Node name is '|MUX4:9|:275' 
-- Equation name is '_LC5_B10', type is buried 
_LC5_B10 = LCELL( _EQ282);
  _EQ282 =  _LC1_B10 & !_LC2_B20 &  _LC6_B20
         # !_LC2_B20 &  _LC3_B10 & !_LC6_B20
         #  _LC2_B20 &  _LC3_B10 &  _LC6_B20;

-- Node name is '|MUX4:9|:276' 
-- Equation name is '_LC8_B10', type is buried 
_LC8_B10 = LCELL( _EQ283);
  _EQ283 = !_LC3_B1 &  _LC5_B10
         # !_LC3_B1 &  _LC6_B10
         #  _LC2_B2 &  _LC3_B1;

-- Node name is '|MUX4:9|:286' 
-- Equation name is '_LC5_B11', type is buried 
_LC5_B11 = LCELL( _EQ284);
  _EQ284 =  _LC2_B20 & !_LC6_B20 &  _LC7_B22;

-- Node name is '|MUX4:9|:287' 
-- Equation name is '_LC4_B11', type is buried 
_LC4_B11 = LCELL( _EQ285);
  _EQ285 =  _LC2_B11 & !_LC2_B20 &  _LC6_B20
         # !_LC2_B20 &  _LC3_B11 & !_LC6_B20
         #  _LC2_B20 &  _LC3_B11 &  _LC6_B20;

-- Node name is '|MUX4:9|:288' 
-- Equation name is '_LC1_B11', type is buried 
_LC1_B11 = LCELL( _EQ286);
  _EQ286 = !_LC3_B1 &  _LC4_B11
         # !_LC3_B1 &  _LC5_B11
         #  _LC3_B1 &  _LC4_B5;

-- Node name is '|MUX4:9|:298' 
-- Equation name is '_LC7_B1', type is buried 
_LC7_B1  = LCELL( _EQ287);
  _EQ287 =  _LC2_B20 &  _LC4_B22 & !_LC6_B20;

-- Node name is '|MUX4:9|:299' 
-- Equation name is '_LC6_B1', type is buried 
_LC6_B1  = LCELL( _EQ288);
  _EQ288 =  _LC2_B1 & !_LC2_B20 &  _LC6_B20
         # !_LC2_B20 &  _LC5_B1 & !_LC6_B20
         #  _LC2_B20 &  _LC5_B1 &  _LC6_B20;

-- Node name is '|MUX4:9|:300' 
-- Equation name is '_LC4_B1', type is buried 
_LC4_B1  = LCELL( _EQ289);
  _EQ289 = !_LC3_B1 &  _LC6_B1
         # !_LC3_B1 &  _LC7_B1
         #  _LC3_B1 &  _LC7_B2;

-- Node name is '|MUX4:9|:310' 
-- Equation name is '_LC5_B19', type is buried 
_LC5_B19 = LCELL( _EQ290);
  _EQ290 =  _LC2_B20 &  _LC3_B22 & !_LC6_B20;

-- Node name is '|MUX4:9|:311' 
-- Equation name is '_LC4_B19', type is buried 
_LC4_B19 = LCELL( _EQ291);
  _EQ291 =  _LC2_B19 & !_LC2_B20 &  _LC6_B20
         # !_LC2_B20 &  _LC3_B19 & !_LC6_B20
         #  _LC2_B20 &  _LC3_B19 &  _LC6_B20;

-- Node name is '|MUX4:9|:312' 
-- Equation name is '_LC1_B19', type is buried 
_LC1_B19 = LCELL( _EQ292);
  _EQ292 = !_LC3_B1 &  _LC4_B19
         # !_LC3_B1 &  _LC5_B19
         #  _LC3_B1 &  _LC4_A18;

-- Node name is '|MUX4:9|:322' 
-- Equation name is '_LC5_B15', type is buried 
_LC5_B15 = LCELL( _EQ293);
  _EQ293 =  _LC2_B20 &  _LC2_B22 & !_LC6_B20;

-- Node name is '|MUX4:9|:323' 
-- Equation name is '_LC4_B15', type is buried 
_LC4_B15 = LCELL( _EQ294);
  _EQ294 =  _LC2_B15 & !_LC2_B20 &  _LC6_B20
         # !_LC2_B20 &  _LC3_B15 & !_LC6_B20
         #  _LC2_B20 &  _LC3_B15 &  _LC6_B20;

-- Node name is '|MUX4:9|:324' 
-- Equation name is '_LC1_B15', type is buried 
_LC1_B15 = LCELL( _EQ295);
  _EQ295 = !_LC3_B1 &  _LC4_B15
         # !_LC3_B1 &  _LC5_B15
         #  _LC3_B1 &  _LC5_B22;

-- Node name is '|MUX4:9|:334' 
-- Equation name is '_LC7_B13', type is buried 
_LC7_B13 = LCELL( _EQ296);
  _EQ296 =  _LC2_B20 & !_LC6_B20 &  _LC8_B22;

-- Node name is '|MUX4:9|:335' 
-- Equation name is '_LC4_B13', type is buried 
_LC4_B13 = LCELL( _EQ297);
  _EQ297 =  _LC2_B13 & !_LC2_B20 &  _LC6_B20
         # !_LC2_B20 &  _LC3_B13 & !_LC6_B20
         #  _LC2_B20 &  _LC3_B13 &  _LC6_B20;

-- Node name is '|MUX4:9|:336' 
-- Equation name is '_LC1_B13', type is buried 
_LC1_B13 = LCELL( _EQ298);
  _EQ298 = !_LC3_B1 &  _LC4_B13
         # !_LC3_B1 &  _LC7_B13
         #  _LC3_B1 &  _LC6_B22;

-- Node name is '|PC:12|LPM_ADD_SUB:132|addcore:adder|:121' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_B23', type is buried 
_LC7_B23 = LCELL( _EQ299);
  _EQ299 =  _LC1_B20 &  _LC4_B20;

-- Node name is '|PC:12|LPM_ADD_SUB:132|addcore:adder|:125' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_B23', type is buried 
_LC3_B23 = LCELL( _EQ300);
  _EQ300 =  _LC1_B20 &  _LC4_B20 &  _LC8_B23;

-- Node name is '|PC:12|LPM_ADD_SUB:132|addcore:adder|:129' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_B23', type is buried 
_LC4_B23 = LCELL( _EQ301);
  _EQ301 =  _LC3_B23 &  _LC6_B23;

-- Node name is '|PC:12|LPM_ADD_SUB:132|addcore:adder|:133' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_B23', type is buried 
_LC2_B23 = LCELL( _EQ302);
  _EQ302 =  _LC4_B23 &  _LC5_B23;

-- Node name is '|PC:12|LPM_ADD_SUB:132|addcore:adder|:137' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_B17', type is buried 
_LC1_B17 = LCELL( _EQ303);
  _EQ303 =  _LC2_B23 &  _LC7_B17;

-- Node name is '|PC:12|LPM_ADD_SUB:132|addcore:adder|:141' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_B17', type is buried 
_LC4_B17 = LCELL( _EQ304);
  _EQ304 =  _LC2_B23 &  _LC3_B17 &  _LC7_B17;

-- Node name is '|PC:12|:27' = '|PC:12|QOUT0' 
-- Equation name is '_LC4_B20', type is buried 
_LC4_B20 = DFFE( _EQ305,  _LC1_C23, GLOBAL( CLR),  VCC,  VCC);
  _EQ305 =  _LC6_B13 & !_LC7_C14
         # !_LC4_B20 &  _LC7_C14;

-- Node name is '|PC:12|:26' = '|PC:12|QOUT1' 
-- Equation name is '_LC1_B20', type is buried 
_LC1_B20 = DFFE( _EQ306,  _LC1_C23, GLOBAL( CLR),  VCC,  VCC);
  _EQ306 = !_LC7_C14 &  _LC8_B15
         #  _LC1_B20 & !_LC4_B20 &  _LC7_C14
         # !_LC1_B20 &  _LC4_B20 &  _LC7_C14;

-- Node name is '|PC:12|:25' = '|PC:12|QOUT2' 
-- Equation name is '_LC8_B23', type is buried 
_LC8_B23 = DFFE( _EQ307,  _LC1_C23, GLOBAL( CLR),  VCC,  VCC);
  _EQ307 =  _LC3_A18 & !_LC7_C14
         # !_LC7_B23 &  _LC7_C14 &  _LC8_B23
         #  _LC7_B23 &  _LC7_C14 & !_LC8_B23;

-- Node name is '|PC:12|:24' = '|PC:12|QOUT3' 
-- Equation name is '_LC6_B23', type is buried 
_LC6_B23 = DFFE( _EQ308,  _LC1_C23, GLOBAL( CLR),  VCC,  VCC);
  _EQ308 =  _LC5_B2 & !_LC7_C14
         # !_LC3_B23 &  _LC6_B23 &  _LC7_C14
         #  _LC3_B23 & !_LC6_B23 &  _LC7_C14;

-- Node name is '|PC:12|:23' = '|PC:12|QOUT4' 
-- Equation name is '_LC5_B23', type is buried 
_LC5_B23 = DFFE( _EQ309,  _LC1_C23, GLOBAL( CLR),  VCC,  VCC);
  _EQ309 =  _LC2_B5 & !_LC7_C14
         # !_LC4_B23 &  _LC5_B23 &  _LC7_C14
         #  _LC4_B23 & !_LC5_B23 &  _LC7_C14;

-- Node name is '|PC:12|:22' = '|PC:12|QOUT5' 
-- Equation name is '_LC7_B17', type is buried 
_LC7_B17 = DFFE( _EQ310,  _LC1_C23, GLOBAL( CLR),  VCC,  VCC);
  _EQ310 =  _LC3_B2 & !_LC7_C14
         # !_LC2_B23 &  _LC7_B17 &  _LC7_C14
         #  _LC2_B23 & !_LC7_B17 &  _LC7_C14;

-- Node name is '|PC:12|:21' = '|PC:12|QOUT6' 
-- Equation name is '_LC3_B17', type is buried 
_LC3_B17 = DFFE( _EQ311,  _LC1_C23, GLOBAL( CLR),  VCC,  VCC);
  _EQ311 =  _LC6_B2 & !_LC7_C14
         # !_LC1_B17 &  _LC3_B17 &  _LC7_C14
         #  _LC1_B17 & !_LC3_B17 &  _LC7_C14;

-- Node name is '|PC:12|:20' = '|PC:12|QOUT7' 
-- Equation name is '_LC6_B17', type is buried 
_LC6_B17 = DFFE( _EQ312,  _LC1_C23, GLOBAL( CLR),  VCC,  VCC);
  _EQ312 =  _LC1_C14 & !_LC7_C14
         # !_LC4_B17 &  _LC6_B17 &  _LC7_C14
         #  _LC4_B17 & !_LC6_B17 &  _LC7_C14;

-- Node name is '|PSW:11|:4' 
-- Equation name is '_LC1_A21', type is buried 
_LC1_A21 = DFFE( _LC2_A17,  _LC4_A21,  VCC,  VCC,  VCC);

-- Node name is '|PSW:11|:6' 
-- Equation name is '_LC8_A21', type is buried 
_LC8_A21 = DFFE( _LC3_A21,  _LC4_A21,  VCC,  VCC,  VCC);

-- Node name is '|ROM:14|~59~1' 
-- Equation name is '_LC2_B17', type is buried 
-- synthesized logic cell 
_LC2_B17 = LCELL( _EQ313);
  _EQ313 = !_LC3_B17 & !_LC6_B17 & !_LC6_C13 & !_LC7_B17;

-- Node name is '|ROM:14|~59~2' 
-- Equation name is '_LC1_B23', type is buried 
-- synthesized logic cell 
_LC1_B23 = LCELL( _EQ314);
  _EQ314 =  _LC2_B17 & !_LC5_B23 & !_LC6_B23 & !_LC8_B23;

-- Node name is ':17' 
-- Equation name is '_LC6_B18', type is buried 
_LC6_B18 = LCELL( _EQ315);
  _EQ315 =  _LC1_C13 &  _LC2_B20 &  _LC3_C23 & !_LC6_B20;

-- Node name is ':18' 
-- Equation name is '_LC1_B18', type is buried 
_LC1_B18 = LCELL( _EQ316);
  _EQ316 =  _LC1_C13 & !_LC2_B20 &  _LC3_C23 &  _LC6_B20;

-- Node name is ':19' 
-- Equation name is '_LC3_B18', type is buried 
_LC3_B18 = LCELL( _EQ317);
  _EQ317 =  _LC1_C13 &  _LC2_B20 &  _LC3_C23 &  _LC6_B20;

-- Node name is ':20' 
-- Equation name is '_LC5_B18', type is buried 
_LC5_B18 = LCELL( _EQ318);
  _EQ318 =  _LC1_C13 & !_LC2_B20 &  _LC3_C23 & !_LC6_B20;



Project Informationc:\users\administrator\onedrive - mytccd.edu\experimentreport\computerorganization\curriculumdesign\dingel-cpu\top.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'ACEX1K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:03
   Partitioner                            00:00:00
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:04


Memory Allocated
-----------------

Peak memory allocated during compilation  = 41,884K
