// Seed: 3803373905
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_7 = 1;
  wire id_9;
endmodule
module module_1 (
    input  logic id_0,
    input  logic id_1,
    input  tri   id_2,
    output logic id_3
);
  logic id_5;
  for (id_6 = 1; id_1; id_5 = id_0) begin : LABEL_0
    assign id_5 = id_1;
  end
  wire id_7;
  always id_3 <= id_1;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_8,
      id_7
  );
endmodule
