Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May  4 18:15:52 2019
| Host         : MXGUA05NBC18560 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_uart_control_sets_placed.rpt
| Design       : TOP_uart
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|      6 |            1 |
|      8 |            2 |
|      9 |            1 |
|     14 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              16 |            5 |
| No           | Yes                   | No                     |              11 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              47 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------+-------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal              |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------+-------------------+------------------+----------------+
|  clk_IBUF_BUFG | RX0/baudgen0/E[0]                       | RX0/baudgen0/rstn |                1 |              4 |
|  clk_IBUF_BUFG | RX0/CONTROL/FSM_onehot_state[3]_i_1_n_0 | RX0/baudgen0/rstn |                1 |              4 |
|  clk_IBUF_BUFG |                                         | TX0/CONTROL/SR[0] |                3 |              6 |
|  clk_IBUF_BUFG | TX0/CONTROL/wires[load]                 | RX0/baudgen0/rstn |                1 |              8 |
|  clk_IBUF_BUFG | RX0/CONTROL/Q[2]                        | RX0/baudgen0/rstn |                1 |              8 |
|  clk_IBUF_BUFG | RX0/baudgen0/counter_reg[5]_0[0]        | RX0/baudgen0/rstn |                3 |              9 |
|  clk_IBUF_BUFG | TX0/BAUD0/E[0]                          | RX0/baudgen0/rstn |                4 |             14 |
|  clk_IBUF_BUFG |                                         | RX0/baudgen0/rstn |                7 |             21 |
+----------------+-----------------------------------------+-------------------+------------------+----------------+


