{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541613620370 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541613620378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 07 12:00:20 2018 " "Processing started: Wed Nov 07 12:00:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541613620378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613620378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off accel_sketch -c accel_sketch " "Command: quartus_map --read_settings_files=on --write_settings_files=off accel_sketch -c accel_sketch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613620378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541613622356 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541613622356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/accel_sketch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/accel_sketch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accel_sketch-rtl " "Found design unit 1: accel_sketch-rtl" {  } { { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633242 ""} { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch " "Found entity 1: accel_sketch" {  } { { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/accel_sketch_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/accel_sketch_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accel_sketch_rst_controller-rtl " "Found design unit 1: accel_sketch_rst_controller-rtl" {  } { { "synthesis/accel_sketch_rst_controller.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633247 ""} { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_rst_controller " "Found entity 1: accel_sketch_rst_controller" {  } { { "synthesis/accel_sketch_rst_controller.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/accel_sketch_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/accel_sketch_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accel_sketch_rst_controller_001-rtl " "Found design unit 1: accel_sketch_rst_controller_001-rtl" {  } { { "synthesis/accel_sketch_rst_controller_001.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633251 ""} { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_rst_controller_001 " "Found entity 1: accel_sketch_rst_controller_001" {  } { { "synthesis/accel_sketch_rst_controller_001.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_avalon_st_adapter " "Found entity 1: accel_sketch_avalon_st_adapter" {  } { { "synthesis/submodules/accel_sketch_avalon_st_adapter.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_avalon_st_adapter_channel_adapter_0 " "Found entity 1: accel_sketch_avalon_st_adapter_channel_adapter_0" {  } { { "synthesis/submodules/accel_sketch_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_irq_mapper " "Found entity 1: accel_sketch_irq_mapper" {  } { { "synthesis/submodules/accel_sketch_irq_mapper.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0 " "Found entity 1: accel_sketch_mm_interconnect_0" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_003.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_003.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_avalon_st_adapter_003 " "Found entity 1: accel_sketch_mm_interconnect_0_avalon_st_adapter_003" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_003.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_003.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 " "Found entity 1: accel_sketch_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: accel_sketch_mm_interconnect_0_avalon_st_adapter_001" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: accel_sketch_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_avalon_st_adapter " "Found entity 1: accel_sketch_mm_interconnect_0_avalon_st_adapter" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: accel_sketch_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_rsp_mux_002 " "Found entity 1: accel_sketch_mm_interconnect_0_rsp_mux_002" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633408 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_rsp_mux_001 " "Found entity 1: accel_sketch_mm_interconnect_0_rsp_mux_001" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_rsp_mux " "Found entity 1: accel_sketch_mm_interconnect_0_rsp_mux" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_rsp_demux_008 " "Found entity 1: accel_sketch_mm_interconnect_0_rsp_demux_008" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux_008.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux_008.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_rsp_demux_004 " "Found entity 1: accel_sketch_mm_interconnect_0_rsp_demux_004" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_rsp_demux_003 " "Found entity 1: accel_sketch_mm_interconnect_0_rsp_demux_003" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_rsp_demux_001 " "Found entity 1: accel_sketch_mm_interconnect_0_rsp_demux_001" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_rsp_demux " "Found entity 1: accel_sketch_mm_interconnect_0_rsp_demux" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_cmd_mux_004 " "Found entity 1: accel_sketch_mm_interconnect_0_cmd_mux_004" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_cmd_mux_003 " "Found entity 1: accel_sketch_mm_interconnect_0_cmd_mux_003" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_cmd_mux_001 " "Found entity 1: accel_sketch_mm_interconnect_0_cmd_mux_001" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_cmd_mux " "Found entity 1: accel_sketch_mm_interconnect_0_cmd_mux" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_cmd_demux_002 " "Found entity 1: accel_sketch_mm_interconnect_0_cmd_demux_002" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_cmd_demux_001 " "Found entity 1: accel_sketch_mm_interconnect_0_cmd_demux_001" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_cmd_demux " "Found entity 1: accel_sketch_mm_interconnect_0_cmd_demux" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633515 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633515 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633515 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633515 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633515 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541613633527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633541 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541613633549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633589 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633600 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel accel_sketch_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at accel_sketch_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541613633604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel accel_sketch_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at accel_sketch_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541613633604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_router_007_default_decode " "Found entity 1: accel_sketch_mm_interconnect_0_router_007_default_decode" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633606 ""} { "Info" "ISGN_ENTITY_NAME" "2 accel_sketch_mm_interconnect_0_router_007 " "Found entity 2: accel_sketch_mm_interconnect_0_router_007" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel accel_sketch_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at accel_sketch_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541613633609 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel accel_sketch_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at accel_sketch_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541613633610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_router_006_default_decode " "Found entity 1: accel_sketch_mm_interconnect_0_router_006_default_decode" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633613 ""} { "Info" "ISGN_ENTITY_NAME" "2 accel_sketch_mm_interconnect_0_router_006 " "Found entity 2: accel_sketch_mm_interconnect_0_router_006" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel accel_sketch_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at accel_sketch_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541613633616 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel accel_sketch_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at accel_sketch_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541613633617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_router_004_default_decode " "Found entity 1: accel_sketch_mm_interconnect_0_router_004_default_decode" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633620 ""} { "Info" "ISGN_ENTITY_NAME" "2 accel_sketch_mm_interconnect_0_router_004 " "Found entity 2: accel_sketch_mm_interconnect_0_router_004" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel accel_sketch_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at accel_sketch_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541613633623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel accel_sketch_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at accel_sketch_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541613633623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_router_003_default_decode " "Found entity 1: accel_sketch_mm_interconnect_0_router_003_default_decode" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633627 ""} { "Info" "ISGN_ENTITY_NAME" "2 accel_sketch_mm_interconnect_0_router_003 " "Found entity 2: accel_sketch_mm_interconnect_0_router_003" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633627 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel accel_sketch_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at accel_sketch_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541613633631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel accel_sketch_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at accel_sketch_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541613633631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_router_002_default_decode " "Found entity 1: accel_sketch_mm_interconnect_0_router_002_default_decode" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633635 ""} { "Info" "ISGN_ENTITY_NAME" "2 accel_sketch_mm_interconnect_0_router_002 " "Found entity 2: accel_sketch_mm_interconnect_0_router_002" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel accel_sketch_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at accel_sketch_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541613633639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel accel_sketch_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at accel_sketch_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541613633639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_router_001_default_decode " "Found entity 1: accel_sketch_mm_interconnect_0_router_001_default_decode" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633643 ""} { "Info" "ISGN_ENTITY_NAME" "2 accel_sketch_mm_interconnect_0_router_001 " "Found entity 2: accel_sketch_mm_interconnect_0_router_001" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633643 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel accel_sketch_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at accel_sketch_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541613633647 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel accel_sketch_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at accel_sketch_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541613633648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_router_default_decode " "Found entity 1: accel_sketch_mm_interconnect_0_router_default_decode" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633652 ""} { "Info" "ISGN_ENTITY_NAME" "2 accel_sketch_mm_interconnect_0_router " "Found entity 2: accel_sketch_mm_interconnect_0_router" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_video_vga_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_video_vga_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_video_vga_controller_0 " "Found entity 1: accel_sketch_video_vga_controller_0" {  } { { "synthesis/submodules/accel_sketch_video_vga_controller_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_vga_controller_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_video_scaler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_video_scaler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_video_scaler_0 " "Found entity 1: accel_sketch_video_scaler_0" {  } { { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_video_rgb_resampler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_video_rgb_resampler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_video_rgb_resampler_0 " "Found entity 1: accel_sketch_video_rgb_resampler_0" {  } { { "synthesis/submodules/accel_sketch_video_rgb_resampler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_rgb_resampler_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_video_pixel_buffer_dma_0 " "Found entity 1: accel_sketch_video_pixel_buffer_dma_0" {  } { { "synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_video_dual_clock_buffer_0 " "Found entity 1: accel_sketch_video_dual_clock_buffer_0" {  } { { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_timer_0 " "Found entity 1: accel_sketch_timer_0" {  } { { "synthesis/submodules/accel_sketch_timer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_sysid_qsys_0 " "Found entity 1: accel_sketch_sysid_qsys_0" {  } { { "synthesis/submodules/accel_sketch_sysid_qsys_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_onchip_memory2_0 " "Found entity 1: accel_sketch_onchip_memory2_0" {  } { { "synthesis/submodules/accel_sketch_onchip_memory2_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_nios2_gen2_0 " "Found entity 1: accel_sketch_nios2_gen2_0" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613633798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613633798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: accel_sketch_nios2_gen2_0_cpu_ic_data_module" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634575 ""} { "Info" "ISGN_ENTITY_NAME" "2 accel_sketch_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: accel_sketch_nios2_gen2_0_cpu_ic_tag_module" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634575 ""} { "Info" "ISGN_ENTITY_NAME" "3 accel_sketch_nios2_gen2_0_cpu_bht_module " "Found entity 3: accel_sketch_nios2_gen2_0_cpu_bht_module" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634575 ""} { "Info" "ISGN_ENTITY_NAME" "4 accel_sketch_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: accel_sketch_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634575 ""} { "Info" "ISGN_ENTITY_NAME" "5 accel_sketch_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: accel_sketch_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634575 ""} { "Info" "ISGN_ENTITY_NAME" "6 accel_sketch_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: accel_sketch_nios2_gen2_0_cpu_dc_tag_module" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634575 ""} { "Info" "ISGN_ENTITY_NAME" "7 accel_sketch_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: accel_sketch_nios2_gen2_0_cpu_dc_data_module" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634575 ""} { "Info" "ISGN_ENTITY_NAME" "8 accel_sketch_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: accel_sketch_nios2_gen2_0_cpu_dc_victim_module" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634575 ""} { "Info" "ISGN_ENTITY_NAME" "9 accel_sketch_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: accel_sketch_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634575 ""} { "Info" "ISGN_ENTITY_NAME" "10 accel_sketch_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: accel_sketch_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634575 ""} { "Info" "ISGN_ENTITY_NAME" "11 accel_sketch_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: accel_sketch_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634575 ""} { "Info" "ISGN_ENTITY_NAME" "12 accel_sketch_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: accel_sketch_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634575 ""} { "Info" "ISGN_ENTITY_NAME" "13 accel_sketch_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: accel_sketch_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634575 ""} { "Info" "ISGN_ENTITY_NAME" "14 accel_sketch_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: accel_sketch_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634575 ""} { "Info" "ISGN_ENTITY_NAME" "15 accel_sketch_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: accel_sketch_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634575 ""} { "Info" "ISGN_ENTITY_NAME" "16 accel_sketch_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: accel_sketch_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634575 ""} { "Info" "ISGN_ENTITY_NAME" "17 accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634575 ""} { "Info" "ISGN_ENTITY_NAME" "18 accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634575 ""} { "Info" "ISGN_ENTITY_NAME" "19 accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634575 ""} { "Info" "ISGN_ENTITY_NAME" "20 accel_sketch_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: accel_sketch_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634575 ""} { "Info" "ISGN_ENTITY_NAME" "21 accel_sketch_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: accel_sketch_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634575 ""} { "Info" "ISGN_ENTITY_NAME" "22 accel_sketch_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: accel_sketch_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634575 ""} { "Info" "ISGN_ENTITY_NAME" "23 accel_sketch_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: accel_sketch_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634575 ""} { "Info" "ISGN_ENTITY_NAME" "24 accel_sketch_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: accel_sketch_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634575 ""} { "Info" "ISGN_ENTITY_NAME" "25 accel_sketch_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: accel_sketch_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634575 ""} { "Info" "ISGN_ENTITY_NAME" "26 accel_sketch_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: accel_sketch_nios2_gen2_0_cpu_nios2_oci" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634575 ""} { "Info" "ISGN_ENTITY_NAME" "27 accel_sketch_nios2_gen2_0_cpu " "Found entity 27: accel_sketch_nios2_gen2_0_cpu" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613634575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: accel_sketch_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613634583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: accel_sketch_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613634590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613634598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_nios2_gen2_0_cpu_mult_cell " "Found entity 1: accel_sketch_nios2_gen2_0_cpu_mult_cell" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613634605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_nios2_gen2_0_cpu_test_bench " "Found entity 1: accel_sketch_nios2_gen2_0_cpu_test_bench" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613634613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/accel_sketch_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_new_sdram_controller_0_input_efifo_module " "Found entity 1: accel_sketch_new_sdram_controller_0_input_efifo_module" {  } { { "synthesis/submodules/accel_sketch_new_sdram_controller_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634630 ""} { "Info" "ISGN_ENTITY_NAME" "2 accel_sketch_new_sdram_controller_0 " "Found entity 2: accel_sketch_new_sdram_controller_0" {  } { { "synthesis/submodules/accel_sketch_new_sdram_controller_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613634630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file synthesis/submodules/accel_sketch_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_jtag_uart_0_sim_scfifo_w " "Found entity 1: accel_sketch_jtag_uart_0_sim_scfifo_w" {  } { { "synthesis/submodules/accel_sketch_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634653 ""} { "Info" "ISGN_ENTITY_NAME" "2 accel_sketch_jtag_uart_0_scfifo_w " "Found entity 2: accel_sketch_jtag_uart_0_scfifo_w" {  } { { "synthesis/submodules/accel_sketch_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634653 ""} { "Info" "ISGN_ENTITY_NAME" "3 accel_sketch_jtag_uart_0_sim_scfifo_r " "Found entity 3: accel_sketch_jtag_uart_0_sim_scfifo_r" {  } { { "synthesis/submodules/accel_sketch_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634653 ""} { "Info" "ISGN_ENTITY_NAME" "4 accel_sketch_jtag_uart_0_scfifo_r " "Found entity 4: accel_sketch_jtag_uart_0_scfifo_r" {  } { { "synthesis/submodules/accel_sketch_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634653 ""} { "Info" "ISGN_ENTITY_NAME" "5 accel_sketch_jtag_uart_0 " "Found entity 5: accel_sketch_jtag_uart_0" {  } { { "synthesis/submodules/accel_sketch_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613634653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file synthesis/submodules/accel_sketch_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_altpll_0_dffpipe_l2c " "Found entity 1: accel_sketch_altpll_0_dffpipe_l2c" {  } { { "synthesis/submodules/accel_sketch_altpll_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634671 ""} { "Info" "ISGN_ENTITY_NAME" "2 accel_sketch_altpll_0_stdsync_sv6 " "Found entity 2: accel_sketch_altpll_0_stdsync_sv6" {  } { { "synthesis/submodules/accel_sketch_altpll_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634671 ""} { "Info" "ISGN_ENTITY_NAME" "3 accel_sketch_altpll_0_altpll_82g2 " "Found entity 3: accel_sketch_altpll_0_altpll_82g2" {  } { { "synthesis/submodules/accel_sketch_altpll_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634671 ""} { "Info" "ISGN_ENTITY_NAME" "4 accel_sketch_altpll_0 " "Found entity 4: accel_sketch_altpll_0" {  } { { "synthesis/submodules/accel_sketch_altpll_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_altpll_0.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613634671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_serial_bus_controller " "Found entity 1: altera_up_accelerometer_spi_serial_bus_controller" {  } { { "synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613634681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_slow_clock_generator " "Found entity 1: altera_up_accelerometer_spi_slow_clock_generator" {  } { { "synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613634691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_up_accelerometer_spi_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_up_accelerometer_spi_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init " "Found entity 1: altera_up_accelerometer_spi_auto_init" {  } { { "synthesis/submodules/altera_up_accelerometer_spi_auto_init.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613634701 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_accelerometer_spi_auto_init_ctrl altera_up_accelerometer_spi_auto_init_ctrl.v(51) " "Verilog Module Declaration warning at altera_up_accelerometer_spi_auto_init_ctrl.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_accelerometer_spi_auto_init_ctrl\"" {  } { { "synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613634708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init_ctrl " "Found entity 1: altera_up_accelerometer_spi_auto_init_ctrl" {  } { { "synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613634711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_accelerometer_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_accelerometer_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_accelerometer_spi_0 " "Found entity 1: accel_sketch_accelerometer_spi_0" {  } { { "synthesis/submodules/accel_sketch_accelerometer_spi_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_accelerometer_spi_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613634718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_pio_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_pio_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_PIO_SW " "Found entity 1: accel_sketch_PIO_SW" {  } { { "synthesis/submodules/accel_sketch_PIO_SW.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_PIO_SW.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613634730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_pio_push.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_pio_push.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_PIO_PUSH " "Found entity 1: accel_sketch_PIO_PUSH" {  } { { "synthesis/submodules/accel_sketch_PIO_PUSH.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_PIO_PUSH.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613634744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_pio_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_pio_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_PIO_HEX " "Found entity 1: accel_sketch_PIO_HEX" {  } { { "synthesis/submodules/accel_sketch_PIO_HEX.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_PIO_HEX.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613634755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accel_sketch_de10.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file accel_sketch_de10.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accel_sketch_de10-hardware " "Found design unit 1: accel_sketch_de10-hardware" {  } { { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634759 ""} { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_de10 " "Found entity 1: accel_sketch_de10" {  } { { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613634759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg_hex1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg_hex1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg_hex1-behavioral " "Found design unit 1: sevenseg_hex1-behavioral" {  } { { "sevenseg_hex1.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/sevenseg_hex1.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634765 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg_hex1 " "Found entity 1: sevenseg_hex1" {  } { { "sevenseg_hex1.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/sevenseg_hex1.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613634765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg_hex6.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg_hex6.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg_hex6-behavioral " "Found design unit 1: sevenseg_hex6-behavioral" {  } { { "sevenseg_hex6.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/sevenseg_hex6.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634769 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg_hex6 " "Found entity 1: sevenseg_hex6" {  } { { "sevenseg_hex6.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/sevenseg_hex6.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613634769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613634769 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "accel_sketch_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at accel_sketch_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/accel_sketch_new_sdram_controller_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1541613634844 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "accel_sketch_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at accel_sketch_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/accel_sketch_new_sdram_controller_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1541613634844 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "accel_sketch_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at accel_sketch_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/accel_sketch_new_sdram_controller_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1541613634844 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "accel_sketch_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at accel_sketch_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/accel_sketch_new_sdram_controller_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1541613634846 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "accel_sketch_de10 " "Elaborating entity \"accel_sketch_de10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541613635028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch accel_sketch:IP " "Elaborating entity \"accel_sketch\" for hierarchy \"accel_sketch:IP\"" {  } { { "accel_sketch_de10.vhdl" "IP" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613635047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_PIO_HEX accel_sketch:IP\|accel_sketch_PIO_HEX:pio_hex " "Elaborating entity \"accel_sketch_PIO_HEX\" for hierarchy \"accel_sketch:IP\|accel_sketch_PIO_HEX:pio_hex\"" {  } { { "synthesis/accel_sketch.vhd" "pio_hex" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613635106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_PIO_PUSH accel_sketch:IP\|accel_sketch_PIO_PUSH:pio_push " "Elaborating entity \"accel_sketch_PIO_PUSH\" for hierarchy \"accel_sketch:IP\|accel_sketch_PIO_PUSH:pio_push\"" {  } { { "synthesis/accel_sketch.vhd" "pio_push" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613635124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_PIO_SW accel_sketch:IP\|accel_sketch_PIO_SW:pio_sw " "Elaborating entity \"accel_sketch_PIO_SW\" for hierarchy \"accel_sketch:IP\|accel_sketch_PIO_SW:pio_sw\"" {  } { { "synthesis/accel_sketch.vhd" "pio_sw" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613635144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_accelerometer_spi_0 accel_sketch:IP\|accel_sketch_accelerometer_spi_0:accelerometer_spi_0 " "Elaborating entity \"accel_sketch_accelerometer_spi_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_accelerometer_spi_0:accelerometer_spi_0\"" {  } { { "synthesis/accel_sketch.vhd" "accelerometer_spi_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613635170 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 accel_sketch_accelerometer_spi_0.v(226) " "Verilog HDL assignment warning at accel_sketch_accelerometer_spi_0.v(226): truncated value with size 32 to match size of target (8)" {  } { { "synthesis/submodules/accel_sketch_accelerometer_spi_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_accelerometer_spi_0.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541613635171 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_accelerometer_spi_0:accelerometer_spi_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 accel_sketch_accelerometer_spi_0.v(241) " "Verilog HDL assignment warning at accel_sketch_accelerometer_spi_0.v(241): truncated value with size 8 to match size of target (6)" {  } { { "synthesis/submodules/accel_sketch_accelerometer_spi_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_accelerometer_spi_0.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541613635171 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_accelerometer_spi_0:accelerometer_spi_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_auto_init_ctrl accel_sketch:IP\|accel_sketch_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller " "Elaborating entity \"altera_up_accelerometer_spi_auto_init_ctrl\" for hierarchy \"accel_sketch:IP\|accel_sketch_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\"" {  } { { "synthesis/submodules/accel_sketch_accelerometer_spi_0.v" "Auto_Init_Controller" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_accelerometer_spi_0.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613635196 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_accelerometer_spi_auto_init_ctrl.v(137) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_auto_init_ctrl.v(137): truncated value with size 32 to match size of target (4)" {  } { { "synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541613635198 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_auto_init accel_sketch:IP\|accel_sketch_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer " "Elaborating entity \"altera_up_accelerometer_spi_auto_init\" for hierarchy \"accel_sketch:IP\|accel_sketch_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer\"" {  } { { "synthesis/submodules/accel_sketch_accelerometer_spi_0.v" "Auto_Init_Accelerometer" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_accelerometer_spi_0.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613635215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_serial_bus_controller accel_sketch:IP\|accel_sketch_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_accelerometer_spi_serial_bus_controller\" for hierarchy \"accel_sketch:IP\|accel_sketch_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "synthesis/submodules/accel_sketch_accelerometer_spi_0.v" "Serial_Bus_Controller" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_accelerometer_spi_0.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613635232 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_accelerometer_spi_serial_bus_controller.v(215) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_serial_bus_controller.v(215): truncated value with size 32 to match size of target (5)" {  } { { "synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541613635234 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_slow_clock_generator accel_sketch:IP\|accel_sketch_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_accelerometer_spi_slow_clock_generator\" for hierarchy \"accel_sketch:IP\|accel_sketch_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613635254 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_accelerometer_spi_slow_clock_generator.v(110) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_slow_clock_generator.v(110): truncated value with size 32 to match size of target (4)" {  } { { "synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541613635254 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_altpll_0 accel_sketch:IP\|accel_sketch_altpll_0:altpll_0 " "Elaborating entity \"accel_sketch_altpll_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_altpll_0:altpll_0\"" {  } { { "synthesis/accel_sketch.vhd" "altpll_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613635277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_altpll_0_stdsync_sv6 accel_sketch:IP\|accel_sketch_altpll_0:altpll_0\|accel_sketch_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"accel_sketch_altpll_0_stdsync_sv6\" for hierarchy \"accel_sketch:IP\|accel_sketch_altpll_0:altpll_0\|accel_sketch_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "synthesis/submodules/accel_sketch_altpll_0.v" "stdsync2" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_altpll_0.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613635298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_altpll_0_dffpipe_l2c accel_sketch:IP\|accel_sketch_altpll_0:altpll_0\|accel_sketch_altpll_0_stdsync_sv6:stdsync2\|accel_sketch_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"accel_sketch_altpll_0_dffpipe_l2c\" for hierarchy \"accel_sketch:IP\|accel_sketch_altpll_0:altpll_0\|accel_sketch_altpll_0_stdsync_sv6:stdsync2\|accel_sketch_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "synthesis/submodules/accel_sketch_altpll_0.v" "dffpipe3" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613635314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_altpll_0_altpll_82g2 accel_sketch:IP\|accel_sketch_altpll_0:altpll_0\|accel_sketch_altpll_0_altpll_82g2:sd1 " "Elaborating entity \"accel_sketch_altpll_0_altpll_82g2\" for hierarchy \"accel_sketch:IP\|accel_sketch_altpll_0:altpll_0\|accel_sketch_altpll_0_altpll_82g2:sd1\"" {  } { { "synthesis/submodules/accel_sketch_altpll_0.v" "sd1" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_altpll_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613635330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_jtag_uart_0 accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"accel_sketch_jtag_uart_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\"" {  } { { "synthesis/accel_sketch.vhd" "jtag_uart_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613635347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_jtag_uart_0_scfifo_w accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w " "Elaborating entity \"accel_sketch_jtag_uart_0_scfifo_w\" for hierarchy \"accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\"" {  } { { "synthesis/submodules/accel_sketch_jtag_uart_0.v" "the_accel_sketch_jtag_uart_0_scfifo_w" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613635366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "synthesis/submodules/accel_sketch_jtag_uart_0.v" "wfifo" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613635617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "synthesis/submodules/accel_sketch_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613635634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613635634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613635634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613635634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613635634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613635634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613635634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613635634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613635634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613635634 ""}  } { { "synthesis/submodules/accel_sketch_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541613635634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613635714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613635714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613635719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613635754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613635754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613635762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613635797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613635797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613635810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613635876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613635876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613635889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613635959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613635959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613635971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613636041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613636041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613636053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_jtag_uart_0_scfifo_r accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_r:the_accel_sketch_jtag_uart_0_scfifo_r " "Elaborating entity \"accel_sketch_jtag_uart_0_scfifo_r\" for hierarchy \"accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_r:the_accel_sketch_jtag_uart_0_scfifo_r\"" {  } { { "synthesis/submodules/accel_sketch_jtag_uart_0.v" "the_accel_sketch_jtag_uart_0_scfifo_r" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613636101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:accel_sketch_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:accel_sketch_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "synthesis/submodules/accel_sketch_jtag_uart_0.v" "accel_sketch_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613636524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:accel_sketch_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:accel_sketch_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "synthesis/submodules/accel_sketch_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613636555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:accel_sketch_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:accel_sketch_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613636555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613636555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613636555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613636555 ""}  } { { "synthesis/submodules/accel_sketch_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541613636555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:accel_sketch_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:accel_sketch_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613636724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:accel_sketch_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:accel_sketch_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613636931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_new_sdram_controller_0 accel_sketch:IP\|accel_sketch_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"accel_sketch_new_sdram_controller_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "synthesis/accel_sketch.vhd" "new_sdram_controller_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613637005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_new_sdram_controller_0_input_efifo_module accel_sketch:IP\|accel_sketch_new_sdram_controller_0:new_sdram_controller_0\|accel_sketch_new_sdram_controller_0_input_efifo_module:the_accel_sketch_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"accel_sketch_new_sdram_controller_0_input_efifo_module\" for hierarchy \"accel_sketch:IP\|accel_sketch_new_sdram_controller_0:new_sdram_controller_0\|accel_sketch_new_sdram_controller_0_input_efifo_module:the_accel_sketch_new_sdram_controller_0_input_efifo_module\"" {  } { { "synthesis/submodules/accel_sketch_new_sdram_controller_0.v" "the_accel_sketch_new_sdram_controller_0_input_efifo_module" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613637103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0 accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"accel_sketch_nios2_gen2_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\"" {  } { { "synthesis/accel_sketch.vhd" "nios2_gen2_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613637131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0.v" "cpu" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613637187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_test_bench accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_test_bench:the_accel_sketch_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_test_bench\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_test_bench:the_accel_sketch_nios2_gen2_0_cpu_test_bench\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 6000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613637718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_ic_data_module accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_ic_data_module:accel_sketch_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_ic_data_module:accel_sketch_nios2_gen2_0_cpu_ic_data\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "accel_sketch_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 7002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613637784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_ic_data_module:accel_sketch_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_ic_data_module:accel_sketch_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613637918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2uc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2uc1 " "Found entity 1: altsyncram_2uc1" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_2uc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613638022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613638022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2uc1 accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_ic_data_module:accel_sketch_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated " "Elaborating entity \"altsyncram_2uc1\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_ic_data_module:accel_sketch_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613638030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_ic_tag_module accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_ic_tag_module:accel_sketch_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_ic_tag_module:accel_sketch_nios2_gen2_0_cpu_ic_tag\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "accel_sketch_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 7068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613638108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_ic_tag_module:accel_sketch_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_ic_tag_module:accel_sketch_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613638137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1lc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1lc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1lc1 " "Found entity 1: altsyncram_1lc1" {  } { { "db/altsyncram_1lc1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_1lc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613638229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613638229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1lc1 accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_ic_tag_module:accel_sketch_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1lc1:auto_generated " "Elaborating entity \"altsyncram_1lc1\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_ic_tag_module:accel_sketch_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1lc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613638235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_bht_module accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_bht_module:accel_sketch_nios2_gen2_0_cpu_bht " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_bht_module\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_bht_module:accel_sketch_nios2_gen2_0_cpu_bht\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "accel_sketch_nios2_gen2_0_cpu_bht" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 7266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613638304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_bht_module:accel_sketch_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_bht_module:accel_sketch_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613638331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_vhc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613638421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613638421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_bht_module:accel_sketch_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_bht_module:accel_sketch_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613638427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_register_bank_a_module accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_register_bank_a_module:accel_sketch_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_register_bank_a_module:accel_sketch_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "accel_sketch_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 8223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613638486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_register_bank_a_module:accel_sketch_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_register_bank_a_module:accel_sketch_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613638509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_5tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613638622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613638622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_register_bank_a_module:accel_sketch_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_register_bank_a_module:accel_sketch_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613638631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_register_bank_b_module accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_register_bank_b_module:accel_sketch_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_register_bank_b_module:accel_sketch_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "accel_sketch_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 8241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613638711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_mult_cell accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 8826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613638769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613638834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altera_mult_add_bbo2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613638922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613638922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613638942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altera_mult_add_bbo2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613639088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613639168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613639216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613639250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613639349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613639633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613639678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613639784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613639883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613639921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613639961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613640079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613640807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613641027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613641066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613641145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613641180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613641278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613641372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_dc_tag_module accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_tag_module:accel_sketch_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_tag_module:accel_sketch_nios2_gen2_0_cpu_dc_tag\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "accel_sketch_nios2_gen2_0_cpu_dc_tag" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 9248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613645376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_tag_module:accel_sketch_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_tag_module:accel_sketch_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613645405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rtb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rtb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rtb1 " "Found entity 1: altsyncram_rtb1" {  } { { "db/altsyncram_rtb1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_rtb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613645492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613645492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rtb1 accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_tag_module:accel_sketch_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_rtb1:auto_generated " "Elaborating entity \"altsyncram_rtb1\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_tag_module:accel_sketch_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_rtb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613645499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_dc_data_module accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_data_module:accel_sketch_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_data_module:accel_sketch_nios2_gen2_0_cpu_dc_data\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "accel_sketch_nios2_gen2_0_cpu_dc_data" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 9314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613645572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_data_module:accel_sketch_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_data_module:accel_sketch_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613645604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_aoe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613645745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613645745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_data_module:accel_sketch_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_data_module:accel_sketch_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613645754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_dc_victim_module accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_victim_module:accel_sketch_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_victim_module:accel_sketch_nios2_gen2_0_cpu_dc_victim\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "accel_sketch_nios2_gen2_0_cpu_dc_victim" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 9426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613645862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_victim_module:accel_sketch_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_victim_module:accel_sketch_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613645895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_hec1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613646007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613646007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_victim_module:accel_sketch_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_victim_module:accel_sketch_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613646013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_nios2_oci accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 10283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613646088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_nios2_oci_debug accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_debug:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_debug:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613646154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_debug:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_debug:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613646221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_nios2_oci_break accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_break:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_break:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613646274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_nios2_oci_xbrk accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_xbrk:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_xbrk:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613646354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_nios2_oci_dbrk accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_dbrk:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_dbrk:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613646399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_nios2_oci_itrace accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_itrace:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_itrace:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613646449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_nios2_oci_dtrace accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_dtrace:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_dtrace:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613646497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_nios2_oci_td_mode accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_dtrace:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_dtrace\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_td_mode:accel_sketch_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_dtrace:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_dtrace\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_td_mode:accel_sketch_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "accel_sketch_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613646594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613646635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613646702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613646742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613646784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_nios2_oci_pib accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_pib:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_pib:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613646826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_nios2_oci_im accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_im:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_im:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613646868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_nios2_avalon_reg accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_avalon_reg:the_accel_sketch_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_avalon_reg:the_accel_sketch_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613646916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_nios2_ocimem accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_ocimem:the_accel_sketch_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_ocimem:the_accel_sketch_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613646959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_ociram_sp_ram_module accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_ocimem:the_accel_sketch_nios2_gen2_0_cpu_nios2_ocimem\|accel_sketch_nios2_gen2_0_cpu_ociram_sp_ram_module:accel_sketch_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_ocimem:the_accel_sketch_nios2_gen2_0_cpu_nios2_ocimem\|accel_sketch_nios2_gen2_0_cpu_ociram_sp_ram_module:accel_sketch_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "accel_sketch_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613647034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_ocimem:the_accel_sketch_nios2_gen2_0_cpu_nios2_ocimem\|accel_sketch_nios2_gen2_0_cpu_ociram_sp_ram_module:accel_sketch_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_ocimem:the_accel_sketch_nios2_gen2_0_cpu_nios2_ocimem\|accel_sketch_nios2_gen2_0_cpu_ociram_sp_ram_module:accel_sketch_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613647060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613647146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613647146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_ocimem:the_accel_sketch_nios2_gen2_0_cpu_nios2_ocimem\|accel_sketch_nios2_gen2_0_cpu_ociram_sp_ram_module:accel_sketch_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_ocimem:the_accel_sketch_nios2_gen2_0_cpu_nios2_ocimem\|accel_sketch_nios2_gen2_0_cpu_ociram_sp_ram_module:accel_sketch_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613647153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613647193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_debug_slave_tck accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper\|accel_sketch_nios2_gen2_0_cpu_debug_slave_tck:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper\|accel_sketch_nios2_gen2_0_cpu_debug_slave_tck:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_accel_sketch_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613647212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_debug_slave_sysclk accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper\|accel_sketch_nios2_gen2_0_cpu_debug_slave_sysclk:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper\|accel_sketch_nios2_gen2_0_cpu_debug_slave_sysclk:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_accel_sketch_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613647283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accel_sketch_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accel_sketch_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper.v" "accel_sketch_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613647402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accel_sketch_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accel_sketch_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613647422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accel_sketch_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accel_sketch_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613647448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accel_sketch_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accel_sketch_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613647470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_onchip_memory2_0 accel_sketch:IP\|accel_sketch_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"accel_sketch_onchip_memory2_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_onchip_memory2_0:onchip_memory2_0\"" {  } { { "synthesis/accel_sketch.vhd" "onchip_memory2_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613647505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram accel_sketch:IP\|accel_sketch_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"accel_sketch:IP\|accel_sketch_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/accel_sketch_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613647529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "accel_sketch:IP\|accel_sketch_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"accel_sketch:IP\|accel_sketch_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/accel_sketch_onchip_memory2_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613647542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "accel_sketch:IP\|accel_sketch_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"accel_sketch:IP\|accel_sketch_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613647542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file accel_sketch_onchip_memory2_0.hex " "Parameter \"init_file\" = \"accel_sketch_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613647542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613647542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32500 " "Parameter \"maximum_depth\" = \"32500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613647542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32500 " "Parameter \"numwords_a\" = \"32500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613647542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613647542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613647542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613647542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613647542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613647542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613647542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613647542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613647542 ""}  } { { "synthesis/submodules/accel_sketch_onchip_memory2_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541613647542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_02h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_02h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_02h1 " "Found entity 1: altsyncram_02h1" {  } { { "db/altsyncram_02h1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_02h1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613647628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613647628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_02h1 accel_sketch:IP\|accel_sketch_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_02h1:auto_generated " "Elaborating entity \"altsyncram_02h1\" for hierarchy \"accel_sketch:IP\|accel_sketch_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_02h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613647635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/decode_c7a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613648744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613648744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c7a accel_sketch:IP\|accel_sketch_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_02h1:auto_generated\|decode_c7a:decode3 " "Elaborating entity \"decode_c7a\" for hierarchy \"accel_sketch:IP\|accel_sketch_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_02h1:auto_generated\|decode_c7a:decode3\"" {  } { { "db/altsyncram_02h1.tdf" "decode3" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_02h1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613648752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_93b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_93b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_93b " "Found entity 1: mux_93b" {  } { { "db/mux_93b.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/mux_93b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613648815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613648815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_93b accel_sketch:IP\|accel_sketch_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_02h1:auto_generated\|mux_93b:mux2 " "Elaborating entity \"mux_93b\" for hierarchy \"accel_sketch:IP\|accel_sketch_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_02h1:auto_generated\|mux_93b:mux2\"" {  } { { "db/altsyncram_02h1.tdf" "mux2" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_02h1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613648823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_sysid_qsys_0 accel_sketch:IP\|accel_sketch_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"accel_sketch_sysid_qsys_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_sysid_qsys_0:sysid_qsys_0\"" {  } { { "synthesis/accel_sketch.vhd" "sysid_qsys_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613649409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_timer_0 accel_sketch:IP\|accel_sketch_timer_0:timer_0 " "Elaborating entity \"accel_sketch_timer_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_timer_0:timer_0\"" {  } { { "synthesis/accel_sketch.vhd" "timer_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613649429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_video_dual_clock_buffer_0 accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0 " "Elaborating entity \"accel_sketch_video_dual_clock_buffer_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\"" {  } { { "synthesis/accel_sketch.vhd" "video_dual_clock_buffer_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613649450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\"" {  } { { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "Data_FIFO" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613649823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\"" {  } { { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613649837 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Instantiated megafunction \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613649837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613649837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613649837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613649837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613649837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613649837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613649837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613649837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613649837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613649837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613649837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613649837 ""}  } { { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541613649837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_d7j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_d7j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_d7j1 " "Found entity 1: dcfifo_d7j1" {  } { { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613649916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613649916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_d7j1 accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated " "Elaborating entity \"dcfifo_d7j1\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613649923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_jra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_jra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_jra " "Found entity 1: a_gray2bin_jra" {  } { { "db/a_gray2bin_jra.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_gray2bin_jra.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613649992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613649992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_jra accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|a_gray2bin_jra:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_jra\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|a_gray2bin_jra:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_d7j1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613650001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_g26.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_g26.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_g26 " "Found entity 1: a_graycounter_g26" {  } { { "db/a_graycounter_g26.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_graycounter_g26.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613650079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613650079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_g26 accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|a_graycounter_g26:rdptr_g1p " "Elaborating entity \"a_graycounter_g26\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|a_graycounter_g26:rdptr_g1p\"" {  } { { "db/dcfifo_d7j1.tdf" "rdptr_g1p" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613650087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_cgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_cgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_cgb " "Found entity 1: a_graycounter_cgb" {  } { { "db/a_graycounter_cgb.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_graycounter_cgb.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613650153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613650153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_cgb accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|a_graycounter_cgb:wrptr_g1p " "Elaborating entity \"a_graycounter_cgb\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|a_graycounter_cgb:wrptr_g1p\"" {  } { { "db/dcfifo_d7j1.tdf" "wrptr_g1p" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613650161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9f11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9f11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9f11 " "Found entity 1: altsyncram_9f11" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613650234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613650234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9f11 accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram " "Elaborating entity \"altsyncram_9f11\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\"" {  } { { "db/dcfifo_d7j1.tdf" "fifo_ram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613650243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/alt_synch_pipe_g9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613650290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613650290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_d7j1.tdf" "rs_dgwp" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613650298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613650338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613650338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/alt_synch_pipe_g9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613650350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613650389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613650389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_d7j1.tdf" "ws_brp" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613650398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/alt_synch_pipe_h9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613650447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613650447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_d7j1.tdf" "ws_dgrp" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613650456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613650494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613650494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/alt_synch_pipe_h9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613650507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0h5 " "Found entity 1: cmpr_0h5" {  } { { "db/cmpr_0h5.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/cmpr_0h5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613650572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613650572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0h5 accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|cmpr_0h5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_0h5\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|cmpr_0h5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_d7j1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613650581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9d7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9d7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9d7 " "Found entity 1: mux_9d7" {  } { { "db/mux_9d7.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/mux_9d7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613650738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613650738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9d7 accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|mux_9d7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_9d7\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|mux_9d7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_d7j1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613650746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_video_pixel_buffer_dma_0 accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0 " "Elaborating entity \"accel_sketch_video_pixel_buffer_dma_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\"" {  } { { "synthesis/accel_sketch.vhd" "video_pixel_buffer_dma_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613650831 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 accel_sketch_video_pixel_buffer_dma_0.v(237) " "Verilog HDL assignment warning at accel_sketch_video_pixel_buffer_dma_0.v(237): truncated value with size 32 to match size of target (16)" {  } { { "synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541613650833 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 accel_sketch_video_pixel_buffer_dma_0.v(238) " "Verilog HDL assignment warning at accel_sketch_video_pixel_buffer_dma_0.v(238): truncated value with size 32 to match size of target (16)" {  } { { "synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541613650833 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 accel_sketch_video_pixel_buffer_dma_0.v(243) " "Verilog HDL assignment warning at accel_sketch_video_pixel_buffer_dma_0.v(243): truncated value with size 32 to match size of target (8)" {  } { { "synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541613650833 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 accel_sketch_video_pixel_buffer_dma_0.v(244) " "Verilog HDL assignment warning at accel_sketch_video_pixel_buffer_dma_0.v(244): truncated value with size 32 to match size of target (8)" {  } { { "synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541613650833 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 accel_sketch_video_pixel_buffer_dma_0.v(324) " "Verilog HDL assignment warning at accel_sketch_video_pixel_buffer_dma_0.v(324): truncated value with size 32 to match size of target (9)" {  } { { "synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541613650836 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 accel_sketch_video_pixel_buffer_dma_0.v(338) " "Verilog HDL assignment warning at accel_sketch_video_pixel_buffer_dma_0.v(338): truncated value with size 32 to match size of target (8)" {  } { { "synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541613650836 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\"" {  } { { "synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" "Image_Buffer" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613651018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\"" {  } { { "synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613651031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer " "Instantiated megafunction \"accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613651031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613651031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613651031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613651031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613651031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613651031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613651031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613651031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613651031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613651031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613651031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613651031 ""}  } { { "synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541613651031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ff91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ff91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ff91 " "Found entity 1: scfifo_ff91" {  } { { "db/scfifo_ff91.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_ff91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613651103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613651103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ff91 accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated " "Elaborating entity \"scfifo_ff91\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613651108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_4731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_4731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_4731 " "Found entity 1: a_dpfifo_4731" {  } { { "db/a_dpfifo_4731.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_4731.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613651147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613651147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_4731 accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo " "Elaborating entity \"a_dpfifo_4731\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\"" {  } { { "db/scfifo_ff91.tdf" "dpfifo" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_ff91.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613651155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_58b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_58b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_58b1 " "Found entity 1: altsyncram_58b1" {  } { { "db/altsyncram_58b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_58b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613651226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613651226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_58b1 accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram " "Elaborating entity \"altsyncram_58b1\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\"" {  } { { "db/a_dpfifo_4731.tdf" "FIFOram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_4731.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613651238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a78.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a78.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a78 " "Found entity 1: cmpr_a78" {  } { { "db/cmpr_a78.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/cmpr_a78.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613651311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613651311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a78 accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cmpr_a78:almost_full_comparer " "Elaborating entity \"cmpr_a78\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cmpr_a78:almost_full_comparer\"" {  } { { "db/a_dpfifo_4731.tdf" "almost_full_comparer" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_4731.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613651323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a78 accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cmpr_a78:three_comparison " "Elaborating entity \"cmpr_a78\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cmpr_a78:three_comparison\"" {  } { { "db/a_dpfifo_4731.tdf" "three_comparison" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_4731.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613651345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lka " "Found entity 1: cntr_lka" {  } { { "db/cntr_lka.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/cntr_lka.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613651415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613651415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lka accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_lka:rd_ptr_msb " "Elaborating entity \"cntr_lka\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_lka:rd_ptr_msb\"" {  } { { "db/a_dpfifo_4731.tdf" "rd_ptr_msb" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_4731.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613651426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2l6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2l6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2l6 " "Found entity 1: cntr_2l6" {  } { { "db/cntr_2l6.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/cntr_2l6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613651496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613651496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2l6 accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_2l6:usedw_counter " "Elaborating entity \"cntr_2l6\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_2l6:usedw_counter\"" {  } { { "db/a_dpfifo_4731.tdf" "usedw_counter" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_4731.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613651508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mka " "Found entity 1: cntr_mka" {  } { { "db/cntr_mka.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/cntr_mka.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613651576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613651576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mka accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_mka:wr_ptr " "Elaborating entity \"cntr_mka\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_mka:wr_ptr\"" {  } { { "db/a_dpfifo_4731.tdf" "wr_ptr" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_4731.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613651589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_video_rgb_resampler_0 accel_sketch:IP\|accel_sketch_video_rgb_resampler_0:video_rgb_resampler_0 " "Elaborating entity \"accel_sketch_video_rgb_resampler_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_rgb_resampler_0:video_rgb_resampler_0\"" {  } { { "synthesis/accel_sketch.vhd" "video_rgb_resampler_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613651619 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a accel_sketch_video_rgb_resampler_0.v(118) " "Verilog HDL or VHDL warning at accel_sketch_video_rgb_resampler_0.v(118): object \"a\" assigned a value but never read" {  } { { "synthesis/submodules/accel_sketch_video_rgb_resampler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_rgb_resampler_0.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541613651619 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_rgb_resampler_0:video_rgb_resampler_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_video_scaler_0 accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0 " "Elaborating entity \"accel_sketch_video_scaler_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\"" {  } { { "synthesis/accel_sketch.vhd" "video_scaler_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613651638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "synthesis/submodules/accel_sketch_video_scaler_0.v" "Multiply_Height" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613651654 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(208) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(208): truncated value with size 32 to match size of target (9)" {  } { { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541613651656 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(224) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(224): truncated value with size 32 to match size of target (9)" {  } { { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541613651656 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_height.v(235) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(235): truncated value with size 32 to match size of target (1)" {  } { { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541613651656 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613651828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613651836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613651836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613651836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 321 " "Parameter \"lpm_numwords\" = \"321\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613651836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613651836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613651836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613651836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613651836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613651836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613651836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613651836 ""}  } { { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541613651836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2t21 " "Found entity 1: scfifo_2t21" {  } { { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613651908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613651908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2t21 accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated " "Elaborating entity \"scfifo_2t21\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613651916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_lk21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_lk21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_lk21 " "Found entity 1: a_dpfifo_lk21" {  } { { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613651956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613651956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_lk21 accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo " "Elaborating entity \"a_dpfifo_lk21\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\"" {  } { { "db/scfifo_2t21.tdf" "dpfifo" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613651964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r7b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r7b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r7b1 " "Found entity 1: altsyncram_r7b1" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613652037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613652037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r7b1 accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram " "Elaborating entity \"altsyncram_r7b1\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\"" {  } { { "db/a_dpfifo_lk21.tdf" "FIFOram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613652050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c78.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c78.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c78 " "Found entity 1: cmpr_c78" {  } { { "db/cmpr_c78.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/cmpr_c78.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613652131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613652131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c78 accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cmpr_c78:almost_full_comparer " "Elaborating entity \"cmpr_c78\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cmpr_c78:almost_full_comparer\"" {  } { { "db/a_dpfifo_lk21.tdf" "almost_full_comparer" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613652144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c78 accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cmpr_c78:three_comparison " "Elaborating entity \"cmpr_c78\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cmpr_c78:three_comparison\"" {  } { { "db/a_dpfifo_lk21.tdf" "three_comparison" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613652166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nka " "Found entity 1: cntr_nka" {  } { { "db/cntr_nka.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/cntr_nka.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613652235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613652235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nka accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_nka:rd_ptr_msb " "Elaborating entity \"cntr_nka\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_nka:rd_ptr_msb\"" {  } { { "db/a_dpfifo_lk21.tdf" "rd_ptr_msb" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613652247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4l6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4l6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4l6 " "Found entity 1: cntr_4l6" {  } { { "db/cntr_4l6.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/cntr_4l6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613652316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613652316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4l6 accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_4l6:usedw_counter " "Elaborating entity \"cntr_4l6\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_4l6:usedw_counter\"" {  } { { "db/a_dpfifo_lk21.tdf" "usedw_counter" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613652328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_oka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_oka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_oka " "Found entity 1: cntr_oka" {  } { { "db/cntr_oka.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/cntr_oka.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613652397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613652397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_oka accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr " "Elaborating entity \"cntr_oka\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\"" {  } { { "db/a_dpfifo_lk21.tdf" "wr_ptr" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613652409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_width:Multiply_Width " "Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "synthesis/submodules/accel_sketch_video_scaler_0.v" "Multiply_Width" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613652438 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altera_up_video_scaler_multiply_width.v(132) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(132): truncated value with size 2 to match size of target (1)" {  } { { "synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541613652438 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_width.v(175) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(175): truncated value with size 32 to match size of target (1)" {  } { { "synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541613652439 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_video_vga_controller_0 accel_sketch:IP\|accel_sketch_video_vga_controller_0:video_vga_controller_0 " "Elaborating entity \"accel_sketch_video_vga_controller_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_vga_controller_0:video_vga_controller_0\"" {  } { { "synthesis/accel_sketch.vhd" "video_vga_controller_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613652458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing accel_sketch:IP\|accel_sketch_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "synthesis/submodules/accel_sketch_video_vga_controller_0.v" "VGA_Timing" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_vga_controller_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613652476 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541613652477 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541613652477 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"accel_sketch_mm_interconnect_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\"" {  } { { "synthesis/accel_sketch.vhd" "mm_interconnect_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613652496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613652999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 1191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613653017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 1251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613653037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "new_sdram_controller_0_s1_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 1315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613653057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 1379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613653077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 1443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613653099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 1507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613653122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_pixel_buffer_dma_0_avalon_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_pixel_buffer_dma_0_avalon_control_slave_translator\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_control_slave_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 1571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613653144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 1635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613653165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "video_rgb_resampler_0_avalon_rgb_slave_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 1699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613653186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 1763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613653207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 1827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613653231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_push_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_push_s1_translator\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "pio_push_s1_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 1891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613653254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613653290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 2164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613653312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 2245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613653335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 2326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613653357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 2410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613653376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613653401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rsp_fifo" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 2451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613653423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rdata_fifo" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 2492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613653508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 2576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613653533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613653560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 2617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613653586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 2826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613653643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613653666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 2867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613653689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 3533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613653824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_router accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router:router " "Elaborating entity \"accel_sketch_mm_interconnect_0_router\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router:router\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "router" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613653936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_router_default_decode accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router:router\|accel_sketch_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"accel_sketch_mm_interconnect_0_router_default_decode\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router:router\|accel_sketch_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613653973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_router_001 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"accel_sketch_mm_interconnect_0_router_001\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_001:router_001\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "router_001" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613653988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_router_001_default_decode accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_001:router_001\|accel_sketch_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"accel_sketch_mm_interconnect_0_router_001_default_decode\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_001:router_001\|accel_sketch_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_001.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_router_002 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"accel_sketch_mm_interconnect_0_router_002\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_002:router_002\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "router_002" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_router_002_default_decode accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_002:router_002\|accel_sketch_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"accel_sketch_mm_interconnect_0_router_002_default_decode\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_002:router_002\|accel_sketch_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_router_003 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"accel_sketch_mm_interconnect_0_router_003\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_003:router_003\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "router_003" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_router_003_default_decode accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_003:router_003\|accel_sketch_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"accel_sketch_mm_interconnect_0_router_003_default_decode\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_003:router_003\|accel_sketch_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_router_004 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"accel_sketch_mm_interconnect_0_router_004\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_004:router_004\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "router_004" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_router_004_default_decode accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_004:router_004\|accel_sketch_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"accel_sketch_mm_interconnect_0_router_004_default_decode\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_004:router_004\|accel_sketch_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_router_006 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"accel_sketch_mm_interconnect_0_router_006\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_006:router_006\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "router_006" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_router_006_default_decode accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_006:router_006\|accel_sketch_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"accel_sketch_mm_interconnect_0_router_006_default_decode\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_006:router_006\|accel_sketch_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_router_007 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"accel_sketch_mm_interconnect_0_router_007\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_007:router_007\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "router_007" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_router_007_default_decode accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_007:router_007\|accel_sketch_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"accel_sketch_mm_interconnect_0_router_007_default_decode\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_007:router_007\|accel_sketch_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_007.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "new_sdram_controller_0_s1_burst_adapter" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_cmd_demux accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"accel_sketch_mm_interconnect_0_cmd_demux\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_cmd_demux_001 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"accel_sketch_mm_interconnect_0_cmd_demux_001\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_cmd_demux_002 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"accel_sketch_mm_interconnect_0_cmd_demux_002\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_cmd_mux accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"accel_sketch_mm_interconnect_0_cmd_mux\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_cmd_mux_001 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"accel_sketch_mm_interconnect_0_cmd_mux_001\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_cmd_mux_003 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"accel_sketch_mm_interconnect_0_cmd_mux_003\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_cmd_mux_004 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"accel_sketch_mm_interconnect_0_cmd_mux_004\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_rsp_demux accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"accel_sketch_mm_interconnect_0_rsp_demux\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_rsp_demux_001 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"accel_sketch_mm_interconnect_0_rsp_demux_001\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_rsp_demux_003 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"accel_sketch_mm_interconnect_0_rsp_demux_003\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_rsp_demux_004 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"accel_sketch_mm_interconnect_0_rsp_demux_004\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_rsp_demux_008 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_demux_008:rsp_demux_008 " "Elaborating entity \"accel_sketch_mm_interconnect_0_rsp_demux_008\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_demux_008:rsp_demux_008\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "rsp_demux_008" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 5046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_rsp_mux accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"accel_sketch_mm_interconnect_0_rsp_mux\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 5131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_rsp_mux_001 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"accel_sketch_mm_interconnect_0_rsp_mux_001\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 5220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_mux_001.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_rsp_mux_002 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"accel_sketch_mm_interconnect_0_rsp_mux_002\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 5249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_mux_002.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 5315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613654997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "nios2_gen2_0_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 5381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613655033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 5513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613655075 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541613655085 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541613655086 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541613655086 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_nios2_gen2_0_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_nios2_gen2_0_data_master_rsp_width_adapter\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_nios2_gen2_0_data_master_rsp_width_adapter" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 5645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613655149 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541613655157 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541613655158 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541613655158 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "crosser" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 5679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613655216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613655238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613655285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_avalon_st_adapter accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"accel_sketch_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 5742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613655335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_avalon_st_adapter_error_adapter_0 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|accel_sketch_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"accel_sketch_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|accel_sketch_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613655347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_avalon_st_adapter_001 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"accel_sketch_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 5771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613655358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|accel_sketch_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"accel_sketch_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|accel_sketch_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613655370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_avalon_st_adapter_003 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003 " "Elaborating entity \"accel_sketch_mm_interconnect_0_avalon_st_adapter_003\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "avalon_st_adapter_003" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 5829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613655392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\|accel_sketch_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0 " "Elaborating entity \"accel_sketch_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\|accel_sketch_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_003.v" "error_adapter_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_003.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613655404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_irq_mapper accel_sketch:IP\|accel_sketch_irq_mapper:irq_mapper " "Elaborating entity \"accel_sketch_irq_mapper\" for hierarchy \"accel_sketch:IP\|accel_sketch_irq_mapper:irq_mapper\"" {  } { { "synthesis/accel_sketch.vhd" "irq_mapper" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613655506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_avalon_st_adapter accel_sketch:IP\|accel_sketch_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"accel_sketch_avalon_st_adapter\" for hierarchy \"accel_sketch:IP\|accel_sketch_avalon_st_adapter:avalon_st_adapter\"" {  } { { "synthesis/accel_sketch.vhd" "avalon_st_adapter" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613655518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_avalon_st_adapter_channel_adapter_0 accel_sketch:IP\|accel_sketch_avalon_st_adapter:avalon_st_adapter\|accel_sketch_avalon_st_adapter_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"accel_sketch_avalon_st_adapter_channel_adapter_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_avalon_st_adapter:avalon_st_adapter\|accel_sketch_avalon_st_adapter_channel_adapter_0:channel_adapter_0\"" {  } { { "synthesis/submodules/accel_sketch_avalon_st_adapter.v" "channel_adapter_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_avalon_st_adapter.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613655530 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel accel_sketch_avalon_st_adapter_channel_adapter_0.sv(78) " "Verilog HDL or VHDL warning at accel_sketch_avalon_st_adapter_channel_adapter_0.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "synthesis/submodules/accel_sketch_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_avalon_st_adapter_channel_adapter_0.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541613655531 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_avalon_st_adapter:avalon_st_adapter|accel_sketch_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 accel_sketch_avalon_st_adapter_channel_adapter_0.sv(90) " "Verilog HDL assignment warning at accel_sketch_avalon_st_adapter_channel_adapter_0.sv(90): truncated value with size 2 to match size of target (1)" {  } { { "synthesis/submodules/accel_sketch_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_avalon_st_adapter_channel_adapter_0.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541613655531 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_avalon_st_adapter:avalon_st_adapter|accel_sketch_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_rst_controller accel_sketch:IP\|accel_sketch_rst_controller:rst_controller " "Elaborating entity \"accel_sketch_rst_controller\" for hierarchy \"accel_sketch:IP\|accel_sketch_rst_controller:rst_controller\"" {  } { { "synthesis/accel_sketch.vhd" "rst_controller" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613655543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller accel_sketch:IP\|accel_sketch_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"accel_sketch:IP\|accel_sketch_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "synthesis/accel_sketch_rst_controller.vhd" "rst_controller" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613655555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer accel_sketch:IP\|accel_sketch_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"accel_sketch:IP\|accel_sketch_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613655568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer accel_sketch:IP\|accel_sketch_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"accel_sketch:IP\|accel_sketch_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613655580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_rst_controller_001 accel_sketch:IP\|accel_sketch_rst_controller_001:rst_controller_001 " "Elaborating entity \"accel_sketch_rst_controller_001\" for hierarchy \"accel_sketch:IP\|accel_sketch_rst_controller_001:rst_controller_001\"" {  } { { "synthesis/accel_sketch.vhd" "rst_controller_001" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613655592 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req accel_sketch_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at accel_sketch_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/accel_sketch_rst_controller_001.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541613655593 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller accel_sketch:IP\|accel_sketch_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"accel_sketch:IP\|accel_sketch_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "synthesis/accel_sketch_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613655605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg_hex6 sevenseg_hex6:SSD_DRIVER " "Elaborating entity \"sevenseg_hex6\" for hierarchy \"sevenseg_hex6:SSD_DRIVER\"" {  } { { "accel_sketch_de10.vhdl" "SSD_DRIVER" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613655646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg_hex1 sevenseg_hex6:SSD_DRIVER\|sevenseg_hex1:TOHEX0 " "Elaborating entity \"sevenseg_hex1\" for hierarchy \"sevenseg_hex6:SSD_DRIVER\|sevenseg_hex1:TOHEX0\"" {  } { { "sevenseg_hex6.vhdl" "TOHEX0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/sevenseg_hex6.vhdl" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613655659 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1541613657609 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_nios2_gen2_0:nios2_gen2_0|accel_sketch_nios2_gen2_0_cpu:cpu|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci|accel_sketch_nios2_gen2_0_cpu_nios2_oci_itrace:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1541613658621 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.11.07.12:01:02 Progress: Loading sld0b226f85/alt_sld_fab_wrapper_hw.tcl " "2018.11.07.12:01:02 Progress: Loading sld0b226f85/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613662873 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613665762 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613665958 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613668256 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613668407 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613668568 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613668741 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613668750 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613668751 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1541613669444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b226f85/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b226f85/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0b226f85/alt_sld_fab.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/ip/sld0b226f85/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613669730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613669730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613669841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613669841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613669858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613669858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613669935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613669935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613670033 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613670033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613670033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613670119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613670119 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[1\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 69 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672026 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[2\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 99 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672026 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[3\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 129 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672026 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[4\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 159 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672026 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[5\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 189 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672026 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[6\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 219 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672026 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[7\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 249 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672026 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[12\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 399 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672026 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[13\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 429 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672026 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[14\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 459 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672026 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[15\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 489 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672026 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[16\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 519 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672026 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[17\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 549 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672026 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[22\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 699 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672026 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[23\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 729 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672026 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[24\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 759 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672026 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[25\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 789 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672026 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[26\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 819 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672026 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[27\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 849 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672026 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a27"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1541613672026 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1541613672026 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[0\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 37 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672037 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[1\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 67 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672037 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[2\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 97 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672037 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[3\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 127 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672037 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[4\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 157 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672037 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[5\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 187 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672037 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[10\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 337 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672037 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[11\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 367 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672037 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[12\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 397 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672037 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[13\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 427 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672037 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[14\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 457 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672037 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[15\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 487 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672037 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[20\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 637 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672037 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[21\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 667 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672037 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[22\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 697 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672037 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[23\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 727 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672037 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[24\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 757 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672037 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[25\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 787 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672037 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[31\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 967 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672037 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[0\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_58b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_58b1.tdf" 37 2 0 } } { "db/a_dpfifo_4731.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_4731.tdf" 45 2 0 } } { "db/scfifo_ff91.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_ff91.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" 396 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 977 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672037 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_ff91:auto_generated|a_dpfifo_4731:dpfifo|altsyncram_58b1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[5\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_58b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_58b1.tdf" 187 2 0 } } { "db/a_dpfifo_4731.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_4731.tdf" 45 2 0 } } { "db/scfifo_ff91.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_ff91.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" 396 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 977 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672037 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_ff91:auto_generated|a_dpfifo_4731:dpfifo|altsyncram_58b1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[6\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_58b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_58b1.tdf" 217 2 0 } } { "db/a_dpfifo_4731.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_4731.tdf" 45 2 0 } } { "db/scfifo_ff91.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_ff91.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" 396 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 977 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672037 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_ff91:auto_generated|a_dpfifo_4731:dpfifo|altsyncram_58b1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[11\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_58b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_58b1.tdf" 367 2 0 } } { "db/a_dpfifo_4731.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_4731.tdf" 45 2 0 } } { "db/scfifo_ff91.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_ff91.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" 396 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 977 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672037 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_ff91:auto_generated|a_dpfifo_4731:dpfifo|altsyncram_58b1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[17\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_58b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_58b1.tdf" 547 2 0 } } { "db/a_dpfifo_4731.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_4731.tdf" 45 2 0 } } { "db/scfifo_ff91.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_ff91.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" 396 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 977 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613672037 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_ff91:auto_generated|a_dpfifo_4731:dpfifo|altsyncram_58b1:FIFOram|ram_block1a17"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1541613672037 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1541613672037 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|mem " "RAM logic \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1541613675075 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1541613675075 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613678753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613678753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613678753 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1541613678753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613678891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613678891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613678891 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541613678891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/mult_9401.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613678969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613678969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613679028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613679028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613679028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613679028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613679028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613679028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613679028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613679028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613679028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541613679028 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541613679028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/mult_9b01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541613679099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613679099 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1541613680575 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1541613680575 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1541613680643 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1541613680643 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1541613680643 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1541613680643 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1541613680644 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1541613680675 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "synthesis/submodules/accel_sketch_new_sdram_controller_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_new_sdram_controller_0.v" 442 -1 0 } } { "synthesis/submodules/accel_sketch_new_sdram_controller_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_new_sdram_controller_0.v" 356 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "synthesis/submodules/accel_sketch_new_sdram_controller_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_new_sdram_controller_0.v" 306 -1 0 } } { "synthesis/submodules/accel_sketch_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 7672 -1 0 } } { "synthesis/submodules/accel_sketch_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_jtag_uart_0.v" 398 -1 0 } } { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 2618 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 5924 -1 0 } } { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 7681 -1 0 } } { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 4045 -1 0 } } { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 5843 -1 0 } } { "synthesis/submodules/accel_sketch_altpll_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_altpll_0.v" 276 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1541613680952 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1541613680952 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541613683905 "|accel_sketch_de10|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541613683905 "|accel_sketch_de10|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541613683905 "|accel_sketch_de10|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541613683905 "|accel_sketch_de10|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541613683905 "|accel_sketch_de10|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541613683905 "|accel_sketch_de10|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541613683905 "|accel_sketch_de10|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1541613683905 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613684354 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "615 " "615 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541613688546 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613688902 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1541613689280 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1541613689280 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613689487 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_Lite 185 " "Ignored 185 assignments for entity \"DE10_Lite\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_RESET_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_RESET_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_ADC_10 -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_ADC_10 -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_CS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_CS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SCLK -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SCLK -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDI -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDI -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDO -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDO -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613689971 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1541613689971 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/output_files/accel_sketch.map.smsg " "Generated suppressed messages file C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/output_files/accel_sketch.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613691149 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541613696038 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541613696038 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT\[0\] " "No output dependent on input pin \"G_SENSOR_INT\[0\]\"" {  } { { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541613696783 "|accel_sketch_de10|G_SENSOR_INT[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1541613696783 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7417 " "Implemented 7417 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541613696783 ""} { "Info" "ICUT_CUT_TM_OPINS" "88 " "Implemented 88 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541613696783 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1541613696783 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6866 " "Implemented 6866 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541613696783 ""} { "Info" "ICUT_CUT_TM_RAMS" "420 " "Implemented 420 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1541613696783 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1541613696783 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1541613696783 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541613696783 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 285 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 285 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5061 " "Peak virtual memory: 5061 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541613696899 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 07 12:01:36 2018 " "Processing ended: Wed Nov 07 12:01:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541613696899 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541613696899 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:46 " "Total CPU time (on all processors): 00:01:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541613696899 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541613696899 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1541613698646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541613698654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 07 12:01:38 2018 " "Processing started: Wed Nov 07 12:01:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541613698654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1541613698654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off accel_sketch -c accel_sketch " "Command: quartus_fit --read_settings_files=off --write_settings_files=off accel_sketch -c accel_sketch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1541613698654 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1541613698846 ""}
{ "Info" "0" "" "Project  = accel_sketch" {  } {  } 0 0 "Project  = accel_sketch" 0 0 "Fitter" 0 0 1541613698846 ""}
{ "Info" "0" "" "Revision = accel_sketch" {  } {  } 0 0 "Revision = accel_sketch" 0 0 "Fitter" 0 0 1541613698847 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1541613699122 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1541613699123 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "accel_sketch 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"accel_sketch\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1541613699194 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541613699236 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541613699236 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "accel_sketch:IP\|accel_sketch_altpll_0:altpll_0\|accel_sketch_altpll_0_altpll_82g2:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"accel_sketch:IP\|accel_sketch_altpll_0:altpll_0\|accel_sketch_altpll_0_altpll_82g2:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "accel_sketch:IP\|accel_sketch_altpll_0:altpll_0\|accel_sketch_altpll_0_altpll_82g2:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for accel_sketch:IP\|accel_sketch_altpll_0:altpll_0\|accel_sketch_altpll_0_altpll_82g2:sd1\|wire_pll7_clk\[0\] port" {  } { { "synthesis/submodules/accel_sketch_altpll_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1541613699299 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "accel_sketch:IP\|accel_sketch_altpll_0:altpll_0\|accel_sketch_altpll_0_altpll_82g2:sd1\|wire_pll7_clk\[1\] 2 1 -108 -3000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -108 degrees (-3000 ps) for accel_sketch:IP\|accel_sketch_altpll_0:altpll_0\|accel_sketch_altpll_0_altpll_82g2:sd1\|wire_pll7_clk\[1\] port" {  } { { "synthesis/submodules/accel_sketch_altpll_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/" { { 0 { 0 ""} 0 6616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1541613699299 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "accel_sketch:IP\|accel_sketch_altpll_0:altpll_0\|accel_sketch_altpll_0_altpll_82g2:sd1\|wire_pll7_clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for accel_sketch:IP\|accel_sketch_altpll_0:altpll_0\|accel_sketch_altpll_0_altpll_82g2:sd1\|wire_pll7_clk\[2\] port" {  } { { "synthesis/submodules/accel_sketch_altpll_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/" { { 0 { 0 ""} 0 6617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1541613699299 ""}  } { { "synthesis/submodules/accel_sketch_altpll_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1541613699299 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1541613699542 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1541613699552 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541613700271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541613700271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541613700271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541613700271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541613700271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541613700271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541613700271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541613700271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541613700271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541613700271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541613700271 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1541613700271 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/" { { 0 { 0 ""} 0 21174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541613700289 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/" { { 0 { 0 ""} 0 21176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541613700289 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/" { { 0 { 0 ""} 0 21178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541613700289 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/" { { 0 { 0 ""} 0 21180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541613700289 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1541613700289 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1541613700290 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1541613700290 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1541613700290 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1541613700290 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1541613700294 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1541613700829 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 119 " "No exact pin location assignment(s) for 1 pins of 119 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1541613701303 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_d7j1 " "Entity dcfifo_d7j1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1541613702590 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1541613702590 ""}
{ "Info" "ISTA_SDC_FOUND" "synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1541613702733 ""}
{ "Info" "ISTA_SDC_FOUND" "synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1541613702747 ""}
{ "Info" "ISTA_SDC_FOUND" "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1541613702757 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register accel_sketch:IP\|accel_sketch_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|s_serial_protocol.STATE_2_START_BIT CLOCK_50 " "Register accel_sketch:IP\|accel_sketch_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|s_serial_protocol.STATE_2_START_BIT is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1541613702829 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1541613702829 "|accel_sketch_de10|CLOCK_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1541613702830 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1541613702830 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: IP\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: IP\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1541613702953 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: IP\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: IP\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1541613702953 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: IP\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: IP\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1541613702953 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1541613702953 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541613702953 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541613702953 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541613702953 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1541613702953 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1541613702954 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1541613702954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1541613702954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1541613702954 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1541613702954 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "accel_sketch:IP\|accel_sketch_altpll_0:altpll_0\|accel_sketch_altpll_0_altpll_82g2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node accel_sketch:IP\|accel_sketch_altpll_0:altpll_0\|accel_sketch_altpll_0_altpll_82g2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541613703633 ""}  } { { "synthesis/submodules/accel_sketch_altpll_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541613703633 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "accel_sketch:IP\|accel_sketch_altpll_0:altpll_0\|accel_sketch_altpll_0_altpll_82g2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node accel_sketch:IP\|accel_sketch_altpll_0:altpll_0\|accel_sketch_altpll_0_altpll_82g2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541613703633 ""}  } { { "synthesis/submodules/accel_sketch_altpll_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541613703633 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "accel_sketch:IP\|accel_sketch_altpll_0:altpll_0\|accel_sketch_altpll_0_altpll_82g2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node accel_sketch:IP\|accel_sketch_altpll_0:altpll_0\|accel_sketch_altpll_0_altpll_82g2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541613703633 ""}  } { { "synthesis/submodules/accel_sketch_altpll_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541613703633 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node CLOCK_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541613703633 ""}  } { { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/" { { 0 { 0 ""} 0 21145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541613703633 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541613703633 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/" { { 0 { 0 ""} 0 20272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541613703633 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541613703633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/" { { 0 { 0 ""} 0 20518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541613703633 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1541613703633 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/" { { 0 { 0 ""} 0 20357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541613703633 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541613703634 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/" { { 0 { 0 ""} 0 20379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541613703634 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541613703634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_debug:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_debug:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_debug:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/" { { 0 { 0 ""} 0 3070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541613703634 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1541613703634 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/" { { 0 { 0 ""} 0 7511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541613703634 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "accel_sketch:IP\|accel_sketch_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node accel_sketch:IP\|accel_sketch_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541613703634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[8\] " "Destination node accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[8\]" {  } { { "db/cntr_oka.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/cntr_oka.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/" { { 0 { 0 ""} 0 1777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541613703634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[7\] " "Destination node accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[7\]" {  } { { "db/cntr_oka.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/cntr_oka.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/" { { 0 { 0 ""} 0 1778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541613703634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[6\] " "Destination node accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[6\]" {  } { { "db/cntr_oka.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/cntr_oka.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/" { { 0 { 0 ""} 0 1779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541613703634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[5\] " "Destination node accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[5\]" {  } { { "db/cntr_oka.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/cntr_oka.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/" { { 0 { 0 ""} 0 1780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541613703634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[4\] " "Destination node accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[4\]" {  } { { "db/cntr_oka.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/cntr_oka.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/" { { 0 { 0 ""} 0 1781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541613703634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[3\] " "Destination node accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[3\]" {  } { { "db/cntr_oka.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/cntr_oka.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/" { { 0 { 0 ""} 0 1782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541613703634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[2\] " "Destination node accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[2\]" {  } { { "db/cntr_oka.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/cntr_oka.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/" { { 0 { 0 ""} 0 1783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541613703634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[1\] " "Destination node accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[1\]" {  } { { "db/cntr_oka.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/cntr_oka.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/" { { 0 { 0 ""} 0 1784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541613703634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[0\] " "Destination node accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[0\]" {  } { { "db/cntr_oka.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/cntr_oka.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/" { { 0 { 0 ""} 0 1785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541613703634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_4l6:usedw_counter\|counter_reg_bit\[8\] " "Destination node accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_4l6:usedw_counter\|counter_reg_bit\[8\]" {  } { { "db/cntr_4l6.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/cntr_4l6.tdf" 79 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/" { { 0 { 0 ""} 0 1806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541613703634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1541613703634 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1541613703634 ""}  } { { "synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/" { { 0 { 0 ""} 0 929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541613703634 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "accel_sketch:IP\|accel_sketch_altpll_0:altpll_0\|prev_reset  " "Automatically promoted node accel_sketch:IP\|accel_sketch_altpll_0:altpll_0\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541613703635 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accel_sketch:IP\|accel_sketch_altpll_0:altpll_0\|readdata\[0\]~1 " "Destination node accel_sketch:IP\|accel_sketch_altpll_0:altpll_0\|readdata\[0\]~1" {  } { { "synthesis/submodules/accel_sketch_altpll_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_altpll_0.v" 262 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/" { { 0 { 0 ""} 0 12725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541613703635 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1541613703635 ""}  } { { "synthesis/submodules/accel_sketch_altpll_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_altpll_0.v" 278 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/" { { 0 { 0 ""} 0 6646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541613703635 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1541613704968 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1541613704980 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1541613704981 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1541613704995 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1541613705027 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1541613705027 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1541613705027 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1541613705027 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1541613705027 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1541613705027 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1541613705027 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1541613705027 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1541613705027 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1541613705027 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1541613705027 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1541613705027 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1541613705027 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1541613705027 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1541613705027 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1541613705027 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1541613705027 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1541613705027 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1541613705027 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1541613705027 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1541613705027 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1541613705027 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1541613705028 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1541613705049 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1541613706358 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1541613706370 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1541613706370 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1541613706370 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1541613706370 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1541613706370 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "82 " "Created 82 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1541613706370 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1541613706370 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1541613706442 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1541613706442 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1541613706442 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541613706444 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541613706444 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 11 25 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541613706444 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 4 44 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541613706444 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 4 44 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541613706444 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 30 10 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 30 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541613706444 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 39 21 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 39 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541613706444 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 30 22 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 30 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541613706444 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541613706444 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1541613706444 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1541613706444 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "accel_sketch:IP\|accel_sketch_altpll_0:altpll_0\|accel_sketch_altpll_0_altpll_82g2:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"accel_sketch:IP\|accel_sketch_altpll_0:altpll_0\|accel_sketch_altpll_0_altpll_82g2:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "synthesis/submodules/accel_sketch_altpll_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_altpll_0.v" 150 -1 0 } } { "synthesis/submodules/accel_sketch_altpll_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_altpll_0.v" 298 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 826 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 19 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1541613706603 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_ADC_10 " "Node \"CLOCK_ADC_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_ADC_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_INT\[2\] " "Node \"G_SENSOR_INT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_SDO " "Node \"G_SENSOR_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541613707180 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1541613707180 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541613707183 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1541613707198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1541613709458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541613710894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1541613711021 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1541613718326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541613718326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1541613720231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1541613724023 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1541613724023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1541613724919 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1541613724919 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1541613724919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541613724922 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.32 " "Total time spent on timing analysis during the Fitter is 1.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1541613725300 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1541613725370 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1541613728831 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1541613728836 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1541613732906 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541613735169 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1541613736119 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/output_files/accel_sketch.fit.smsg " "Generated suppressed messages file C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/output_files/accel_sketch.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1541613736671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 85 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5776 " "Peak virtual memory: 5776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541613739281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 07 12:02:19 2018 " "Processing ended: Wed Nov 07 12:02:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541613739281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541613739281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541613739281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1541613739281 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1541613740611 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541613740620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 07 12:02:20 2018 " "Processing started: Wed Nov 07 12:02:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541613740620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1541613740620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off accel_sketch -c accel_sketch " "Command: quartus_asm --read_settings_files=off --write_settings_files=off accel_sketch -c accel_sketch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1541613740620 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1541613741360 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1541613743900 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1541613744045 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1541613744151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541613744528 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 07 12:02:24 2018 " "Processing ended: Wed Nov 07 12:02:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541613744528 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541613744528 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541613744528 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1541613744528 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1541613745316 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1541613746153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541613746161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 07 12:02:25 2018 " "Processing started: Wed Nov 07 12:02:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541613746161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1541613746161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta accel_sketch -c accel_sketch " "Command: quartus_sta accel_sketch -c accel_sketch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1541613746162 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1541613746342 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_Lite 185 " "Ignored 185 assignments for entity \"DE10_Lite\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_RESET_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_RESET_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_ADC_10 -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_ADC_10 -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_CS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_CS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SCLK -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SCLK -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDI -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDI -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDO -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDO -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541613747478 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1541613747478 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1541613747946 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1541613747946 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541613747985 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541613747985 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_d7j1 " "Entity dcfifo_d7j1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1541613748652 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1541613748652 ""}
{ "Info" "ISTA_SDC_FOUND" "synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1541613748776 ""}
{ "Info" "ISTA_SDC_FOUND" "synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1541613748798 ""}
{ "Info" "ISTA_SDC_FOUND" "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1541613748814 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register accel_sketch:IP\|accel_sketch_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|s_serial_protocol.STATE_2_START_BIT CLOCK_50 " "Register accel_sketch:IP\|accel_sketch_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|s_serial_protocol.STATE_2_START_BIT is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1541613748881 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1541613748881 "|accel_sketch_de10|CLOCK_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1541613748882 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1541613748882 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: IP\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: IP\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1541613748956 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: IP\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: IP\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1541613748956 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: IP\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: IP\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1541613748956 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1541613748956 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541613748956 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541613748956 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541613748956 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1541613748956 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1541613748957 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1541613748996 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1541613749016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.603 " "Worst-case setup slack is 45.603" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613749031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613749031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.603               0.000 altera_reserved_tck  " "   45.603               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613749031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541613749031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613749045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613749045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 altera_reserved_tck  " "    0.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613749045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541613749045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.752 " "Worst-case recovery slack is 47.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613749057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613749057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.752               0.000 altera_reserved_tck  " "   47.752               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613749057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541613749057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.333 " "Worst-case removal slack is 1.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613749071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613749071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.333               0.000 altera_reserved_tck  " "    1.333               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613749071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541613749071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.631 " "Worst-case minimum pulse width slack is 49.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613749077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613749077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.631               0.000 altera_reserved_tck  " "   49.631               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613749077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541613749077 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541613749107 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541613749107 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541613749107 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541613749107 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541613749107 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.522 ns " "Worst Case Available Settling Time: 197.522 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541613749107 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541613749107 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541613749107 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541613749107 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541613749107 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541613749107 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1541613749107 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1541613749118 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1541613749156 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1541613753200 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register accel_sketch:IP\|accel_sketch_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|s_serial_protocol.STATE_2_START_BIT CLOCK_50 " "Register accel_sketch:IP\|accel_sketch_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|s_serial_protocol.STATE_2_START_BIT is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1541613753691 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1541613753691 "|accel_sketch_de10|CLOCK_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1541613753691 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1541613753691 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: IP\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: IP\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1541613753699 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: IP\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: IP\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1541613753699 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: IP\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: IP\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1541613753699 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1541613753699 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541613753699 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541613753699 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541613753699 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1541613753699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.950 " "Worst-case setup slack is 45.950" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613753722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613753722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.950               0.000 altera_reserved_tck  " "   45.950               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613753722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541613753722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613753731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613753731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613753731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541613753731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.937 " "Worst-case recovery slack is 47.937" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613753738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613753738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.937               0.000 altera_reserved_tck  " "   47.937               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613753738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541613753738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.183 " "Worst-case removal slack is 1.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613753745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613753745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.183               0.000 altera_reserved_tck  " "    1.183               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613753745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541613753745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.654 " "Worst-case minimum pulse width slack is 49.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613753747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613753747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.654               0.000 altera_reserved_tck  " "   49.654               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613753747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541613753747 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541613753778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541613753778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541613753778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541613753778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541613753778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.746 ns " "Worst Case Available Settling Time: 197.746 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541613753778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541613753778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541613753778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541613753778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541613753778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541613753778 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1541613753778 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1541613753782 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register accel_sketch:IP\|accel_sketch_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|s_serial_protocol.STATE_2_START_BIT CLOCK_50 " "Register accel_sketch:IP\|accel_sketch_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|s_serial_protocol.STATE_2_START_BIT is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1541613754126 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1541613754126 "|accel_sketch_de10|CLOCK_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1541613754126 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1541613754126 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: IP\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: IP\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1541613754134 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: IP\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: IP\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1541613754134 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: IP\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: IP\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1541613754134 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1541613754134 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541613754134 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541613754134 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541613754134 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1541613754134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.401 " "Worst-case setup slack is 48.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613754146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613754146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.401               0.000 altera_reserved_tck  " "   48.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613754146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541613754146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613754155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613754155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613754155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541613754155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.226 " "Worst-case recovery slack is 49.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613754160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613754160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.226               0.000 altera_reserved_tck  " "   49.226               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613754160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541613754160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.567 " "Worst-case removal slack is 0.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613754167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613754167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.567               0.000 altera_reserved_tck  " "    0.567               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613754167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541613754167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.415 " "Worst-case minimum pulse width slack is 49.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613754169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613754169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.415               0.000 altera_reserved_tck  " "   49.415               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541613754169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541613754169 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541613754200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541613754200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541613754200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541613754200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541613754200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.962 ns " "Worst Case Available Settling Time: 198.962 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541613754200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541613754200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541613754200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541613754200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541613754200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541613754200 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1541613754200 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1541613755299 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1541613755302 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 214 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 214 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4933 " "Peak virtual memory: 4933 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541613755429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 07 12:02:35 2018 " "Processing ended: Wed Nov 07 12:02:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541613755429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541613755429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541613755429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1541613755429 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 585 s " "Quartus Prime Full Compilation was successful. 0 errors, 585 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1541613756238 ""}
