$date
	Mon Oct  4 16:13:58 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_three_bit_adder $end
$scope module UUT $end
$var wire 3 ! a [2:0] $end
$var wire 3 " b [2:0] $end
$var wire 1 # gnd $end
$var wire 3 $ sum [2:0] $end
$var wire 1 % carry1 $end
$var wire 1 & carry0 $end
$var wire 1 ' Cout $end
$scope module adder0 $end
$var wire 1 # Cin $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var reg 1 & Cout $end
$var reg 1 * p $end
$var reg 1 + q $end
$var reg 1 , sum $end
$upscope $end
$scope module adder1 $end
$var wire 1 & Cin $end
$var wire 1 - a $end
$var wire 1 . b $end
$var reg 1 % Cout $end
$var reg 1 / p $end
$var reg 1 0 q $end
$var reg 1 1 sum $end
$upscope $end
$scope module adder2 $end
$var wire 1 % Cin $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var reg 1 ' Cout $end
$var reg 1 4 p $end
$var reg 1 5 q $end
$var reg 1 6 sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
b0 $
0#
b0 "
b0 !
$end
#1000
b1 $
1,
1*
1)
b1 "
#2000
0,
0*
b10 $
11
1/
0)
1.
b10 "
#3000
b11 $
1,
1*
1)
b11 "
#4000
0,
0*
01
0/
b100 $
16
14
0)
0.
13
b100 "
#5000
b101 $
1,
1*
1)
b101 "
#6000
0,
0*
b110 $
11
1/
0)
1.
b110 "
#7000
b111 $
1,
1*
1)
b111 "
#8000
01
0/
b1 $
06
04
0)
0.
03
1(
b0 "
b1 !
#9000
11
1&
b10 $
0,
1+
0*
1)
b1 "
#10000
06
0&
1,
0+
1*
0%
b11 $
11
1/
0)
1.
b10 "
#11000
16
1%
01
1&
b100 $
0,
1+
0*
1)
b11 "
#12000
0&
1,
0+
1*
0%
01
0/
0'
b101 $
16
14
0)
0.
13
b100 "
#13000
11
1&
b110 $
0,
1+
0*
1)
b101 "
#14000
0'
16
0&
1,
0+
1*
0%
b111 $
11
1/
0)
1.
b110 "
#15000
1'
06
1%
01
1&
b0 $
0,
1+
0*
1)
b111 "
#16000
0%
11
0'
b10 $
06
04
0&
0+
0)
0.
03
0(
1-
b0 "
b10 !
#17000
b11 $
1,
1*
1)
b1 "
#18000
16
0,
0*
1%
b100 $
01
10
0/
0)
1.
b10 "
#19000
b101 $
1,
1*
1)
b11 "
#20000
0,
0*
0%
11
00
1/
0'
b110 $
16
14
0)
0.
13
b100 "
#21000
b111 $
1,
1*
1)
b101 "
#22000
1'
06
0,
0*
1%
b0 $
01
10
0/
0)
1.
b110 "
#23000
b1 $
1,
1*
1)
b111 "
#24000
0%
11
00
1/
0'
b11 $
06
04
0)
0.
03
1(
b0 "
b11 !
#25000
16
1%
01
1&
b100 $
0,
1+
0*
1)
b1 "
#26000
0&
1,
0+
1*
b101 $
01
10
0/
0)
1.
b10 "
#27000
11
1&
b110 $
0,
1+
0*
1)
b11 "
#28000
0%
0&
1,
0+
1*
11
00
1/
0'
b111 $
16
14
0)
0.
13
b100 "
#29000
1'
06
1%
01
1&
b0 $
0,
1+
0*
1)
b101 "
#30000
0&
1,
0+
1*
b1 $
01
10
0/
0)
1.
b110 "
#31000
11
1&
b10 $
0,
1+
0*
1)
b111 "
#32000
01
0'
b100 $
16
0&
0+
0%
00
0)
0.
03
0(
0-
12
b0 "
b100 !
#33000
b101 $
1,
1*
1)
b1 "
#34000
0,
0*
b110 $
11
1/
0)
1.
b10 "
#35000
b111 $
1,
1*
1)
b11 "
#36000
0,
0*
01
0/
1'
b0 $
06
15
04
0)
0.
13
b100 "
#37000
b1 $
1,
1*
1)
b101 "
#38000
0,
0*
b10 $
11
1/
0)
1.
b110 "
#39000
b11 $
1,
1*
1)
b111 "
#40000
01
0/
0'
b101 $
16
05
14
0)
0.
03
1(
b0 "
b101 !
#41000
11
1&
b110 $
0,
1+
0*
1)
b1 "
#42000
0'
16
0&
1,
0+
1*
0%
b111 $
11
1/
0)
1.
b10 "
#43000
1'
06
1%
01
1&
b0 $
0,
1+
0*
1)
b11 "
#44000
0&
1,
0+
1*
0%
01
0/
b1 $
06
15
04
0)
0.
13
b100 "
#45000
11
1&
b10 $
0,
1+
0*
1)
b101 "
#46000
06
0&
1,
0+
1*
0%
b11 $
11
1/
0)
1.
b110 "
#47000
16
1%
01
1&
b100 $
0,
1+
0*
1)
b111 "
#48000
0'
0%
11
b110 $
16
05
14
0&
0+
0)
0.
03
0(
1-
b0 "
b110 !
#49000
b111 $
1,
1*
1)
b1 "
#50000
1'
06
0,
0*
1%
b0 $
01
10
0/
0)
1.
b10 "
#51000
b1 $
1,
1*
1)
b11 "
#52000
0,
0*
0%
11
00
1/
b10 $
06
15
04
0)
0.
13
b100 "
#53000
b11 $
1,
1*
1)
b101 "
#54000
16
0,
0*
1%
b100 $
01
10
0/
0)
1.
b110 "
#55000
b101 $
1,
1*
1)
b111 "
#56000
0'
0%
11
00
1/
b111 $
16
05
14
0)
0.
03
1(
b0 "
b111 !
#57000
1'
06
1%
01
1&
b0 $
0,
1+
0*
1)
b1 "
#58000
0&
1,
0+
1*
b1 $
01
10
0/
0)
1.
b10 "
#59000
11
1&
b10 $
0,
1+
0*
1)
b11 "
#60000
0%
0&
1,
0+
1*
11
00
1/
b11 $
06
15
04
0)
0.
13
b100 "
#61000
16
1%
01
1&
b100 $
0,
1+
0*
1)
b101 "
#62000
0&
1,
0+
1*
b101 $
01
10
0/
0)
1.
b110 "
#63000
11
1&
b110 $
0,
1+
0*
1)
b111 "
#64000
