<!doctype html>
<html>
<head>
<title>MISC_CTRL (AMS) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ams.html")>AMS Module</a> &gt; MISC_CTRL (AMS) Register</p><h1>MISC_CTRL (AMS) Register</h1>
<h2>MISC_CTRL (AMS) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>MISC_CTRL</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000000</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FFA50000 (AMS_CTRL)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Register Access Error Signal Enables.</td></tr>
</table>
<p></p>
<h2>MISC_CTRL (AMS) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:2</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback></td></tr>
<tr valign=top><td>slverr_enable_drp</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Enable the Error signal back to DRP connection when a register access violation occurs.<br/>0: disable error signal (default).<br/>1: assert error signal for access violations.<br/>Note: The [addr_decode_err] interrupt bit is set in the ISR_1 register regardless of the setting of this bit.</td></tr>
<tr valign=top><td>slverr_enable</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Enable the SLVERR signal back to APB interconnect when a register access violation occurs.<br/>0: disable error signal (default).<br/>1: assert error signal for access violations.<br/>Note: The [addr_decode_err] interrupt bit is set in the ISR_1 register regardless of the setting of this bit.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>