

================================================================
== Vivado HLS Report for 'qam_dem_top_mounstrito'
================================================================
* Date:           Wed Jan 21 09:35:31 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        qam_dem
* Solution:       solution1
* Product family: spartan6
* Target device:  xc6slx45tfgg484-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.65|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   14|   14|   14|   14|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48A|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      0|   1219|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      1|      0|      0|
|Memory           |        1|      -|      0|      0|
|Multiplexer      |        -|      -|      -|     66|
|Register         |        -|      -|    434|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        1|      1|    434|   1285|
+-----------------+---------+-------+-------+-------+
|Available        |      116|     58|  54576|  27288|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |    ~0   |      1|   ~0  |      4|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+------------------------------+---------+-------+---+----+
    |             Instance            |            Module            | BRAM_18K| DSP48A| FF| LUT|
    +---------------------------------+------------------------------+---------+-------+---+----+
    |qam_dem_top_mul_16s_12s_27_2_U1  |qam_dem_top_mul_16s_12s_27_2  |        0|      1|  0|   0|
    +---------------------------------+------------------------------+---------+-------+---+----+
    |Total                            |                              |        0|      1|  0|   0|
    +---------------------------------+------------------------------+---------+-------+---+----+

    * Memory: 
    +-----------+--------------------------------+---------+---+----+------+-----+------+-------------+
    |   Memory  |             Module             | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------------------------------+---------+---+----+------+-----+------+-------------+
    |cos_lut_U  |qam_dem_top_mounstrito_cos_lut  |        1|  0|   0|  1024|   15|     1|        15360|
    +-----------+--------------------------------+---------+---+----+------+-----+------+-------------+
    |Total      |                                |        1|  0|   0|  1024|   15|     1|        15360|
    +-----------+--------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48A| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_27_fu_1065_p2               |     +    |      0|  0|  29|          29|          29|
    |p_Val2_3_fu_483_p2                 |     +    |      0|  0|  27|          27|          27|
    |p_Val2_5_fu_1053_p2                |     +    |      0|  0|  28|          28|          28|
    |sh_assign_1_fu_989_p2              |     +    |      0|  0|   9|           9|           4|
    |p_Val2_1_fu_348_p2                 |     -    |      0|  0|  27|          27|          27|
    |p_Val2_23_fu_794_p2                |     -    |      0|  0|  21|          21|          21|
    |p_Val2_34_fu_1233_p2               |     -    |      0|  0|  29|          29|          29|
    |sel_tmp_i_fu_1339_p2               |     -    |      0|  0|  16|           1|          16|
    |sin_out_V_fu_1333_p2               |     -    |      0|  0|  16|           1|          16|
    |tmp_17_i_fu_1168_p2                |     -    |      0|  0|   8|           1|           8|
    |tmp_4_i_fu_935_p2                  |     -    |      0|  0|   8|           1|           8|
    |tmp_8_i1_fu_1003_p2                |     -    |      0|  0|   9|           5|           9|
    |cos_adr_V_fu_1288_p3               |  Select  |      0|  0|  10|           1|          10|
    |p_Val2_1_i_fu_905_p3               |  Select  |      0|  0|  15|           1|          15|
    |p_Val2_21_mux_i_fu_761_p3          |  Select  |      0|  0|  14|           1|          13|
    |p_Val2_26_fu_977_p3                |  Select  |      0|  0|  28|           1|          28|
    |p_Val2_28_mux_i_fu_1121_p3         |  Select  |      0|  0|  28|           1|          27|
    |p_Val2_33_fu_1206_p3               |  Select  |      0|  0|  28|           1|          28|
    |p_Val2_41_fu_1145_p3               |  Select  |      0|  0|  28|           1|          28|
    |p_Val2_4_fu_1041_p3                |  Select  |      0|  0|  28|           1|          28|
    |p_Val2_i1_fu_768_p3                |  Select  |      0|  0|  15|           1|          15|
    |p_Val2_i2_fu_1129_p3               |  Select  |      0|  0|  29|           1|          29|
    |ph_out_i_V                         |  Select  |      0|  0|  12|           1|          12|
    |ph_out_q_V                         |  Select  |      0|  0|  12|           1|          12|
    |sh_assign_2_fu_1009_p3             |  Select  |      0|  0|   9|           1|           9|
    |sh_assign_3_fu_1174_p3             |  Select  |      0|  0|   8|           1|           8|
    |sh_assign_fu_941_p3                |  Select  |      0|  0|   8|           1|           8|
    |sin_adr_V_1_fu_1294_p3             |  Select  |      0|  0|  10|           1|          10|
    |ssdm_int_V_write_assign_fu_898_p3  |  Select  |      0|  0|  14|           1|          13|
    |tmp_10_fu_911_p3                   |  Select  |      0|  0|  14|           1|          14|
    |tmp_16_i_fu_1137_p3                |  Select  |      0|  0|  28|           1|          28|
    |tmp_28_fu_1405_p3                  |  Select  |      0|  0|  12|           1|          12|
    |tmp_32_fu_1446_p3                  |  Select  |      0|  0|  12|           1|          12|
    |tmp_33_fu_1454_p3                  |  Select  |      0|  0|  12|           1|          12|
    |tmp_3_fu_467_p3                    |  Select  |      0|  0|   1|           1|           1|
    |tmp_6_fu_620_p3                    |  Select  |      0|  0|   1|           1|           1|
    |tmp_9_fu_775_p3                    |  Select  |      0|  0|  14|           1|          14|
    |overflow_1_fu_540_p2               |    and   |      0|  0|   1|           1|           1|
    |overflow_2_fu_716_p2               |    and   |      0|  0|   1|           1|           1|
    |overflow_3_fu_854_p2               |    and   |      0|  0|   1|           1|           1|
    |overflow_fu_408_p2                 |    and   |      0|  0|   1|           1|           1|
    |sel_tmp4_i_fu_1357_p2              |    and   |      0|  0|   1|           1|           1|
    |sel_tmp7_i_fu_1369_p2              |    and   |      0|  0|   1|           1|           1|
    |tmp_4_fu_610_p2                    |    and   |      0|  0|   1|           1|           1|
    |tmp_5_fu_458_p2                    |    and   |      0|  0|   1|           1|           1|
    |underflow_1_fu_562_p2              |    and   |      0|  0|   1|           1|           1|
    |underflow_2_fu_738_p2              |    and   |      0|  0|   1|           1|           1|
    |underflow_3_fu_878_p2              |    and   |      0|  0|   1|           1|           1|
    |underflow_4_fu_1097_p2             |    and   |      0|  0|   1|           1|           1|
    |underflow_fu_432_p2                |    and   |      0|  0|   1|           1|           1|
    |tmp_11_i_fu_1031_p2                |   ashr   |      0|  0|  77|          28|          28|
    |tmp_20_i_fu_1197_p2                |   ashr   |      0|  0|  77|          28|          28|
    |tmp_7_i1_fu_967_p2                 |   ashr   |      0|  0|  77|          28|          28|
    |p_not38_i1_i_fu_420_p2             |   icmp   |      0|  0|   2|           2|           2|
    |p_not38_i_i1_fu_727_p2             |   icmp   |      0|  0|   2|           2|           2|
    |p_not38_i_i_fu_551_p2              |   icmp   |      0|  0|   2|           2|           2|
    |p_not38_i_i_i_fu_866_p2            |   icmp   |      0|  0|   2|           2|           2|
    |p_not_i1_i_fu_390_p2               |   icmp   |      0|  0|   2|           2|           1|
    |p_not_i_i9_fu_701_p2               |   icmp   |      0|  0|   2|           2|           1|
    |p_not_i_i_fu_525_p2                |   icmp   |      0|  0|   2|           2|           1|
    |p_not_i_i_i_fu_836_p2              |   icmp   |      0|  0|   2|           2|           1|
    |tmp_25_i_fu_1318_p2                |   icmp   |      0|  0|   2|           2|           1|
    |tmp_26_i_fu_1323_p2                |   icmp   |      0|  0|   2|           2|           1|
    |tmp_27_i_fu_1328_p2                |   icmp   |      0|  0|   2|           2|           2|
    |ap_sig_bdd_122                     |    or    |      0|  0|   1|           1|           1|
    |brmerge1_i_fu_893_p2               |    or    |      0|  0|   1|           1|           1|
    |brmerge39_i1_i_fu_426_p2           |    or    |      0|  0|   1|           1|           1|
    |brmerge39_i_i1_fu_732_p2           |    or    |      0|  0|   1|           1|           1|
    |brmerge39_i_i_fu_556_p2            |    or    |      0|  0|   1|           1|           1|
    |brmerge39_i_i_i_fu_872_p2          |    or    |      0|  0|   1|           1|           1|
    |brmerge8_i_fu_447_p2               |    or    |      0|  0|   1|           1|           1|
    |brmerge9_i_fu_579_p2               |    or    |      0|  0|   1|           1|           1|
    |brmerge_i1_fu_1115_p2              |    or    |      0|  0|   1|           1|           1|
    |brmerge_i1_i_fu_396_p2             |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_fu_755_p2                |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_i1_fu_706_p2             |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_i1_i_fu_438_p2           |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_i4_i_fu_842_p2           |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_i_fu_530_p2              |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_i_i1_fu_743_p2           |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_i_i_fu_567_p2            |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_i_i_i_fu_884_p2          |    or    |      0|  0|   1|           1|           1|
    |or_cond_fu_1375_p2                 |    or    |      0|  0|   1|           1|           1|
    |sel_tmp3_demorgan_i_fu_1345_p2     |    or    |      0|  0|   1|           1|           1|
    |tmp_8_fu_615_p2                    |    or    |      0|  0|   1|           1|           1|
    |tmp_s_fu_463_p2                    |    or    |      0|  0|   1|           1|           1|
    |tmp_10_i_fu_1025_p2                |    shl   |      0|  0|  89|          32|          32|
    |tmp_19_i_fu_1191_p2                |    shl   |      0|  0|  89|          32|          32|
    |tmp_6_i2_fu_961_p2                 |    shl   |      0|  0|  89|          32|          32|
    |brmerge_i_i_i2_fu_1103_p2          |    xor   |      0|  0|   1|           1|           1|
    |cos_adr_V_3_fu_1283_p2             |    xor   |      0|  0|  10|          10|           2|
    |isneg_not_i_fu_1109_p2             |    xor   |      0|  0|   2|           1|           2|
    |newsignbit_0_not_i1_i_fu_414_p2    |    xor   |      0|  0|   2|           1|           2|
    |newsignbit_0_not_i_i1_fu_722_p2    |    xor   |      0|  0|   2|           1|           2|
    |newsignbit_0_not_i_i_fu_546_p2     |    xor   |      0|  0|   2|           1|           2|
    |newsignbit_0_not_i_i_i_fu_860_p2   |    xor   |      0|  0|   2|           1|           2|
    |not_brmerge_i_i1_i_fu_452_p2       |    xor   |      0|  0|   2|           1|           2|
    |not_brmerge_i_i_i_fu_604_p2        |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp3_i_fu_1351_p2              |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp6_i_fu_1363_p2              |    xor   |      0|  0|   2|           1|           2|
    |tmp_15_i_fu_1091_p2                |    xor   |      0|  0|   2|           1|           2|
    |tmp_3_i1_fu_848_p2                 |    xor   |      0|  0|   2|           1|           2|
    |tmp_5_i_fu_402_p2                  |    xor   |      0|  0|   2|           1|           2|
    |tmp_7_i_fu_535_p2                  |    xor   |      0|  0|   2|           1|           2|
    |tmp_8_i_fu_711_p2                  |    xor   |      0|  0|   2|           1|           2|
    |underflow_1_not_i_fu_573_p2        |    xor   |      0|  0|   2|           1|           2|
    |underflow_4_not_i_fu_888_p2        |    xor   |      0|  0|   2|           1|           2|
    |underflow_not_i1_fu_749_p2         |    xor   |      0|  0|   2|           1|           2|
    |underflow_not_i_fu_442_p2          |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1219|         470|         879|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  10|         16|    1|         16|
    |grp_fu_276_p0  |  16|          7|   16|        112|
    |grp_fu_276_p1  |  12|          7|   12|         84|
    |loop_integ_V   |  28|          2|   28|         56|
    +---------------+----+-----------+-----+-----------+
    |Total          |  66|         32|   57|        268|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |OP1_V_i_cast_reg_1471    |  27|   0|   27|          0|
    |OP2_V_1_i_cast_reg_1481  |  27|   0|   27|          0|
    |OP2_V_i_cast_reg_1476    |  27|   0|   27|          0|
    |ap_CS_fsm                |  15|   0|   15|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |i_reg_V                  |  28|   0|   28|          0|
    |isNeg_2_reg_1636         |   1|   0|    1|          0|
    |isneg_1_reg_1527         |   1|   0|    1|          0|
    |isneg_2_reg_1562         |   1|   0|    1|          0|
    |loop_integ_V_preg        |  28|   0|   28|          0|
    |msb_V_reg_1647           |   2|   0|    2|          0|
    |newsignbit_1_reg_1533    |   1|   0|    1|          0|
    |newsignbit_2_reg_1574    |   1|   0|    1|          0|
    |newsignbit_reg_1497      |   1|   0|    1|          0|
    |overflow_3_reg_1607      |   1|   0|    1|          0|
    |overflow_reg_1503        |   1|   0|    1|          0|
    |p_Result_1_i_reg_1541    |   2|   0|    2|          0|
    |p_Result_i8_reg_1580     |   2|   0|    2|          0|
    |p_Val2_24_reg_1601       |  14|   0|   14|          0|
    |p_Val2_26_reg_1620       |  28|   0|   28|          0|
    |p_Val2_4_reg_1625        |  28|   0|   28|          0|
    |p_Val2_9_reg_1568        |  14|   0|   14|          0|
    |phase_angle_V            |  16|   0|   16|          0|
    |reg_312                  |  16|   0|   16|          0|
    |reg_316                  |  27|   0|   27|          0|
    |sd_out_i_V_reg_1491      |  16|   0|   16|          0|
    |sd_out_q_V_reg_1521      |  16|   0|   16|          0|
    |sh_assign_3_reg_1641     |   8|   0|    8|          0|
    |sin_adr_V_reg_1660       |  10|   0|   10|          0|
    |tmp_16_i_reg_1630        |  28|   0|   28|          0|
    |tmp_1_reg_1486           |  27|   0|   27|          0|
    |tmp_26_reg_1654          |   1|   0|    1|          0|
    |tmp_3_reg_1516           |   1|   0|    1|          0|
    |tmp_6_reg_1547           |   1|   0|    1|          0|
    |tmp_9_reg_1596           |  14|   0|   14|          0|
    |underflow_3_reg_1613     |   1|   0|    1|          0|
    |underflow_reg_1509       |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 434|   0|  434|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------+-----+-----+------------+------------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | qam_dem_top_mounstrito | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | qam_dem_top_mounstrito | return value |
|ap_start             |  in |    1| ap_ctrl_hs | qam_dem_top_mounstrito | return value |
|ap_done              | out |    1| ap_ctrl_hs | qam_dem_top_mounstrito | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | qam_dem_top_mounstrito | return value |
|ap_idle              | out |    1| ap_ctrl_hs | qam_dem_top_mounstrito | return value |
|ap_ready             | out |    1| ap_ctrl_hs | qam_dem_top_mounstrito | return value |
|din_i_V              |  in |   16|   ap_none  |         din_i_V        |    scalar    |
|din_q_V              |  in |   16|   ap_none  |         din_q_V        |    scalar    |
|dout_mix_i_V         | out |   16|   ap_vld   |      dout_mix_i_V      |    pointer   |
|dout_mix_i_V_ap_vld  | out |    1|   ap_vld   |      dout_mix_i_V      |    pointer   |
|dout_mix_q_V         | out |   16|   ap_vld   |      dout_mix_q_V      |    pointer   |
|dout_mix_q_V_ap_vld  | out |    1|   ap_vld   |      dout_mix_q_V      |    pointer   |
|ph_in_i_V            |  in |   12|   ap_none  |        ph_in_i_V       |    scalar    |
|ph_in_q_V            |  in |   12|   ap_none  |        ph_in_q_V       |    scalar    |
|ph_out_i_V           | out |   12|   ap_vld   |       ph_out_i_V       |    pointer   |
|ph_out_i_V_ap_vld    | out |    1|   ap_vld   |       ph_out_i_V       |    pointer   |
|ph_out_q_V           | out |   12|   ap_vld   |       ph_out_q_V       |    pointer   |
|ph_out_q_V_ap_vld    | out |    1|   ap_vld   |       ph_out_q_V       |    pointer   |
|loop_integ_V         | out |   28|   ap_vld   |      loop_integ_V      |    pointer   |
|loop_integ_V_ap_vld  | out |    1|   ap_vld   |      loop_integ_V      |    pointer   |
|control_lf_p         |  in |    8|   ap_none  |      control_lf_p      |    scalar    |
|control_lf_i         |  in |    8|   ap_none  |      control_lf_i      |    scalar    |
|control_lf_out_gain  |  in |    8|   ap_none  |   control_lf_out_gain  |    scalar    |
|control_reg_clr      |  in |    1|   ap_none  |     control_reg_clr    |    scalar    |
|control_reg_init_V   |  in |   28|   ap_none  |   control_reg_init_V   |    scalar    |
+---------------------+-----+-----+------------+------------------------+--------------+

