// Seed: 1606727843
module module_0;
  logic id_1;
  wire  id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  nor primCall (id_1, id_10, id_11, id_12, id_13, id_15, id_16, id_3, id_4, id_6);
  input wire id_13;
  input wire id_12;
  inout uwire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  module_0 modCall_1 ();
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  final $unsigned(66);
  ;
  assign id_11 = -1;
endmodule
