Felice Balarin , Massimiliano Chiodo , Paolo Giusto , Harry Hsieh , Attila Jurecska , Luciano Lavagno , Claudio Passerone , Alberto Sangiovanni-Vincentelli , Ellen Sentovich , Kei Suzuki , Bassam Tabbara, Hardware-software co-design of embedded systems: the POLIS approach, Kluwer Academic Publishers, Norwell, MA, 1997
Celoxica. &lsqb;Online&rsqb;. Available: http://www.celoxica.com.
Chen Chang , Kimmo Kuusilinna , Brian Richards , Allen Chen , Nathan Chan , Robert W. Brodersen , Borivoje Nikoliæ, Rapid Design and Analysis of Communication Systems Using the BEE Hardware Emulation Environment, Proceedings of the 14th IEEE International Workshop on Rapid System Prototyping (RSP'03), p.148, June 09-11, 2003
Chen Chang , John Wawrzynek , Robert W. Brodersen, BEE2: A High-End Reconfigurable Computing System, IEEE Design & Test, v.22 n.2, p.114-125, March 2005[doi>10.1109/MDT.2005.30]
Cray. XD1 supercomputer. &lsqb;Online&rsqb;. Available: http://www.cray.com/products/xd1/.
Danne, K., Muehlenbernd, R., and Platzner, M. 2006. Executing hardware tasks on dynamically reconfigurable devices under real-time conditions. In 16th International Conference on Field Programmable Logic and Applications (FPL'06). 541--546.
Donlin, A., Lysaght, P., Blodget, B., and Troeger, G. 2004. A virtual file system for dynamically reconfigurable FPGAs. In Proceedings Field Programmable Logic and Application, 14th International Conference, FPL 2004, Leuven, Belgium, August 30--September 1, 2004. 1127--1129.
DRC computer. Development system 2000. &lsqb;Online&rsqb;. Available: http://www.drccomputer.com.
Dydel, S. and Bala, P. 2004. Large scale protein sequence alignment using FPGA reprogrammable logic devices. In Proceedings Field Programmable Logic and Application, 14th International Conference, FPL 2004, Leuven, Belgium, August 30--September 1, 2004. 23--32.
T. Hamada , T. Fukushige , A. Kawai , J. Makino, PROGRAPE-1: A Programmable Special-Purpose Computer for Many-Body Simulations, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.256, April 15-17, 1998
Edward C. Lin , Kai Yu , Rob A. Rutenbar , Tsuhan Chen, A 1000-word vocabulary, speaker-independent, continuous live-mode speech recognizer implemented in a single FPGA, Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays, February 18-20, 2007, Monterey, California, USA[doi>10.1145/1216919.1216928]
Bingfeng Mei , Serge Vernalde , Diederik Verkest , Rudy Lauwereins, Design Methodology for a Tightly Coupled VLIW/Reconfigurable Matrix Architecture: A Case Study, Proceedings of the conference on Design, automation and test in Europe, p.21224, February 16-20, 2004
Mishra, S. M., Cabric, D., Chang, C., Willkomm, D., van Schewick, B., Wolisz, A., and Brodersen, R. W. 2005. A real time cognitive radio testbed for physical and link layer experiments. In 1st IEEE Symposium on New Frontiers in Dynamic Spectrum Access Networks (DySPAN 2005). 562--567.
Mjpegtools. &lsqb;Online&rsqb;. Available: http://mjpeg.sourceforge.net.
Ortigosa, E. M., Ortigosa, P. M., Cañas, A., Ros, E., Agís, R., and Ortega, J. 2003. FPGA implementation of multi-layer perceptrons for speech recognition. In Proceedings Field Programmable Logic and Application, 13th International Conference, FPL 2003, Lisbon, Portugal. 1048--1052.
Preeti Ranjan Panda, SystemC: a modeling platform supporting multiple design abstractions, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada[doi>10.1145/500001.500018]
James A. Rowson , Alberto Sangiovanni-Vincentelli, Interface-based design, Proceedings of the 34th annual Design Automation Conference, p.178-183, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266060]
Sugawara, Y., Inaba, M., and Hiraki, K. 2004. Over 10gbps string matching mechanism for multi-stream packet scanning systems. In Proceedings Field Programmable Logic and Application, 14th International Conference, FPL 2004, Leuven, Belgium, August 30--September 1, 2004. 484--493.
Pieter van der Wolf , Erwin de Kock , Tomas Henriksson , Wido Kruijtzer , Gerben Essink, Design and programming of embedded multiprocessors: an interface-centric approach, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden[doi>10.1145/1016720.1016771]
Walder, H. and Platzner, M. 2004. A runtime environment for reconfigurable hardware operating systems. In Proceedings Field Programmable Logic and Application, 14th International Conference, FPL 2004, Leuven, Belgium, August 30--September 1, 2004. 831--835.
Wiangtong, T., Cheung, P. Y. K., and Luk, W. 2003. A unified codesign run-time environment for the UltraSONIC reconfigurable computer. In Proceedings of Field Programmable Logic and Application, 13th International Conference, FPL 2003, Lisbon, Portugal, September 1--3, 2003. 396--405.
Grant B. Wigley , David A. Kearney , David Warren, Introducing ReConfigME: An Operating System for Reconfigurable Computing, Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications, p.687-697, September 02-04, 2002
Xilinx. Xilinx system generator. &lsqb;Online&rsqb;. Available: http://xilinx.com.
XtremeData. XD1000 development system. &lsqb;Online&rsqb;. Available: http://www.xtreme datainc.com.
Zhang, Z., Dolecek, L., Nikolić, B., Anantharam, V., and Wainwright, M. J. 2006. Investigation of error floors of structured low-density parity-check codes by hardware emulation. In Proceedings of IEEE Global Communications Conference (GLOBECOM).
Zhang, Z., Dolecek, L., Wainwright, M., Anantharam, V., and Nikolić, B. 2007. Quantization effects of low-density parity-check decoders. In Proceedings of IEEE International Conference on Communications.
