{
    "Function": "cxl_pci_release_one_irq",
    "astEdges": [
        [
            8,
            12
        ],
        [
            8,
            9
        ],
        [
            0,
            3
        ],
        [
            0,
            2
        ],
        [
            0,
            18
        ],
        [
            0,
            1
        ],
        [
            9,
            11
        ],
        [
            9,
            10
        ],
        [
            3,
            13
        ],
        [
            3,
            5
        ],
        [
            3,
            4
        ],
        [
            7,
            8
        ],
        [
            14,
            16
        ],
        [
            14,
            15
        ],
        [
            14,
            17
        ],
        [
            13,
            14
        ],
        [
            5,
            6
        ],
        [
            5,
            7
        ]
    ],
    "candidateNodeList": [
        6,
        10,
        15,
        16
    ],
    "cfgEdges": [
        [
            8,
            7
        ],
        [
            0,
            11
        ],
        [
            9,
            12
        ],
        [
            11,
            9
        ],
        [
            7,
            5
        ],
        [
            14,
            13
        ],
        [
            13,
            18
        ],
        [
            12,
            8
        ],
        [
            5,
            14
        ]
    ],
    "ddgEdges": [
        [
            0,
            14
        ],
        [
            0,
            5
        ],
        [
            7,
            5
        ],
        [
            7,
            18
        ],
        [
            14,
            13
        ],
        [
            14,
            18
        ],
        [
            14,
            18
        ],
        [
            14,
            18
        ],
        [
            13,
            18
        ],
        [
            5,
            14
        ],
        [
            5,
            18
        ]
    ],
    "ncsEdges": [
        [
            1,
            2
        ],
        [
            2,
            4
        ],
        [
            4,
            6
        ],
        [
            6,
            10
        ],
        [
            10,
            11
        ],
        [
            11,
            12
        ],
        [
            12,
            15
        ],
        [
            15,
            16
        ],
        [
            16,
            17
        ]
    ],
    "nodeList": {
        "0": "METHOD",
        "1": "PARAM",
        "2": "PARAM",
        "3": "BLOCK",
        "4": "LOCAL",
        "5": "<operator>.assignment",
        "6": "dev",
        "7": "to_pci_dev",
        "8": "<operator>.fieldAccess",
        "9": "<operator>.indirectFieldAccess",
        "10": "adapter",
        "11": "FIELD_IDENTIFIER",
        "12": "FIELD_IDENTIFIER",
        "13": "RETURN",
        "14": "pnv_cxl_release_hwirqs",
        "15": "dev",
        "16": "hwirq",
        "17": "LITERAL",
        "18": "METHOD_RETURN"
    }
}