Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Mar 16 11:40:21 2018
| Host         : ELECTRO-01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_pwm_timing_summary_routed.rpt -rpx main_pwm_timing_summary_routed.rpx
| Design       : main_pwm
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: Clock1000Hz/out_clock_reg/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Counter1/count_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Counter1/count_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Counter1/count_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Counter1/count_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Counter2/count_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Counter2/count_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Counter2/count_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Counter2/count_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Counter3/count_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Counter3/count_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Counter3/count_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Counter3/count_reg[3]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.879        0.000                      0                  100        0.257        0.000                      0                  100        4.500        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.879        0.000                      0                  100        0.257        0.000                      0                  100        4.500        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.879ns  (required time - arrival time)
  Source:                 Clock5Hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.632ns (23.033%)  route 2.112ns (76.967%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.971ns = ( 13.971 - 10.000 ) 
    Source Clock Delay      (SCD):    4.227ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.296     4.227    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  Clock5Hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.341     4.568 f  Clock5Hz/count_reg[7]/Q
                         net (fo=3, routed)           0.578     5.146    Clock5Hz/count_reg_n_0_[7]
    SLICE_X0Y113         LUT4 (Prop_lut4_I1_O)        0.097     5.243 f  Clock5Hz/count[0]_i_7/O
                         net (fo=1, routed)           0.403     5.647    Clock5Hz/count[0]_i_7_n_0
    SLICE_X0Y114         LUT6 (Prop_lut6_I5_O)        0.097     5.744 f  Clock5Hz/count[0]_i_3/O
                         net (fo=3, routed)           0.568     6.311    Clock5Hz/count[0]_i_3_n_0
    SLICE_X0Y112         LUT3 (Prop_lut3_I0_O)        0.097     6.408 r  Clock5Hz/count[24]_i_1/O
                         net (fo=24, routed)          0.562     6.971    Clock5Hz/count[24]_i_1_n_0
    SLICE_X1Y116         FDRE                                         r  Clock5Hz/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.193    13.971    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  Clock5Hz/count_reg[21]/C
                         clock pessimism              0.228    14.199    
                         clock uncertainty           -0.035    14.164    
    SLICE_X1Y116         FDRE (Setup_fdre_C_R)       -0.314    13.850    Clock5Hz/count_reg[21]
  -------------------------------------------------------------------
                         required time                         13.850    
                         arrival time                          -6.971    
  -------------------------------------------------------------------
                         slack                                  6.879    

Slack (MET) :             6.879ns  (required time - arrival time)
  Source:                 Clock5Hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.632ns (23.033%)  route 2.112ns (76.967%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.971ns = ( 13.971 - 10.000 ) 
    Source Clock Delay      (SCD):    4.227ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.296     4.227    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  Clock5Hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.341     4.568 f  Clock5Hz/count_reg[7]/Q
                         net (fo=3, routed)           0.578     5.146    Clock5Hz/count_reg_n_0_[7]
    SLICE_X0Y113         LUT4 (Prop_lut4_I1_O)        0.097     5.243 f  Clock5Hz/count[0]_i_7/O
                         net (fo=1, routed)           0.403     5.647    Clock5Hz/count[0]_i_7_n_0
    SLICE_X0Y114         LUT6 (Prop_lut6_I5_O)        0.097     5.744 f  Clock5Hz/count[0]_i_3/O
                         net (fo=3, routed)           0.568     6.311    Clock5Hz/count[0]_i_3_n_0
    SLICE_X0Y112         LUT3 (Prop_lut3_I0_O)        0.097     6.408 r  Clock5Hz/count[24]_i_1/O
                         net (fo=24, routed)          0.562     6.971    Clock5Hz/count[24]_i_1_n_0
    SLICE_X1Y116         FDRE                                         r  Clock5Hz/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.193    13.971    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  Clock5Hz/count_reg[22]/C
                         clock pessimism              0.228    14.199    
                         clock uncertainty           -0.035    14.164    
    SLICE_X1Y116         FDRE (Setup_fdre_C_R)       -0.314    13.850    Clock5Hz/count_reg[22]
  -------------------------------------------------------------------
                         required time                         13.850    
                         arrival time                          -6.971    
  -------------------------------------------------------------------
                         slack                                  6.879    

Slack (MET) :             6.879ns  (required time - arrival time)
  Source:                 Clock5Hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.632ns (23.033%)  route 2.112ns (76.967%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.971ns = ( 13.971 - 10.000 ) 
    Source Clock Delay      (SCD):    4.227ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.296     4.227    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  Clock5Hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.341     4.568 f  Clock5Hz/count_reg[7]/Q
                         net (fo=3, routed)           0.578     5.146    Clock5Hz/count_reg_n_0_[7]
    SLICE_X0Y113         LUT4 (Prop_lut4_I1_O)        0.097     5.243 f  Clock5Hz/count[0]_i_7/O
                         net (fo=1, routed)           0.403     5.647    Clock5Hz/count[0]_i_7_n_0
    SLICE_X0Y114         LUT6 (Prop_lut6_I5_O)        0.097     5.744 f  Clock5Hz/count[0]_i_3/O
                         net (fo=3, routed)           0.568     6.311    Clock5Hz/count[0]_i_3_n_0
    SLICE_X0Y112         LUT3 (Prop_lut3_I0_O)        0.097     6.408 r  Clock5Hz/count[24]_i_1/O
                         net (fo=24, routed)          0.562     6.971    Clock5Hz/count[24]_i_1_n_0
    SLICE_X1Y116         FDRE                                         r  Clock5Hz/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.193    13.971    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  Clock5Hz/count_reg[23]/C
                         clock pessimism              0.228    14.199    
                         clock uncertainty           -0.035    14.164    
    SLICE_X1Y116         FDRE (Setup_fdre_C_R)       -0.314    13.850    Clock5Hz/count_reg[23]
  -------------------------------------------------------------------
                         required time                         13.850    
                         arrival time                          -6.971    
  -------------------------------------------------------------------
                         slack                                  6.879    

Slack (MET) :             6.879ns  (required time - arrival time)
  Source:                 Clock5Hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.632ns (23.033%)  route 2.112ns (76.967%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.971ns = ( 13.971 - 10.000 ) 
    Source Clock Delay      (SCD):    4.227ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.296     4.227    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  Clock5Hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.341     4.568 f  Clock5Hz/count_reg[7]/Q
                         net (fo=3, routed)           0.578     5.146    Clock5Hz/count_reg_n_0_[7]
    SLICE_X0Y113         LUT4 (Prop_lut4_I1_O)        0.097     5.243 f  Clock5Hz/count[0]_i_7/O
                         net (fo=1, routed)           0.403     5.647    Clock5Hz/count[0]_i_7_n_0
    SLICE_X0Y114         LUT6 (Prop_lut6_I5_O)        0.097     5.744 f  Clock5Hz/count[0]_i_3/O
                         net (fo=3, routed)           0.568     6.311    Clock5Hz/count[0]_i_3_n_0
    SLICE_X0Y112         LUT3 (Prop_lut3_I0_O)        0.097     6.408 r  Clock5Hz/count[24]_i_1/O
                         net (fo=24, routed)          0.562     6.971    Clock5Hz/count[24]_i_1_n_0
    SLICE_X1Y116         FDRE                                         r  Clock5Hz/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.193    13.971    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  Clock5Hz/count_reg[24]/C
                         clock pessimism              0.228    14.199    
                         clock uncertainty           -0.035    14.164    
    SLICE_X1Y116         FDRE (Setup_fdre_C_R)       -0.314    13.850    Clock5Hz/count_reg[24]
  -------------------------------------------------------------------
                         required time                         13.850    
                         arrival time                          -6.971    
  -------------------------------------------------------------------
                         slack                                  6.879    

Slack (MET) :             6.977ns  (required time - arrival time)
  Source:                 Clock5Hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.632ns (23.884%)  route 2.014ns (76.116%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.971ns = ( 13.971 - 10.000 ) 
    Source Clock Delay      (SCD):    4.227ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.296     4.227    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  Clock5Hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.341     4.568 f  Clock5Hz/count_reg[7]/Q
                         net (fo=3, routed)           0.578     5.146    Clock5Hz/count_reg_n_0_[7]
    SLICE_X0Y113         LUT4 (Prop_lut4_I1_O)        0.097     5.243 f  Clock5Hz/count[0]_i_7/O
                         net (fo=1, routed)           0.403     5.647    Clock5Hz/count[0]_i_7_n_0
    SLICE_X0Y114         LUT6 (Prop_lut6_I5_O)        0.097     5.744 f  Clock5Hz/count[0]_i_3/O
                         net (fo=3, routed)           0.568     6.311    Clock5Hz/count[0]_i_3_n_0
    SLICE_X0Y112         LUT3 (Prop_lut3_I0_O)        0.097     6.408 r  Clock5Hz/count[24]_i_1/O
                         net (fo=24, routed)          0.465     6.873    Clock5Hz/count[24]_i_1_n_0
    SLICE_X1Y115         FDRE                                         r  Clock5Hz/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.193    13.971    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  Clock5Hz/count_reg[17]/C
                         clock pessimism              0.228    14.199    
                         clock uncertainty           -0.035    14.164    
    SLICE_X1Y115         FDRE (Setup_fdre_C_R)       -0.314    13.850    Clock5Hz/count_reg[17]
  -------------------------------------------------------------------
                         required time                         13.850    
                         arrival time                          -6.873    
  -------------------------------------------------------------------
                         slack                                  6.977    

Slack (MET) :             6.977ns  (required time - arrival time)
  Source:                 Clock5Hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.632ns (23.884%)  route 2.014ns (76.116%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.971ns = ( 13.971 - 10.000 ) 
    Source Clock Delay      (SCD):    4.227ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.296     4.227    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  Clock5Hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.341     4.568 f  Clock5Hz/count_reg[7]/Q
                         net (fo=3, routed)           0.578     5.146    Clock5Hz/count_reg_n_0_[7]
    SLICE_X0Y113         LUT4 (Prop_lut4_I1_O)        0.097     5.243 f  Clock5Hz/count[0]_i_7/O
                         net (fo=1, routed)           0.403     5.647    Clock5Hz/count[0]_i_7_n_0
    SLICE_X0Y114         LUT6 (Prop_lut6_I5_O)        0.097     5.744 f  Clock5Hz/count[0]_i_3/O
                         net (fo=3, routed)           0.568     6.311    Clock5Hz/count[0]_i_3_n_0
    SLICE_X0Y112         LUT3 (Prop_lut3_I0_O)        0.097     6.408 r  Clock5Hz/count[24]_i_1/O
                         net (fo=24, routed)          0.465     6.873    Clock5Hz/count[24]_i_1_n_0
    SLICE_X1Y115         FDRE                                         r  Clock5Hz/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.193    13.971    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  Clock5Hz/count_reg[18]/C
                         clock pessimism              0.228    14.199    
                         clock uncertainty           -0.035    14.164    
    SLICE_X1Y115         FDRE (Setup_fdre_C_R)       -0.314    13.850    Clock5Hz/count_reg[18]
  -------------------------------------------------------------------
                         required time                         13.850    
                         arrival time                          -6.873    
  -------------------------------------------------------------------
                         slack                                  6.977    

Slack (MET) :             6.977ns  (required time - arrival time)
  Source:                 Clock5Hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.632ns (23.884%)  route 2.014ns (76.116%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.971ns = ( 13.971 - 10.000 ) 
    Source Clock Delay      (SCD):    4.227ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.296     4.227    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  Clock5Hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.341     4.568 f  Clock5Hz/count_reg[7]/Q
                         net (fo=3, routed)           0.578     5.146    Clock5Hz/count_reg_n_0_[7]
    SLICE_X0Y113         LUT4 (Prop_lut4_I1_O)        0.097     5.243 f  Clock5Hz/count[0]_i_7/O
                         net (fo=1, routed)           0.403     5.647    Clock5Hz/count[0]_i_7_n_0
    SLICE_X0Y114         LUT6 (Prop_lut6_I5_O)        0.097     5.744 f  Clock5Hz/count[0]_i_3/O
                         net (fo=3, routed)           0.568     6.311    Clock5Hz/count[0]_i_3_n_0
    SLICE_X0Y112         LUT3 (Prop_lut3_I0_O)        0.097     6.408 r  Clock5Hz/count[24]_i_1/O
                         net (fo=24, routed)          0.465     6.873    Clock5Hz/count[24]_i_1_n_0
    SLICE_X1Y115         FDRE                                         r  Clock5Hz/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.193    13.971    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  Clock5Hz/count_reg[19]/C
                         clock pessimism              0.228    14.199    
                         clock uncertainty           -0.035    14.164    
    SLICE_X1Y115         FDRE (Setup_fdre_C_R)       -0.314    13.850    Clock5Hz/count_reg[19]
  -------------------------------------------------------------------
                         required time                         13.850    
                         arrival time                          -6.873    
  -------------------------------------------------------------------
                         slack                                  6.977    

Slack (MET) :             6.977ns  (required time - arrival time)
  Source:                 Clock5Hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.632ns (23.884%)  route 2.014ns (76.116%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.971ns = ( 13.971 - 10.000 ) 
    Source Clock Delay      (SCD):    4.227ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.296     4.227    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  Clock5Hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.341     4.568 f  Clock5Hz/count_reg[7]/Q
                         net (fo=3, routed)           0.578     5.146    Clock5Hz/count_reg_n_0_[7]
    SLICE_X0Y113         LUT4 (Prop_lut4_I1_O)        0.097     5.243 f  Clock5Hz/count[0]_i_7/O
                         net (fo=1, routed)           0.403     5.647    Clock5Hz/count[0]_i_7_n_0
    SLICE_X0Y114         LUT6 (Prop_lut6_I5_O)        0.097     5.744 f  Clock5Hz/count[0]_i_3/O
                         net (fo=3, routed)           0.568     6.311    Clock5Hz/count[0]_i_3_n_0
    SLICE_X0Y112         LUT3 (Prop_lut3_I0_O)        0.097     6.408 r  Clock5Hz/count[24]_i_1/O
                         net (fo=24, routed)          0.465     6.873    Clock5Hz/count[24]_i_1_n_0
    SLICE_X1Y115         FDRE                                         r  Clock5Hz/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.193    13.971    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  Clock5Hz/count_reg[20]/C
                         clock pessimism              0.228    14.199    
                         clock uncertainty           -0.035    14.164    
    SLICE_X1Y115         FDRE (Setup_fdre_C_R)       -0.314    13.850    Clock5Hz/count_reg[20]
  -------------------------------------------------------------------
                         required time                         13.850    
                         arrival time                          -6.873    
  -------------------------------------------------------------------
                         slack                                  6.977    

Slack (MET) :             7.032ns  (required time - arrival time)
  Source:                 Clock1000Hz/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock1000Hz/out_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.778ns (26.493%)  route 2.159ns (73.507%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 13.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.299     4.230    Clock1000Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  Clock1000Hz/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDRE (Prop_fdre_C_Q)         0.341     4.571 f  Clock1000Hz/count_reg[21]/Q
                         net (fo=3, routed)           0.752     5.323    Clock1000Hz/count_reg_n_0_[21]
    SLICE_X5Y104         LUT3 (Prop_lut3_I1_O)        0.101     5.424 f  Clock1000Hz/count[23]_i_2/O
                         net (fo=2, routed)           0.702     6.126    Clock1000Hz/count[23]_i_2_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I0_O)        0.239     6.365 f  Clock1000Hz/out_clock_i_3/O
                         net (fo=1, routed)           0.704     7.069    Clock1000Hz/out_clock_i_3_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I1_O)        0.097     7.166 r  Clock1000Hz/out_clock_i_1__0/O
                         net (fo=1, routed)           0.000     7.166    Clock1000Hz/out_clock_i_1__0_n_0
    SLICE_X5Y102         FDRE                                         r  Clock1000Hz/out_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.196    13.974    Clock1000Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y102         FDRE                                         r  Clock1000Hz/out_clock_reg/C
                         clock pessimism              0.230    14.204    
                         clock uncertainty           -0.035    14.169    
    SLICE_X5Y102         FDRE (Setup_fdre_C_D)        0.030    14.199    Clock1000Hz/out_clock_reg
  -------------------------------------------------------------------
                         required time                         14.199    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                  7.032    

Slack (MET) :             7.072ns  (required time - arrival time)
  Source:                 Clock5Hz/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 0.632ns (24.705%)  route 1.926ns (75.295%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 13.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.291     4.222    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  Clock5Hz/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.341     4.563 f  Clock5Hz/count_reg[22]/Q
                         net (fo=2, routed)           0.617     5.180    Clock5Hz/count_reg_n_0_[22]
    SLICE_X0Y115         LUT4 (Prop_lut4_I3_O)        0.097     5.277 f  Clock5Hz/count[0]_i_4/O
                         net (fo=1, routed)           0.797     6.074    Clock5Hz/count[0]_i_4_n_0
    SLICE_X0Y112         LUT6 (Prop_lut6_I0_O)        0.097     6.171 f  Clock5Hz/count[0]_i_2/O
                         net (fo=4, routed)           0.128     6.299    Clock5Hz/count[0]_i_2_n_0
    SLICE_X0Y112         LUT3 (Prop_lut3_I1_O)        0.097     6.396 r  Clock5Hz/count[24]_i_1/O
                         net (fo=24, routed)          0.384     6.780    Clock5Hz/count[24]_i_1_n_0
    SLICE_X1Y112         FDRE                                         r  Clock5Hz/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.196    13.974    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  Clock5Hz/count_reg[5]/C
                         clock pessimism              0.228    14.202    
                         clock uncertainty           -0.035    14.167    
    SLICE_X1Y112         FDRE (Setup_fdre_C_R)       -0.314    13.853    Clock5Hz/count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.853    
                         arrival time                          -6.780    
  -------------------------------------------------------------------
                         slack                                  7.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Clock5Hz/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.249ns (68.841%)  route 0.113ns (31.159%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.594     1.513    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  Clock5Hz/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  Clock5Hz/count_reg[20]/Q
                         net (fo=2, routed)           0.113     1.767    Clock5Hz/count_reg_n_0_[20]
    SLICE_X1Y115         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  Clock5Hz/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.875    Clock5Hz/data0[20]
    SLICE_X1Y115         FDRE                                         r  Clock5Hz/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.865     2.030    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  Clock5Hz/count_reg[20]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y115         FDRE (Hold_fdre_C_D)         0.105     1.618    Clock5Hz/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Clock5Hz/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.319%)  route 0.115ns (31.681%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.596     1.515    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  Clock5Hz/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  Clock5Hz/count_reg[4]/Q
                         net (fo=2, routed)           0.115     1.772    Clock5Hz/count_reg_n_0_[4]
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  Clock5Hz/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.880    Clock5Hz/data0[4]
    SLICE_X1Y111         FDRE                                         r  Clock5Hz/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.869     2.034    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  Clock5Hz/count_reg[4]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.105     1.620    Clock5Hz/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Clock5Hz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.095%)  route 0.117ns (31.905%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.593     1.512    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  Clock5Hz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  Clock5Hz/count_reg[24]/Q
                         net (fo=3, routed)           0.117     1.770    Clock5Hz/count_reg_n_0_[24]
    SLICE_X1Y116         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  Clock5Hz/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.878    Clock5Hz/data0[24]
    SLICE_X1Y116         FDRE                                         r  Clock5Hz/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.864     2.029    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  Clock5Hz/count_reg[24]/C
                         clock pessimism             -0.516     1.512    
    SLICE_X1Y116         FDRE (Hold_fdre_C_D)         0.105     1.617    Clock5Hz/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Clock5Hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.095%)  route 0.117ns (31.905%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.595     1.514    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  Clock5Hz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  Clock5Hz/count_reg[8]/Q
                         net (fo=3, routed)           0.117     1.772    Clock5Hz/count_reg_n_0_[8]
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  Clock5Hz/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.880    Clock5Hz/data0[8]
    SLICE_X1Y112         FDRE                                         r  Clock5Hz/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.867     2.032    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  Clock5Hz/count_reg[8]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.105     1.619    Clock5Hz/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Clock1000Hz/out_clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock1000Hz/out_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.809%)  route 0.166ns (47.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.598     1.517    Clock1000Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y102         FDRE                                         r  Clock1000Hz/out_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  Clock1000Hz/out_clock_reg/Q
                         net (fo=5, routed)           0.166     1.825    Clock1000Hz/count_reg[3]_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.045     1.870 r  Clock1000Hz/out_clock_i_1__0/O
                         net (fo=1, routed)           0.000     1.870    Clock1000Hz/out_clock_i_1__0_n_0
    SLICE_X5Y102         FDRE                                         r  Clock1000Hz/out_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.868     2.034    Clock1000Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y102         FDRE                                         r  Clock1000Hz/out_clock_reg/C
                         clock pessimism             -0.516     1.517    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.091     1.608    Clock1000Hz/out_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Clock5Hz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.574%)  route 0.115ns (31.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.596     1.515    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  Clock5Hz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  Clock5Hz/count_reg[3]/Q
                         net (fo=2, routed)           0.115     1.772    Clock5Hz/count_reg_n_0_[3]
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.883 r  Clock5Hz/count0_carry/O[2]
                         net (fo=1, routed)           0.000     1.883    Clock5Hz/data0[3]
    SLICE_X1Y111         FDRE                                         r  Clock5Hz/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.869     2.034    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  Clock5Hz/count_reg[3]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.105     1.620    Clock5Hz/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Clock5Hz/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.256ns (69.478%)  route 0.112ns (30.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.594     1.513    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  Clock5Hz/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  Clock5Hz/count_reg[17]/Q
                         net (fo=2, routed)           0.112     1.767    Clock5Hz/count_reg_n_0_[17]
    SLICE_X1Y115         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.882 r  Clock5Hz/count0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.882    Clock5Hz/data0[17]
    SLICE_X1Y115         FDRE                                         r  Clock5Hz/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.865     2.030    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  Clock5Hz/count_reg[17]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y115         FDRE (Hold_fdre_C_D)         0.105     1.618    Clock5Hz/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Clock5Hz/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.256ns (69.478%)  route 0.112ns (30.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.595     1.514    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  Clock5Hz/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  Clock5Hz/count_reg[5]/Q
                         net (fo=2, routed)           0.112     1.768    Clock5Hz/count_reg_n_0_[5]
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.883 r  Clock5Hz/count0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.883    Clock5Hz/data0[5]
    SLICE_X1Y112         FDRE                                         r  Clock5Hz/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.867     2.032    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  Clock5Hz/count_reg[5]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.105     1.619    Clock5Hz/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Clock5Hz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.252ns (68.351%)  route 0.117ns (31.649%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.593     1.512    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  Clock5Hz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  Clock5Hz/count_reg[23]/Q
                         net (fo=3, routed)           0.117     1.770    Clock5Hz/count_reg_n_0_[23]
    SLICE_X1Y116         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.881 r  Clock5Hz/count0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.881    Clock5Hz/data0[23]
    SLICE_X1Y116         FDRE                                         r  Clock5Hz/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.864     2.029    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  Clock5Hz/count_reg[23]/C
                         clock pessimism             -0.516     1.512    
    SLICE_X1Y116         FDRE (Hold_fdre_C_D)         0.105     1.617    Clock5Hz/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Clock5Hz/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.252%)  route 0.114ns (30.748%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.593     1.512    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  Clock5Hz/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  Clock5Hz/count_reg[21]/Q
                         net (fo=3, routed)           0.114     1.767    Clock5Hz/count_reg_n_0_[21]
    SLICE_X1Y116         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.882 r  Clock5Hz/count0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.882    Clock5Hz/data0[21]
    SLICE_X1Y116         FDRE                                         r  Clock5Hz/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.864     2.029    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  Clock5Hz/count_reg[21]/C
                         clock pessimism             -0.516     1.512    
    SLICE_X1Y116         FDRE (Hold_fdre_C_D)         0.105     1.617    Clock5Hz/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y104    Clock1000Hz/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y102    Clock1000Hz/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y102    Clock1000Hz/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y102    Clock1000Hz/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y103    Clock1000Hz/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y103    Clock1000Hz/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y103    Clock1000Hz/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y103    Clock1000Hz/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y104    Clock1000Hz/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    Clock5Hz/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113    Clock5Hz/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113    Clock5Hz/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113    Clock5Hz/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    Clock5Hz/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    Clock5Hz/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    Clock5Hz/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    Clock5Hz/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y115    Clock5Hz/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y115    Clock5Hz/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y104    Clock1000Hz/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    Clock1000Hz/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    Clock1000Hz/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    Clock1000Hz/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y103    Clock1000Hz/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y103    Clock1000Hz/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y103    Clock1000Hz/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y103    Clock1000Hz/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y104    Clock1000Hz/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y104    Clock1000Hz/count_reg[18]/C



