Analysis & Synthesis report for top
Sun Jul 11 20:27:18 2021
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|pulse_gen:pulse_inst|stat
 11. State Machine - |top|I2C_config:I2C|state
 12. State Machine - |top|I2C_config:I2C|I2C:I2C_inst|curr_state
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for sld_signaltap:auto_signaltap_0
 19. Parameter Settings for User Entity Instance: I2C_config:I2C
 20. Parameter Settings for User Entity Instance: I2C_config:I2C|I2C:I2C_inst
 21. Parameter Settings for User Entity Instance: PLL_SYS:PLL40|PLL_SYS_0002:pll_sys_inst|altera_pll:altera_pll_i
 22. Parameter Settings for User Entity Instance: CHIP_CLK:XCLK|CHIP_CLK_0002:chip_clk_inst|altera_pll:altera_pll_i
 23. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 24. Port Connectivity Checks: "CHIP_CLK:XCLK"
 25. Port Connectivity Checks: "PLL_SYS:PLL40"
 26. Port Connectivity Checks: "I2C_config:I2C|I2C:I2C_inst"
 27. Signal Tap Logic Analyzer Settings
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Connections to In-System Debugging Instance "auto_signaltap_0"
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Jul 11 20:27:18 2021       ;
; Quartus Prime Version           ; 18.1.1 Build 646 04/11/2019 SJ Lite Edition ;
; Revision Name                   ; top                                         ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 799                                         ;
; Total pins                      ; 9                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 655,360                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C7     ;                    ;
; Top-level entity name                                                           ; top                ; top                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                         ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------+-------------+
; audio_config.vhd                                                   ; yes             ; User VHDL File                               ; D:/intelFPGA_lite/Workspace/Audio/audio_config.vhd                                                   ;             ;
; top.vhd                                                            ; yes             ; User VHDL File                               ; D:/intelFPGA_lite/Workspace/Audio/top.vhd                                                            ;             ;
; pulse_gen.vhd                                                      ; yes             ; User VHDL File                               ; D:/intelFPGA_lite/Workspace/Audio/pulse_gen.vhd                                                      ;             ;
; I2C_config.vhd                                                     ; yes             ; User VHDL File                               ; D:/intelFPGA_lite/Workspace/Audio/I2C_config.vhd                                                     ;             ;
; I2C.vhd                                                            ; yes             ; User VHDL File                               ; D:/intelFPGA_lite/Workspace/Audio/I2C.vhd                                                            ;             ;
; PLL_SYS.vhd                                                        ; yes             ; User Wizard-Generated File                   ; D:/intelFPGA_lite/Workspace/Audio/PLL_SYS.vhd                                                        ; PLL_SYS     ;
; PLL_SYS/PLL_SYS_0002.v                                             ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/Audio/PLL_SYS/PLL_SYS_0002.v                                             ; PLL_SYS     ;
; CHIP_CLK.vhd                                                       ; yes             ; User Wizard-Generated File                   ; D:/intelFPGA_lite/Workspace/Audio/CHIP_CLK.vhd                                                       ; CHIP_CLK    ;
; CHIP_CLK/CHIP_CLK_0002.v                                           ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/Audio/CHIP_CLK/CHIP_CLK_0002.v                                           ; CHIP_CLK    ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v                                  ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                             ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                        ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                           ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                              ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                              ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                    ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                 ;             ;
; sld_transition_detector.vhd                                        ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_transition_detector.vhd                   ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                  ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                        ;             ;
; sld_gap_detector.vhd                                               ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_gap_detector.vhd                          ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                         ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                   ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                 ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                    ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                    ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                  ;             ;
; db/altsyncram_ok84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/Workspace/Audio/db/altsyncram_ok84.tdf                                             ;             ;
; db/decode_tma.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/Workspace/Audio/db/decode_tma.tdf                                                  ;             ;
; db/mux_ahb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/Workspace/Audio/db/mux_ahb.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                  ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                   ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                           ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                   ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                    ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                  ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                  ;             ;
; db/mux_glc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/Workspace/Audio/db/mux_glc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                    ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                               ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/Workspace/Audio/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                               ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                               ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                  ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                               ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                       ;             ;
; db/cntr_e7i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/Workspace/Audio/db/cntr_e7i.tdf                                                    ;             ;
; db/cmpr_b9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/Workspace/Audio/db/cmpr_b9c.tdf                                                    ;             ;
; db/cntr_85j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/Workspace/Audio/db/cntr_85j.tdf                                                    ;             ;
; db/cntr_49i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/Workspace/Audio/db/cntr_49i.tdf                                                    ;             ;
; db/cmpr_e9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/Workspace/Audio/db/cmpr_e9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/Workspace/Audio/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/Workspace/Audio/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                 ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                   ; altera_sld  ;
; db/ip/sld9cb5a04d/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/intelFPGA_lite/Workspace/Audio/db/ip/sld9cb5a04d/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/intelFPGA_lite/Workspace/Audio/db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/intelFPGA_lite/Workspace/Audio/db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/intelFPGA_lite/Workspace/Audio/db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/intelFPGA_lite/Workspace/Audio/db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/intelFPGA_lite/Workspace/Audio/db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                              ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 491                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 647                      ;
;     -- 7 input functions                    ; 6                        ;
;     -- 6 input functions                    ; 149                      ;
;     -- 5 input functions                    ; 86                       ;
;     -- 4 input functions                    ; 77                       ;
;     -- <=3 input functions                  ; 329                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 799                      ;
;                                             ;                          ;
; I/O pins                                    ; 9                        ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 655360                   ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 2                        ;
;     -- PLLs                                 ; 2                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 474                      ;
; Total fan-out                               ; 7875                     ;
; Average fan-out                             ; 5.06                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top                                                                                                                                    ; 647 (0)             ; 799 (0)                   ; 655360            ; 0          ; 9    ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; top                               ; work         ;
;    |CHIP_CLK:XCLK|                                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|CHIP_CLK:XCLK                                                                                                                                                                                                                                                                                                                              ; CHIP_CLK                          ; chip_clk     ;
;       |CHIP_CLK_0002:chip_clk_inst|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|CHIP_CLK:XCLK|CHIP_CLK_0002:chip_clk_inst                                                                                                                                                                                                                                                                                                  ; CHIP_CLK_0002                     ; CHIP_CLK     ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|CHIP_CLK:XCLK|CHIP_CLK_0002:chip_clk_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                          ; altera_pll                        ; work         ;
;    |I2C_config:I2C|                                                                                                                     ; 129 (22)            ; 88 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |top|I2C_config:I2C                                                                                                                                                                                                                                                                                                                             ; I2C_config                        ; work         ;
;       |I2C:I2C_inst|                                                                                                                    ; 107 (107)           ; 68 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |top|I2C_config:I2C|I2C:I2C_inst                                                                                                                                                                                                                                                                                                                ; I2C                               ; work         ;
;    |PLL_SYS:PLL40|                                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|PLL_SYS:PLL40                                                                                                                                                                                                                                                                                                                              ; PLL_SYS                           ; pll_sys      ;
;       |PLL_SYS_0002:pll_sys_inst|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|PLL_SYS:PLL40|PLL_SYS_0002:pll_sys_inst                                                                                                                                                                                                                                                                                                    ; PLL_SYS_0002                      ; PLL_SYS      ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|PLL_SYS:PLL40|PLL_SYS_0002:pll_sys_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                            ; altera_pll                        ; work         ;
;    |audio_config:audio|                                                                                                                 ; 109 (109)           ; 83 (83)                   ; 0                 ; 0          ; 0    ; 0            ; |top|audio_config:audio                                                                                                                                                                                                                                                                                                                         ; audio_config                      ; work         ;
;    |pulse_gen:pulse_inst|                                                                                                               ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pulse_gen:pulse_inst                                                                                                                                                                                                                                                                                                                       ; pulse_gen                         ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 90 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 89 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 88 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 88 (55)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 314 (2)             ; 533 (8)                   ; 655360            ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 312 (0)             ; 525 (0)                   ; 655360            ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 312 (66)            ; 525 (110)                 ; 655360            ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 106 (106)                 ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 21 (0)              ; 4 (0)                     ; 655360            ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ok84:auto_generated|                                                                                         ; 21 (0)              ; 4 (4)                     ; 655360            ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ok84:auto_generated                                                                                                                                                 ; altsyncram_ok84                   ; work         ;
;                   |decode_tma:decode2|                                                                                                  ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ok84:auto_generated|decode_tma:decode2                                                                                                                              ; decode_tma                        ; work         ;
;                   |mux_ahb:mux3|                                                                                                        ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ok84:auto_generated|mux_ahb:mux3                                                                                                                                    ; mux_ahb                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 97 (97)             ; 94 (94)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 16 (2)              ; 52 (4)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                                  ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:\storage_transition:transition_detector_setup_bits|                                                        ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits                                                                                                                                    ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 4 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 4 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;                |sld_transition_detector:\storage_transition:transition_detector|                                                        ; 9 (1)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector                                                                                                                                    ; sld_transition_detector           ; work         ;
;                   |sld_transition_detect:\td:0:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:1:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:2:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:3:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td                                                                                                     ; sld_transition_detect             ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                                                         ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                              ; sld_gap_detector                  ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 68 (9)              ; 102 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 5 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_e7i:auto_generated|                                                                                             ; 5 (5)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_e7i:auto_generated                                                             ; cntr_e7i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 17 (0)              ; 17 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_85j:auto_generated|                                                                                             ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated                                                                                      ; cntr_85j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_49i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated                                                                            ; cntr_49i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 25 (25)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ok84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 131072       ; 5            ; 131072       ; 5            ; 655360 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |top|PLL_SYS:PLL40                                                                                                                                                                                                                                                       ; PLL_SYS.vhd     ;
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |top|CHIP_CLK:XCLK                                                                                                                                                                                                                                                       ; CHIP_CLK.vhd    ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------+
; State Machine - |top|pulse_gen:pulse_inst|stat ;
+------------+----------+-----------+------------+
; Name       ; stat.ONE ; stat.ZERO ; stat.WAIT0 ;
+------------+----------+-----------+------------+
; stat.WAIT0 ; 0        ; 0         ; 0          ;
; stat.ZERO  ; 0        ; 1         ; 1          ;
; stat.ONE   ; 1        ; 0         ; 1          ;
+------------+----------+-----------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------+
; State Machine - |top|I2C_config:I2C|state        ;
+------------+-----------+------------+------------+
; Name       ; state.ack ; state.send ; state.idle ;
+------------+-----------+------------+------------+
; state.idle ; 0         ; 0          ; 0          ;
; state.send ; 0         ; 1          ; 1          ;
; state.ack  ; 1         ; 0          ; 1          ;
+------------+-----------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |top|I2C_config:I2C|I2C:I2C_inst|curr_state                                                     ;
+--------------------+-----------------+----------------+--------------------+------------------+-----------------+
; Name               ; curr_state.stop ; curr_state.ack ; curr_state.sending ; curr_state.start ; curr_state.idle ;
+--------------------+-----------------+----------------+--------------------+------------------+-----------------+
; curr_state.idle    ; 0               ; 0              ; 0                  ; 0                ; 0               ;
; curr_state.start   ; 0               ; 0              ; 0                  ; 1                ; 1               ;
; curr_state.sending ; 0               ; 0              ; 1                  ; 0                ; 1               ;
; curr_state.ack     ; 0               ; 1              ; 0                  ; 0                ; 1               ;
; curr_state.stop    ; 1               ; 0              ; 0                  ; 0                ; 1               ;
+--------------------+-----------------+----------------+--------------------+------------------+-----------------+


+------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                         ;
+-----------------------------------------------------+------------------------------------------------------+
; Register name                                       ; Reason for Removal                                   ;
+-----------------------------------------------------+------------------------------------------------------+
; audio_config:audio|SINE110[0..3,5,11..35,37,43..63] ; Stuck at GND due to stuck port data_in               ;
; I2C_config:I2C|BASE_ADDRESS[0,5..7]                 ; Stuck at GND due to stuck port data_in               ;
; I2C_config:I2C|I2C:I2C_inst|SDA_data[0,5..7]        ; Stuck at GND due to stuck port data_in               ;
; audio_config:audio|SINE110[42]                      ; Merged with audio_config:audio|SINE110[10]           ;
; audio_config:audio|SINE110[4]                       ; Merged with audio_config:audio|SINE110[36]           ;
; audio_config:audio|SINE110[9]                       ; Merged with audio_config:audio|SINE110[41]           ;
; audio_config:audio|SINE110[8]                       ; Merged with audio_config:audio|SINE110[40]           ;
; audio_config:audio|SINE110[7]                       ; Merged with audio_config:audio|SINE110[39]           ;
; audio_config:audio|SINE110[6]                       ; Merged with audio_config:audio|SINE110[38]           ;
; I2C_config:I2C|DATA_BYTE[6]                         ; Merged with I2C_config:I2C|DATA_BYTE[5]              ;
; I2C_config:I2C|I2C:I2C_inst|SDA_data[14]            ; Merged with I2C_config:I2C|I2C:I2C_inst|SDA_data[13] ;
; audio_config:audio|data_index[5]                    ; Lost fanout                                          ;
; audio_config:audio|sine_index[5]                    ; Stuck at GND due to stuck port data_in               ;
; Total Number of Removed Registers = 70              ;                                                      ;
+-----------------------------------------------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                          ;
+--------------------------------+---------------------------+-----------------------------------------+
; Register name                  ; Reason for Removal        ; Registers Removed due to This Register  ;
+--------------------------------+---------------------------+-----------------------------------------+
; I2C_config:I2C|BASE_ADDRESS[7] ; Stuck at GND              ; I2C_config:I2C|I2C:I2C_inst|SDA_data[7] ;
;                                ; due to stuck port data_in ;                                         ;
; I2C_config:I2C|BASE_ADDRESS[6] ; Stuck at GND              ; I2C_config:I2C|I2C:I2C_inst|SDA_data[6] ;
;                                ; due to stuck port data_in ;                                         ;
; I2C_config:I2C|BASE_ADDRESS[5] ; Stuck at GND              ; I2C_config:I2C|I2C:I2C_inst|SDA_data[5] ;
;                                ; due to stuck port data_in ;                                         ;
; I2C_config:I2C|BASE_ADDRESS[0] ; Stuck at GND              ; I2C_config:I2C|I2C:I2C_inst|SDA_data[0] ;
;                                ; due to stuck port data_in ;                                         ;
+--------------------------------+---------------------------+-----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 799   ;
; Number of registers using Synchronous Clear  ; 225   ;
; Number of registers using Synchronous Load   ; 174   ;
; Number of registers using Asynchronous Clear ; 325   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 565   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; I2C_config:I2C|I2C:I2C_inst|SCL_count[7]                                                                                                                                                                                                                                                                                        ; 2       ;
; I2C_config:I2C|I2C:I2C_inst|SCL_count[1]                                                                                                                                                                                                                                                                                        ; 2       ;
; I2C_config:I2C|I2C:I2C_inst|SCL_count[6]                                                                                                                                                                                                                                                                                        ; 3       ;
; I2C_config:I2C|I2C:I2C_inst|SCL_count[2]                                                                                                                                                                                                                                                                                        ; 3       ;
; I2C_config:I2C|I2C:I2C_inst|SCL_count[0]                                                                                                                                                                                                                                                                                        ; 14      ;
; I2C_config:I2C|I2C:I2C_inst|SCL_state                                                                                                                                                                                                                                                                                           ; 14      ;
; audio_config:audio|BCLK_count[0]                                                                                                                                                                                                                                                                                                ; 2       ;
; audio_config:audio|PBLRC_count[6]                                                                                                                                                                                                                                                                                               ; 2       ;
; audio_config:audio|PBLRC_count[5]                                                                                                                                                                                                                                                                                               ; 2       ;
; audio_config:audio|PBLRC_count[4]                                                                                                                                                                                                                                                                                               ; 2       ;
; audio_config:audio|PBLRC_count[3]                                                                                                                                                                                                                                                                                               ; 2       ;
; audio_config:audio|PBLRC_count[2]                                                                                                                                                                                                                                                                                               ; 2       ;
; audio_config:audio|PBLRC_count[1]                                                                                                                                                                                                                                                                                               ; 2       ;
; audio_config:audio|PBLRC_count[0]                                                                                                                                                                                                                                                                                               ; 2       ;
; I2C_config:I2C|I2C:I2C_inst|index[3]                                                                                                                                                                                                                                                                                            ; 2       ;
; I2C_config:I2C|I2C:I2C_inst|byte_num[1]                                                                                                                                                                                                                                                                                         ; 9       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[15]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[16]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 35                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|I2C_config:I2C|I2C:I2C_inst|SDA_byte[4]   ;
; 6:1                ; 27 bits   ; 108 LEs       ; 0 LEs                ; 108 LEs                ; Yes        ; |top|I2C_config:I2C|I2C:I2C_inst|SCL_count[15] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|I2C_config:I2C|I2C:I2C_inst|SCL_count[0]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|I2C_config:I2C|I2C:I2C_inst|index         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|pulse_gen:pulse_inst|stat                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|I2C_config:I2C|I2C:I2C_inst|SDA_byte      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|I2C_config:I2C|I2C:I2C_inst|SDA_byte      ;
; 12:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |top|I2C_config:I2C|I2C:I2C_inst|Selector49    ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |top|I2C_config:I2C|I2C:I2C_inst|Selector52    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_config:I2C ;
+----------------+----------+---------------------------------+
; Parameter Name ; Value    ; Type                            ;
+----------------+----------+---------------------------------+
; clkfreq        ; 40000000 ; Signed Integer                  ;
; i2cfreq        ; 100000   ; Signed Integer                  ;
+----------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_config:I2C|I2C:I2C_inst ;
+----------------+----------+----------------------------------------------+
; Parameter Name ; Value    ; Type                                         ;
+----------------+----------+----------------------------------------------+
; clkfreq        ; 40000000 ; Signed Integer                               ;
; i2cfreq        ; 100000   ; Signed Integer                               ;
+----------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_SYS:PLL40|PLL_SYS_0002:pll_sys_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                         ;
+--------------------------------------+------------------------+----------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                       ;
; fractional_vco_multiplier            ; false                  ; String                                       ;
; pll_type                             ; General                ; String                                       ;
; pll_subtype                          ; General                ; String                                       ;
; number_of_clocks                     ; 1                      ; Signed Integer                               ;
; operation_mode                       ; direct                 ; String                                       ;
; deserialization_factor               ; 4                      ; Signed Integer                               ;
; data_rate                            ; 0                      ; Signed Integer                               ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                               ;
; output_clock_frequency0              ; 40.000000 MHz          ; String                                       ;
; phase_shift0                         ; 0 ps                   ; String                                       ;
; duty_cycle0                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency1              ; 0 MHz                  ; String                                       ;
; phase_shift1                         ; 0 ps                   ; String                                       ;
; duty_cycle1                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency2              ; 0 MHz                  ; String                                       ;
; phase_shift2                         ; 0 ps                   ; String                                       ;
; duty_cycle2                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency3              ; 0 MHz                  ; String                                       ;
; phase_shift3                         ; 0 ps                   ; String                                       ;
; duty_cycle3                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency4              ; 0 MHz                  ; String                                       ;
; phase_shift4                         ; 0 ps                   ; String                                       ;
; duty_cycle4                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency5              ; 0 MHz                  ; String                                       ;
; phase_shift5                         ; 0 ps                   ; String                                       ;
; duty_cycle5                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency6              ; 0 MHz                  ; String                                       ;
; phase_shift6                         ; 0 ps                   ; String                                       ;
; duty_cycle6                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency7              ; 0 MHz                  ; String                                       ;
; phase_shift7                         ; 0 ps                   ; String                                       ;
; duty_cycle7                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency8              ; 0 MHz                  ; String                                       ;
; phase_shift8                         ; 0 ps                   ; String                                       ;
; duty_cycle8                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency9              ; 0 MHz                  ; String                                       ;
; phase_shift9                         ; 0 ps                   ; String                                       ;
; duty_cycle9                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency10             ; 0 MHz                  ; String                                       ;
; phase_shift10                        ; 0 ps                   ; String                                       ;
; duty_cycle10                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency11             ; 0 MHz                  ; String                                       ;
; phase_shift11                        ; 0 ps                   ; String                                       ;
; duty_cycle11                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency12             ; 0 MHz                  ; String                                       ;
; phase_shift12                        ; 0 ps                   ; String                                       ;
; duty_cycle12                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency13             ; 0 MHz                  ; String                                       ;
; phase_shift13                        ; 0 ps                   ; String                                       ;
; duty_cycle13                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency14             ; 0 MHz                  ; String                                       ;
; phase_shift14                        ; 0 ps                   ; String                                       ;
; duty_cycle14                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency15             ; 0 MHz                  ; String                                       ;
; phase_shift15                        ; 0 ps                   ; String                                       ;
; duty_cycle15                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency16             ; 0 MHz                  ; String                                       ;
; phase_shift16                        ; 0 ps                   ; String                                       ;
; duty_cycle16                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency17             ; 0 MHz                  ; String                                       ;
; phase_shift17                        ; 0 ps                   ; String                                       ;
; duty_cycle17                         ; 50                     ; Signed Integer                               ;
; clock_name_0                         ;                        ; String                                       ;
; clock_name_1                         ;                        ; String                                       ;
; clock_name_2                         ;                        ; String                                       ;
; clock_name_3                         ;                        ; String                                       ;
; clock_name_4                         ;                        ; String                                       ;
; clock_name_5                         ;                        ; String                                       ;
; clock_name_6                         ;                        ; String                                       ;
; clock_name_7                         ;                        ; String                                       ;
; clock_name_8                         ;                        ; String                                       ;
; clock_name_global_0                  ; false                  ; String                                       ;
; clock_name_global_1                  ; false                  ; String                                       ;
; clock_name_global_2                  ; false                  ; String                                       ;
; clock_name_global_3                  ; false                  ; String                                       ;
; clock_name_global_4                  ; false                  ; String                                       ;
; clock_name_global_5                  ; false                  ; String                                       ;
; clock_name_global_6                  ; false                  ; String                                       ;
; clock_name_global_7                  ; false                  ; String                                       ;
; clock_name_global_8                  ; false                  ; String                                       ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                               ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                               ;
; m_cnt_bypass_en                      ; false                  ; String                                       ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                       ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                               ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                               ;
; n_cnt_bypass_en                      ; false                  ; String                                       ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                       ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en0                     ; false                  ; String                                       ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                       ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en1                     ; false                  ; String                                       ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                       ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en2                     ; false                  ; String                                       ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                       ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en3                     ; false                  ; String                                       ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                       ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en4                     ; false                  ; String                                       ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                       ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en5                     ; false                  ; String                                       ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                       ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en6                     ; false                  ; String                                       ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                       ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en7                     ; false                  ; String                                       ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                       ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en8                     ; false                  ; String                                       ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                       ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en9                     ; false                  ; String                                       ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                       ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en10                    ; false                  ; String                                       ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                       ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en11                    ; false                  ; String                                       ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                       ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en12                    ; false                  ; String                                       ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                       ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en13                    ; false                  ; String                                       ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                       ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en14                    ; false                  ; String                                       ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                       ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en15                    ; false                  ; String                                       ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                       ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en16                    ; false                  ; String                                       ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                       ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en17                    ; false                  ; String                                       ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                       ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                               ;
; pll_vco_div                          ; 1                      ; Signed Integer                               ;
; pll_slf_rst                          ; false                  ; String                                       ;
; pll_bw_sel                           ; low                    ; String                                       ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                       ;
; pll_cp_current                       ; 0                      ; Signed Integer                               ;
; pll_bwctrl                           ; 0                      ; Signed Integer                               ;
; pll_fractional_division              ; 1                      ; Signed Integer                               ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                               ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                       ;
; mimic_fbclk_type                     ; gclk                   ; String                                       ;
; pll_fbclk_mux_1                      ; glb                    ; String                                       ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                       ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                       ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                               ;
; refclk1_frequency                    ; 0 MHz                  ; String                                       ;
; pll_clkin_0_src                      ; clk_0                  ; String                                       ;
; pll_clkin_1_src                      ; clk_0                  ; String                                       ;
; pll_clk_loss_sw_en                   ; false                  ; String                                       ;
; pll_auto_clk_sw_en                   ; false                  ; String                                       ;
; pll_manu_clk_sw_en                   ; false                  ; String                                       ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                               ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                       ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                       ;
+--------------------------------------+------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_CLK:XCLK|CHIP_CLK_0002:chip_clk_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                           ;
+--------------------------------------+------------------------+------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                         ;
; fractional_vco_multiplier            ; true                   ; String                                         ;
; pll_type                             ; General                ; String                                         ;
; pll_subtype                          ; General                ; String                                         ;
; number_of_clocks                     ; 1                      ; Signed Integer                                 ;
; operation_mode                       ; direct                 ; String                                         ;
; deserialization_factor               ; 4                      ; Signed Integer                                 ;
; data_rate                            ; 0                      ; Signed Integer                                 ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                 ;
; output_clock_frequency0              ; 12.288000 MHz          ; String                                         ;
; phase_shift0                         ; 0 ps                   ; String                                         ;
; duty_cycle0                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency1              ; 0 MHz                  ; String                                         ;
; phase_shift1                         ; 0 ps                   ; String                                         ;
; duty_cycle1                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency2              ; 0 MHz                  ; String                                         ;
; phase_shift2                         ; 0 ps                   ; String                                         ;
; duty_cycle2                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency3              ; 0 MHz                  ; String                                         ;
; phase_shift3                         ; 0 ps                   ; String                                         ;
; duty_cycle3                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency4              ; 0 MHz                  ; String                                         ;
; phase_shift4                         ; 0 ps                   ; String                                         ;
; duty_cycle4                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency5              ; 0 MHz                  ; String                                         ;
; phase_shift5                         ; 0 ps                   ; String                                         ;
; duty_cycle5                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency6              ; 0 MHz                  ; String                                         ;
; phase_shift6                         ; 0 ps                   ; String                                         ;
; duty_cycle6                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency7              ; 0 MHz                  ; String                                         ;
; phase_shift7                         ; 0 ps                   ; String                                         ;
; duty_cycle7                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency8              ; 0 MHz                  ; String                                         ;
; phase_shift8                         ; 0 ps                   ; String                                         ;
; duty_cycle8                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency9              ; 0 MHz                  ; String                                         ;
; phase_shift9                         ; 0 ps                   ; String                                         ;
; duty_cycle9                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency10             ; 0 MHz                  ; String                                         ;
; phase_shift10                        ; 0 ps                   ; String                                         ;
; duty_cycle10                         ; 50                     ; Signed Integer                                 ;
; output_clock_frequency11             ; 0 MHz                  ; String                                         ;
; phase_shift11                        ; 0 ps                   ; String                                         ;
; duty_cycle11                         ; 50                     ; Signed Integer                                 ;
; output_clock_frequency12             ; 0 MHz                  ; String                                         ;
; phase_shift12                        ; 0 ps                   ; String                                         ;
; duty_cycle12                         ; 50                     ; Signed Integer                                 ;
; output_clock_frequency13             ; 0 MHz                  ; String                                         ;
; phase_shift13                        ; 0 ps                   ; String                                         ;
; duty_cycle13                         ; 50                     ; Signed Integer                                 ;
; output_clock_frequency14             ; 0 MHz                  ; String                                         ;
; phase_shift14                        ; 0 ps                   ; String                                         ;
; duty_cycle14                         ; 50                     ; Signed Integer                                 ;
; output_clock_frequency15             ; 0 MHz                  ; String                                         ;
; phase_shift15                        ; 0 ps                   ; String                                         ;
; duty_cycle15                         ; 50                     ; Signed Integer                                 ;
; output_clock_frequency16             ; 0 MHz                  ; String                                         ;
; phase_shift16                        ; 0 ps                   ; String                                         ;
; duty_cycle16                         ; 50                     ; Signed Integer                                 ;
; output_clock_frequency17             ; 0 MHz                  ; String                                         ;
; phase_shift17                        ; 0 ps                   ; String                                         ;
; duty_cycle17                         ; 50                     ; Signed Integer                                 ;
; clock_name_0                         ;                        ; String                                         ;
; clock_name_1                         ;                        ; String                                         ;
; clock_name_2                         ;                        ; String                                         ;
; clock_name_3                         ;                        ; String                                         ;
; clock_name_4                         ;                        ; String                                         ;
; clock_name_5                         ;                        ; String                                         ;
; clock_name_6                         ;                        ; String                                         ;
; clock_name_7                         ;                        ; String                                         ;
; clock_name_8                         ;                        ; String                                         ;
; clock_name_global_0                  ; false                  ; String                                         ;
; clock_name_global_1                  ; false                  ; String                                         ;
; clock_name_global_2                  ; false                  ; String                                         ;
; clock_name_global_3                  ; false                  ; String                                         ;
; clock_name_global_4                  ; false                  ; String                                         ;
; clock_name_global_5                  ; false                  ; String                                         ;
; clock_name_global_6                  ; false                  ; String                                         ;
; clock_name_global_7                  ; false                  ; String                                         ;
; clock_name_global_8                  ; false                  ; String                                         ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                 ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                 ;
; m_cnt_bypass_en                      ; false                  ; String                                         ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                         ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                 ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                 ;
; n_cnt_bypass_en                      ; false                  ; String                                         ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                         ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en0                     ; false                  ; String                                         ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                         ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en1                     ; false                  ; String                                         ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                         ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en2                     ; false                  ; String                                         ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                         ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en3                     ; false                  ; String                                         ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                         ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en4                     ; false                  ; String                                         ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                         ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en5                     ; false                  ; String                                         ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                         ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en6                     ; false                  ; String                                         ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                         ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en7                     ; false                  ; String                                         ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                         ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en8                     ; false                  ; String                                         ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                         ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en9                     ; false                  ; String                                         ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                         ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en10                    ; false                  ; String                                         ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                         ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en11                    ; false                  ; String                                         ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                         ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en12                    ; false                  ; String                                         ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                         ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en13                    ; false                  ; String                                         ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                         ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en14                    ; false                  ; String                                         ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                         ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en15                    ; false                  ; String                                         ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                         ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en16                    ; false                  ; String                                         ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                         ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en17                    ; false                  ; String                                         ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                         ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                 ;
; pll_vco_div                          ; 1                      ; Signed Integer                                 ;
; pll_slf_rst                          ; false                  ; String                                         ;
; pll_bw_sel                           ; low                    ; String                                         ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                         ;
; pll_cp_current                       ; 0                      ; Signed Integer                                 ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                 ;
; pll_fractional_division              ; 1                      ; Signed Integer                                 ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                 ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                         ;
; mimic_fbclk_type                     ; gclk                   ; String                                         ;
; pll_fbclk_mux_1                      ; glb                    ; String                                         ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                         ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                         ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                 ;
; refclk1_frequency                    ; 0 MHz                  ; String                                         ;
; pll_clkin_0_src                      ; clk_0                  ; String                                         ;
; pll_clkin_1_src                      ; clk_0                  ; String                                         ;
; pll_clk_loss_sw_en                   ; false                  ; String                                         ;
; pll_auto_clk_sw_en                   ; false                  ; String                                         ;
; pll_manu_clk_sw_en                   ; false                  ; String                                         ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                 ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                         ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                         ;
+--------------------------------------+------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                     ;
+-------------------------------------------------+--------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                            ; Type           ;
+-------------------------------------------------+--------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                    ; String         ;
; sld_node_info                                   ; 805334528                                        ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                  ; String         ;
; SLD_IP_VERSION                                  ; 6                                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                ; Signed Integer ;
; sld_data_bits                                   ; 4                                                ; Untyped        ;
; sld_trigger_bits                                ; 4                                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                               ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                            ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                            ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                ; Untyped        ;
; sld_sample_depth                                ; 131072                                           ; Untyped        ;
; sld_segment_size                                ; 131072                                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                             ; Untyped        ;
; sld_state_bits                                  ; 11                                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                         ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                             ; String         ;
; sld_inversion_mask_length                       ; 48                                               ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                        ; String         ;
; sld_state_flow_use_generated                    ; 0                                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                              ; Untyped        ;
; sld_storage_qualifier_bits                      ; 4                                                ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                                                ; Untyped        ;
; sld_storage_qualifier_mode                      ; TRANSITIONAL                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 5                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CHIP_CLK:XCLK"                                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_SYS:PLL40"                                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "I2C_config:I2C|I2C:I2C_inst" ;
+---------------------+-------+----------+----------------+
; Port                ; Type  ; Severity ; Details        ;
+---------------------+-------+----------+----------------+
; slave_address[5..4] ; Input ; Info     ; Stuck at VCC   ;
; slave_address[7..6] ; Input ; Info     ; Stuck at GND   ;
; slave_address[1..0] ; Input ; Info     ; Stuck at GND   ;
; slave_address[3]    ; Input ; Info     ; Stuck at GND   ;
; slave_address[2]    ; Input ; Info     ; Stuck at VCC   ;
+---------------------+-------+----------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 4                   ; 4                ; 131072       ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 176                         ;
;     CLR               ; 19                          ;
;     CLR SLD           ; 2                           ;
;     ENA               ; 43                          ;
;     ENA CLR           ; 8                           ;
;     ENA CLR SCLR      ; 56                          ;
;     ENA SCLR          ; 38                          ;
;     ENA SLD           ; 3                           ;
;     plain             ; 7                           ;
; arriav_io_obuf        ; 1                           ;
; arriav_lcell_comb     ; 243                         ;
;     arith             ; 96                          ;
;         1 data inputs ; 96                          ;
;     extend            ; 5                           ;
;         7 data inputs ; 5                           ;
;     normal            ; 142                         ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 19                          ;
;         3 data inputs ; 22                          ;
;         4 data inputs ; 30                          ;
;         5 data inputs ; 19                          ;
;         6 data inputs ; 41                          ;
; boundary_port         ; 10                          ;
; generic_pll           ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.95                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                          ;
+---------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------+---------+
; Name                      ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                ; Details ;
+---------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------+---------+
; BCLK                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audio_config:audio|BCLK_sig                                                      ; N/A     ;
; BCLK                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audio_config:audio|BCLK_sig                                                      ; N/A     ;
; BCLK                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audio_config:audio|BCLK_sig                                                      ; N/A     ;
; I2C_config:I2C|SETUP_DONE ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_config:I2C|SETUP_DONE                                                        ; N/A     ;
; I2C_config:I2C|SETUP_DONE ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_config:I2C|SETUP_DONE                                                        ; N/A     ;
; I2C_config:I2C|SETUP_DONE ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_config:I2C|SETUP_DONE                                                        ; N/A     ;
; MCLK                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CHIP_CLK:XCLK|CHIP_CLK_0002:chip_clk_inst|altera_pll:altera_pll_i|outclk_wire[0] ; N/A     ;
; PBDAT                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audio_config:audio|PBDAT_sig                                                     ; N/A     ;
; PBDAT                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audio_config:audio|PBDAT_sig                                                     ; N/A     ;
; PBDAT                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audio_config:audio|PBDAT_sig                                                     ; N/A     ;
; PBLRC                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audio_config:audio|PBLRC_sig                                                     ; N/A     ;
; PBLRC                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audio_config:audio|PBLRC_sig                                                     ; N/A     ;
; PBLRC                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audio_config:audio|PBLRC_sig                                                     ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
+---------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Processing started: Sun Jul 11 20:26:48 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Audio -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file audio_config.vhd
    Info (12022): Found design unit 1: audio_config-logic File: D:/intelFPGA_lite/Workspace/Audio/audio_config.vhd Line: 21
    Info (12023): Found entity 1: audio_config File: D:/intelFPGA_lite/Workspace/Audio/audio_config.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file top.vhd
    Info (12022): Found design unit 1: top-logic File: D:/intelFPGA_lite/Workspace/Audio/top.vhd Line: 25
    Info (12023): Found entity 1: top File: D:/intelFPGA_lite/Workspace/Audio/top.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file pulse_gen.vhd
    Info (12022): Found design unit 1: pulse_gen-logic File: D:/intelFPGA_lite/Workspace/Audio/pulse_gen.vhd Line: 16
    Info (12023): Found entity 1: pulse_gen File: D:/intelFPGA_lite/Workspace/Audio/pulse_gen.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file i2c_config.vhd
    Info (12022): Found design unit 1: I2C_config-logic File: D:/intelFPGA_lite/Workspace/Audio/I2C_config.vhd Line: 25
    Info (12023): Found entity 1: I2C_config File: D:/intelFPGA_lite/Workspace/Audio/I2C_config.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file i2c.vhd
    Info (12022): Found design unit 1: I2C-logic File: D:/intelFPGA_lite/Workspace/Audio/I2C.vhd Line: 30
    Info (12023): Found entity 1: I2C File: D:/intelFPGA_lite/Workspace/Audio/I2C.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file pll_sys.vhd
    Info (12022): Found design unit 1: PLL_SYS-rtl File: D:/intelFPGA_lite/Workspace/Audio/PLL_SYS.vhd Line: 20
    Info (12023): Found entity 1: PLL_SYS File: D:/intelFPGA_lite/Workspace/Audio/PLL_SYS.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file pll_sys/pll_sys_0002.v
    Info (12023): Found entity 1: PLL_SYS_0002 File: D:/intelFPGA_lite/Workspace/Audio/PLL_SYS/PLL_SYS_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file chip_clk.vhd
    Info (12022): Found design unit 1: CHIP_CLK-rtl File: D:/intelFPGA_lite/Workspace/Audio/CHIP_CLK.vhd Line: 20
    Info (12023): Found entity 1: CHIP_CLK File: D:/intelFPGA_lite/Workspace/Audio/CHIP_CLK.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file chip_clk/chip_clk_0002.v
    Info (12023): Found entity 1: CHIP_CLK_0002 File: D:/intelFPGA_lite/Workspace/Audio/CHIP_CLK/CHIP_CLK_0002.v Line: 2
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "I2C_config" for hierarchy "I2C_config:I2C" File: D:/intelFPGA_lite/Workspace/Audio/top.vhd Line: 94
Info (12128): Elaborating entity "I2C" for hierarchy "I2C_config:I2C|I2C:I2C_inst" File: D:/intelFPGA_lite/Workspace/Audio/I2C_config.vhd Line: 62
Info (12128): Elaborating entity "audio_config" for hierarchy "audio_config:audio" File: D:/intelFPGA_lite/Workspace/Audio/top.vhd Line: 110
Info (12128): Elaborating entity "PLL_SYS" for hierarchy "PLL_SYS:PLL40" File: D:/intelFPGA_lite/Workspace/Audio/top.vhd Line: 122
Info (12128): Elaborating entity "PLL_SYS_0002" for hierarchy "PLL_SYS:PLL40|PLL_SYS_0002:pll_sys_inst" File: D:/intelFPGA_lite/Workspace/Audio/PLL_SYS.vhd Line: 32
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL_SYS:PLL40|PLL_SYS_0002:pll_sys_inst|altera_pll:altera_pll_i" File: D:/intelFPGA_lite/Workspace/Audio/PLL_SYS/PLL_SYS_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL_SYS:PLL40|PLL_SYS_0002:pll_sys_inst|altera_pll:altera_pll_i" File: D:/intelFPGA_lite/Workspace/Audio/PLL_SYS/PLL_SYS_0002.v Line: 85
Info (12133): Instantiated megafunction "PLL_SYS:PLL40|PLL_SYS_0002:pll_sys_inst|altera_pll:altera_pll_i" with the following parameter: File: D:/intelFPGA_lite/Workspace/Audio/PLL_SYS/PLL_SYS_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "40.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "CHIP_CLK" for hierarchy "CHIP_CLK:XCLK" File: D:/intelFPGA_lite/Workspace/Audio/top.vhd Line: 130
Info (12128): Elaborating entity "CHIP_CLK_0002" for hierarchy "CHIP_CLK:XCLK|CHIP_CLK_0002:chip_clk_inst" File: D:/intelFPGA_lite/Workspace/Audio/CHIP_CLK.vhd Line: 32
Info (12128): Elaborating entity "altera_pll" for hierarchy "CHIP_CLK:XCLK|CHIP_CLK_0002:chip_clk_inst|altera_pll:altera_pll_i" File: D:/intelFPGA_lite/Workspace/Audio/CHIP_CLK/CHIP_CLK_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "CHIP_CLK:XCLK|CHIP_CLK_0002:chip_clk_inst|altera_pll:altera_pll_i" File: D:/intelFPGA_lite/Workspace/Audio/CHIP_CLK/CHIP_CLK_0002.v Line: 85
Info (12133): Instantiated megafunction "CHIP_CLK:XCLK|CHIP_CLK_0002:chip_clk_inst|altera_pll:altera_pll_i" with the following parameter: File: D:/intelFPGA_lite/Workspace/Audio/CHIP_CLK/CHIP_CLK_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "12.288000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "pulse_gen" for hierarchy "pulse_gen:pulse_inst" File: D:/intelFPGA_lite/Workspace/Audio/top.vhd Line: 138
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ok84.tdf
    Info (12023): Found entity 1: altsyncram_ok84 File: D:/intelFPGA_lite/Workspace/Audio/db/altsyncram_ok84.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_tma.tdf
    Info (12023): Found entity 1: decode_tma File: D:/intelFPGA_lite/Workspace/Audio/db/decode_tma.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf
    Info (12023): Found entity 1: mux_ahb File: D:/intelFPGA_lite/Workspace/Audio/db/mux_ahb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_glc.tdf
    Info (12023): Found entity 1: mux_glc File: D:/intelFPGA_lite/Workspace/Audio/db/mux_glc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: D:/intelFPGA_lite/Workspace/Audio/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_e7i.tdf
    Info (12023): Found entity 1: cntr_e7i File: D:/intelFPGA_lite/Workspace/Audio/db/cntr_e7i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf
    Info (12023): Found entity 1: cmpr_b9c File: D:/intelFPGA_lite/Workspace/Audio/db/cmpr_b9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_85j.tdf
    Info (12023): Found entity 1: cntr_85j File: D:/intelFPGA_lite/Workspace/Audio/db/cntr_85j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf
    Info (12023): Found entity 1: cntr_49i File: D:/intelFPGA_lite/Workspace/Audio/db/cntr_49i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: D:/intelFPGA_lite/Workspace/Audio/db/cmpr_e9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: D:/intelFPGA_lite/Workspace/Audio/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: D:/intelFPGA_lite/Workspace/Audio/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.07.11.20:27:07 Progress: Loading sld9cb5a04d/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9cb5a04d/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/intelFPGA_lite/Workspace/Audio/db/ip/sld9cb5a04d/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/intelFPGA_lite/Workspace/Audio/db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/intelFPGA_lite/Workspace/Audio/db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/intelFPGA_lite/Workspace/Audio/db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/intelFPGA_lite/Workspace/Audio/db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/intelFPGA_lite/Workspace/Audio/db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/intelFPGA_lite/Workspace/Audio/db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 45 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 17 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1173 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 6 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 1077 logic cells
    Info (21064): Implemented 80 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4895 megabytes
    Info: Processing ended: Sun Jul 11 20:27:19 2021
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:52


