Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jun  7 17:24:43 2025
| Host         : korchamHoyoun24 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_FlagGame_timing_summary_routed.rpt -pb top_FlagGame_timing_summary_routed.pb -rpx top_FlagGame_timing_summary_routed.rpx -warn_on_violation
| Design       : top_FlagGame
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (165)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1010)
5. checking no_input_delay (13)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (165)
--------------------------
 There are 77 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: u_OV7670_SCCB_core/U_tick_gen_/tick_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: u_OV7670_VGA_Display/U_VGAController/U_Pix_Clk_gen/pclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1010)
---------------------------------------------------
 There are 1010 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.696       -4.924                      4                  684        0.106        0.000                      0                  684        4.500        0.000                       0                   393  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.696       -4.924                      4                  663        0.106        0.000                      0                  663        4.500        0.000                       0                   393  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.230        0.000                      0                   21        1.035        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            4  Failing Endpoints,  Worst Slack       -1.696ns,  Total Violation       -4.924ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.696ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.092ns  (logic 3.795ns (34.214%)  route 7.297ns (65.786%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.571     5.092    u_game/u_FlagGame/clk
    SLICE_X53Y6          FDCE                                         r  u_game/u_FlagGame/game_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  u_game/u_FlagGame/game_score_reg[3]/Q
                         net (fo=24, routed)          0.668     6.216    u_game/u_FlagGame/S[2]
    SLICE_X49Y5          LUT3 (Prop_lut3_I1_O)        0.124     6.340 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_9/O
                         net (fo=1, routed)           0.151     6.492    u_game/u_FlagGame/hundreds0__1_carry__1_i_9_n_0
    SLICE_X49Y5          LUT5 (Prop_lut5_I4_O)        0.124     6.616 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_1/O
                         net (fo=2, routed)           0.667     7.283    u_game/u_FlagGame/game_score_reg[4]_0[3]
    SLICE_X48Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.407 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.407    u_Text_display/u_Text_score/hundreds0__1_carry__2_1[3]
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.808 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.808    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.121 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/O[3]
                         net (fo=17, routed)          1.382     9.503    u_Text_display/u_Text_score/O[1]
    SLICE_X48Y11         LUT5 (Prop_lut5_I3_O)        0.306     9.809 r  u_Text_display/u_Text_score/hundreds0__50_carry_i_5/O
                         net (fo=1, routed)           0.000     9.809    u_Text_display/u_Text_score/hundreds0__50_carry_i_5_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.207 r  u_Text_display/u_Text_score/hundreds0__50_carry/CO[3]
                         net (fo=1, routed)           0.000    10.207    u_Text_display/u_Text_score/hundreds0__50_carry_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.429 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/O[0]
                         net (fo=3, routed)           0.812    11.241    u_game/u_FlagGame/hundreds0__75_carry__1[0]
    SLICE_X47Y12         LUT4 (Prop_lut4_I1_O)        0.299    11.540 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.540    u_Text_display/u_Text_score/data_reg_i_24[0]
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.072 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=10, routed)          1.171    13.243    u_Text_display/u_Text_score/u_font/data_reg_7[0]
    SLICE_X49Y11         LUT6 (Prop_lut6_I1_O)        0.124    13.367 r  u_Text_display/u_Text_score/u_font/data_reg_i_52/O
                         net (fo=1, routed)           0.796    14.163    u_Text_display/u_Text_score/u_font/hundreds0__263[6]
    SLICE_X49Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.287 r  u_Text_display/u_Text_score/u_font/data_reg_i_28/O
                         net (fo=4, routed)           0.575    14.862    u_Text_display/u_Text_score/u_font/data_reg_i_28_n_0
    SLICE_X46Y11         LUT6 (Prop_lut6_I3_O)        0.124    14.986 r  u_Text_display/u_Text_score/u_font/data_reg_i_17_comp/O
                         net (fo=2, routed)           0.409    15.395    u_Text_display/u_Text_score/u_font/game_score_reg[13]
    SLICE_X45Y10         LUT6 (Prop_lut6_I2_O)        0.124    15.519 r  u_Text_display/u_Text_score/u_font/data_reg_i_2/O
                         net (fo=1, routed)           0.665    16.184    u_Text_display/u_Text_score/u_font/data_reg_i_2_n_0
    RAMB18_X1Y5          RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.489    14.830    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X1Y5          RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.260    15.090    
                         clock uncertainty           -0.035    15.054    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.488    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -16.184    
  -------------------------------------------------------------------
                         slack                                 -1.696    

Slack (VIOLATED) :        -1.587ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.983ns  (logic 3.795ns (34.553%)  route 7.188ns (65.447%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.571     5.092    u_game/u_FlagGame/clk
    SLICE_X53Y6          FDCE                                         r  u_game/u_FlagGame/game_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  u_game/u_FlagGame/game_score_reg[3]/Q
                         net (fo=24, routed)          0.668     6.216    u_game/u_FlagGame/S[2]
    SLICE_X49Y5          LUT3 (Prop_lut3_I1_O)        0.124     6.340 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_9/O
                         net (fo=1, routed)           0.151     6.492    u_game/u_FlagGame/hundreds0__1_carry__1_i_9_n_0
    SLICE_X49Y5          LUT5 (Prop_lut5_I4_O)        0.124     6.616 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_1/O
                         net (fo=2, routed)           0.667     7.283    u_game/u_FlagGame/game_score_reg[4]_0[3]
    SLICE_X48Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.407 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.407    u_Text_display/u_Text_score/hundreds0__1_carry__2_1[3]
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.808 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.808    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.121 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/O[3]
                         net (fo=17, routed)          1.382     9.503    u_Text_display/u_Text_score/O[1]
    SLICE_X48Y11         LUT5 (Prop_lut5_I3_O)        0.306     9.809 r  u_Text_display/u_Text_score/hundreds0__50_carry_i_5/O
                         net (fo=1, routed)           0.000     9.809    u_Text_display/u_Text_score/hundreds0__50_carry_i_5_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.207 r  u_Text_display/u_Text_score/hundreds0__50_carry/CO[3]
                         net (fo=1, routed)           0.000    10.207    u_Text_display/u_Text_score/hundreds0__50_carry_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.429 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/O[0]
                         net (fo=3, routed)           0.812    11.241    u_game/u_FlagGame/hundreds0__75_carry__1[0]
    SLICE_X47Y12         LUT4 (Prop_lut4_I1_O)        0.299    11.540 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.540    u_Text_display/u_Text_score/data_reg_i_24[0]
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.072 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=10, routed)          1.171    13.243    u_Text_display/u_Text_score/u_font/data_reg_7[0]
    SLICE_X49Y11         LUT6 (Prop_lut6_I1_O)        0.124    13.367 r  u_Text_display/u_Text_score/u_font/data_reg_i_52/O
                         net (fo=1, routed)           0.796    14.163    u_Text_display/u_Text_score/u_font/hundreds0__263[6]
    SLICE_X49Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.287 r  u_Text_display/u_Text_score/u_font/data_reg_i_28/O
                         net (fo=4, routed)           0.575    14.862    u_Text_display/u_Text_score/u_font/data_reg_i_28_n_0
    SLICE_X46Y11         LUT6 (Prop_lut6_I3_O)        0.124    14.986 r  u_Text_display/u_Text_score/u_font/data_reg_i_17_comp/O
                         net (fo=2, routed)           0.301    15.287    u_game/u_FlagGame/data_reg_1
    SLICE_X45Y11         LUT5 (Prop_lut5_I2_O)        0.124    15.411 r  u_game/u_FlagGame/data_reg_i_3/O
                         net (fo=1, routed)           0.664    16.075    u_Text_display/u_Text_score/u_font/data_reg_1[5]
    RAMB18_X1Y5          RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.489    14.830    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X1Y5          RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.260    15.090    
                         clock uncertainty           -0.035    15.054    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.488    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -16.075    
  -------------------------------------------------------------------
                         slack                                 -1.587    

Slack (VIOLATED) :        -1.505ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.902ns  (logic 3.795ns (34.811%)  route 7.107ns (65.189%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.571     5.092    u_game/u_FlagGame/clk
    SLICE_X53Y6          FDCE                                         r  u_game/u_FlagGame/game_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  u_game/u_FlagGame/game_score_reg[3]/Q
                         net (fo=24, routed)          0.668     6.216    u_game/u_FlagGame/S[2]
    SLICE_X49Y5          LUT3 (Prop_lut3_I1_O)        0.124     6.340 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_9/O
                         net (fo=1, routed)           0.151     6.492    u_game/u_FlagGame/hundreds0__1_carry__1_i_9_n_0
    SLICE_X49Y5          LUT5 (Prop_lut5_I4_O)        0.124     6.616 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_1/O
                         net (fo=2, routed)           0.667     7.283    u_game/u_FlagGame/game_score_reg[4]_0[3]
    SLICE_X48Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.407 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.407    u_Text_display/u_Text_score/hundreds0__1_carry__2_1[3]
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.808 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.808    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.121 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/O[3]
                         net (fo=17, routed)          1.382     9.503    u_Text_display/u_Text_score/O[1]
    SLICE_X48Y11         LUT5 (Prop_lut5_I3_O)        0.306     9.809 r  u_Text_display/u_Text_score/hundreds0__50_carry_i_5/O
                         net (fo=1, routed)           0.000     9.809    u_Text_display/u_Text_score/hundreds0__50_carry_i_5_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.207 r  u_Text_display/u_Text_score/hundreds0__50_carry/CO[3]
                         net (fo=1, routed)           0.000    10.207    u_Text_display/u_Text_score/hundreds0__50_carry_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.429 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/O[0]
                         net (fo=3, routed)           0.812    11.241    u_game/u_FlagGame/hundreds0__75_carry__1[0]
    SLICE_X47Y12         LUT4 (Prop_lut4_I1_O)        0.299    11.540 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.540    u_Text_display/u_Text_score/data_reg_i_24[0]
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.072 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=10, routed)          1.171    13.243    u_Text_display/u_Text_score/u_font/data_reg_7[0]
    SLICE_X49Y11         LUT6 (Prop_lut6_I1_O)        0.124    13.367 r  u_Text_display/u_Text_score/u_font/data_reg_i_52/O
                         net (fo=1, routed)           0.796    14.163    u_Text_display/u_Text_score/u_font/hundreds0__263[6]
    SLICE_X49Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.287 r  u_Text_display/u_Text_score/u_font/data_reg_i_28/O
                         net (fo=4, routed)           0.332    14.619    u_Text_display/u_Text_score/u_font/data_reg_i_28_n_0
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.743 r  u_Text_display/u_Text_score/u_font/data_reg_i_10/O
                         net (fo=1, routed)           0.551    15.294    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/data_reg
    SLICE_X49Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.418 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/data_reg_i_1/O
                         net (fo=1, routed)           0.576    15.994    u_Text_display/u_Text_score/u_font/data_reg_1[6]
    RAMB18_X1Y5          RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.489    14.830    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X1Y5          RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.260    15.090    
                         clock uncertainty           -0.035    15.054    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.488    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -15.994    
  -------------------------------------------------------------------
                         slack                                 -1.505    

Slack (VIOLATED) :        -0.135ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.532ns  (logic 3.547ns (37.213%)  route 5.985ns (62.787%))
  Logic Levels:           12  (CARRY4=5 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.571     5.092    u_game/u_FlagGame/clk
    SLICE_X53Y6          FDCE                                         r  u_game/u_FlagGame/game_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  u_game/u_FlagGame/game_score_reg[3]/Q
                         net (fo=24, routed)          0.668     6.216    u_game/u_FlagGame/S[2]
    SLICE_X49Y5          LUT3 (Prop_lut3_I1_O)        0.124     6.340 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_9/O
                         net (fo=1, routed)           0.151     6.492    u_game/u_FlagGame/hundreds0__1_carry__1_i_9_n_0
    SLICE_X49Y5          LUT5 (Prop_lut5_I4_O)        0.124     6.616 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_1/O
                         net (fo=2, routed)           0.667     7.283    u_game/u_FlagGame/game_score_reg[4]_0[3]
    SLICE_X48Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.407 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.407    u_Text_display/u_Text_score/hundreds0__1_carry__2_1[3]
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.808 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.808    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.121 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/O[3]
                         net (fo=17, routed)          1.382     9.503    u_Text_display/u_Text_score/O[1]
    SLICE_X48Y11         LUT5 (Prop_lut5_I3_O)        0.306     9.809 r  u_Text_display/u_Text_score/hundreds0__50_carry_i_5/O
                         net (fo=1, routed)           0.000     9.809    u_Text_display/u_Text_score/hundreds0__50_carry_i_5_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.207 r  u_Text_display/u_Text_score/hundreds0__50_carry/CO[3]
                         net (fo=1, routed)           0.000    10.207    u_Text_display/u_Text_score/hundreds0__50_carry_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.429 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/O[0]
                         net (fo=3, routed)           0.812    11.241    u_game/u_FlagGame/hundreds0__75_carry__1[0]
    SLICE_X47Y12         LUT4 (Prop_lut4_I1_O)        0.299    11.540 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.540    u_Text_display/u_Text_score/data_reg_i_24[0]
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.072 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=10, routed)          0.885    12.957    u_Text_display/u_Text_score/u_font/data_reg_7[0]
    SLICE_X46Y11         LUT3 (Prop_lut3_I2_O)        0.124    13.081 r  u_Text_display/u_Text_score/u_font/data_reg_i_24/O
                         net (fo=3, routed)           0.682    13.763    u_game/u_FlagGame/data_reg_8
    SLICE_X50Y11         LUT6 (Prop_lut6_I3_O)        0.124    13.887 r  u_game/u_FlagGame/data_reg_i_4/O
                         net (fo=1, routed)           0.737    14.624    u_Text_display/u_Text_score/u_font/data_reg_1[4]
    RAMB18_X1Y5          RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.489    14.830    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X1Y5          RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.260    15.090    
                         clock uncertainty           -0.035    15.054    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.488    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -14.624    
  -------------------------------------------------------------------
                         slack                                 -0.135    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target0_U_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.846ns  (logic 3.661ns (41.386%)  route 5.185ns (58.614%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.587     5.108    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X2Y14         RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.980 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.046    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9_n_1
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.471 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_9/DOBDO[0]
                         net (fo=1, routed)           2.434    10.905    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_9_n_67
    SLICE_X51Y28         LUT5 (Prop_lut5_I1_O)        0.124    11.029 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaGreen_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           1.045    12.074    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Green[2]
    SLICE_X51Y20         LUT6 (Prop_lut6_I1_O)        0.124    12.198 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_3/O
                         net (fo=2, routed)           0.830    13.029    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count_reg[0]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.116    13.145 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count[0]_i_1/O
                         net (fo=32, routed)          0.810    13.954    u_game/u_color_find/target0_U_count
    SLICE_X51Y7          FDCE                                         r  u_game/u_color_find/target0_U_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.451    14.792    u_game/u_color_find/clk
    SLICE_X51Y7          FDCE                                         r  u_game/u_color_find/target0_U_count_reg[0]/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X51Y7          FDCE (Setup_fdce_C_CE)      -0.409    14.528    u_game/u_color_find/target0_U_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -13.954    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target0_U_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.846ns  (logic 3.661ns (41.386%)  route 5.185ns (58.614%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.587     5.108    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X2Y14         RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.980 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.046    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9_n_1
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.471 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_9/DOBDO[0]
                         net (fo=1, routed)           2.434    10.905    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_9_n_67
    SLICE_X51Y28         LUT5 (Prop_lut5_I1_O)        0.124    11.029 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaGreen_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           1.045    12.074    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Green[2]
    SLICE_X51Y20         LUT6 (Prop_lut6_I1_O)        0.124    12.198 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_3/O
                         net (fo=2, routed)           0.830    13.029    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count_reg[0]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.116    13.145 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count[0]_i_1/O
                         net (fo=32, routed)          0.810    13.954    u_game/u_color_find/target0_U_count
    SLICE_X51Y7          FDCE                                         r  u_game/u_color_find/target0_U_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.451    14.792    u_game/u_color_find/clk
    SLICE_X51Y7          FDCE                                         r  u_game/u_color_find/target0_U_count_reg[1]/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X51Y7          FDCE (Setup_fdce_C_CE)      -0.409    14.528    u_game/u_color_find/target0_U_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -13.954    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target0_U_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.846ns  (logic 3.661ns (41.386%)  route 5.185ns (58.614%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.587     5.108    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X2Y14         RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.980 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.046    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9_n_1
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.471 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_9/DOBDO[0]
                         net (fo=1, routed)           2.434    10.905    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_9_n_67
    SLICE_X51Y28         LUT5 (Prop_lut5_I1_O)        0.124    11.029 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaGreen_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           1.045    12.074    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Green[2]
    SLICE_X51Y20         LUT6 (Prop_lut6_I1_O)        0.124    12.198 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_3/O
                         net (fo=2, routed)           0.830    13.029    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count_reg[0]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.116    13.145 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count[0]_i_1/O
                         net (fo=32, routed)          0.810    13.954    u_game/u_color_find/target0_U_count
    SLICE_X51Y7          FDCE                                         r  u_game/u_color_find/target0_U_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.451    14.792    u_game/u_color_find/clk
    SLICE_X51Y7          FDCE                                         r  u_game/u_color_find/target0_U_count_reg[2]/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X51Y7          FDCE (Setup_fdce_C_CE)      -0.409    14.528    u_game/u_color_find/target0_U_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -13.954    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target0_U_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.846ns  (logic 3.661ns (41.386%)  route 5.185ns (58.614%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.587     5.108    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X2Y14         RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.980 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.046    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9_n_1
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.471 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_9/DOBDO[0]
                         net (fo=1, routed)           2.434    10.905    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_9_n_67
    SLICE_X51Y28         LUT5 (Prop_lut5_I1_O)        0.124    11.029 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaGreen_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           1.045    12.074    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Green[2]
    SLICE_X51Y20         LUT6 (Prop_lut6_I1_O)        0.124    12.198 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_3/O
                         net (fo=2, routed)           0.830    13.029    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count_reg[0]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.116    13.145 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count[0]_i_1/O
                         net (fo=32, routed)          0.810    13.954    u_game/u_color_find/target0_U_count
    SLICE_X51Y7          FDCE                                         r  u_game/u_color_find/target0_U_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.451    14.792    u_game/u_color_find/clk
    SLICE_X51Y7          FDCE                                         r  u_game/u_color_find/target0_U_count_reg[3]/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X51Y7          FDCE (Setup_fdce_C_CE)      -0.409    14.528    u_game/u_color_find/target0_U_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -13.954    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target0_U_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 3.661ns (41.523%)  route 5.156ns (58.477%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.587     5.108    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X2Y14         RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.980 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.046    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9_n_1
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.471 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_9/DOBDO[0]
                         net (fo=1, routed)           2.434    10.905    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_9_n_67
    SLICE_X51Y28         LUT5 (Prop_lut5_I1_O)        0.124    11.029 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaGreen_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           1.045    12.074    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Green[2]
    SLICE_X51Y20         LUT6 (Prop_lut6_I1_O)        0.124    12.198 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_3/O
                         net (fo=2, routed)           0.830    13.029    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count_reg[0]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.116    13.145 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count[0]_i_1/O
                         net (fo=32, routed)          0.780    13.925    u_game/u_color_find/target0_U_count
    SLICE_X51Y9          FDCE                                         r  u_game/u_color_find/target0_U_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.450    14.791    u_game/u_color_find/clk
    SLICE_X51Y9          FDCE                                         r  u_game/u_color_find/target0_U_count_reg[10]/C
                         clock pessimism              0.180    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X51Y9          FDCE (Setup_fdce_C_CE)      -0.409    14.527    u_game/u_color_find/target0_U_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -13.925    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target0_U_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 3.661ns (41.523%)  route 5.156ns (58.477%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.587     5.108    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X2Y14         RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.980 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.046    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9_n_1
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.471 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_9/DOBDO[0]
                         net (fo=1, routed)           2.434    10.905    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_9_n_67
    SLICE_X51Y28         LUT5 (Prop_lut5_I1_O)        0.124    11.029 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaGreen_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           1.045    12.074    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Green[2]
    SLICE_X51Y20         LUT6 (Prop_lut6_I1_O)        0.124    12.198 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_3/O
                         net (fo=2, routed)           0.830    13.029    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count_reg[0]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.116    13.145 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count[0]_i_1/O
                         net (fo=32, routed)          0.780    13.925    u_game/u_color_find/target0_U_count
    SLICE_X51Y9          FDCE                                         r  u_game/u_color_find/target0_U_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.450    14.791    u_game/u_color_find/clk
    SLICE_X51Y9          FDCE                                         r  u_game/u_color_find/target0_U_count_reg[11]/C
                         clock pessimism              0.180    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X51Y9          FDCE (Setup_fdce_C_CE)      -0.409    14.527    u_game/u_color_find/target0_U_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -13.925    
  -------------------------------------------------------------------
                         slack                                  0.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/y_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/x_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.557     1.440    u_game/u_xorshift128/clk
    SLICE_X39Y17         FDCE                                         r  u_game/u_xorshift128/y_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  u_game/u_xorshift128/y_reg[30]/Q
                         net (fo=1, routed)           0.054     1.635    u_game/u_xorshift128/y[30]
    SLICE_X38Y17         FDCE                                         r  u_game/u_xorshift128/x_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.824     1.951    u_game/u_xorshift128/clk
    SLICE_X38Y17         FDCE                                         r  u_game/u_xorshift128/x_reg[30]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X38Y17         FDCE (Hold_fdce_C_D)         0.076     1.529    u_game/u_xorshift128/x_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/x_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/w_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.556     1.439    u_game/u_xorshift128/clk
    SLICE_X39Y18         FDCE                                         r  u_game/u_xorshift128/x_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  u_game/u_xorshift128/x_reg[29]/Q
                         net (fo=2, routed)           0.065     1.645    u_game/u_xorshift128/x[29]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.045     1.690 r  u_game/u_xorshift128/w[29]_i_1/O
                         net (fo=1, routed)           0.000     1.690    u_game/u_xorshift128/w0[29]
    SLICE_X38Y18         FDCE                                         r  u_game/u_xorshift128/w_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.823     1.950    u_game/u_xorshift128/clk
    SLICE_X38Y18         FDCE                                         r  u_game/u_xorshift128/w_reg[29]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X38Y18         FDCE (Hold_fdce_C_D)         0.121     1.573    u_game/u_xorshift128/w_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/x_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/w_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.556     1.439    u_game/u_xorshift128/clk
    SLICE_X43Y18         FDPE                                         r  u_game/u_xorshift128/x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDPE (Prop_fdpe_C_Q)         0.141     1.580 r  u_game/u_xorshift128/x_reg[9]/Q
                         net (fo=4, routed)           0.068     1.648    u_game/u_xorshift128/x[9]
    SLICE_X42Y18         LUT4 (Prop_lut4_I1_O)        0.045     1.693 r  u_game/u_xorshift128/w[1]_i_1/O
                         net (fo=1, routed)           0.000     1.693    u_game/u_xorshift128/w0[1]
    SLICE_X42Y18         FDPE                                         r  u_game/u_xorshift128/w_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.824     1.951    u_game/u_xorshift128/clk
    SLICE_X42Y18         FDPE                                         r  u_game/u_xorshift128/w_reg[1]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X42Y18         FDPE (Hold_fdpe_C_D)         0.120     1.572    u_game/u_xorshift128/w_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/w_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/z_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.556     1.439    u_game/u_xorshift128/clk
    SLICE_X37Y18         FDCE                                         r  u_game/u_xorshift128/w_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  u_game/u_xorshift128/w_reg[13]/Q
                         net (fo=2, routed)           0.067     1.647    u_game/u_xorshift128/w_reg_n_0_[13]
    SLICE_X37Y18         FDPE                                         r  u_game/u_xorshift128/z_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.823     1.950    u_game/u_xorshift128/clk
    SLICE_X37Y18         FDPE                                         r  u_game/u_xorshift128/z_reg[13]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X37Y18         FDPE (Hold_fdpe_C_D)         0.076     1.515    u_game/u_xorshift128/z_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/w_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/z_reg[24]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.413%)  route 0.078ns (35.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.557     1.440    u_game/u_xorshift128/clk
    SLICE_X37Y17         FDCE                                         r  u_game/u_xorshift128/w_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  u_game/u_xorshift128/w_reg[24]/Q
                         net (fo=3, routed)           0.078     1.659    u_game/u_xorshift128/w21_in[5]
    SLICE_X37Y17         FDPE                                         r  u_game/u_xorshift128/z_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.824     1.951    u_game/u_xorshift128/clk
    SLICE_X37Y17         FDPE                                         r  u_game/u_xorshift128/z_reg[24]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X37Y17         FDPE (Hold_fdpe_C_D)         0.078     1.518    u_game/u_xorshift128/z_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/w_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/z_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.555     1.438    u_game/u_xorshift128/clk
    SLICE_X40Y19         FDPE                                         r  u_game/u_xorshift128/w_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDPE (Prop_fdpe_C_Q)         0.141     1.579 r  u_game/u_xorshift128/w_reg[12]/Q
                         net (fo=2, routed)           0.076     1.656    u_game/u_xorshift128/w_reg_n_0_[12]
    SLICE_X40Y19         FDCE                                         r  u_game/u_xorshift128/z_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.823     1.950    u_game/u_xorshift128/clk
    SLICE_X40Y19         FDCE                                         r  u_game/u_xorshift128/z_reg[12]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X40Y19         FDCE (Hold_fdce_C_D)         0.075     1.513    u_game/u_xorshift128/z_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/w_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/z_reg[31]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.821%)  route 0.080ns (36.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.555     1.438    u_game/u_xorshift128/clk
    SLICE_X40Y19         FDCE                                         r  u_game/u_xorshift128/w_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  u_game/u_xorshift128/w_reg[31]/Q
                         net (fo=3, routed)           0.080     1.659    u_game/u_xorshift128/w21_in[12]
    SLICE_X40Y19         FDPE                                         r  u_game/u_xorshift128/z_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.823     1.950    u_game/u_xorshift128/clk
    SLICE_X40Y19         FDPE                                         r  u_game/u_xorshift128/z_reg[31]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X40Y19         FDPE (Hold_fdpe_C_D)         0.071     1.509    u_game/u_xorshift128/z_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/x_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/w_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.556     1.439    u_game/u_xorshift128/clk
    SLICE_X39Y18         FDCE                                         r  u_game/u_xorshift128/x_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  u_game/u_xorshift128/x_reg[17]/Q
                         net (fo=4, routed)           0.099     1.679    u_game/u_xorshift128/x[17]
    SLICE_X38Y18         LUT5 (Prop_lut5_I4_O)        0.045     1.724 r  u_game/u_xorshift128/w[17]_i_1/O
                         net (fo=1, routed)           0.000     1.724    u_game/u_xorshift128/w0[17]
    SLICE_X38Y18         FDPE                                         r  u_game/u_xorshift128/w_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.823     1.950    u_game/u_xorshift128/clk
    SLICE_X38Y18         FDPE                                         r  u_game/u_xorshift128/w_reg[17]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X38Y18         FDPE (Hold_fdpe_C_D)         0.120     1.572    u_game/u_xorshift128/w_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/x_reg[18]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/w_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.554     1.437    u_game/u_xorshift128/clk
    SLICE_X39Y20         FDPE                                         r  u_game/u_xorshift128/x_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.578 r  u_game/u_xorshift128/x_reg[18]/Q
                         net (fo=4, routed)           0.099     1.677    u_game/u_xorshift128/x[18]
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.722 r  u_game/u_xorshift128/w[18]_i_1/O
                         net (fo=1, routed)           0.000     1.722    u_game/u_xorshift128/w0[18]
    SLICE_X38Y20         FDPE                                         r  u_game/u_xorshift128/w_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.821     1.948    u_game/u_xorshift128/clk
    SLICE_X38Y20         FDPE                                         r  u_game/u_xorshift128/w_reg[18]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X38Y20         FDPE (Hold_fdpe_C_D)         0.120     1.570    u_game/u_xorshift128/w_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/w_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.475%)  route 0.074ns (28.525%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.556     1.439    u_game/u_xorshift128/clk
    SLICE_X36Y18         FDCE                                         r  u_game/u_xorshift128/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  u_game/u_xorshift128/x_reg[2]/Q
                         net (fo=3, routed)           0.074     1.654    u_game/u_xorshift128/x[2]
    SLICE_X37Y18         LUT5 (Prop_lut5_I3_O)        0.045     1.699 r  u_game/u_xorshift128/w[13]_i_1/O
                         net (fo=1, routed)           0.000     1.699    u_game/u_xorshift128/w0[13]
    SLICE_X37Y18         FDCE                                         r  u_game/u_xorshift128/w_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.823     1.950    u_game/u_xorshift128/clk
    SLICE_X37Y18         FDCE                                         r  u_game/u_xorshift128/w_reg[13]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X37Y18         FDCE (Hold_fdce_C_D)         0.092     1.544    u_game/u_xorshift128/w_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y15  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y15  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y2   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X46Y7   u_game/u_FlagGame/game_score_reg[5]_replica/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y7   u_game/u_FlagGame/game_score_reg[6]_replica/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y15  u_OV7670_VGA_Display/U_Frame_Buffer/u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y58   u_OV7670_SCCB_core/U_btn_detector/pulse_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y60   u_OV7670_SCCB_core/U_btn_detector/pulse_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y60   u_OV7670_SCCB_core/U_btn_detector/pulse_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y58   u_OV7670_SCCB_core/U_btn_detector/pulse_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y58   u_OV7670_SCCB_core/U_btn_detector/pulse_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y58   u_OV7670_SCCB_core/U_btn_detector/pulse_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y59   u_OV7670_SCCB_core/U_btn_detector/pulse_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y15  u_OV7670_VGA_Display/U_VGAController/U_Pix_Clk_gen/p_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y15  u_OV7670_VGA_Display/U_VGAController/U_Pix_Clk_gen/p_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y15  u_OV7670_VGA_Display/U_VGAController/U_Pix_Clk_gen/pclk_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y5   u_game/u_FlagGame/game_score_reg[5]_replica_1/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y8   u_game/u_FlagGame/game_score_reg[6]_replica_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y28  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_mux_sel__14/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y28  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_mux_sel__46/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y58   u_OV7670_SCCB_core/U_btn_detector/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y58   u_OV7670_SCCB_core/U_btn_detector/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y58   u_OV7670_SCCB_core/U_btn_detector/counter_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[2]_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.610ns (14.887%)  route 3.488ns (85.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.561     5.082    u_game/u_FlagGame/clk
    SLICE_X43Y13         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDPE (Prop_fdpe_C_Q)         0.456     5.538 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.838     6.376    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X45Y13         LUT3 (Prop_lut3_I1_O)        0.154     6.530 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=53, routed)          2.650     9.180    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y5          FDCE                                         f  u_game/u_FlagGame/game_score_reg[2]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.452    14.793    u_game/u_FlagGame/clk
    SLICE_X51Y5          FDCE                                         r  u_game/u_FlagGame/game_score_reg[2]_replica/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X51Y5          FDCE (Recov_fdce_C_CLR)     -0.608    14.410    u_game/u_FlagGame/game_score_reg[2]_replica
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.610ns (15.064%)  route 3.439ns (84.936%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.561     5.082    u_game/u_FlagGame/clk
    SLICE_X43Y13         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDPE (Prop_fdpe_C_Q)         0.456     5.538 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.838     6.376    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X45Y13         LUT3 (Prop_lut3_I1_O)        0.154     6.530 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=53, routed)          2.601     9.132    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y6          FDCE                                         f  u_game/u_FlagGame/game_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.452    14.793    u_game/u_FlagGame/clk
    SLICE_X51Y6          FDCE                                         r  u_game/u_FlagGame/game_score_reg[1]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X51Y6          FDCE (Recov_fdce_C_CLR)     -0.608    14.410    u_game/u_FlagGame/game_score_reg[1]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.316ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.610ns (14.887%)  route 3.488ns (85.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.561     5.082    u_game/u_FlagGame/clk
    SLICE_X43Y13         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDPE (Prop_fdpe_C_Q)         0.456     5.538 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.838     6.376    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X45Y13         LUT3 (Prop_lut3_I1_O)        0.154     6.530 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=53, routed)          2.650     9.180    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X50Y5          FDCE                                         f  u_game/u_FlagGame/game_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.452    14.793    u_game/u_FlagGame/clk
    SLICE_X50Y5          FDCE                                         r  u_game/u_FlagGame/game_score_reg[2]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X50Y5          FDCE (Recov_fdce_C_CLR)     -0.522    14.496    u_game/u_FlagGame/game_score_reg[2]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                  5.316    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[7]_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.610ns (15.064%)  route 3.439ns (84.936%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.561     5.082    u_game/u_FlagGame/clk
    SLICE_X43Y13         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDPE (Prop_fdpe_C_Q)         0.456     5.538 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.838     6.376    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X45Y13         LUT3 (Prop_lut3_I1_O)        0.154     6.530 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=53, routed)          2.601     9.132    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X50Y6          FDCE                                         f  u_game/u_FlagGame/game_score_reg[7]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.452    14.793    u_game/u_FlagGame/clk
    SLICE_X50Y6          FDCE                                         r  u_game/u_FlagGame/game_score_reg[7]_replica/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X50Y6          FDCE (Recov_fdce_C_CLR)     -0.522    14.496    u_game/u_FlagGame/game_score_reg[7]_replica
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.610ns (15.064%)  route 3.439ns (84.936%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.561     5.082    u_game/u_FlagGame/clk
    SLICE_X43Y13         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDPE (Prop_fdpe_C_Q)         0.456     5.538 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.838     6.376    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X45Y13         LUT3 (Prop_lut3_I1_O)        0.154     6.530 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=53, routed)          2.601     9.132    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X50Y6          FDCE                                         f  u_game/u_FlagGame/game_score_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.452    14.793    u_game/u_FlagGame/clk
    SLICE_X50Y6          FDCE                                         r  u_game/u_FlagGame/game_score_reg[9]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X50Y6          FDCE (Recov_fdce_C_CLR)     -0.522    14.496    u_game/u_FlagGame/game_score_reg[9]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.483ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.610ns (15.866%)  route 3.235ns (84.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.561     5.082    u_game/u_FlagGame/clk
    SLICE_X43Y13         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDPE (Prop_fdpe_C_Q)         0.456     5.538 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.838     6.376    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X45Y13         LUT3 (Prop_lut3_I1_O)        0.154     6.530 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=53, routed)          2.397     8.927    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X53Y6          FDCE                                         f  u_game/u_FlagGame/game_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.452    14.793    u_game/u_FlagGame/clk
    SLICE_X53Y6          FDCE                                         r  u_game/u_FlagGame/game_score_reg[3]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X53Y6          FDCE (Recov_fdce_C_CLR)     -0.608    14.410    u_game/u_FlagGame/game_score_reg[3]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  5.483    

Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 0.610ns (17.017%)  route 2.975ns (82.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.561     5.082    u_game/u_FlagGame/clk
    SLICE_X43Y13         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDPE (Prop_fdpe_C_Q)         0.456     5.538 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.838     6.376    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X45Y13         LUT3 (Prop_lut3_I1_O)        0.154     6.530 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=53, routed)          2.137     8.667    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X48Y6          FDCE                                         f  u_game/u_FlagGame/game_score_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.451    14.792    u_game/u_FlagGame/clk
    SLICE_X48Y6          FDCE                                         r  u_game/u_FlagGame/game_score_reg[4]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X48Y6          FDCE (Recov_fdce_C_CLR)     -0.608    14.409    u_game/u_FlagGame/game_score_reg[4]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -8.667    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 0.610ns (17.017%)  route 2.975ns (82.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.561     5.082    u_game/u_FlagGame/clk
    SLICE_X43Y13         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDPE (Prop_fdpe_C_Q)         0.456     5.538 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.838     6.376    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X45Y13         LUT3 (Prop_lut3_I1_O)        0.154     6.530 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=53, routed)          2.137     8.667    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X48Y6          FDCE                                         f  u_game/u_FlagGame/game_score_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.451    14.792    u_game/u_FlagGame/clk
    SLICE_X48Y6          FDCE                                         r  u_game/u_FlagGame/game_score_reg[7]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X48Y6          FDCE (Recov_fdce_C_CLR)     -0.608    14.409    u_game/u_FlagGame/game_score_reg[7]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -8.667    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.746ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.610ns (17.037%)  route 2.970ns (82.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.561     5.082    u_game/u_FlagGame/clk
    SLICE_X43Y13         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDPE (Prop_fdpe_C_Q)         0.456     5.538 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.838     6.376    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X45Y13         LUT3 (Prop_lut3_I1_O)        0.154     6.530 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=53, routed)          2.132     8.663    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X49Y6          FDCE                                         f  u_game/u_FlagGame/game_score_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.451    14.792    u_game/u_FlagGame/clk
    SLICE_X49Y6          FDCE                                         r  u_game/u_FlagGame/game_score_reg[8]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X49Y6          FDCE (Recov_fdce_C_CLR)     -0.608    14.409    u_game/u_FlagGame/game_score_reg[8]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                  5.746    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 0.610ns (17.113%)  route 2.955ns (82.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.561     5.082    u_game/u_FlagGame/clk
    SLICE_X43Y13         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDPE (Prop_fdpe_C_Q)         0.456     5.538 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.838     6.376    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X45Y13         LUT3 (Prop_lut3_I1_O)        0.154     6.530 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=53, routed)          2.116     8.647    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X48Y5          FDCE                                         f  u_game/u_FlagGame/game_score_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.451    14.792    u_game/u_FlagGame/clk
    SLICE_X48Y5          FDCE                                         r  u_game/u_FlagGame/game_score_reg[10]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X48Y5          FDCE (Recov_fdce_C_CLR)     -0.608    14.409    u_game/u_FlagGame/game_score_reg[10]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  5.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.192ns (21.406%)  route 0.705ns (78.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.560     1.443    u_game/u_FlagGame/clk
    SLICE_X45Y13         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y13         FDCE (Prop_fdce_C_Q)         0.141     1.584 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.184     1.768    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.051     1.819 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=53, routed)          0.521     2.340    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X47Y9          FDCE                                         f  u_game/u_FlagGame/game_score_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.833     1.960    u_game/u_FlagGame/clk
    SLICE_X47Y9          FDCE                                         r  u_game/u_FlagGame/game_score_reg[12]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X47Y9          FDCE (Remov_fdce_C_CLR)     -0.157     1.305    u_game/u_FlagGame/game_score_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.100ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[6]_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.192ns (19.963%)  route 0.770ns (80.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.560     1.443    u_game/u_FlagGame/clk
    SLICE_X45Y13         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y13         FDCE (Prop_fdce_C_Q)         0.141     1.584 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.184     1.768    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.051     1.819 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=53, routed)          0.586     2.405    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X45Y7          FDCE                                         f  u_game/u_FlagGame/game_score_reg[6]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.833     1.960    u_game/u_FlagGame/clk
    SLICE_X45Y7          FDCE                                         r  u_game/u_FlagGame/game_score_reg[6]_replica/C
                         clock pessimism             -0.498     1.462    
    SLICE_X45Y7          FDCE (Remov_fdce_C_CLR)     -0.157     1.305    u_game/u_FlagGame/game_score_reg[6]_replica
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.128ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[5]_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.192ns (18.925%)  route 0.823ns (81.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.560     1.443    u_game/u_FlagGame/clk
    SLICE_X45Y13         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y13         FDCE (Prop_fdce_C_Q)         0.141     1.584 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.184     1.768    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.051     1.819 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=53, routed)          0.639     2.458    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X46Y7          FDCE                                         f  u_game/u_FlagGame/game_score_reg[5]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.833     1.960    u_game/u_FlagGame/clk
    SLICE_X46Y7          FDCE                                         r  u_game/u_FlagGame/game_score_reg[5]_replica/C
                         clock pessimism             -0.498     1.462    
    SLICE_X46Y7          FDCE (Remov_fdce_C_CLR)     -0.132     1.330    u_game/u_FlagGame/game_score_reg[5]_replica
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.205ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.192ns (17.623%)  route 0.897ns (82.377%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.560     1.443    u_game/u_FlagGame/clk
    SLICE_X45Y13         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y13         FDCE (Prop_fdce_C_Q)         0.141     1.584 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.184     1.768    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.051     1.819 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=53, routed)          0.714     2.533    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X49Y9          FDCE                                         f  u_game/u_FlagGame/game_score_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.835     1.962    u_game/u_FlagGame/clk
    SLICE_X49Y9          FDCE                                         r  u_game/u_FlagGame/game_score_reg[13]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X49Y9          FDCE (Remov_fdce_C_CLR)     -0.157     1.327    u_game/u_FlagGame/game_score_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.289ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[6]_replica_1/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.192ns (16.367%)  route 0.981ns (83.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.560     1.443    u_game/u_FlagGame/clk
    SLICE_X45Y13         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y13         FDCE (Prop_fdce_C_Q)         0.141     1.584 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.184     1.768    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.051     1.819 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=53, routed)          0.797     2.616    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X49Y8          FDCE                                         f  u_game/u_FlagGame/game_score_reg[6]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.835     1.962    u_game/u_FlagGame/clk
    SLICE_X49Y8          FDCE                                         r  u_game/u_FlagGame/game_score_reg[6]_replica_1/C
                         clock pessimism             -0.478     1.484    
    SLICE_X49Y8          FDCE (Remov_fdce_C_CLR)     -0.157     1.327    u_game/u_FlagGame/game_score_reg[6]_replica_1
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.289ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[7]_replica_1/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.192ns (16.367%)  route 0.981ns (83.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.560     1.443    u_game/u_FlagGame/clk
    SLICE_X45Y13         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y13         FDCE (Prop_fdce_C_Q)         0.141     1.584 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.184     1.768    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.051     1.819 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=53, routed)          0.797     2.616    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X49Y8          FDCE                                         f  u_game/u_FlagGame/game_score_reg[7]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.835     1.962    u_game/u_FlagGame/clk
    SLICE_X49Y8          FDCE                                         r  u_game/u_FlagGame/game_score_reg[7]_replica_1/C
                         clock pessimism             -0.478     1.484    
    SLICE_X49Y8          FDCE (Remov_fdce_C_CLR)     -0.157     1.327    u_game/u_FlagGame/game_score_reg[7]_replica_1
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.192ns (15.574%)  route 1.041ns (84.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.560     1.443    u_game/u_FlagGame/clk
    SLICE_X45Y13         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y13         FDCE (Prop_fdce_C_Q)         0.141     1.584 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.184     1.768    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.051     1.819 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=53, routed)          0.857     2.676    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X50Y7          FDCE                                         f  u_game/u_FlagGame/game_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.836     1.963    u_game/u_FlagGame/clk
    SLICE_X50Y7          FDCE                                         r  u_game/u_FlagGame/game_score_reg[0]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X50Y7          FDCE (Remov_fdce_C_CLR)     -0.132     1.353    u_game/u_FlagGame/game_score_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.343ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.192ns (15.648%)  route 1.035ns (84.352%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.560     1.443    u_game/u_FlagGame/clk
    SLICE_X45Y13         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y13         FDCE (Prop_fdce_C_Q)         0.141     1.584 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.184     1.768    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.051     1.819 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=53, routed)          0.851     2.670    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X49Y7          FDCE                                         f  u_game/u_FlagGame/game_score_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.835     1.962    u_game/u_FlagGame/clk
    SLICE_X49Y7          FDCE                                         r  u_game/u_FlagGame/game_score_reg[11]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X49Y7          FDCE (Remov_fdce_C_CLR)     -0.157     1.327    u_game/u_FlagGame/game_score_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.343ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.192ns (15.648%)  route 1.035ns (84.352%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.560     1.443    u_game/u_FlagGame/clk
    SLICE_X45Y13         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y13         FDCE (Prop_fdce_C_Q)         0.141     1.584 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.184     1.768    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.051     1.819 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=53, routed)          0.851     2.670    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X49Y7          FDCE                                         f  u_game/u_FlagGame/game_score_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.835     1.962    u_game/u_FlagGame/clk
    SLICE_X49Y7          FDCE                                         r  u_game/u_FlagGame/game_score_reg[5]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X49Y7          FDCE (Remov_fdce_C_CLR)     -0.157     1.327    u_game/u_FlagGame/game_score_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.343ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.192ns (15.648%)  route 1.035ns (84.352%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.560     1.443    u_game/u_FlagGame/clk
    SLICE_X45Y13         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y13         FDCE (Prop_fdce_C_Q)         0.141     1.584 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.184     1.768    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.051     1.819 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=53, routed)          0.851     2.670    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X49Y7          FDCE                                         f  u_game/u_FlagGame/game_score_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.835     1.962    u_game/u_FlagGame/clk
    SLICE_X49Y7          FDCE                                         r  u_game/u_FlagGame/game_score_reg[6]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X49Y7          FDCE (Remov_fdce_C_CLR)     -0.157     1.327    u_game/u_FlagGame/game_score_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  1.343    





