##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for BLE_UART_IntClock
		4.2::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. BLE_UART_IntClock:R)
		5.2::Critical Path Report for (BLE_UART_IntClock:R vs. BLE_UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: BLE_UART_IntClock  | Frequency: 57.26 MHz  | Target: 0.08 MHz   | 
Clock: CyBUS_CLK          | Frequency: 57.26 MHz  | Target: 24.00 MHz  | 
Clock: CyILO              | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO              | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK       | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT          | N/A                   | Target: 24.00 MHz  | 
Clock: FPS_Clock          | N/A                   | Target: 0.00 MHz   | 
Clock: FPS_Clock(routed)  | N/A                   | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
BLE_UART_IntClock  BLE_UART_IntClock  1.30417e+007     13025000    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          BLE_UART_IntClock  41666.7          24201       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name  Clock to Out  Clock Name:Phase  
---------  ------------  ----------------  


-------------------------3.3::Pad to Pad
----------------------------------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for BLE_UART_IntClock
***********************************************
Clock: BLE_UART_IntClock
Frequency: 57.26 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BLE_Rx(0)/fb
Path End       : \BLE_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \BLE_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24201p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. BLE_UART_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13996
-------------------------------------   ----- 
End-of-path arrival time (ps)           13996
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BLE_Rx(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
BLE_Rx(0)/fb                                iocell3         2133   2133  24201  RISE       1
\BLE_UART:BUART:rx_postpoll\/main_1         macrocell2      6222   8355  24201  RISE       1
\BLE_UART:BUART:rx_postpoll\/q              macrocell2      3350  11705  24201  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2291  13996  24201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 57.26 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BLE_Rx(0)/fb
Path End       : \BLE_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \BLE_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24201p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. BLE_UART_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13996
-------------------------------------   ----- 
End-of-path arrival time (ps)           13996
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BLE_Rx(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
BLE_Rx(0)/fb                                iocell3         2133   2133  24201  RISE       1
\BLE_UART:BUART:rx_postpoll\/main_1         macrocell2      6222   8355  24201  RISE       1
\BLE_UART:BUART:rx_postpoll\/q              macrocell2      3350  11705  24201  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2291  13996  24201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. BLE_UART_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BLE_Rx(0)/fb
Path End       : \BLE_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \BLE_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24201p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. BLE_UART_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13996
-------------------------------------   ----- 
End-of-path arrival time (ps)           13996
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BLE_Rx(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
BLE_Rx(0)/fb                                iocell3         2133   2133  24201  RISE       1
\BLE_UART:BUART:rx_postpoll\/main_1         macrocell2      6222   8355  24201  RISE       1
\BLE_UART:BUART:rx_postpoll\/q              macrocell2      3350  11705  24201  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2291  13996  24201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1


5.2::Critical Path Report for (BLE_UART_IntClock:R vs. BLE_UART_IntClock:R)
***************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_1\/q
Path End       : \BLE_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \BLE_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13025000p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11307
-------------------------------------   ----- 
End-of-path arrival time (ps)           11307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_1\/clock_0                        macrocell5          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_1\/q            macrocell5    1250   1250  13025000  RISE       1
\BLE_UART:BUART:rx_counter_load\/main_0  macrocell1    4395   5645  13025000  RISE       1
\BLE_UART:BUART:rx_counter_load\/q       macrocell1    3350   8995  13025000  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/load   count7cell    2312  11307  13025000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BLE_Rx(0)/fb
Path End       : \BLE_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \BLE_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24201p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. BLE_UART_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13996
-------------------------------------   ----- 
End-of-path arrival time (ps)           13996
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BLE_Rx(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
BLE_Rx(0)/fb                                iocell3         2133   2133  24201  RISE       1
\BLE_UART:BUART:rx_postpoll\/main_1         macrocell2      6222   8355  24201  RISE       1
\BLE_UART:BUART:rx_postpoll\/q              macrocell2      3350  11705  24201  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2291  13996  24201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BLE_Rx(0)/fb
Path End       : \BLE_UART:BUART:pollcount_1\/main_3
Capture Clock  : \BLE_UART:BUART:pollcount_1\/clock_0
Path slack     : 29802p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. BLE_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8355
-------------------------------------   ---- 
End-of-path arrival time (ps)           8355
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BLE_Rx(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
BLE_Rx(0)/fb                         iocell3       2133   2133  24201  RISE       1
\BLE_UART:BUART:pollcount_1\/main_3  macrocell12   6222   8355  29802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_1\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BLE_Rx(0)/fb
Path End       : \BLE_UART:BUART:rx_state_2\/main_8
Capture Clock  : \BLE_UART:BUART:rx_state_2\/clock_0
Path slack     : 30694p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. BLE_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7463
-------------------------------------   ---- 
End-of-path arrival time (ps)           7463
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BLE_Rx(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
BLE_Rx(0)/fb                        iocell3       2133   2133  24201  RISE       1
\BLE_UART:BUART:rx_state_2\/main_8  macrocell9    5330   7463  30694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell9          0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BLE_Rx(0)/fb
Path End       : \BLE_UART:BUART:rx_status_3\/main_6
Capture Clock  : \BLE_UART:BUART:rx_status_3\/clock_0
Path slack     : 30694p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. BLE_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7463
-------------------------------------   ---- 
End-of-path arrival time (ps)           7463
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BLE_Rx(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
BLE_Rx(0)/fb                         iocell3       2133   2133  24201  RISE       1
\BLE_UART:BUART:rx_status_3\/main_6  macrocell14   5330   7463  30694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_status_3\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BLE_Rx(0)/fb
Path End       : \BLE_UART:BUART:rx_last\/main_0
Capture Clock  : \BLE_UART:BUART:rx_last\/clock_0
Path slack     : 30694p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. BLE_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7463
-------------------------------------   ---- 
End-of-path arrival time (ps)           7463
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BLE_Rx(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
BLE_Rx(0)/fb                     iocell3       2133   2133  24201  RISE       1
\BLE_UART:BUART:rx_last\/main_0  macrocell15   5330   7463  30694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_last\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BLE_Rx(0)/fb
Path End       : \BLE_UART:BUART:rx_state_0\/main_9
Capture Clock  : \BLE_UART:BUART:rx_state_0\/clock_0
Path slack     : 30706p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. BLE_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7450
-------------------------------------   ---- 
End-of-path arrival time (ps)           7450
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BLE_Rx(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
BLE_Rx(0)/fb                        iocell3       2133   2133  24201  RISE       1
\BLE_UART:BUART:rx_state_0\/main_9  macrocell6    5317   7450  30706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BLE_Rx(0)/fb
Path End       : \BLE_UART:BUART:pollcount_0\/main_2
Capture Clock  : \BLE_UART:BUART:pollcount_0\/clock_0
Path slack     : 30710p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. BLE_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7446
-------------------------------------   ---- 
End-of-path arrival time (ps)           7446
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BLE_Rx(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
BLE_Rx(0)/fb                         iocell3       2133   2133  24201  RISE       1
\BLE_UART:BUART:pollcount_0\/main_2  macrocell13   5313   7446  30710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_0\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_1\/q
Path End       : \BLE_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \BLE_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13025000p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11307
-------------------------------------   ----- 
End-of-path arrival time (ps)           11307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_1\/clock_0                        macrocell5          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_1\/q            macrocell5    1250   1250  13025000  RISE       1
\BLE_UART:BUART:rx_counter_load\/main_0  macrocell1    4395   5645  13025000  RISE       1
\BLE_UART:BUART:rx_counter_load\/q       macrocell1    3350   8995  13025000  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/load   count7cell    2312  11307  13025000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:pollcount_1\/q
Path End       : \BLE_UART:BUART:rx_status_3\/main_5
Capture Clock  : \BLE_UART:BUART:rx_status_3\/clock_0
Path slack     : 13029243p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8913
-------------------------------------   ---- 
End-of-path arrival time (ps)           8913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_1\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:pollcount_1\/q       macrocell12   1250   1250  13027222  RISE       1
\BLE_UART:BUART:rx_status_3\/main_5  macrocell14   7663   8913  13029243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_status_3\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \BLE_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \BLE_UART:BUART:sRX:RxSts\/clock
Path slack     : 13029594p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11573
-------------------------------------   ----- 
End-of-path arrival time (ps)           11573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13029594  RISE       1
\BLE_UART:BUART:rx_status_4\/main_1                 macrocell3      2312   5892  13029594  RISE       1
\BLE_UART:BUART:rx_status_4\/q                      macrocell3      3350   9242  13029594  RISE       1
\BLE_UART:BUART:sRX:RxSts\/status_4                 statusicell1    2331  11573  13029594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:pollcount_1\/q
Path End       : \BLE_UART:BUART:rx_state_0\/main_8
Capture Clock  : \BLE_UART:BUART:rx_state_0\/clock_0
Path slack     : 13029800p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8356
-------------------------------------   ---- 
End-of-path arrival time (ps)           8356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_1\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:pollcount_1\/q      macrocell12   1250   1250  13027222  RISE       1
\BLE_UART:BUART:rx_state_0\/main_8  macrocell6    7106   8356  13029800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_bitclk_enable\/q
Path End       : \BLE_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \BLE_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029920p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5737
-------------------------------------   ---- 
End-of-path arrival time (ps)           5737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell10         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_bitclk_enable\/q          macrocell10     1250   1250  13029920  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   4487   5737  13029920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:pollcount_0\/q
Path End       : \BLE_UART:BUART:rx_state_0\/main_10
Capture Clock  : \BLE_UART:BUART:rx_state_0\/clock_0
Path slack     : 13030044p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8113
-------------------------------------   ---- 
End-of-path arrival time (ps)           8113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_0\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:pollcount_0\/q       macrocell13   1250   1250  13026643  RISE       1
\BLE_UART:BUART:rx_state_0\/main_10  macrocell6    6863   8113  13030044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:pollcount_0\/q
Path End       : \BLE_UART:BUART:rx_status_3\/main_7
Capture Clock  : \BLE_UART:BUART:rx_status_3\/clock_0
Path slack     : 13030056p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8100
-------------------------------------   ---- 
End-of-path arrival time (ps)           8100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_0\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:pollcount_0\/q       macrocell13   1250   1250  13026643  RISE       1
\BLE_UART:BUART:rx_status_3\/main_7  macrocell14   6850   8100  13030056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_status_3\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_0\/q
Path End       : \BLE_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \BLE_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030707p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4949
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell6          0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_0\/q                macrocell6      1250   1250  13026777  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   3699   4949  13030707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_1\/q
Path End       : \BLE_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \BLE_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031805p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_1\/clock_0                        macrocell5          0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_1\/q                macrocell5      1250   1250  13025000  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   2601   3851  13031805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_bitclk_enable\/q
Path End       : \BLE_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \BLE_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13031871p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6285
-------------------------------------   ---- 
End-of-path arrival time (ps)           6285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_bitclk_enable\/q   macrocell10   1250   1250  13029920  RISE       1
\BLE_UART:BUART:rx_load_fifo\/main_2  macrocell7    5035   6285  13031871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_load_fifo\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:pollcount_0\/q
Path End       : \BLE_UART:BUART:pollcount_0\/main_3
Capture Clock  : \BLE_UART:BUART:pollcount_0\/clock_0
Path slack     : 13031905p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6251
-------------------------------------   ---- 
End-of-path arrival time (ps)           6251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_0\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:pollcount_0\/q       macrocell13   1250   1250  13026643  RISE       1
\BLE_UART:BUART:pollcount_0\/main_3  macrocell13   5001   6251  13031905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_0\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_1\/q
Path End       : \BLE_UART:BUART:rx_state_2\/main_0
Capture Clock  : \BLE_UART:BUART:rx_state_2\/clock_0
Path slack     : 13031930p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6227
-------------------------------------   ---- 
End-of-path arrival time (ps)           6227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_1\/clock_0                        macrocell5          0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_1\/q       macrocell5    1250   1250  13025000  RISE       1
\BLE_UART:BUART:rx_state_2\/main_0  macrocell9    4977   6227  13031930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell9          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_1\/q
Path End       : \BLE_UART:BUART:rx_status_3\/main_0
Capture Clock  : \BLE_UART:BUART:rx_status_3\/clock_0
Path slack     : 13031930p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6227
-------------------------------------   ---- 
End-of-path arrival time (ps)           6227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_1\/clock_0                        macrocell5          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_1\/q        macrocell5    1250   1250  13025000  RISE       1
\BLE_UART:BUART:rx_status_3\/main_0  macrocell14   4977   6227  13031930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_status_3\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:pollcount_0\/q
Path End       : \BLE_UART:BUART:pollcount_1\/main_4
Capture Clock  : \BLE_UART:BUART:pollcount_1\/clock_0
Path slack     : 13032244p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5913
-------------------------------------   ---- 
End-of-path arrival time (ps)           5913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_0\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:pollcount_0\/q       macrocell13   1250   1250  13026643  RISE       1
\BLE_UART:BUART:pollcount_1\/main_4  macrocell12   4663   5913  13032244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_1\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \BLE_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \BLE_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032340p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5817
-------------------------------------   ---- 
End-of-path arrival time (ps)           5817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032340  RISE       1
\BLE_UART:BUART:rx_load_fifo\/main_5       macrocell7    3877   5817  13032340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_load_fifo\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \BLE_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \BLE_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032497p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5659
-------------------------------------   ---- 
End-of-path arrival time (ps)           5659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032497  RISE       1
\BLE_UART:BUART:rx_load_fifo\/main_7       macrocell7    3719   5659  13032497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_load_fifo\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_1\/q
Path End       : \BLE_UART:BUART:rx_state_0\/main_0
Capture Clock  : \BLE_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032511p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5645
-------------------------------------   ---- 
End-of-path arrival time (ps)           5645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_1\/clock_0                        macrocell5          0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_1\/q       macrocell5    1250   1250  13025000  RISE       1
\BLE_UART:BUART:rx_state_0\/main_0  macrocell6    4395   5645  13032511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_1\/q
Path End       : \BLE_UART:BUART:rx_state_3\/main_0
Capture Clock  : \BLE_UART:BUART:rx_state_3\/clock_0
Path slack     : 13032511p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5645
-------------------------------------   ---- 
End-of-path arrival time (ps)           5645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_1\/clock_0                        macrocell5          0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_1\/q       macrocell5    1250   1250  13025000  RISE       1
\BLE_UART:BUART:rx_state_3\/main_0  macrocell8    4395   5645  13032511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell8          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \BLE_UART:BUART:pollcount_1\/main_1
Capture Clock  : \BLE_UART:BUART:pollcount_1\/clock_0
Path slack     : 13032644p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5513
-------------------------------------   ---- 
End-of-path arrival time (ps)           5513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032644  RISE       1
\BLE_UART:BUART:pollcount_1\/main_1        macrocell12   3573   5513  13032644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_1\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \BLE_UART:BUART:pollcount_1\/main_0
Capture Clock  : \BLE_UART:BUART:pollcount_1\/clock_0
Path slack     : 13032655p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032655  RISE       1
\BLE_UART:BUART:pollcount_1\/main_0        macrocell12   3562   5502  13032655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_1\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \BLE_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \BLE_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032656p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5500
-------------------------------------   ---- 
End-of-path arrival time (ps)           5500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032656  RISE       1
\BLE_UART:BUART:rx_load_fifo\/main_6       macrocell7    3560   5500  13032656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_load_fifo\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:pollcount_1\/q
Path End       : \BLE_UART:BUART:pollcount_1\/main_2
Capture Clock  : \BLE_UART:BUART:pollcount_1\/clock_0
Path slack     : 13032823p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5334
-------------------------------------   ---- 
End-of-path arrival time (ps)           5334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_1\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:pollcount_1\/q       macrocell12   1250   1250  13027222  RISE       1
\BLE_UART:BUART:pollcount_1\/main_2  macrocell12   4084   5334  13032823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_1\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \BLE_UART:BUART:rx_state_0\/main_5
Capture Clock  : \BLE_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033056p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5100
-------------------------------------   ---- 
End-of-path arrival time (ps)           5100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032340  RISE       1
\BLE_UART:BUART:rx_state_0\/main_5         macrocell6    3160   5100  13033056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \BLE_UART:BUART:rx_state_3\/main_5
Capture Clock  : \BLE_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033056p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5100
-------------------------------------   ---- 
End-of-path arrival time (ps)           5100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032340  RISE       1
\BLE_UART:BUART:rx_state_3\/main_5         macrocell8    3160   5100  13033056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell8          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \BLE_UART:BUART:rx_state_2\/main_5
Capture Clock  : \BLE_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033071p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5085
-------------------------------------   ---- 
End-of-path arrival time (ps)           5085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032340  RISE       1
\BLE_UART:BUART:rx_state_2\/main_5         macrocell9    3145   5085  13033071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell9          0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_3\/q
Path End       : \BLE_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \BLE_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033197p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell8          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_3\/q         macrocell8    1250   1250  13026604  RISE       1
\BLE_UART:BUART:rx_load_fifo\/main_3  macrocell7    3709   4959  13033197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_load_fifo\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_3\/q
Path End       : \BLE_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \BLE_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033197p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell8          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_3\/q               macrocell8    1250   1250  13026604  RISE       1
\BLE_UART:BUART:rx_state_stop1_reg\/main_2  macrocell11   3709   4959  13033197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell11         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_0\/q
Path End       : \BLE_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \BLE_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033200p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4956
-------------------------------------   ---- 
End-of-path arrival time (ps)           4956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell6          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_0\/q         macrocell6    1250   1250  13026777  RISE       1
\BLE_UART:BUART:rx_load_fifo\/main_1  macrocell7    3706   4956  13033200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_load_fifo\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_0\/q
Path End       : \BLE_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \BLE_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033200p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4956
-------------------------------------   ---- 
End-of-path arrival time (ps)           4956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell6          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_0\/q               macrocell6    1250   1250  13026777  RISE       1
\BLE_UART:BUART:rx_state_stop1_reg\/main_1  macrocell11   3706   4956  13033200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell11         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \BLE_UART:BUART:rx_state_0\/main_6
Capture Clock  : \BLE_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033245p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032656  RISE       1
\BLE_UART:BUART:rx_state_0\/main_6         macrocell6    2971   4911  13033245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \BLE_UART:BUART:rx_state_3\/main_6
Capture Clock  : \BLE_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033245p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032656  RISE       1
\BLE_UART:BUART:rx_state_3\/main_6         macrocell8    2971   4911  13033245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell8          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \BLE_UART:BUART:rx_state_2\/main_6
Capture Clock  : \BLE_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033257p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032656  RISE       1
\BLE_UART:BUART:rx_state_2\/main_6         macrocell9    2959   4899  13033257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell9          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_2\/q
Path End       : \BLE_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \BLE_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033395p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell9          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_2\/q         macrocell9    1250   1250  13026800  RISE       1
\BLE_UART:BUART:rx_load_fifo\/main_4  macrocell7    3511   4761  13033395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_load_fifo\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_2\/q
Path End       : \BLE_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \BLE_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033395p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_2\/q               macrocell9    1250   1250  13026800  RISE       1
\BLE_UART:BUART:rx_state_stop1_reg\/main_3  macrocell11   3511   4761  13033395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell11         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \BLE_UART:BUART:rx_state_0\/main_7
Capture Clock  : \BLE_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033414p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032497  RISE       1
\BLE_UART:BUART:rx_state_0\/main_7         macrocell6    2802   4742  13033414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \BLE_UART:BUART:rx_state_3\/main_7
Capture Clock  : \BLE_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033414p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032497  RISE       1
\BLE_UART:BUART:rx_state_3\/main_7         macrocell8    2802   4742  13033414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell8          0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \BLE_UART:BUART:rx_state_2\/main_7
Capture Clock  : \BLE_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033417p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032497  RISE       1
\BLE_UART:BUART:rx_state_2\/main_7         macrocell9    2800   4740  13033417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell9          0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \BLE_UART:BUART:pollcount_0\/main_1
Capture Clock  : \BLE_UART:BUART:pollcount_0\/clock_0
Path slack     : 13033573p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4584
-------------------------------------   ---- 
End-of-path arrival time (ps)           4584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032644  RISE       1
\BLE_UART:BUART:pollcount_0\/main_1        macrocell13   2644   4584  13033573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_0\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \BLE_UART:BUART:pollcount_0\/main_0
Capture Clock  : \BLE_UART:BUART:pollcount_0\/clock_0
Path slack     : 13033582p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032655  RISE       1
\BLE_UART:BUART:pollcount_0\/main_0        macrocell13   2635   4575  13033582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_0\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \BLE_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \BLE_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033582p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4574
-------------------------------------   ---- 
End-of-path arrival time (ps)           4574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032644  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/main_1   macrocell10   2634   4574  13033582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell10         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \BLE_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \BLE_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033596p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032655  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/main_0   macrocell10   2621   4561  13033596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell10         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \BLE_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \BLE_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033895p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033895  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/main_2   macrocell10   2322   4262  13033895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell10         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_bitclk_enable\/q
Path End       : \BLE_UART:BUART:rx_state_0\/main_2
Capture Clock  : \BLE_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033991p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell10         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_bitclk_enable\/q  macrocell10   1250   1250  13029920  RISE       1
\BLE_UART:BUART:rx_state_0\/main_2   macrocell6    2916   4166  13033991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_bitclk_enable\/q
Path End       : \BLE_UART:BUART:rx_state_3\/main_2
Capture Clock  : \BLE_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033991p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell10         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_bitclk_enable\/q  macrocell10   1250   1250  13029920  RISE       1
\BLE_UART:BUART:rx_state_3\/main_2   macrocell8    2916   4166  13033991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell8          0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_bitclk_enable\/q
Path End       : \BLE_UART:BUART:rx_state_2\/main_2
Capture Clock  : \BLE_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033993p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell10         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_bitclk_enable\/q  macrocell10   1250   1250  13029920  RISE       1
\BLE_UART:BUART:rx_state_2\/main_2   macrocell9    2914   4164  13033993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell9          0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_bitclk_enable\/q
Path End       : \BLE_UART:BUART:rx_status_3\/main_2
Capture Clock  : \BLE_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033993p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell10         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_bitclk_enable\/q  macrocell10   1250   1250  13029920  RISE       1
\BLE_UART:BUART:rx_status_3\/main_2  macrocell14   2914   4164  13033993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_status_3\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_3\/q
Path End       : \BLE_UART:BUART:rx_state_2\/main_3
Capture Clock  : \BLE_UART:BUART:rx_state_2\/clock_0
Path slack     : 13034097p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell8          0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_3\/q       macrocell8    1250   1250  13026604  RISE       1
\BLE_UART:BUART:rx_state_2\/main_3  macrocell9    2810   4060  13034097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell9          0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_3\/q
Path End       : \BLE_UART:BUART:rx_status_3\/main_3
Capture Clock  : \BLE_UART:BUART:rx_status_3\/clock_0
Path slack     : 13034097p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell8          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_3\/q        macrocell8    1250   1250  13026604  RISE       1
\BLE_UART:BUART:rx_status_3\/main_3  macrocell14   2810   4060  13034097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_status_3\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_3\/q
Path End       : \BLE_UART:BUART:rx_state_0\/main_3
Capture Clock  : \BLE_UART:BUART:rx_state_0\/clock_0
Path slack     : 13034116p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell8          0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_3\/q       macrocell8    1250   1250  13026604  RISE       1
\BLE_UART:BUART:rx_state_0\/main_3  macrocell6    2791   4041  13034116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_3\/q
Path End       : \BLE_UART:BUART:rx_state_3\/main_3
Capture Clock  : \BLE_UART:BUART:rx_state_3\/clock_0
Path slack     : 13034116p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell8          0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_3\/q       macrocell8    1250   1250  13026604  RISE       1
\BLE_UART:BUART:rx_state_3\/main_3  macrocell8    2791   4041  13034116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell8          0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_0\/q
Path End       : \BLE_UART:BUART:rx_state_2\/main_1
Capture Clock  : \BLE_UART:BUART:rx_state_2\/clock_0
Path slack     : 13034288p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_0\/q       macrocell6    1250   1250  13026777  RISE       1
\BLE_UART:BUART:rx_state_2\/main_1  macrocell9    2619   3869  13034288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell9          0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_0\/q
Path End       : \BLE_UART:BUART:rx_status_3\/main_1
Capture Clock  : \BLE_UART:BUART:rx_status_3\/clock_0
Path slack     : 13034288p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell6          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_0\/q        macrocell6    1250   1250  13026777  RISE       1
\BLE_UART:BUART:rx_status_3\/main_1  macrocell14   2619   3869  13034288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_status_3\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_0\/q
Path End       : \BLE_UART:BUART:rx_state_0\/main_1
Capture Clock  : \BLE_UART:BUART:rx_state_0\/clock_0
Path slack     : 13034288p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_0\/q       macrocell6    1250   1250  13026777  RISE       1
\BLE_UART:BUART:rx_state_0\/main_1  macrocell6    2618   3868  13034288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_0\/q
Path End       : \BLE_UART:BUART:rx_state_3\/main_1
Capture Clock  : \BLE_UART:BUART:rx_state_3\/clock_0
Path slack     : 13034288p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_0\/q       macrocell6    1250   1250  13026777  RISE       1
\BLE_UART:BUART:rx_state_3\/main_1  macrocell8    2618   3868  13034288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell8          0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_2\/q
Path End       : \BLE_UART:BUART:rx_state_2\/main_4
Capture Clock  : \BLE_UART:BUART:rx_state_2\/clock_0
Path slack     : 13034311p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell9          0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_2\/q       macrocell9    1250   1250  13026800  RISE       1
\BLE_UART:BUART:rx_state_2\/main_4  macrocell9    2596   3846  13034311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell9          0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_2\/q
Path End       : \BLE_UART:BUART:rx_status_3\/main_4
Capture Clock  : \BLE_UART:BUART:rx_status_3\/clock_0
Path slack     : 13034311p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell9          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_2\/q        macrocell9    1250   1250  13026800  RISE       1
\BLE_UART:BUART:rx_status_3\/main_4  macrocell14   2596   3846  13034311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_status_3\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_1\/q
Path End       : \BLE_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \BLE_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13034311p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_1\/clock_0                        macrocell5          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_1\/q         macrocell5    1250   1250  13025000  RISE       1
\BLE_UART:BUART:rx_load_fifo\/main_0  macrocell7    2596   3846  13034311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_load_fifo\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_1\/q
Path End       : \BLE_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \BLE_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034311p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_1\/clock_0                        macrocell5          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_1\/q               macrocell5    1250   1250  13025000  RISE       1
\BLE_UART:BUART:rx_state_stop1_reg\/main_0  macrocell11   2596   3846  13034311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell11         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_2\/q
Path End       : \BLE_UART:BUART:rx_state_0\/main_4
Capture Clock  : \BLE_UART:BUART:rx_state_0\/clock_0
Path slack     : 13034311p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell9          0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_2\/q       macrocell9    1250   1250  13026800  RISE       1
\BLE_UART:BUART:rx_state_0\/main_4  macrocell6    2595   3845  13034311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_2\/q
Path End       : \BLE_UART:BUART:rx_state_3\/main_4
Capture Clock  : \BLE_UART:BUART:rx_state_3\/clock_0
Path slack     : 13034311p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell9          0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_2\/q       macrocell9    1250   1250  13026800  RISE       1
\BLE_UART:BUART:rx_state_3\/main_4  macrocell8    2595   3845  13034311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell8          0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_load_fifo\/q
Path End       : \BLE_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \BLE_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034516p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3130
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_load_fifo\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_load_fifo\/q            macrocell7      1250   1250  13031448  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   2770   4020  13034516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_last\/q
Path End       : \BLE_UART:BUART:rx_state_2\/main_9
Capture Clock  : \BLE_UART:BUART:rx_state_2\/clock_0
Path slack     : 13034603p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_last\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_last\/q          macrocell15   1250   1250  13034603  RISE       1
\BLE_UART:BUART:rx_state_2\/main_9  macrocell9    2304   3554  13034603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell9          0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_status_3\/q
Path End       : \BLE_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \BLE_UART:BUART:sRX:RxSts\/clock
Path slack     : 13037014p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_status_3\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_status_3\/q       macrocell14    1250   1250  13037014  RISE       1
\BLE_UART:BUART:sRX:RxSts\/status_3  statusicell1   2902   4152  13037014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxSts\/clock                           statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

