// Seed: 3020993786
`define pp_10 0
module module_0 (
    output reg id_0,
    input id_1,
    input id_2,
    input id_3,
    output id_4,
    input id_5,
    output logic id_6,
    output id_7,
    input logic id_8,
    input id_9
);
  always @(posedge (id_5) or posedge id_8 | 1'h0) begin
    if (1 ? id_1 : id_3) id_4[1] <= 1;
    else id_0 <= 1;
    id_0 = 1;
    if (1) begin
      id_0 = id_2;
    end
  end
  logic id_10;
endmodule
