@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CG346 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\src\ip\df1_lidar_ip\iddrx2f\iddrx2f.v":127:32:127:40|Read full_case directive.
@N: CG347 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\src\ip\df1_lidar_ip\iddrx2f\iddrx2f.v":127:42:127:54|Read a parallel_case directive.
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":278:7:278:8|Synthesizing module IB in library work.
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":1534:7:1534:13|Synthesizing module CLKDIVF in library work.
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":1558:7:1558:15|Synthesizing module ECLKSYNCB in library work.
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\src\ip\df1_lidar_ip\iddrx2f\iddrx2f.v":31:7:31:23|Synthesizing module iddrx2frxdll_sync in library work.
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":761:7:761:9|Synthesizing module VLO in library work.
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":1608:7:1608:13|Synthesizing module DDRDLLA in library work.
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":1616:7:1616:13|Synthesizing module DLLDELD in library work.
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":1627:7:1627:13|Synthesizing module IDDRX2F in library work.
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\ecp5u.v":1580:7:1580:12|Synthesizing module DELAYG in library work.
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\src\ip\df1_lidar_ip\iddrx2f\iddrx2f.v":392:7:392:13|Synthesizing module iddrx2f in library work.
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\src\ip\df1_lidar_ip\iddrx2f\iddrx2f.v":247:0:247:5|Trying to extract state machine for register cs_rx_sync.
@N|Running in 64-bit mode

