Source Block: oh/elink/hdl/eclocks.v@105:115@HdlIdDef
   //MMCM & PLL
   wire       cclk_fb_in;
   wire       cclk_fb_out;
   wire       lclk_fb_i;
   wire       pll_reset;
   wire       pll_locked;
   wire       lclk_fb_in;
   wire       lclk_fb_out;
   reg 	      pll_locked_reg;
   reg 	      pll_locked_sync;
   wire       lclk_locked;   

Diff Content:
- 110    wire       pll_locked;
+ 110    wire       cclk_locked;

Clone Blocks:
Clone Blocks 1:
oh/elink/hdl/eclocks.v@106:116
   wire       cclk_fb_in;
   wire       cclk_fb_out;
   wire       lclk_fb_i;
   wire       pll_reset;
   wire       pll_locked;
   wire       lclk_fb_in;
   wire       lclk_fb_out;
   reg 	      pll_locked_reg;
   reg 	      pll_locked_sync;
   wire       lclk_locked;   
   wire       cclk_locked;

Clone Blocks 2:
oh/elink/hdl/eclocks.v@103:113
   wire       tx_lckl_div4_i;

   //MMCM & PLL
   wire       cclk_fb_in;
   wire       cclk_fb_out;
   wire       lclk_fb_i;
   wire       pll_reset;
   wire       pll_locked;
   wire       lclk_fb_in;
   wire       lclk_fb_out;
   reg 	      pll_locked_reg;

Clone Blocks 3:
oh/elink/hdl/eclocks.v@109:119
   wire       pll_reset;
   wire       pll_locked;
   wire       lclk_fb_in;
   wire       lclk_fb_out;
   reg 	      pll_locked_reg;
   reg 	      pll_locked_sync;
   wire       lclk_locked;   
   wire       cclk_locked;
   
   //###########################
   // RESET STATE MACHINE

Clone Blocks 4:
oh/elink/hdl/eclocks.v@108:118
   wire       lclk_fb_i;
   wire       pll_reset;
   wire       pll_locked;
   wire       lclk_fb_in;
   wire       lclk_fb_out;
   reg 	      pll_locked_reg;
   reg 	      pll_locked_sync;
   wire       lclk_locked;   
   wire       cclk_locked;
   
   //###########################

Clone Blocks 5:
oh/elink/hdl/eclocks.v@104:114

   //MMCM & PLL
   wire       cclk_fb_in;
   wire       cclk_fb_out;
   wire       lclk_fb_i;
   wire       pll_reset;
   wire       pll_locked;
   wire       lclk_fb_in;
   wire       lclk_fb_out;
   reg 	      pll_locked_reg;
   reg 	      pll_locked_sync;

Clone Blocks 6:
oh/elink/hdl/eclocks.v@101:111
   wire       tx_lclk_i;
   wire       tx_lclk90_i;
   wire       tx_lckl_div4_i;

   //MMCM & PLL
   wire       cclk_fb_in;
   wire       cclk_fb_out;
   wire       lclk_fb_i;
   wire       pll_reset;
   wire       pll_locked;
   wire       lclk_fb_in;

Clone Blocks 7:
oh/elink/hdl/eclocks.v@107:117
   wire       cclk_fb_out;
   wire       lclk_fb_i;
   wire       pll_reset;
   wire       pll_locked;
   wire       lclk_fb_in;
   wire       lclk_fb_out;
   reg 	      pll_locked_reg;
   reg 	      pll_locked_sync;
   wire       lclk_locked;   
   wire       cclk_locked;
   

Clone Blocks 8:
oh/elink/hdl/eclocks.v@102:112
   wire       tx_lclk90_i;
   wire       tx_lckl_div4_i;

   //MMCM & PLL
   wire       cclk_fb_in;
   wire       cclk_fb_out;
   wire       lclk_fb_i;
   wire       pll_reset;
   wire       pll_locked;
   wire       lclk_fb_in;
   wire       lclk_fb_out;

