@techreport{campbell2004morphware,
    title={The morphware stable interface: A software framework for polymorphous computing architectures},
    author={Campbell, Daniel P and Richards, Mark A and Cottel, Dennis M and Judd, Randall R and McKensie, Kenneth M},
    year={2004},
    institution={DTIC Document}
}
@article{loop-unrolling-cgra,
  title={Loop Kernel Pipelining Mapping onto Coarse-Grained Reconfigurable Architecture for Data-Intensive Applications},
  author={Wang, Dawei and Li, Sikun and Dou, Yong},
  journal={Journal of Software},
  volume={4},
  number={1},
  pages={81--89},
  year={2009}
}

@inproceedings{polytope,
  title={Loop parallelization in the polytope model},
  author={Lengauer, Christian},
  booktitle={CONCUR'93},
  pages={398--416},
  year={1993},
  organization={Springer}
}

@incollection{loop-unrolling-roccc,
  title={Impact of loop unrolling on area, throughput and clock frequency in ROCCC: C to VHDL compiler for FPGAs},
  author={Buyukkurt, Betul and Guo, Zhi and Najjar, Walid A},
  booktitle={Reconfigurable Computing: Architectures and Applications},
  pages={401--412},
  year={2006},
  publisher={Springer}
}

@inproceedings{c-to-coram,
  title={C-to-CoRAM: compiling perfect loop nests to the portable CoRAM abstraction},
  author={Weisz, Gabriel and Hoe, James C},
  booktitle={Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays},
  pages={221--230},
  year={2013},
  organization={ACM}
}

@INPROCEEDINGS{loop-unrolling-shifting, 
author={Dragomir, O.S. and Stefanov, T. and Bertels, K.}, 
booktitle={Field Programmable Logic and Applications, 2008. FPL 2008. International Conference on}, 
title={Loop unrolling and shifting for reconfigurable architectures}, 
year={2008}, 
pages={167-172}, 
keywords={discrete cosine transforms;field programmable gate arrays;reconfigurable architectures;DCT kernel;FPGA;Molen machine organization;Molen machine programming paradigm;loop shifting;loop unrolling;memory transfers;reconfigurable architectures;reconfigurable fabric;software functions;Application software;Data mining;Discrete cosine transforms;Fabrics;Field programmable gate arrays;Hardware;Kernel;Reconfigurable architectures;Scheduling;Transform coding}, 
doi={10.1109/FPL.2008.4629926},}

@inproceedings{design-productivity,
  title={Design productivity for configurable computing},
  author={Nelson, Brent E and Wirthlin, Michael J and Hutchings, Brad L and Athanas, Peter M and Bohner, Shawn},
  booktitle={ERSA’08: Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms},
  pages={57--66},
  year={2008}
}

@inproceedings{coram,
  title={CoRAM: an in-fabric memory architecture for FPGA-based computing},
  author={Chung, Eric S and Hoe, James C and Mai, Ken},
  booktitle={Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays},
  pages={97--106},
  year={2011},
  organization={ACM}
}

@inproceedings{leap,
  title={Leap scratchpads: automatic memory and cache management for reconfigurable logic},
  author={Adler, Michael and Fleming, Kermin E and Parashar, Angshuman and Pellauer, Michael and Emer, Joel},
  booktitle={Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays},
  pages={25--28},
  year={2011},
  organization={ACM}
}

@inproceedings{classifier,
  title={High Throughput and Programmable Online Traffic Classifier on FPGA},
  author={Da Tong and Lu Sun and Kiran Kumar Matam and Viktor Prasanna},
  booktitle={Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays},
  pages={255--264},
  year={2013},
  organization={ACM}
}

@inproceedings{random-gen,
  title={A comparison of CPUs, GPUs, FPGAs, and massively parallel processor arrays for random number generation},
  author={Thomas, David Barrie and Howes, Lee and Luk, Wayne},
  booktitle={Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays},
  pages={63--72},
  year={2009},
  organization={ACM}
}

@INPROCEEDINGS{app-acc, 
author={Shuai Che and Jie Li and Sheaffer, J.W. and Skadron, K. and Lach, J.}, 
booktitle={Application Specific Processors, 2008. SASP 2008. Symposium on}, 
title={Accelerating Compute-Intensive Applications with GPUs and FPGAs}, 
year={2008}, 
pages={101-107}, 
keywords={Gaussian processes;coprocessors;cryptography;field programmable gate arrays;middleware;multiprocessing systems;FPGA;GPU;Gaussian elimination;Needleman-Wunsch;accelerator platform mapping;application-to-accelerator mapping;architectural design;code complexity;compute-intensive applications;data encryption standard;massive parallel execution resources;middleware support;multicore CPU system;programming style;Acceleration;Bandwidth;Computer applications;Costs;Cryptography;Field programmable gate arrays;Hardware;Middleware;Multicore processing;Process design}, 
doi={10.1109/SASP.2008.4570793},}

@INPROCEEDINGS{vfpga, 
author={Malik, O. and Hemani, A. and Shami, M.A.}, 
booktitle={NORCHIP, 2010}, 
title={High Level Synthesis Framework for a Coarse Grain Reconfigurable Architecture}, 
year={2010}, 
pages={1-6}, 
keywords={digital signal processing chips;high level synthesis;reconfigurable architectures;DSP algorithms;SIMD;coarse grain reconfigurable architecture;high level synthesis framework;Computer architecture;Digital signal processing;Finite impulse response filter;Resource management;Synchronization;CGRA;High Level Language;High level synthesis;Symbolic Assembler}, 
doi={10.1109/NORCHIP.2010.5669439},}

@INPROCEEDINGS{vrc, 
author={Coole, J. and Stitt, G.}, 
booktitle={Hardware/Software Codesign and System Synthesis (CODES+ISSS), 2010 IEEE/ACM/IFIP International Conference on}, 
title={Intermediate fabrics: Virtual architectures for circuit portability and fast placement and routing}, 
year={2010}, 
pages={13-22}, 
keywords={electronic engineering computing;field programmable gate arrays;hardware-software codesign;network routing;open systems;reconfigurable architectures;virtual reality;COTS;FPGA design;circuit portability;circuit routing;commercial-off-the-shelf devices;device-platform-specific tool;embedded application;field programmable gate arrays;hardware design tool;hardware-software partitioning;intermediate fabrics;interoperability;runtime synthesis;virtual reconfigurable architecture;Computer architecture;Digital signal processing;Fabrics;Field programmable gate arrays;Integrated circuit modeling;Libraries;Routing;FPGA;intermediate fabrics;placement and routing;speedup;virtualization},}

@ARTICLE{EndToEnd, 
author={Stitt, G. and George, A. and Lam, H. and Reardon, C. and Smith, M. and Holland, B. and Aggarwal, V. and Gongyu Wang and Coole, J. and Koehler, S.}, 
journal={Design Test of Computers, IEEE}, 
title={An End-to-End Tool Flow for FPGA-Accelerated Scientific Computing}, 
year={2011}, 
volume={28}, 
number={4}, 
pages={68-77}, 
keywords={field programmable gate arrays;mainframes;natural sciences computing;parallel machines;reconfigurable architectures;CHREC;FPGA-accelerated scientific computing;National Science Foundation Center;end-to-end tool flow;high-performance reconfigurable computing;rapid routing;tool chain;Algorithm design and analysis;Computational modeling;Computer architecture;Field programmable gate arrays;Predictive models;FPGAs;design and test;design automation;design-space exploration;productivity;reconfigurable computing;tool flow}, 
doi={10.1109/MDT.2011.46}, 
ISSN={0740-7475},}

@inproceedings{legup,
  title={LegUp: high-level synthesis for FPGA-based processor/accelerator systems},
  author={Canis, Andrew and Choi, Jongsok and Aldham, Mark and Zhang, Victor and Kammoona, Ahmed and Anderson, Jason H and Brown, Stephen and Czajkowski, Tomasz},
  booktitle={Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays},
  pages={33--36},
  year={2011},
  organization={ACM}
}

@article{cong2011high,
  title={High-level synthesis for {FPGA}s: From prototyping to deployment},
  author={Cong, J. and Liu, B. and Neuendorffer, S. and Noguera, J. and Vissers, K. and Zhang, Z.},
  journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on},
  volume={30},
  number={4},
  pages={473--491},
  year={2011},
  publisher={IEEE}
}

@article{autopilot,
  title={{AutoPilot}: A platform-based {ESL} synthesis system},
  author={Zhang, Z. and Fan, Y. and Jiang, W. and Han, G. and Yang, C. and Cong, J.},
  journal={High-Level Synthesis: From Algorithm to Digital Circuit},
  pages={99--112},
  year={2008},
  publisher={Springer, New York, NY, USA}
}

@inproceedings{cong2006platform,
  title={Platform-based behavior-level and system-level synthesis},
  author={Cong, J. and Fan, Y. and Han, G. and Jiang, W. and Zhang, Z.},
  booktitle={SOC Conference, 2006 IEEE International},
  pages={199--202},
  year={2006},
  organization={IEEE}
}

@book{bailey_tlm-driven_2010,
	edition = {1},
	title = {{TLM-Driven} Design and Verification Methodology},
	publisher = {Cadence Design Systems},
	author = {Bailey, Brian and {McNamara}, Michael and Balarin, Felice and Stellfox, Michael and Mosenson, Guy and Watanabe, Yosinori},
	month = jul,
	year = {2010}
}

@misc{Handle-c,
   title = "Handel-C",
   howpublished = "\url{www.mentor.com/products/fpga/handel-c/}",
   note = "[Online; accessed 19-May-2013]"
 }
 
 
@misc{Impulse-c,
   title = "Impulse-C",
   howpublished = "\url{http://www.impulseaccelerated.com/products.htm}",
   note = "[Online; accessed 19-May-2013]"
 }


@article{bollaert2008catapult,
  title={Catapult synthesis: a practical introduction to interactive C synthesis},
  author={Bollaert, T.},
  journal={High-Level Synthesis: From Algorithm to Digital Circuit},
  year={2008},
  publisher={Heidelberg, Germany: Springer}
}

@inproceedings{lavin2010using,
  title={Using hard macros to reduce {FPGA} compilation time},
  author={Lavin, C. and Padilla, M. and Ghosh, S. and Nelson, B. and Hutchings, B. and Wirthlin, M.},
  booktitle={Field Programmable Logic and Applications ({FPL}), 2010 International Conference on},
  pages={438--441},
  year={2010},
  organization={IEEE}
}

@INPROCEEDINGS{lavin2011,
author={Lavin, C. and Padilla, M. and Lamprecht, J. and Lundrigan, P. and Nelson, B. and Hutchings, B.},
booktitle={Field-Programmable Custom Computing Machines ({FCCM}), 2011 {IEEE} 19th Annual International Symposium on}, title={{HMFlow}: Accelerating {FPGA} Compilation with Hard Macros for Rapid Prototyping},
year={2011},
month={may},
volume={},
number={},
pages={117 -124},
keywords={FPGA compilation process;FPGA design flow;HMFlow;compilation time;hard macros;rapid design assembly;rapid prototyping;field programmable gate arrays;integrated circuit design;},
doi={10.1109/FCCM.2011.17},
ISSN={},}

@article{tessier2001reconfigurable,
  title={Reconfigurable computing for digital signal processing: A survey},
  author={Tessier, R. and Burleson, W.},
  journal={The Journal of VLSI Signal Processing},
  volume={28},
  number={1},
  pages={7--27},
  year={2001},
  publisher={Springer}
}

@misc{data2mem,
   title = "data2mem",
   howpublished = "\url{http://www.xilinx.com/support/documentation/sw_manuals/xilinx11/data2mem.pdf}",
   note = "[Online; accessed 19-September-2012]"
 }

@article{meeus2012overview,
  title={An overview of today’s high-level synthesis tools},
  author={Meeus, W. and Van Beeck, K. and Goedem{\'e}, T. and Meel, J. and Stroobandt, D.},
  journal={Design Automation for Embedded Systems},
  pages={1--21},
  year={2012},
  publisher={Springer}
}

@misc{zedboard,
   title = "Zedboard",
   howpublished = "\url{http://zedoard.org}",
   note = "[Online; accessed 29-May-2013]"
 }

@misc{llvm,
   title = "The {LLVM} compiler framework",
   howpublished = "\url{http://llvm.org}",
   note = "[Online; accessed 19-September-2012]"
 }
 
@misc{vivado,
  title = "Xilinx Vivado",
  howpublished = "\url{http://www.xilinx.com/products/design-tools/vivado/index.htm}",
  note = "[Online; accessed 22-May-2013]"
} 

@inproceedings{colinheart,
  title={Energy-Efficient Dataflow Computations on {FPGA}s using Application-Specific Coarse-Grain Architecture Synthesis},
  author={Yu, Colin Lin.  So, Hayden Kwok-Hay.},
  booktitle={Highly Efficient Accelerators and Reconfigurable Technologies, The 4th International Workshop on },
  year={2012},
  organization={IEEE}
}

@article{list-scheduling,
  title={List scheduling revisited},
  author={Schutten, JMJ},
  journal={Operations Research Letters},
  volume={18},
  number={4},
  pages={167--170},
  year={1996},
  publisher={Elsevier}
}

@inproceedings{beckhoff2011xilinx,
  title={The {Xilinx} Design Language ({XDL}): Tutorial and use cases},
  author={Beckhoff, C. and Koch, D. and Torresen, J.},
  booktitle={Reconfigurable Communication-centric Systems-on-Chip ({ReCoSoC}), 2011 6th International Workshop on},
  pages={1--8},
  year={2011},
  organization={IEEE}
}


@inproceedings{modular-scheduling,
  title={Iterative modulo scheduling: An algorithm for software pipelining loops},
  author={Rau, B.R.},
  booktitle={Proceedings of the 27th annual international symposium on Microarchitecture},
  pages={63--74},
  year={1994},
  organization={ACM}
}


@article{kim2010dynamic,
  title={Dynamic context compression for low-power coarse-grained reconfigurable architecture},
  author={Kim, Y. and Mahapatra, R.N.},
  journal={Very Large Scale Integration (VLSI) Systems, IEEE Transactions on},
  volume={18},
  number={1},
  pages={15--28},
  year={2010},
  publisher={IEEE}
}

@INPROCEEDINGS{Frangieh2010,
author={Frangieh, T. and Chandrasekharan, A. and Rajagopalan, S. and Iskander, Y. and Craven, S. and Patterson, C.},
booktitle={Parallel Distributed Processing, Workshops and Phd Forum ({IPDPSW}), 2010 IEEE International Symposium on}, title={{PATIS}: Using partial configuration to improve static {FPGA} design productivity},
year={2010},
month={april},
volume={},
number={},
pages={1 -8},
keywords={PATIS dynamic floorplanner;Xilinx tools;area optimization;large-scale static design;multicore platforms;multiprocessor platforms;partial reconfiguration design flow;reconfigurable hardware development;run-time module swapping;software-like productivity;static FPGA design productivity;structured physical interfaces;synthesized logic analysis circuitry;field programmable gate arrays;logic design;microprocessor chips;},
doi={10.1109/IPDPSW.2010.5470755},
ISSN={},}

@INPROCEEDINGS{marc,
author={Lebedev, I. and Shaoyi Cheng and Doupnik, A. and Martin, J. and Fletcher, C. and Burke, D. and Mingjie Lin and Wawrzynek, J.},
booktitle={Reconfigurable Computing and FPGAs (ReConFig), 2010 International Conference on}, title={{MARC}: A Many-Core Approach to Reconfigurable Computing},
year={2010},
month={dec.},
volume={},
number={},
pages={7 -12},
keywords={API;Bayesian network inference problem;MARC prototype machine;Virtex-5 FPGA;bit-level resource control;coarse-grain multithreading;dataflow-style fine-grain threading;high-level programming language;high-performance computing;optimising compiler;parallel programming model;reconfigurable computing;single-chip high efficiency many-core microarchitecture;application program interfaces;belief networks;data flow computing;field programmable gate arrays;high level languages;inference mechanisms;multi-threading;multiprocessing programs;multiprocessing systems;optimising compilers;reconfigurable architectures;},
doi={10.1109/ReConFig.2010.49},
ISSN={},}

@inproceedings{kissler2006dynamically,
  title={A dynamically reconfigurable weakly programmable processor array architecture template},
  author={Kissler, D. and Hannig, F. and Kupriyanov, A. and Teich, J.},
  booktitle={Proceedings of the 2nd International Workshop on Reconfigurable Communication Centric System-on-Chips (ReCoSoC), Montpellier, France},
  pages={31--37},
  year={2006}
}

@article{cardoso2010compiling,
  title={Compiling for reconfigurable computing: A survey},
  author={Cardoso, J.M.P. and Diniz, P.C. and Weinhardt, M.},
  journal={ACM Computing Surveys (CSUR)},
  volume={42},
  number={4},
  pages={13},
  year={2010},
  publisher={ACM}
}

@inproceedings{heterogeneous-cgra,
  title={An FPGA-based heterogeneous coarse-grained dynamically reconfigurable architecture},
  author={Ferreira, R. and Vendramini, J.G. and Mucida, L. and Pereira, M.M. and Carro, L.},
  booktitle={Proceedings of the 14th international conference on Compilers, architectures and synthesis for embedded systems},
  pages={195--204},
  year={2011},
  organization={ACM}
}

