// Seed: 2694961820
module module_0;
  tri  id_1;
  wire id_2;
  assign id_1 = {-1{-1'd0}};
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input logic [7:0] id_5;
  output wire id_4;
  output wire id_3;
  output logic [7:0] id_2;
  input wire id_1;
  assign id_2[-1'b0] = 1;
  assign id_2.id_5   = ~id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  tri1 id_8 = id_8 || id_6 == 1;
endmodule
