begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2010 Broadcom Corporation  *   * This file is derived from the bcmsrom.h header distributed with Broadcom's  * brcm80211 Linux driver release,	as contributed to the Linux staging  * repository.   *   * Permission to use,	copy,	modify,	and/or distribute this software for any  * purpose with or without fee is hereby granted,	provided that the above  * copyright notice and this permission notice appear in all copies.  *  * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF  * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY  * SPECIAL,	DIRECT,	INDIRECT,	OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES  * WHATSOEVER RESULTING FROM LOSS OF USE,	DATA OR PROFITS,	WHETHER IN AN ACTION  * OF CONTRACT,	NEGLIGENCE OR OTHER TORTIOUS ACTION,	ARISING OUT OF OR IN  * CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.  *   * $FreeBSD$  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|_BHND_BCMSROM_TBL_H_
end_ifndef

begin_define
define|#
directive|define
name|_BHND_BCMSROM_TBL_H_
end_define

begin_include
include|#
directive|include
file|"bcmsrom_fmt.h"
end_include

begin_typedef
typedef|typedef
struct|struct
block|{
specifier|const
name|char
modifier|*
name|name
decl_stmt|;
name|u32
name|revmask
decl_stmt|;
name|u32
name|flags
decl_stmt|;
name|u16
name|off
decl_stmt|;
name|u16
name|mask
decl_stmt|;
block|}
name|sromvar_t
typedef|;
end_typedef

begin_define
define|#
directive|define
name|SRFL_MORE
value|1
end_define

begin_comment
comment|/* value continues as described by the next entry */
end_comment

begin_define
define|#
directive|define
name|SRFL_NOFFS
value|2
end_define

begin_comment
comment|/* value bits can't be all one's */
end_comment

begin_define
define|#
directive|define
name|SRFL_PRHEX
value|4
end_define

begin_comment
comment|/* value is in hexdecimal format */
end_comment

begin_define
define|#
directive|define
name|SRFL_PRSIGN
value|8
end_define

begin_comment
comment|/* value is in signed decimal format */
end_comment

begin_define
define|#
directive|define
name|SRFL_CCODE
value|0x10
end_define

begin_comment
comment|/* value is in country code format */
end_comment

begin_define
define|#
directive|define
name|SRFL_ETHADDR
value|0x20
end_define

begin_comment
comment|/* value is an Ethernet address */
end_comment

begin_define
define|#
directive|define
name|SRFL_LEDDC
value|0x40
end_define

begin_comment
comment|/* value is an LED duty cycle */
end_comment

begin_define
define|#
directive|define
name|SRFL_NOVAR
value|0x80
end_define

begin_comment
comment|/* do not generate a nvram param, entry is for mfgc */
end_comment

begin_comment
comment|/* Assumptions:  * - Ethernet address spans across 3 consective words  *  * Table rules:  * - Add multiple entries next to each other if a value spans across multiple words  *   (even multiple fields in the same word) with each entry except the last having  *   it's SRFL_MORE bit set.  * - Ethernet address entry does not follow above rule and must not have SRFL_MORE  *   bit set. Its SRFL_ETHADDR bit implies it takes multiple words.  * - The last entry's name field must be NULL to indicate the end of the table. Other  *   entries must have non-NULL name.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|sromvar_t
name|pci_sromvars
index|[]
init|=
block|{
block|{
literal|"devid"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
operator||
name|SRFL_NOVAR
block|,
name|PCI_F0DEVID
block|,
literal|0xffff
block|}
block|,
block|{
literal|"boardrev"
block|,
literal|0x0000000e
block|,
name|SRFL_PRHEX
block|,
name|SROM_AABREV
block|,
name|SROM_BR_MASK
block|}
block|,
block|{
literal|"boardrev"
block|,
literal|0x000000f0
block|,
name|SRFL_PRHEX
block|,
name|SROM4_BREV
block|,
literal|0xffff
block|}
block|,
block|{
literal|"boardrev"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
block|,
name|SROM8_BREV
block|,
literal|0xffff
block|}
block|,
block|{
literal|"boardflags"
block|,
literal|0x00000002
block|,
name|SRFL_PRHEX
block|,
name|SROM_BFL
block|,
literal|0xffff
block|}
block|,
block|{
literal|"boardflags"
block|,
literal|0x00000004
block|,
name|SRFL_PRHEX
operator||
name|SRFL_MORE
block|,
name|SROM_BFL
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM_BFL2
block|,
literal|0xffff
block|}
block|,
block|{
literal|"boardflags"
block|,
literal|0x00000008
block|,
name|SRFL_PRHEX
operator||
name|SRFL_MORE
block|,
name|SROM_BFL
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM3_BFL2
block|,
literal|0xffff
block|}
block|,
block|{
literal|"boardflags"
block|,
literal|0x00000010
block|,
name|SRFL_PRHEX
operator||
name|SRFL_MORE
block|,
name|SROM4_BFL0
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM4_BFL1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"boardflags"
block|,
literal|0x000000e0
block|,
name|SRFL_PRHEX
operator||
name|SRFL_MORE
block|,
name|SROM5_BFL0
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM5_BFL1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"boardflags"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
operator||
name|SRFL_MORE
block|,
name|SROM8_BFL0
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM8_BFL1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"boardflags2"
block|,
literal|0x00000010
block|,
name|SRFL_PRHEX
operator||
name|SRFL_MORE
block|,
name|SROM4_BFL2
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM4_BFL3
block|,
literal|0xffff
block|}
block|,
block|{
literal|"boardflags2"
block|,
literal|0x000000e0
block|,
name|SRFL_PRHEX
operator||
name|SRFL_MORE
block|,
name|SROM5_BFL2
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM5_BFL3
block|,
literal|0xffff
block|}
block|,
block|{
literal|"boardflags2"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
operator||
name|SRFL_MORE
block|,
name|SROM8_BFL2
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM8_BFL3
block|,
literal|0xffff
block|}
block|,
block|{
literal|"boardtype"
block|,
literal|0xfffffffc
block|,
name|SRFL_PRHEX
block|,
name|SROM_SSID
block|,
literal|0xffff
block|}
block|,
block|{
literal|"boardnum"
block|,
literal|0x00000006
block|,
literal|0
block|,
name|SROM_MACLO_IL0
block|,
literal|0xffff
block|}
block|,
block|{
literal|"boardnum"
block|,
literal|0x00000008
block|,
literal|0
block|,
name|SROM3_MACLO
block|,
literal|0xffff
block|}
block|,
block|{
literal|"boardnum"
block|,
literal|0x00000010
block|,
literal|0
block|,
name|SROM4_MACLO
block|,
literal|0xffff
block|}
block|,
block|{
literal|"boardnum"
block|,
literal|0x000000e0
block|,
literal|0
block|,
name|SROM5_MACLO
block|,
literal|0xffff
block|}
block|,
block|{
literal|"boardnum"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_MACLO
block|,
literal|0xffff
block|}
block|,
block|{
literal|"cc"
block|,
literal|0x00000002
block|,
literal|0
block|,
name|SROM_AABREV
block|,
name|SROM_CC_MASK
block|}
block|,
block|{
literal|"regrev"
block|,
literal|0x00000008
block|,
literal|0
block|,
name|SROM_OPO
block|,
literal|0xff00
block|}
block|,
block|{
literal|"regrev"
block|,
literal|0x00000010
block|,
literal|0
block|,
name|SROM4_REGREV
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"regrev"
block|,
literal|0x000000e0
block|,
literal|0
block|,
name|SROM5_REGREV
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"regrev"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_REGREV
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"ledbh0"
block|,
literal|0x0000000e
block|,
name|SRFL_NOFFS
block|,
name|SROM_LEDBH10
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"ledbh1"
block|,
literal|0x0000000e
block|,
name|SRFL_NOFFS
block|,
name|SROM_LEDBH10
block|,
literal|0xff00
block|}
block|,
block|{
literal|"ledbh2"
block|,
literal|0x0000000e
block|,
name|SRFL_NOFFS
block|,
name|SROM_LEDBH32
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"ledbh3"
block|,
literal|0x0000000e
block|,
name|SRFL_NOFFS
block|,
name|SROM_LEDBH32
block|,
literal|0xff00
block|}
block|,
block|{
literal|"ledbh0"
block|,
literal|0x00000010
block|,
name|SRFL_NOFFS
block|,
name|SROM4_LEDBH10
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"ledbh1"
block|,
literal|0x00000010
block|,
name|SRFL_NOFFS
block|,
name|SROM4_LEDBH10
block|,
literal|0xff00
block|}
block|,
block|{
literal|"ledbh2"
block|,
literal|0x00000010
block|,
name|SRFL_NOFFS
block|,
name|SROM4_LEDBH32
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"ledbh3"
block|,
literal|0x00000010
block|,
name|SRFL_NOFFS
block|,
name|SROM4_LEDBH32
block|,
literal|0xff00
block|}
block|,
block|{
literal|"ledbh0"
block|,
literal|0x000000e0
block|,
name|SRFL_NOFFS
block|,
name|SROM5_LEDBH10
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"ledbh1"
block|,
literal|0x000000e0
block|,
name|SRFL_NOFFS
block|,
name|SROM5_LEDBH10
block|,
literal|0xff00
block|}
block|,
block|{
literal|"ledbh2"
block|,
literal|0x000000e0
block|,
name|SRFL_NOFFS
block|,
name|SROM5_LEDBH32
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"ledbh3"
block|,
literal|0x000000e0
block|,
name|SRFL_NOFFS
block|,
name|SROM5_LEDBH32
block|,
literal|0xff00
block|}
block|,
block|{
literal|"ledbh0"
block|,
literal|0xffffff00
block|,
name|SRFL_NOFFS
block|,
name|SROM8_LEDBH10
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"ledbh1"
block|,
literal|0xffffff00
block|,
name|SRFL_NOFFS
block|,
name|SROM8_LEDBH10
block|,
literal|0xff00
block|}
block|,
block|{
literal|"ledbh2"
block|,
literal|0xffffff00
block|,
name|SRFL_NOFFS
block|,
name|SROM8_LEDBH32
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"ledbh3"
block|,
literal|0xffffff00
block|,
name|SRFL_NOFFS
block|,
name|SROM8_LEDBH32
block|,
literal|0xff00
block|}
block|,
block|{
literal|"pa0b0"
block|,
literal|0x0000000e
block|,
name|SRFL_PRHEX
block|,
name|SROM_WL0PAB0
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa0b1"
block|,
literal|0x0000000e
block|,
name|SRFL_PRHEX
block|,
name|SROM_WL0PAB1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa0b2"
block|,
literal|0x0000000e
block|,
name|SRFL_PRHEX
block|,
name|SROM_WL0PAB2
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa0itssit"
block|,
literal|0x0000000e
block|,
literal|0
block|,
name|SROM_ITT
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"pa0maxpwr"
block|,
literal|0x0000000e
block|,
literal|0
block|,
name|SROM_WL10MAXP
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"pa0b0"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
block|,
name|SROM8_W0_PAB0
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa0b1"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
block|,
name|SROM8_W0_PAB1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa0b2"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
block|,
name|SROM8_W0_PAB2
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa0itssit"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_W0_ITTMAXP
block|,
literal|0xff00
block|}
block|,
block|{
literal|"pa0maxpwr"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_W0_ITTMAXP
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"opo"
block|,
literal|0x0000000c
block|,
literal|0
block|,
name|SROM_OPO
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"opo"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_2G_OFDMPO
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"aa2g"
block|,
literal|0x0000000e
block|,
literal|0
block|,
name|SROM_AABREV
block|,
name|SROM_AA0_MASK
block|}
block|,
block|{
literal|"aa2g"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_AA
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"aa2g"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_AA
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"aa5g"
block|,
literal|0x0000000e
block|,
literal|0
block|,
name|SROM_AABREV
block|,
name|SROM_AA1_MASK
block|}
block|,
block|{
literal|"aa5g"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_AA
block|,
literal|0xff00
block|}
block|,
block|{
literal|"aa5g"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_AA
block|,
literal|0xff00
block|}
block|,
block|{
literal|"ag0"
block|,
literal|0x0000000e
block|,
literal|0
block|,
name|SROM_AG10
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"ag1"
block|,
literal|0x0000000e
block|,
literal|0
block|,
name|SROM_AG10
block|,
literal|0xff00
block|}
block|,
block|{
literal|"ag0"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_AG10
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"ag1"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_AG10
block|,
literal|0xff00
block|}
block|,
block|{
literal|"ag2"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_AG32
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"ag3"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_AG32
block|,
literal|0xff00
block|}
block|,
block|{
literal|"ag0"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_AG10
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"ag1"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_AG10
block|,
literal|0xff00
block|}
block|,
block|{
literal|"ag2"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_AG32
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"ag3"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_AG32
block|,
literal|0xff00
block|}
block|,
block|{
literal|"pa1b0"
block|,
literal|0x0000000e
block|,
name|SRFL_PRHEX
block|,
name|SROM_WL1PAB0
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa1b1"
block|,
literal|0x0000000e
block|,
name|SRFL_PRHEX
block|,
name|SROM_WL1PAB1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa1b2"
block|,
literal|0x0000000e
block|,
name|SRFL_PRHEX
block|,
name|SROM_WL1PAB2
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa1lob0"
block|,
literal|0x0000000c
block|,
name|SRFL_PRHEX
block|,
name|SROM_WL1LPAB0
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa1lob1"
block|,
literal|0x0000000c
block|,
name|SRFL_PRHEX
block|,
name|SROM_WL1LPAB1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa1lob2"
block|,
literal|0x0000000c
block|,
name|SRFL_PRHEX
block|,
name|SROM_WL1LPAB2
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa1hib0"
block|,
literal|0x0000000c
block|,
name|SRFL_PRHEX
block|,
name|SROM_WL1HPAB0
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa1hib1"
block|,
literal|0x0000000c
block|,
name|SRFL_PRHEX
block|,
name|SROM_WL1HPAB1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa1hib2"
block|,
literal|0x0000000c
block|,
name|SRFL_PRHEX
block|,
name|SROM_WL1HPAB2
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa1itssit"
block|,
literal|0x0000000e
block|,
literal|0
block|,
name|SROM_ITT
block|,
literal|0xff00
block|}
block|,
block|{
literal|"pa1maxpwr"
block|,
literal|0x0000000e
block|,
literal|0
block|,
name|SROM_WL10MAXP
block|,
literal|0xff00
block|}
block|,
block|{
literal|"pa1lomaxpwr"
block|,
literal|0x0000000c
block|,
literal|0
block|,
name|SROM_WL1LHMAXP
block|,
literal|0xff00
block|}
block|,
block|{
literal|"pa1himaxpwr"
block|,
literal|0x0000000c
block|,
literal|0
block|,
name|SROM_WL1LHMAXP
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"pa1b0"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
block|,
name|SROM8_W1_PAB0
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa1b1"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
block|,
name|SROM8_W1_PAB1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa1b2"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
block|,
name|SROM8_W1_PAB2
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa1lob0"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
block|,
name|SROM8_W1_PAB0_LC
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa1lob1"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
block|,
name|SROM8_W1_PAB1_LC
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa1lob2"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
block|,
name|SROM8_W1_PAB2_LC
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa1hib0"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
block|,
name|SROM8_W1_PAB0_HC
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa1hib1"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
block|,
name|SROM8_W1_PAB1_HC
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa1hib2"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
block|,
name|SROM8_W1_PAB2_HC
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa1itssit"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_W1_ITTMAXP
block|,
literal|0xff00
block|}
block|,
block|{
literal|"pa1maxpwr"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_W1_ITTMAXP
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"pa1lomaxpwr"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_W1_MAXP_LCHC
block|,
literal|0xff00
block|}
block|,
block|{
literal|"pa1himaxpwr"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_W1_MAXP_LCHC
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"bxa2g"
block|,
literal|0x00000008
block|,
literal|0
block|,
name|SROM_BXARSSI2G
block|,
literal|0x1800
block|}
block|,
block|{
literal|"rssisav2g"
block|,
literal|0x00000008
block|,
literal|0
block|,
name|SROM_BXARSSI2G
block|,
literal|0x0700
block|}
block|,
block|{
literal|"rssismc2g"
block|,
literal|0x00000008
block|,
literal|0
block|,
name|SROM_BXARSSI2G
block|,
literal|0x00f0
block|}
block|,
block|{
literal|"rssismf2g"
block|,
literal|0x00000008
block|,
literal|0
block|,
name|SROM_BXARSSI2G
block|,
literal|0x000f
block|}
block|,
block|{
literal|"bxa2g"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_BXARSSI2G
block|,
literal|0x1800
block|}
block|,
block|{
literal|"rssisav2g"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_BXARSSI2G
block|,
literal|0x0700
block|}
block|,
block|{
literal|"rssismc2g"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_BXARSSI2G
block|,
literal|0x00f0
block|}
block|,
block|{
literal|"rssismf2g"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_BXARSSI2G
block|,
literal|0x000f
block|}
block|,
block|{
literal|"bxa5g"
block|,
literal|0x00000008
block|,
literal|0
block|,
name|SROM_BXARSSI5G
block|,
literal|0x1800
block|}
block|,
block|{
literal|"rssisav5g"
block|,
literal|0x00000008
block|,
literal|0
block|,
name|SROM_BXARSSI5G
block|,
literal|0x0700
block|}
block|,
block|{
literal|"rssismc5g"
block|,
literal|0x00000008
block|,
literal|0
block|,
name|SROM_BXARSSI5G
block|,
literal|0x00f0
block|}
block|,
block|{
literal|"rssismf5g"
block|,
literal|0x00000008
block|,
literal|0
block|,
name|SROM_BXARSSI5G
block|,
literal|0x000f
block|}
block|,
block|{
literal|"bxa5g"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_BXARSSI5G
block|,
literal|0x1800
block|}
block|,
block|{
literal|"rssisav5g"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_BXARSSI5G
block|,
literal|0x0700
block|}
block|,
block|{
literal|"rssismc5g"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_BXARSSI5G
block|,
literal|0x00f0
block|}
block|,
block|{
literal|"rssismf5g"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_BXARSSI5G
block|,
literal|0x000f
block|}
block|,
block|{
literal|"tri2g"
block|,
literal|0x00000008
block|,
literal|0
block|,
name|SROM_TRI52G
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"tri5g"
block|,
literal|0x00000008
block|,
literal|0
block|,
name|SROM_TRI52G
block|,
literal|0xff00
block|}
block|,
block|{
literal|"tri5gl"
block|,
literal|0x00000008
block|,
literal|0
block|,
name|SROM_TRI5GHL
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"tri5gh"
block|,
literal|0x00000008
block|,
literal|0
block|,
name|SROM_TRI5GHL
block|,
literal|0xff00
block|}
block|,
block|{
literal|"tri2g"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_TRI52G
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"tri5g"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_TRI52G
block|,
literal|0xff00
block|}
block|,
block|{
literal|"tri5gl"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_TRI5GHL
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"tri5gh"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_TRI5GHL
block|,
literal|0xff00
block|}
block|,
block|{
literal|"rxpo2g"
block|,
literal|0x00000008
block|,
name|SRFL_PRSIGN
block|,
name|SROM_RXPO52G
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"rxpo5g"
block|,
literal|0x00000008
block|,
name|SRFL_PRSIGN
block|,
name|SROM_RXPO52G
block|,
literal|0xff00
block|}
block|,
block|{
literal|"rxpo2g"
block|,
literal|0xffffff00
block|,
name|SRFL_PRSIGN
block|,
name|SROM8_RXPO52G
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"rxpo5g"
block|,
literal|0xffffff00
block|,
name|SRFL_PRSIGN
block|,
name|SROM8_RXPO52G
block|,
literal|0xff00
block|}
block|,
block|{
literal|"txchain"
block|,
literal|0x000000f0
block|,
name|SRFL_NOFFS
block|,
name|SROM4_TXRXC
block|,
name|SROM4_TXCHAIN_MASK
block|}
block|,
block|{
literal|"rxchain"
block|,
literal|0x000000f0
block|,
name|SRFL_NOFFS
block|,
name|SROM4_TXRXC
block|,
name|SROM4_RXCHAIN_MASK
block|}
block|,
block|{
literal|"antswitch"
block|,
literal|0x000000f0
block|,
name|SRFL_NOFFS
block|,
name|SROM4_TXRXC
block|,
name|SROM4_SWITCH_MASK
block|}
block|,
block|{
literal|"txchain"
block|,
literal|0xffffff00
block|,
name|SRFL_NOFFS
block|,
name|SROM8_TXRXC
block|,
name|SROM4_TXCHAIN_MASK
block|}
block|,
block|{
literal|"rxchain"
block|,
literal|0xffffff00
block|,
name|SRFL_NOFFS
block|,
name|SROM8_TXRXC
block|,
name|SROM4_RXCHAIN_MASK
block|}
block|,
block|{
literal|"antswitch"
block|,
literal|0xffffff00
block|,
name|SRFL_NOFFS
block|,
name|SROM8_TXRXC
block|,
name|SROM4_SWITCH_MASK
block|}
block|,
block|{
literal|"tssipos2g"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_FEM2G
block|,
name|SROM8_FEM_TSSIPOS_MASK
block|}
block|,
block|{
literal|"extpagain2g"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_FEM2G
block|,
name|SROM8_FEM_EXTPA_GAIN_MASK
block|}
block|,
block|{
literal|"pdetrange2g"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_FEM2G
block|,
name|SROM8_FEM_PDET_RANGE_MASK
block|}
block|,
block|{
literal|"triso2g"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_FEM2G
block|,
name|SROM8_FEM_TR_ISO_MASK
block|}
block|,
block|{
literal|"antswctl2g"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_FEM2G
block|,
name|SROM8_FEM_ANTSWLUT_MASK
block|}
block|,
block|{
literal|"tssipos5g"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_FEM5G
block|,
name|SROM8_FEM_TSSIPOS_MASK
block|}
block|,
block|{
literal|"extpagain5g"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_FEM5G
block|,
name|SROM8_FEM_EXTPA_GAIN_MASK
block|}
block|,
block|{
literal|"pdetrange5g"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_FEM5G
block|,
name|SROM8_FEM_PDET_RANGE_MASK
block|}
block|,
block|{
literal|"triso5g"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_FEM5G
block|,
name|SROM8_FEM_TR_ISO_MASK
block|}
block|,
block|{
literal|"antswctl5g"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_FEM5G
block|,
name|SROM8_FEM_ANTSWLUT_MASK
block|}
block|,
block|{
literal|"tempthresh"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_THERMAL
block|,
literal|0xff00
block|}
block|,
block|{
literal|"tempoffset"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_THERMAL
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"txpid2ga0"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_TXPID2G
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"txpid2ga1"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_TXPID2G
block|,
literal|0xff00
block|}
block|,
block|{
literal|"txpid2ga2"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_TXPID2G
operator|+
literal|1
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"txpid2ga3"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_TXPID2G
operator|+
literal|1
block|,
literal|0xff00
block|}
block|,
block|{
literal|"txpid5ga0"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_TXPID5G
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"txpid5ga1"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_TXPID5G
block|,
literal|0xff00
block|}
block|,
block|{
literal|"txpid5ga2"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_TXPID5G
operator|+
literal|1
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"txpid5ga3"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_TXPID5G
operator|+
literal|1
block|,
literal|0xff00
block|}
block|,
block|{
literal|"txpid5gla0"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_TXPID5GL
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"txpid5gla1"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_TXPID5GL
block|,
literal|0xff00
block|}
block|,
block|{
literal|"txpid5gla2"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_TXPID5GL
operator|+
literal|1
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"txpid5gla3"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_TXPID5GL
operator|+
literal|1
block|,
literal|0xff00
block|}
block|,
block|{
literal|"txpid5gha0"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_TXPID5GH
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"txpid5gha1"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_TXPID5GH
block|,
literal|0xff00
block|}
block|,
block|{
literal|"txpid5gha2"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_TXPID5GH
operator|+
literal|1
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"txpid5gha3"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_TXPID5GH
operator|+
literal|1
block|,
literal|0xff00
block|}
block|,
block|{
literal|"ccode"
block|,
literal|0x0000000f
block|,
name|SRFL_CCODE
block|,
name|SROM_CCODE
block|,
literal|0xffff
block|}
block|,
block|{
literal|"ccode"
block|,
literal|0x00000010
block|,
name|SRFL_CCODE
block|,
name|SROM4_CCODE
block|,
literal|0xffff
block|}
block|,
block|{
literal|"ccode"
block|,
literal|0x000000e0
block|,
name|SRFL_CCODE
block|,
name|SROM5_CCODE
block|,
literal|0xffff
block|}
block|,
block|{
literal|"ccode"
block|,
literal|0xffffff00
block|,
name|SRFL_CCODE
block|,
name|SROM8_CCODE
block|,
literal|0xffff
block|}
block|,
block|{
literal|"macaddr"
block|,
literal|0xffffff00
block|,
name|SRFL_ETHADDR
block|,
name|SROM8_MACHI
block|,
literal|0xffff
block|}
block|,
block|{
literal|"macaddr"
block|,
literal|0x000000e0
block|,
name|SRFL_ETHADDR
block|,
name|SROM5_MACHI
block|,
literal|0xffff
block|}
block|,
block|{
literal|"macaddr"
block|,
literal|0x00000010
block|,
name|SRFL_ETHADDR
block|,
name|SROM4_MACHI
block|,
literal|0xffff
block|}
block|,
block|{
literal|"macaddr"
block|,
literal|0x00000008
block|,
name|SRFL_ETHADDR
block|,
name|SROM3_MACHI
block|,
literal|0xffff
block|}
block|,
block|{
literal|"il0macaddr"
block|,
literal|0x00000007
block|,
name|SRFL_ETHADDR
block|,
name|SROM_MACHI_IL0
block|,
literal|0xffff
block|}
block|,
block|{
literal|"et1macaddr"
block|,
literal|0x00000007
block|,
name|SRFL_ETHADDR
block|,
name|SROM_MACHI_ET1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"leddc"
block|,
literal|0xffffff00
block|,
name|SRFL_NOFFS
operator||
name|SRFL_LEDDC
block|,
name|SROM8_LEDDC
block|,
literal|0xffff
block|}
block|,
block|{
literal|"leddc"
block|,
literal|0x000000e0
block|,
name|SRFL_NOFFS
operator||
name|SRFL_LEDDC
block|,
name|SROM5_LEDDC
block|,
literal|0xffff
block|}
block|,
block|{
literal|"leddc"
block|,
literal|0x00000010
block|,
name|SRFL_NOFFS
operator||
name|SRFL_LEDDC
block|,
name|SROM4_LEDDC
block|,
literal|0xffff
block|}
block|,
block|{
literal|"leddc"
block|,
literal|0x00000008
block|,
name|SRFL_NOFFS
operator||
name|SRFL_LEDDC
block|,
name|SROM3_LEDDC
block|,
literal|0xffff
block|}
block|,
block|{
literal|"rawtempsense"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
block|,
name|SROM8_MPWR_RAWTS
block|,
literal|0x01ff
block|}
block|,
block|{
literal|"measpower"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
block|,
name|SROM8_MPWR_RAWTS
block|,
literal|0xfe00
block|}
block|,
block|{
literal|"tempsense_slope"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
block|,
name|SROM8_TS_SLP_OPT_CORRX
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"tempcorrx"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
block|,
name|SROM8_TS_SLP_OPT_CORRX
block|,
literal|0xfc00
block|}
block|,
block|{
literal|"tempsense_option"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
block|,
name|SROM8_TS_SLP_OPT_CORRX
block|,
literal|0x0300
block|}
block|,
block|{
literal|"freqoffset_corr"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
block|,
name|SROM8_FOC_HWIQ_IQSWP
block|,
literal|0x000f
block|}
block|,
block|{
literal|"iqcal_swp_dis"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
block|,
name|SROM8_FOC_HWIQ_IQSWP
block|,
literal|0x0010
block|}
block|,
block|{
literal|"hw_iqcal_en"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
block|,
name|SROM8_FOC_HWIQ_IQSWP
block|,
literal|0x0020
block|}
block|,
block|{
literal|"phycal_tempdelta"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_PHYCAL_TEMPDELTA
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"cck2gpo"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_2G_CCKPO
block|,
literal|0xffff
block|}
block|,
block|{
literal|"cck2gpo"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_2G_CCKPO
block|,
literal|0xffff
block|}
block|,
block|{
literal|"ofdm2gpo"
block|,
literal|0x000000f0
block|,
name|SRFL_MORE
block|,
name|SROM4_2G_OFDMPO
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM4_2G_OFDMPO
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"ofdm5gpo"
block|,
literal|0x000000f0
block|,
name|SRFL_MORE
block|,
name|SROM4_5G_OFDMPO
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM4_5G_OFDMPO
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"ofdm5glpo"
block|,
literal|0x000000f0
block|,
name|SRFL_MORE
block|,
name|SROM4_5GL_OFDMPO
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM4_5GL_OFDMPO
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"ofdm5ghpo"
block|,
literal|0x000000f0
block|,
name|SRFL_MORE
block|,
name|SROM4_5GH_OFDMPO
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM4_5GH_OFDMPO
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"ofdm2gpo"
block|,
literal|0x00000100
block|,
name|SRFL_MORE
block|,
name|SROM8_2G_OFDMPO
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM8_2G_OFDMPO
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"ofdm5gpo"
block|,
literal|0x00000100
block|,
name|SRFL_MORE
block|,
name|SROM8_5G_OFDMPO
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM8_5G_OFDMPO
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"ofdm5glpo"
block|,
literal|0x00000100
block|,
name|SRFL_MORE
block|,
name|SROM8_5GL_OFDMPO
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM8_5GL_OFDMPO
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"ofdm5ghpo"
block|,
literal|0x00000100
block|,
name|SRFL_MORE
block|,
name|SROM8_5GH_OFDMPO
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM8_5GH_OFDMPO
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs2gpo0"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_2G_MCSPO
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs2gpo1"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_2G_MCSPO
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs2gpo2"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_2G_MCSPO
operator|+
literal|2
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs2gpo3"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_2G_MCSPO
operator|+
literal|3
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs2gpo4"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_2G_MCSPO
operator|+
literal|4
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs2gpo5"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_2G_MCSPO
operator|+
literal|5
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs2gpo6"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_2G_MCSPO
operator|+
literal|6
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs2gpo7"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_2G_MCSPO
operator|+
literal|7
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5gpo0"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_5G_MCSPO
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5gpo1"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_5G_MCSPO
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5gpo2"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_5G_MCSPO
operator|+
literal|2
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5gpo3"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_5G_MCSPO
operator|+
literal|3
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5gpo4"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_5G_MCSPO
operator|+
literal|4
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5gpo5"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_5G_MCSPO
operator|+
literal|5
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5gpo6"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_5G_MCSPO
operator|+
literal|6
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5gpo7"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_5G_MCSPO
operator|+
literal|7
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5glpo0"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_5GL_MCSPO
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5glpo1"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_5GL_MCSPO
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5glpo2"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_5GL_MCSPO
operator|+
literal|2
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5glpo3"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_5GL_MCSPO
operator|+
literal|3
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5glpo4"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_5GL_MCSPO
operator|+
literal|4
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5glpo5"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_5GL_MCSPO
operator|+
literal|5
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5glpo6"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_5GL_MCSPO
operator|+
literal|6
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5glpo7"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_5GL_MCSPO
operator|+
literal|7
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5ghpo0"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_5GH_MCSPO
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5ghpo1"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_5GH_MCSPO
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5ghpo2"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_5GH_MCSPO
operator|+
literal|2
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5ghpo3"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_5GH_MCSPO
operator|+
literal|3
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5ghpo4"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_5GH_MCSPO
operator|+
literal|4
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5ghpo5"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_5GH_MCSPO
operator|+
literal|5
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5ghpo6"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_5GH_MCSPO
operator|+
literal|6
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5ghpo7"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_5GH_MCSPO
operator|+
literal|7
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs2gpo0"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_2G_MCSPO
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs2gpo1"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_2G_MCSPO
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs2gpo2"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_2G_MCSPO
operator|+
literal|2
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs2gpo3"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_2G_MCSPO
operator|+
literal|3
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs2gpo4"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_2G_MCSPO
operator|+
literal|4
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs2gpo5"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_2G_MCSPO
operator|+
literal|5
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs2gpo6"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_2G_MCSPO
operator|+
literal|6
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs2gpo7"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_2G_MCSPO
operator|+
literal|7
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5gpo0"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_5G_MCSPO
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5gpo1"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_5G_MCSPO
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5gpo2"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_5G_MCSPO
operator|+
literal|2
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5gpo3"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_5G_MCSPO
operator|+
literal|3
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5gpo4"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_5G_MCSPO
operator|+
literal|4
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5gpo5"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_5G_MCSPO
operator|+
literal|5
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5gpo6"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_5G_MCSPO
operator|+
literal|6
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5gpo7"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_5G_MCSPO
operator|+
literal|7
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5glpo0"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_5GL_MCSPO
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5glpo1"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_5GL_MCSPO
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5glpo2"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_5GL_MCSPO
operator|+
literal|2
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5glpo3"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_5GL_MCSPO
operator|+
literal|3
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5glpo4"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_5GL_MCSPO
operator|+
literal|4
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5glpo5"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_5GL_MCSPO
operator|+
literal|5
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5glpo6"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_5GL_MCSPO
operator|+
literal|6
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5glpo7"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_5GL_MCSPO
operator|+
literal|7
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5ghpo0"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_5GH_MCSPO
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5ghpo1"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_5GH_MCSPO
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5ghpo2"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_5GH_MCSPO
operator|+
literal|2
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5ghpo3"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_5GH_MCSPO
operator|+
literal|3
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5ghpo4"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_5GH_MCSPO
operator|+
literal|4
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5ghpo5"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_5GH_MCSPO
operator|+
literal|5
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5ghpo6"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_5GH_MCSPO
operator|+
literal|6
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs5ghpo7"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_5GH_MCSPO
operator|+
literal|7
block|,
literal|0xffff
block|}
block|,
block|{
literal|"cddpo"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_CDDPO
block|,
literal|0xffff
block|}
block|,
block|{
literal|"stbcpo"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_STBCPO
block|,
literal|0xffff
block|}
block|,
block|{
literal|"bw40po"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_BW40PO
block|,
literal|0xffff
block|}
block|,
block|{
literal|"bwduppo"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_BWDUPPO
block|,
literal|0xffff
block|}
block|,
block|{
literal|"cddpo"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_CDDPO
block|,
literal|0xffff
block|}
block|,
block|{
literal|"stbcpo"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_STBCPO
block|,
literal|0xffff
block|}
block|,
block|{
literal|"bw40po"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_BW40PO
block|,
literal|0xffff
block|}
block|,
block|{
literal|"bwduppo"
block|,
literal|0x00000100
block|,
literal|0
block|,
name|SROM8_BWDUPPO
block|,
literal|0xffff
block|}
block|,
comment|/* power per rate from sromrev 9 */
block|{
literal|"cckbw202gpo"
block|,
literal|0xfffffe00
block|,
literal|0
block|,
name|SROM9_2GPO_CCKBW20
block|,
literal|0xffff
block|}
block|,
block|{
literal|"cckbw20ul2gpo"
block|,
literal|0xfffffe00
block|,
literal|0
block|,
name|SROM9_2GPO_CCKBW20UL
block|,
literal|0xffff
block|}
block|,
block|{
literal|"legofdmbw202gpo"
block|,
literal|0xfffffe00
block|,
name|SRFL_MORE
block|,
name|SROM9_2GPO_LOFDMBW20
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM9_2GPO_LOFDMBW20
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"legofdmbw20ul2gpo"
block|,
literal|0xfffffe00
block|,
name|SRFL_MORE
block|,
name|SROM9_2GPO_LOFDMBW20UL
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM9_2GPO_LOFDMBW20UL
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"legofdmbw205glpo"
block|,
literal|0xfffffe00
block|,
name|SRFL_MORE
block|,
name|SROM9_5GLPO_LOFDMBW20
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM9_5GLPO_LOFDMBW20
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"legofdmbw20ul5glpo"
block|,
literal|0xfffffe00
block|,
name|SRFL_MORE
block|,
name|SROM9_5GLPO_LOFDMBW20UL
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM9_5GLPO_LOFDMBW20UL
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"legofdmbw205gmpo"
block|,
literal|0xfffffe00
block|,
name|SRFL_MORE
block|,
name|SROM9_5GMPO_LOFDMBW20
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM9_5GMPO_LOFDMBW20
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"legofdmbw20ul5gmpo"
block|,
literal|0xfffffe00
block|,
name|SRFL_MORE
block|,
name|SROM9_5GMPO_LOFDMBW20UL
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM9_5GMPO_LOFDMBW20UL
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"legofdmbw205ghpo"
block|,
literal|0xfffffe00
block|,
name|SRFL_MORE
block|,
name|SROM9_5GHPO_LOFDMBW20
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM9_5GHPO_LOFDMBW20
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"legofdmbw20ul5ghpo"
block|,
literal|0xfffffe00
block|,
name|SRFL_MORE
block|,
name|SROM9_5GHPO_LOFDMBW20UL
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM9_5GHPO_LOFDMBW20UL
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcsbw202gpo"
block|,
literal|0xfffffe00
block|,
name|SRFL_MORE
block|,
name|SROM9_2GPO_MCSBW20
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM9_2GPO_MCSBW20
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcsbw20ul2gpo"
block|,
literal|0xfffffe00
block|,
name|SRFL_MORE
block|,
name|SROM9_2GPO_MCSBW20UL
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM9_2GPO_MCSBW20UL
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcsbw402gpo"
block|,
literal|0xfffffe00
block|,
name|SRFL_MORE
block|,
name|SROM9_2GPO_MCSBW40
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM9_2GPO_MCSBW40
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcsbw205glpo"
block|,
literal|0xfffffe00
block|,
name|SRFL_MORE
block|,
name|SROM9_5GLPO_MCSBW20
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM9_5GLPO_MCSBW20
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcsbw20ul5glpo"
block|,
literal|0xfffffe00
block|,
name|SRFL_MORE
block|,
name|SROM9_5GLPO_MCSBW20UL
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM9_5GLPO_MCSBW20UL
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcsbw405glpo"
block|,
literal|0xfffffe00
block|,
name|SRFL_MORE
block|,
name|SROM9_5GLPO_MCSBW40
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM9_5GLPO_MCSBW40
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcsbw205gmpo"
block|,
literal|0xfffffe00
block|,
name|SRFL_MORE
block|,
name|SROM9_5GMPO_MCSBW20
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM9_5GMPO_MCSBW20
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcsbw20ul5gmpo"
block|,
literal|0xfffffe00
block|,
name|SRFL_MORE
block|,
name|SROM9_5GMPO_MCSBW20UL
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM9_5GMPO_MCSBW20UL
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcsbw405gmpo"
block|,
literal|0xfffffe00
block|,
name|SRFL_MORE
block|,
name|SROM9_5GMPO_MCSBW40
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM9_5GMPO_MCSBW40
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcsbw205ghpo"
block|,
literal|0xfffffe00
block|,
name|SRFL_MORE
block|,
name|SROM9_5GHPO_MCSBW20
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM9_5GHPO_MCSBW20
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcsbw20ul5ghpo"
block|,
literal|0xfffffe00
block|,
name|SRFL_MORE
block|,
name|SROM9_5GHPO_MCSBW20UL
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM9_5GHPO_MCSBW20UL
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcsbw405ghpo"
block|,
literal|0xfffffe00
block|,
name|SRFL_MORE
block|,
name|SROM9_5GHPO_MCSBW40
block|,
literal|0xffff
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
literal|0
block|,
name|SROM9_5GHPO_MCSBW40
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"mcs32po"
block|,
literal|0xfffffe00
block|,
literal|0
block|,
name|SROM9_PO_MCS32
block|,
literal|0xffff
block|}
block|,
block|{
literal|"legofdm40duppo"
block|,
literal|0xfffffe00
block|,
literal|0
block|,
name|SROM9_PO_LOFDM40DUP
block|,
literal|0xffff
block|}
block|,
block|{
name|NULL
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|sromvar_t
name|perpath_pci_sromvars
index|[]
init|=
block|{
block|{
literal|"maxp2ga"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_2G_ITT_MAXP
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"itt2ga"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_2G_ITT_MAXP
block|,
literal|0xff00
block|}
block|,
block|{
literal|"itt5ga"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_5G_ITT_MAXP
block|,
literal|0xff00
block|}
block|,
block|{
literal|"pa2gw0a"
block|,
literal|0x000000f0
block|,
name|SRFL_PRHEX
block|,
name|SROM4_2G_PA
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa2gw1a"
block|,
literal|0x000000f0
block|,
name|SRFL_PRHEX
block|,
name|SROM4_2G_PA
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa2gw2a"
block|,
literal|0x000000f0
block|,
name|SRFL_PRHEX
block|,
name|SROM4_2G_PA
operator|+
literal|2
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa2gw3a"
block|,
literal|0x000000f0
block|,
name|SRFL_PRHEX
block|,
name|SROM4_2G_PA
operator|+
literal|3
block|,
literal|0xffff
block|}
block|,
block|{
literal|"maxp5ga"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_5G_ITT_MAXP
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"maxp5gha"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_5GLH_MAXP
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"maxp5gla"
block|,
literal|0x000000f0
block|,
literal|0
block|,
name|SROM4_5GLH_MAXP
block|,
literal|0xff00
block|}
block|,
block|{
literal|"pa5gw0a"
block|,
literal|0x000000f0
block|,
name|SRFL_PRHEX
block|,
name|SROM4_5G_PA
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa5gw1a"
block|,
literal|0x000000f0
block|,
name|SRFL_PRHEX
block|,
name|SROM4_5G_PA
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa5gw2a"
block|,
literal|0x000000f0
block|,
name|SRFL_PRHEX
block|,
name|SROM4_5G_PA
operator|+
literal|2
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa5gw3a"
block|,
literal|0x000000f0
block|,
name|SRFL_PRHEX
block|,
name|SROM4_5G_PA
operator|+
literal|3
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa5glw0a"
block|,
literal|0x000000f0
block|,
name|SRFL_PRHEX
block|,
name|SROM4_5GL_PA
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa5glw1a"
block|,
literal|0x000000f0
block|,
name|SRFL_PRHEX
block|,
name|SROM4_5GL_PA
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa5glw2a"
block|,
literal|0x000000f0
block|,
name|SRFL_PRHEX
block|,
name|SROM4_5GL_PA
operator|+
literal|2
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa5glw3a"
block|,
literal|0x000000f0
block|,
name|SRFL_PRHEX
block|,
name|SROM4_5GL_PA
operator|+
literal|3
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa5ghw0a"
block|,
literal|0x000000f0
block|,
name|SRFL_PRHEX
block|,
name|SROM4_5GH_PA
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa5ghw1a"
block|,
literal|0x000000f0
block|,
name|SRFL_PRHEX
block|,
name|SROM4_5GH_PA
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa5ghw2a"
block|,
literal|0x000000f0
block|,
name|SRFL_PRHEX
block|,
name|SROM4_5GH_PA
operator|+
literal|2
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa5ghw3a"
block|,
literal|0x000000f0
block|,
name|SRFL_PRHEX
block|,
name|SROM4_5GH_PA
operator|+
literal|3
block|,
literal|0xffff
block|}
block|,
block|{
literal|"maxp2ga"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_2G_ITT_MAXP
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"itt2ga"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_2G_ITT_MAXP
block|,
literal|0xff00
block|}
block|,
block|{
literal|"itt5ga"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_5G_ITT_MAXP
block|,
literal|0xff00
block|}
block|,
block|{
literal|"pa2gw0a"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
block|,
name|SROM8_2G_PA
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa2gw1a"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
block|,
name|SROM8_2G_PA
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa2gw2a"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
block|,
name|SROM8_2G_PA
operator|+
literal|2
block|,
literal|0xffff
block|}
block|,
block|{
literal|"maxp5ga"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_5G_ITT_MAXP
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"maxp5gha"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_5GLH_MAXP
block|,
literal|0x00ff
block|}
block|,
block|{
literal|"maxp5gla"
block|,
literal|0xffffff00
block|,
literal|0
block|,
name|SROM8_5GLH_MAXP
block|,
literal|0xff00
block|}
block|,
block|{
literal|"pa5gw0a"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
block|,
name|SROM8_5G_PA
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa5gw1a"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
block|,
name|SROM8_5G_PA
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa5gw2a"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
block|,
name|SROM8_5G_PA
operator|+
literal|2
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa5glw0a"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
block|,
name|SROM8_5GL_PA
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa5glw1a"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
block|,
name|SROM8_5GL_PA
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa5glw2a"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
block|,
name|SROM8_5GL_PA
operator|+
literal|2
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa5ghw0a"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
block|,
name|SROM8_5GH_PA
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa5ghw1a"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
block|,
name|SROM8_5GH_PA
operator|+
literal|1
block|,
literal|0xffff
block|}
block|,
block|{
literal|"pa5ghw2a"
block|,
literal|0xffffff00
block|,
name|SRFL_PRHEX
block|,
name|SROM8_5GH_PA
operator|+
literal|2
block|,
literal|0xffff
block|}
block|,
block|{
name|NULL
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_if
if|#
directive|if
operator|!
operator|(
name|defined
argument_list|(
name|PHY_TYPE_N
argument_list|)
operator|&&
name|defined
argument_list|(
name|PHY_TYPE_LP
argument_list|)
operator|)
end_if

begin_define
define|#
directive|define
name|PHY_TYPE_N
value|4
end_define

begin_comment
comment|/* N-Phy value */
end_comment

begin_define
define|#
directive|define
name|PHY_TYPE_LP
value|5
end_define

begin_comment
comment|/* LP-Phy value */
end_comment

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* !(defined(PHY_TYPE_N)&& defined(PHY_TYPE_LP)) */
end_comment

begin_if
if|#
directive|if
operator|!
name|defined
argument_list|(
name|PHY_TYPE_NULL
argument_list|)
end_if

begin_define
define|#
directive|define
name|PHY_TYPE_NULL
value|0xf
end_define

begin_comment
comment|/* Invalid Phy value */
end_comment

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* !defined(PHY_TYPE_NULL) */
end_comment

begin_typedef
typedef|typedef
struct|struct
block|{
name|u16
name|phy_type
decl_stmt|;
name|u16
name|bandrange
decl_stmt|;
name|u16
name|chain
decl_stmt|;
specifier|const
name|char
modifier|*
name|vars
decl_stmt|;
block|}
name|pavars_t
typedef|;
end_typedef

begin_decl_stmt
specifier|static
specifier|const
name|pavars_t
name|pavars
index|[]
init|=
block|{
comment|/* NPHY */
block|{
name|PHY_TYPE_N
block|,
name|WL_CHAN_FREQ_RANGE_2G
block|,
literal|0
block|,
literal|"pa2gw0a0 pa2gw1a0 pa2gw2a0"
block|}
block|,
block|{
name|PHY_TYPE_N
block|,
name|WL_CHAN_FREQ_RANGE_2G
block|,
literal|1
block|,
literal|"pa2gw0a1 pa2gw1a1 pa2gw2a1"
block|}
block|,
block|{
name|PHY_TYPE_N
block|,
name|WL_CHAN_FREQ_RANGE_5GL
block|,
literal|0
block|,
literal|"pa5glw0a0 pa5glw1a0 pa5glw2a0"
block|}
block|,
block|{
name|PHY_TYPE_N
block|,
name|WL_CHAN_FREQ_RANGE_5GL
block|,
literal|1
block|,
literal|"pa5glw0a1 pa5glw1a1 pa5glw2a1"
block|}
block|,
block|{
name|PHY_TYPE_N
block|,
name|WL_CHAN_FREQ_RANGE_5GM
block|,
literal|0
block|,
literal|"pa5gw0a0 pa5gw1a0 pa5gw2a0"
block|}
block|,
block|{
name|PHY_TYPE_N
block|,
name|WL_CHAN_FREQ_RANGE_5GM
block|,
literal|1
block|,
literal|"pa5gw0a1 pa5gw1a1 pa5gw2a1"
block|}
block|,
block|{
name|PHY_TYPE_N
block|,
name|WL_CHAN_FREQ_RANGE_5GH
block|,
literal|0
block|,
literal|"pa5ghw0a0 pa5ghw1a0 pa5ghw2a0"
block|}
block|,
block|{
name|PHY_TYPE_N
block|,
name|WL_CHAN_FREQ_RANGE_5GH
block|,
literal|1
block|,
literal|"pa5ghw0a1 pa5ghw1a1 pa5ghw2a1"
block|}
block|,
comment|/* LPPHY */
block|{
name|PHY_TYPE_LP
block|,
name|WL_CHAN_FREQ_RANGE_2G
block|,
literal|0
block|,
literal|"pa0b0 pa0b1 pa0b2"
block|}
block|,
block|{
name|PHY_TYPE_LP
block|,
name|WL_CHAN_FREQ_RANGE_5GL
block|,
literal|0
block|,
literal|"pa1lob0 pa1lob1 pa1lob2"
block|}
block|,
block|{
name|PHY_TYPE_LP
block|,
name|WL_CHAN_FREQ_RANGE_5GM
block|,
literal|0
block|,
literal|"pa1b0 pa1b1 pa1b2"
block|}
block|,
block|{
name|PHY_TYPE_LP
block|,
name|WL_CHAN_FREQ_RANGE_5GH
block|,
literal|0
block|,
literal|"pa1hib0 pa1hib1 pa1hib2"
block|}
block|,
block|{
name|PHY_TYPE_NULL
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_typedef
typedef|typedef
struct|struct
block|{
name|u16
name|phy_type
decl_stmt|;
name|u16
name|bandrange
decl_stmt|;
specifier|const
name|char
modifier|*
name|vars
decl_stmt|;
block|}
name|povars_t
typedef|;
end_typedef

begin_decl_stmt
specifier|static
specifier|const
name|povars_t
name|povars
index|[]
init|=
block|{
comment|/* NPHY */
block|{
name|PHY_TYPE_N
block|,
name|WL_CHAN_FREQ_RANGE_2G
block|,
literal|"mcs2gpo0 mcs2gpo1 mcs2gpo2 mcs2gpo3 "
literal|"mcs2gpo4 mcs2gpo5 mcs2gpo6 mcs2gpo7"
block|}
block|,
block|{
name|PHY_TYPE_N
block|,
name|WL_CHAN_FREQ_RANGE_5GL
block|,
literal|"mcs5glpo0 mcs5glpo1 mcs5glpo2 mcs5glpo3 "
literal|"mcs5glpo4 mcs5glpo5 mcs5glpo6 mcs5glpo7"
block|}
block|,
block|{
name|PHY_TYPE_N
block|,
name|WL_CHAN_FREQ_RANGE_5GM
block|,
literal|"mcs5gpo0 mcs5gpo1 mcs5gpo2 mcs5gpo3 "
literal|"mcs5gpo4 mcs5gpo5 mcs5gpo6 mcs5gpo7"
block|}
block|,
block|{
name|PHY_TYPE_N
block|,
name|WL_CHAN_FREQ_RANGE_5GH
block|,
literal|"mcs5ghpo0 mcs5ghpo1 mcs5ghpo2 mcs5ghpo3 "
literal|"mcs5ghpo4 mcs5ghpo5 mcs5ghpo6 mcs5ghpo7"
block|}
block|,
block|{
name|PHY_TYPE_NULL
block|,
literal|0
block|,
literal|""
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_typedef
typedef|typedef
struct|struct
block|{
name|u8
name|tag
decl_stmt|;
comment|/* Broadcom subtag name */
name|u8
name|len
decl_stmt|;
comment|/* Length field of the tuple, note that it includes the 			 * subtag name (1 byte): 1 + tuple content length 			 */
specifier|const
name|char
modifier|*
name|params
decl_stmt|;
block|}
name|cis_tuple_t
typedef|;
end_typedef

begin_define
define|#
directive|define
name|OTP_RAW
value|(0xff - 1)
end_define

begin_comment
comment|/* Reserved tuple number for wrvar Raw input */
end_comment

begin_define
define|#
directive|define
name|OTP_VERS_1
value|(0xff - 2)
end_define

begin_comment
comment|/* CISTPL_VERS_1 */
end_comment

begin_define
define|#
directive|define
name|OTP_MANFID
value|(0xff - 3)
end_define

begin_comment
comment|/* CISTPL_MANFID */
end_comment

begin_define
define|#
directive|define
name|OTP_RAW1
value|(0xff - 4)
end_define

begin_comment
comment|/* Like RAW, but comes first */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|cis_tuple_t
name|cis_hnbuvars
index|[]
init|=
block|{
block|{
name|OTP_RAW1
block|,
literal|0
block|,
literal|""
block|}
block|,
comment|/* special case */
block|{
name|OTP_VERS_1
block|,
literal|0
block|,
literal|"smanf sproductname"
block|}
block|,
comment|/* special case (non BRCM tuple) */
block|{
name|OTP_MANFID
block|,
literal|4
block|,
literal|"2manfid 2prodid"
block|}
block|,
comment|/* special case (non BRCM tuple) */
block|{
name|HNBU_SROMREV
block|,
literal|2
block|,
literal|"1sromrev"
block|}
block|,
comment|/* NOTE: subdevid is also written to boardtype. 	 *       Need to write HNBU_BOARDTYPE to change it if it is different. 	 */
block|{
name|HNBU_CHIPID
block|,
literal|11
block|,
literal|"2vendid 2devid 2chiprev 2subvendid 2subdevid"
block|}
block|,
block|{
name|HNBU_BOARDREV
block|,
literal|3
block|,
literal|"2boardrev"
block|}
block|,
block|{
name|HNBU_PAPARMS
block|,
literal|10
block|,
literal|"2pa0b0 2pa0b1 2pa0b2 1pa0itssit 1pa0maxpwr 1opo"
block|}
block|,
block|{
name|HNBU_AA
block|,
literal|3
block|,
literal|"1aa2g 1aa5g"
block|}
block|,
block|{
name|HNBU_AA
block|,
literal|3
block|,
literal|"1aa0 1aa1"
block|}
block|,
comment|/* backward compatibility */
block|{
name|HNBU_AG
block|,
literal|5
block|,
literal|"1ag0 1ag1 1ag2 1ag3"
block|}
block|,
block|{
name|HNBU_BOARDFLAGS
block|,
literal|9
block|,
literal|"4boardflags 4boardflags2"
block|}
block|,
block|{
name|HNBU_LEDS
block|,
literal|5
block|,
literal|"1ledbh0 1ledbh1 1ledbh2 1ledbh3"
block|}
block|,
block|{
name|HNBU_CCODE
block|,
literal|4
block|,
literal|"2ccode 1cctl"
block|}
block|,
block|{
name|HNBU_CCKPO
block|,
literal|3
block|,
literal|"2cckpo"
block|}
block|,
block|{
name|HNBU_OFDMPO
block|,
literal|5
block|,
literal|"4ofdmpo"
block|}
block|,
block|{
name|HNBU_RDLID
block|,
literal|3
block|,
literal|"2rdlid"
block|}
block|,
block|{
name|HNBU_RSSISMBXA2G
block|,
literal|3
block|,
literal|"0rssismf2g 0rssismc2g 0rssisav2g 0bxa2g"
block|}
block|,
comment|/* special case */
block|{
name|HNBU_RSSISMBXA5G
block|,
literal|3
block|,
literal|"0rssismf5g 0rssismc5g 0rssisav5g 0bxa5g"
block|}
block|,
comment|/* special case */
block|{
name|HNBU_XTALFREQ
block|,
literal|5
block|,
literal|"4xtalfreq"
block|}
block|,
block|{
name|HNBU_TRI2G
block|,
literal|2
block|,
literal|"1tri2g"
block|}
block|,
block|{
name|HNBU_TRI5G
block|,
literal|4
block|,
literal|"1tri5gl 1tri5g 1tri5gh"
block|}
block|,
block|{
name|HNBU_RXPO2G
block|,
literal|2
block|,
literal|"1rxpo2g"
block|}
block|,
block|{
name|HNBU_RXPO5G
block|,
literal|2
block|,
literal|"1rxpo5g"
block|}
block|,
block|{
name|HNBU_BOARDNUM
block|,
literal|3
block|,
literal|"2boardnum"
block|}
block|,
block|{
name|HNBU_MACADDR
block|,
literal|7
block|,
literal|"6macaddr"
block|}
block|,
comment|/* special case */
block|{
name|HNBU_RDLSN
block|,
literal|3
block|,
literal|"2rdlsn"
block|}
block|,
block|{
name|HNBU_BOARDTYPE
block|,
literal|3
block|,
literal|"2boardtype"
block|}
block|,
block|{
name|HNBU_LEDDC
block|,
literal|3
block|,
literal|"2leddc"
block|}
block|,
block|{
name|HNBU_RDLRNDIS
block|,
literal|2
block|,
literal|"1rdlndis"
block|}
block|,
block|{
name|HNBU_CHAINSWITCH
block|,
literal|5
block|,
literal|"1txchain 1rxchain 2antswitch"
block|}
block|,
block|{
name|HNBU_REGREV
block|,
literal|2
block|,
literal|"1regrev"
block|}
block|,
block|{
name|HNBU_FEM
block|,
literal|5
block|,
literal|"0antswctl2g, 0triso2g, 0pdetrange2g, 0extpagain2g, 0tssipos2g"
literal|"0antswctl5g, 0triso5g, 0pdetrange5g, 0extpagain5g, 0tssipos5g"
block|}
block|,
comment|/* special case */
block|{
name|HNBU_PAPARMS_C0
block|,
literal|31
block|,
literal|"1maxp2ga0 1itt2ga0 2pa2gw0a0 2pa2gw1a0 "
literal|"2pa2gw2a0 1maxp5ga0 1itt5ga0 1maxp5gha0 1maxp5gla0 2pa5gw0a0 "
literal|"2pa5gw1a0 2pa5gw2a0 2pa5glw0a0 2pa5glw1a0 2pa5glw2a0 2pa5ghw0a0 "
literal|"2pa5ghw1a0 2pa5ghw2a0"
block|}
block|,
block|{
name|HNBU_PAPARMS_C1
block|,
literal|31
block|,
literal|"1maxp2ga1 1itt2ga1 2pa2gw0a1 2pa2gw1a1 "
literal|"2pa2gw2a1 1maxp5ga1 1itt5ga1 1maxp5gha1 1maxp5gla1 2pa5gw0a1 "
literal|"2pa5gw1a1 2pa5gw2a1 2pa5glw0a1 2pa5glw1a1 2pa5glw2a1 2pa5ghw0a1 "
literal|"2pa5ghw1a1 2pa5ghw2a1"
block|}
block|,
block|{
name|HNBU_PO_CCKOFDM
block|,
literal|19
block|,
literal|"2cck2gpo 4ofdm2gpo 4ofdm5gpo 4ofdm5glpo "
literal|"4ofdm5ghpo"
block|}
block|,
block|{
name|HNBU_PO_MCS2G
block|,
literal|17
block|,
literal|"2mcs2gpo0 2mcs2gpo1 2mcs2gpo2 2mcs2gpo3 "
literal|"2mcs2gpo4 2mcs2gpo5 2mcs2gpo6 2mcs2gpo7"
block|}
block|,
block|{
name|HNBU_PO_MCS5GM
block|,
literal|17
block|,
literal|"2mcs5gpo0 2mcs5gpo1 2mcs5gpo2 2mcs5gpo3 "
literal|"2mcs5gpo4 2mcs5gpo5 2mcs5gpo6 2mcs5gpo7"
block|}
block|,
block|{
name|HNBU_PO_MCS5GLH
block|,
literal|33
block|,
literal|"2mcs5glpo0 2mcs5glpo1 2mcs5glpo2 2mcs5glpo3 "
literal|"2mcs5glpo4 2mcs5glpo5 2mcs5glpo6 2mcs5glpo7 "
literal|"2mcs5ghpo0 2mcs5ghpo1 2mcs5ghpo2 2mcs5ghpo3 "
literal|"2mcs5ghpo4 2mcs5ghpo5 2mcs5ghpo6 2mcs5ghpo7"
block|}
block|,
block|{
name|HNBU_CCKFILTTYPE
block|,
literal|2
block|,
literal|"1cckdigfilttype"
block|}
block|,
block|{
name|HNBU_PO_CDD
block|,
literal|3
block|,
literal|"2cddpo"
block|}
block|,
block|{
name|HNBU_PO_STBC
block|,
literal|3
block|,
literal|"2stbcpo"
block|}
block|,
block|{
name|HNBU_PO_40M
block|,
literal|3
block|,
literal|"2bw40po"
block|}
block|,
block|{
name|HNBU_PO_40MDUP
block|,
literal|3
block|,
literal|"2bwduppo"
block|}
block|,
block|{
name|HNBU_RDLRWU
block|,
literal|2
block|,
literal|"1rdlrwu"
block|}
block|,
block|{
name|HNBU_WPS
block|,
literal|3
block|,
literal|"1wpsgpio 1wpsled"
block|}
block|,
block|{
name|HNBU_USBFS
block|,
literal|2
block|,
literal|"1usbfs"
block|}
block|,
block|{
name|HNBU_CUSTOM1
block|,
literal|5
block|,
literal|"4customvar1"
block|}
block|,
block|{
name|OTP_RAW
block|,
literal|0
block|,
literal|""
block|}
block|,
comment|/* special case */
block|{
name|HNBU_OFDMPO5G
block|,
literal|13
block|,
literal|"4ofdm5gpo 4ofdm5glpo 4ofdm5ghpo"
block|}
block|,
block|{
name|HNBU_USBEPNUM
block|,
literal|3
block|,
literal|"2usbepnum"
block|}
block|,
block|{
literal|0xFF
block|,
literal|0
block|,
literal|""
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* _BHND_BCMSROM_TBL_H_ */
end_comment

end_unit

