<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1193" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1193{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1193{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_1193{left:697px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1193{left:70px;bottom:900px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t5_1193{left:70px;bottom:883px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t6_1193{left:70px;bottom:860px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t7_1193{left:70px;bottom:810px;letter-spacing:-0.09px;}
#t8_1193{left:156px;bottom:810px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t9_1193{left:70px;bottom:787px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_1193{left:70px;bottom:771px;letter-spacing:-0.16px;word-spacing:-0.58px;}
#tb_1193{left:70px;bottom:754px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tc_1193{left:70px;bottom:731px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#td_1193{left:70px;bottom:714px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_1193{left:70px;bottom:697px;letter-spacing:-0.17px;word-spacing:-1.01px;}
#tf_1193{left:70px;bottom:680px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tg_1193{left:70px;bottom:631px;letter-spacing:-0.09px;}
#th_1193{left:156px;bottom:631px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#ti_1193{left:70px;bottom:608px;letter-spacing:-0.16px;word-spacing:-1.06px;}
#tj_1193{left:70px;bottom:591px;letter-spacing:-0.14px;word-spacing:-1px;}
#tk_1193{left:70px;bottom:574px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tl_1193{left:70px;bottom:558px;letter-spacing:-0.2px;word-spacing:-0.45px;}
#tm_1193{left:70px;bottom:535px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tn_1193{left:70px;bottom:518px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#to_1193{left:70px;bottom:495px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tp_1193{left:70px;bottom:470px;letter-spacing:-0.14px;}
#tq_1193{left:96px;bottom:470px;letter-spacing:-0.13px;}
#tr_1193{left:70px;bottom:446px;letter-spacing:-0.15px;}
#ts_1193{left:96px;bottom:446px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tt_1193{left:96px;bottom:429px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tu_1193{left:70px;bottom:406px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tv_1193{left:70px;bottom:389px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tw_1193{left:70px;bottom:373px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tx_1193{left:70px;bottom:350px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ty_1193{left:70px;bottom:333px;letter-spacing:-0.22px;word-spacing:-0.98px;}
#tz_1193{left:70px;bottom:316px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t10_1193{left:70px;bottom:293px;letter-spacing:-0.15px;word-spacing:-0.73px;}
#t11_1193{left:70px;bottom:276px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t12_1193{left:70px;bottom:253px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t13_1193{left:70px;bottom:237px;letter-spacing:-0.13px;word-spacing:-0.84px;}
#t14_1193{left:70px;bottom:220px;letter-spacing:-0.18px;}
#t15_1193{left:70px;bottom:197px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t16_1193{left:79px;bottom:1039px;letter-spacing:-0.12px;}
#t17_1193{left:198px;bottom:1039px;letter-spacing:-0.12px;}
#t18_1193{left:555px;bottom:1039px;letter-spacing:-0.12px;}
#t19_1193{left:555px;bottom:1022px;letter-spacing:-0.12px;}
#t1a_1193{left:114px;bottom:998px;letter-spacing:-0.12px;}
#t1b_1193{left:198px;bottom:998px;letter-spacing:-0.11px;}
#t1c_1193{left:198px;bottom:981px;}
#t1d_1193{left:214px;bottom:981px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1e_1193{left:198px;bottom:965px;}
#t1f_1193{left:214px;bottom:965px;letter-spacing:-0.11px;word-spacing:-0.52px;}
#t1g_1193{left:214px;bottom:950px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1h_1193{left:198px;bottom:935px;}
#t1i_1193{left:214px;bottom:935px;letter-spacing:-0.13px;}
#t1j_1193{left:555px;bottom:998px;letter-spacing:-0.11px;}
#t1k_1193{left:555px;bottom:981px;letter-spacing:-0.1px;}
#t1l_1193{left:280px;bottom:1086px;letter-spacing:0.14px;word-spacing:-0.06px;}
#t1m_1193{left:99px;bottom:1063px;letter-spacing:-0.16px;word-spacing:0.07px;}
#t1n_1193{left:337px;bottom:1063px;letter-spacing:-0.13px;}
#t1o_1193{left:676px;bottom:1063px;letter-spacing:-0.13px;}

.s1_1193{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1193{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1193{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1193{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_1193{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s6_1193{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_1193{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1193" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1193Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1193" style="-webkit-user-select: none;"><object width="935" height="1210" data="1193/1193.svg" type="image/svg+xml" id="pdf1193" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1193" class="t s1_1193">Vol. 3C </span><span id="t2_1193" class="t s1_1193">33-25 </span>
<span id="t3_1193" class="t s2_1193">INTEL® PROCESSOR TRACE </span>
<span id="t4_1193" class="t s3_1193">The CurrentIP listed above is the IP of the associated instruction. The TargetIP is the IP of the next instruction to </span>
<span id="t5_1193" class="t s3_1193">be executed; for HLE, this is the XACQUIRE lock; for RTM, this is the fallback handler. </span>
<span id="t6_1193" class="t s3_1193">Intel PT stores are non-transactional, and thus packet writes are not rolled back on TSX abort. </span>
<span id="t7_1193" class="t s4_1193">33.2.9.2 </span><span id="t8_1193" class="t s4_1193">TSX and IP Filtering </span>
<span id="t9_1193" class="t s3_1193">A complication with tracking transactions is handling transactions that start or end outside of the tracing region. </span>
<span id="ta_1193" class="t s3_1193">Transactions can’t span across a change in ContextEn, because CPL changes and CR3 changes each cause aborts. </span>
<span id="tb_1193" class="t s3_1193">But a transaction can start within the IP filter region and end outside it. </span>
<span id="tc_1193" class="t s3_1193">To assist the decoder handling this situation, MODE.TSX packets can be sent even if FilterEn=0, though there will </span>
<span id="td_1193" class="t s3_1193">be no FUP attached. Instead, they will merely serve to indicate to the decoder when transactions are active and </span>
<span id="te_1193" class="t s3_1193">when they are not. When tracing resumes (due to PacketEn=1), the last MODE.TSX preceding the TIP.PGE will indi- </span>
<span id="tf_1193" class="t s3_1193">cate the current transaction status. </span>
<span id="tg_1193" class="t s4_1193">33.2.9.3 </span><span id="th_1193" class="t s4_1193">System Management Mode (SMM) </span>
<span id="ti_1193" class="t s3_1193">SMM code has special privileges that non-SMM code does not have. Intel Processor Trace can be used to trace SMM </span>
<span id="tj_1193" class="t s3_1193">code, but special care is taken to ensure that SMM handler context is not exposed in any non-SMM trace collection. </span>
<span id="tk_1193" class="t s3_1193">Additionally, packet output from tracing non-SMM code cannot be written into memory space that is either </span>
<span id="tl_1193" class="t s3_1193">protected by SMRR or used by the SMM handler. </span>
<span id="tm_1193" class="t s3_1193">SMM is entered via a system management interrupt (SMI). SMI delivery saves the value of </span>
<span id="tn_1193" class="t s3_1193">IA32_RTIT_CTL.TraceEn into SMRAM and then clears it, thereby disabling packet generation. </span>
<span id="to_1193" class="t s3_1193">The saving and clearing of IA32_RTIT_CTL.TraceEn ensures two things: </span>
<span id="tp_1193" class="t s3_1193">1. </span><span id="tq_1193" class="t s3_1193">All internally buffered packet data is flushed before entering SMM (see Section 33.2.8.2). </span>
<span id="tr_1193" class="t s3_1193">2. </span><span id="ts_1193" class="t s3_1193">Packet generation ceases before entering SMM, so any tracing that was configured outside SMM does not </span>
<span id="tt_1193" class="t s3_1193">continue into SMM. No SMM instruction pointers or other state will be exposed in the non-SMM trace. </span>
<span id="tu_1193" class="t s3_1193">When the RSM instruction is executed to return from SMM, the TraceEn value that was saved by SMI delivery is </span>
<span id="tv_1193" class="t s3_1193">restored, allowing tracing to be resumed. As is done any time packet generation is enabled, ContextEn is re-eval- </span>
<span id="tw_1193" class="t s3_1193">uated, based on the values of CPL, CR3, etc., established by RSM. </span>
<span id="tx_1193" class="t s3_1193">Like other interrupts, delivery of an SMI produces a FUP containing the IP of the next instruction to execute. By </span>
<span id="ty_1193" class="t s3_1193">toggling TraceEn, SMI and RSM can produce TIP.PGD and TIP.PGE packets, respectively, indicating that tracing was </span>
<span id="tz_1193" class="t s3_1193">disabled or re-enabled. See Table 33.7 for more information about packets entering and leaving SMM. </span>
<span id="t10_1193" class="t s3_1193">Although #SMI and RSM change CR3, PIP packets are not generated in these cases. With #SMI tracing is disabled </span>
<span id="t11_1193" class="t s3_1193">before the CR3 change; with RSM TraceEn is restored after CR3 is written. </span>
<span id="t12_1193" class="t s3_1193">TraceEn must be cleared before executing RSM, otherwise it will cause a shutdown. Further, on processors that </span>
<span id="t13_1193" class="t s3_1193">restrict use of Intel PT with LBRs (see Section 33.3.1.2), any RSM that results in enabling of both will cause a shut- </span>
<span id="t14_1193" class="t s3_1193">down. </span>
<span id="t15_1193" class="t s3_1193">Intel PT can support tracing of System Transfer Monitor operating in SMM, see Section 33.6. </span>
<span id="t16_1193" class="t s5_1193">Transaction Abort </span><span id="t17_1193" class="t s5_1193">XABORT or other transactional abort </span><span id="t18_1193" class="t s5_1193">MODE(TXAbort=1, InTX=0), FUP(CurrentIP), </span>
<span id="t19_1193" class="t s5_1193">TIP(TargetIP) </span>
<span id="t1a_1193" class="t s5_1193">Other </span><span id="t1b_1193" class="t s5_1193">One of the following: </span>
<span id="t1c_1193" class="t s5_1193">• </span><span id="t1d_1193" class="t s5_1193">Nested XBEGIN or XACQUIRE lock </span>
<span id="t1e_1193" class="t s5_1193">• </span><span id="t1f_1193" class="t s5_1193">An outer XACQUIRE lock that doesn’t begin a transaction </span>
<span id="t1g_1193" class="t s5_1193">(InTX not set) </span>
<span id="t1h_1193" class="t s5_1193">• </span><span id="t1i_1193" class="t s5_1193">Non-outermost XEND or XRELEASE lock </span>
<span id="t1j_1193" class="t s5_1193">None. No change to TSX mode bits for these </span>
<span id="t1k_1193" class="t s5_1193">cases. </span>
<span id="t1l_1193" class="t s6_1193">Table 33-10. TSX Packet Scenarios with BranchEn=1 </span>
<span id="t1m_1193" class="t s7_1193">TSX Event </span><span id="t1n_1193" class="t s7_1193">Instruction </span><span id="t1o_1193" class="t s7_1193">Packets </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
