vendor_name = ModelSim
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/HDL/LT24_Master.vhd
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/HDL/FIFO.vhd
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/HDL/LT24_Module.vhd
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/LT24_System.qip
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/LT24_System.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_irq_mapper.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_st_clock_crosser.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_width_adapter.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_rsp_mux_002.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_rsp_mux.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_rsp_demux_001.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_rsp_demux.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_mux_002.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_mux_001.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_mux.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_demux_002.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_demux.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_reorder_memory.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router_005.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router_004.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router_003.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router_002.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router_001.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_Module.vhd
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_pll.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_sdram_controller.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_jtag_uart.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2.ocp
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2.sdc
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_bht_ram.mif
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_dc_tag_ram.mif
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_ic_tag_ram.mif
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_jtag_debug_module_sysclk.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_jtag_debug_module_tck.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_jtag_debug_module_wrapper.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_mult_cell.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_ociram_default_contents.mif
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_oci_test_bench.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_rf_ram_a.mif
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_rf_ram_b.mif
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_test_bench.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/HDL/LT24_Slave.vhd
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/HDL/LT24_Interface.vhd
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_Controller.bdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/LT24_Controller.cbx.xml
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altsyncram_cjd1.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altsyncram_0gh1.tdf
source_file = 1, lt24_system_nios2_ic_tag_ram.mif
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altsyncram_n3h1.tdf
source_file = 1, lt24_system_nios2_bht_ram.mif
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altsyncram_nhg1.tdf
source_file = 1, lt24_system_nios2_rf_ram_a.mif
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altsyncram_ohg1.tdf
source_file = 1, lt24_system_nios2_rf_ram_b.mif
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altsyncram_log1.tdf
source_file = 1, lt24_system_nios2_dc_tag_ram.mif
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altsyncram_kpc1.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altsyncram_r3d1.tdf
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/altera_mult_add.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altera_mult_add_q1u2.v
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altera_mult_add_s1u2.v
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altsyncram_1s81.tdf
source_file = 1, lt24_system_nios2_ociram_default_contents.mif
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/scfifo_jr21.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/a_dpfifo_q131.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/a_fefifo_7cf.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/cntr_do7.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/dpram_nl21.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altsyncram_r1m1.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/cntr_1ob.tdf
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/dcfifo_9dg1.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/a_gray2bin_sgb.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/a_graycounter_on6.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/a_graycounter_l5c.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altsyncram_3011.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/alt_synch_pipe_16d.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/dffpipe_0v8.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/dffpipe_vu8.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/alt_synch_pipe_26d.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/dffpipe_1v8.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/cmpr_d66.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/cntr_old.tdf
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/add_sub_qvi.tdf
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/multcore.inc
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/mult_jp01.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/mult_j011.tdf
design_name = LT24_Controller
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13, LT24_Controller, 1
instance = comp, \DRAM_CAS_N~output\, DRAM_CAS_N~output, LT24_Controller, 1
instance = comp, \DRAM_CKE~output\, DRAM_CKE~output, LT24_Controller, 1
instance = comp, \DRAM_CS_N~output\, DRAM_CS_N~output, LT24_Controller, 1
instance = comp, \DRAM_RAS_N~output\, DRAM_RAS_N~output, LT24_Controller, 1
instance = comp, \DRAM_WE_N~output\, DRAM_WE_N~output, LT24_Controller, 1
instance = comp, \DRAM_CLK~output\, DRAM_CLK~output, LT24_Controller, 1
instance = comp, \DRAM_ADDR[12]~output\, DRAM_ADDR[12]~output, LT24_Controller, 1
instance = comp, \DRAM_ADDR[11]~output\, DRAM_ADDR[11]~output, LT24_Controller, 1
instance = comp, \DRAM_ADDR[10]~output\, DRAM_ADDR[10]~output, LT24_Controller, 1
instance = comp, \DRAM_ADDR[9]~output\, DRAM_ADDR[9]~output, LT24_Controller, 1
instance = comp, \DRAM_ADDR[8]~output\, DRAM_ADDR[8]~output, LT24_Controller, 1
instance = comp, \DRAM_ADDR[7]~output\, DRAM_ADDR[7]~output, LT24_Controller, 1
instance = comp, \DRAM_ADDR[6]~output\, DRAM_ADDR[6]~output, LT24_Controller, 1
instance = comp, \DRAM_ADDR[5]~output\, DRAM_ADDR[5]~output, LT24_Controller, 1
instance = comp, \DRAM_ADDR[4]~output\, DRAM_ADDR[4]~output, LT24_Controller, 1
instance = comp, \DRAM_ADDR[3]~output\, DRAM_ADDR[3]~output, LT24_Controller, 1
instance = comp, \DRAM_ADDR[2]~output\, DRAM_ADDR[2]~output, LT24_Controller, 1
instance = comp, \DRAM_ADDR[1]~output\, DRAM_ADDR[1]~output, LT24_Controller, 1
instance = comp, \DRAM_ADDR[0]~output\, DRAM_ADDR[0]~output, LT24_Controller, 1
instance = comp, \DRAM_BA[1]~output\, DRAM_BA[1]~output, LT24_Controller, 1
instance = comp, \DRAM_BA[0]~output\, DRAM_BA[0]~output, LT24_Controller, 1
instance = comp, \DRAM_DQM[1]~output\, DRAM_DQM[1]~output, LT24_Controller, 1
instance = comp, \DRAM_DQM[0]~output\, DRAM_DQM[0]~output, LT24_Controller, 1
instance = comp, \GPIO_0_D[27]~output\, GPIO_0_D[27]~output, LT24_Controller, 1
instance = comp, \GPIO_1_D23~output\, GPIO_1_D23~output, LT24_Controller, 1
instance = comp, \GPIO_1_D10~output\, GPIO_1_D10~output, LT24_Controller, 1
instance = comp, \GPIO_1_D33~output\, GPIO_1_D33~output, LT24_Controller, 1
instance = comp, \GPIO_1_D31~output\, GPIO_1_D31~output, LT24_Controller, 1
instance = comp, \GPIO_1_D8~output\, GPIO_1_D8~output, LT24_Controller, 1
instance = comp, \GPIO_1_D9~output\, GPIO_1_D9~output, LT24_Controller, 1
instance = comp, \DRAM_DQ[15]~output\, DRAM_DQ[15]~output, LT24_Controller, 1
instance = comp, \DRAM_DQ[14]~output\, DRAM_DQ[14]~output, LT24_Controller, 1
instance = comp, \DRAM_DQ[13]~output\, DRAM_DQ[13]~output, LT24_Controller, 1
instance = comp, \DRAM_DQ[12]~output\, DRAM_DQ[12]~output, LT24_Controller, 1
instance = comp, \DRAM_DQ[11]~output\, DRAM_DQ[11]~output, LT24_Controller, 1
instance = comp, \DRAM_DQ[10]~output\, DRAM_DQ[10]~output, LT24_Controller, 1
instance = comp, \DRAM_DQ[9]~output\, DRAM_DQ[9]~output, LT24_Controller, 1
instance = comp, \DRAM_DQ[8]~output\, DRAM_DQ[8]~output, LT24_Controller, 1
instance = comp, \DRAM_DQ[7]~output\, DRAM_DQ[7]~output, LT24_Controller, 1
instance = comp, \DRAM_DQ[6]~output\, DRAM_DQ[6]~output, LT24_Controller, 1
instance = comp, \DRAM_DQ[5]~output\, DRAM_DQ[5]~output, LT24_Controller, 1
instance = comp, \DRAM_DQ[4]~output\, DRAM_DQ[4]~output, LT24_Controller, 1
instance = comp, \DRAM_DQ[3]~output\, DRAM_DQ[3]~output, LT24_Controller, 1
instance = comp, \DRAM_DQ[2]~output\, DRAM_DQ[2]~output, LT24_Controller, 1
instance = comp, \DRAM_DQ[1]~output\, DRAM_DQ[1]~output, LT24_Controller, 1
instance = comp, \DRAM_DQ[0]~output\, DRAM_DQ[0]~output, LT24_Controller, 1
instance = comp, \GPIO_1_D11~output\, GPIO_1_D11~output, LT24_Controller, 1
instance = comp, \GPIO_1_D3~output\, GPIO_1_D3~output, LT24_Controller, 1
instance = comp, \GPIO_1_D4~output\, GPIO_1_D4~output, LT24_Controller, 1
instance = comp, \GPIO_1_D5~output\, GPIO_1_D5~output, LT24_Controller, 1
instance = comp, \GPIO_1_D6~output\, GPIO_1_D6~output, LT24_Controller, 1
instance = comp, \GPIO_1_D12~output\, GPIO_1_D12~output, LT24_Controller, 1
instance = comp, \GPIO_1_D13~output\, GPIO_1_D13~output, LT24_Controller, 1
instance = comp, \GPIO_1_D14~output\, GPIO_1_D14~output, LT24_Controller, 1
instance = comp, \GPIO_1_D15~output\, GPIO_1_D15~output, LT24_Controller, 1
instance = comp, \GPIO_1_D16~output\, GPIO_1_D16~output, LT24_Controller, 1
instance = comp, \GPIO_1_D17~output\, GPIO_1_D17~output, LT24_Controller, 1
instance = comp, \GPIO_1_D18~output\, GPIO_1_D18~output, LT24_Controller, 1
instance = comp, \GPIO_1_D19~output\, GPIO_1_D19~output, LT24_Controller, 1
instance = comp, \GPIO_1_D20~output\, GPIO_1_D20~output, LT24_Controller, 1
instance = comp, \GPIO_1_D21~output\, GPIO_1_D21~output, LT24_Controller, 1
instance = comp, \GPIO_1_D22~output\, GPIO_1_D22~output, LT24_Controller, 1
instance = comp, \altera_reserved_tdo~output\, altera_reserved_tdo~output, LT24_Controller, 1
instance = comp, \CLOCK~input\, CLOCK~input, LT24_Controller, 1
instance = comp, \CLOCK~inputclkctrl\, CLOCK~inputclkctrl, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1\, inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1, LT24_Controller, 1
instance = comp, \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, LT24_Controller, 1
instance = comp, \altera_reserved_tms~input\, altera_reserved_tms~input, LT24_Controller, 1
instance = comp, \altera_reserved_tck~input\, altera_reserved_tck~input, LT24_Controller, 1
instance = comp, \altera_reserved_tdi~input\, altera_reserved_tdi~input, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1, LT24_Controller, 1
instance = comp, \~GND\, ~GND, LT24_Controller, 1
instance = comp, \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\, inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~6, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8, LT24_Controller, 1
instance = comp, \inst|nios2|always122~0\, inst|nios2|always122~0, LT24_Controller, 1
instance = comp, \inst|nios2|LT24_System_nios2_ic_data|the_altsyncram|auto_generated|rden_b_store~0\, inst|nios2|LT24_System_nios2_ic_data|the_altsyncram|auto_generated|rden_b_store~0, LT24_Controller, 1
instance = comp, \inst|nios2|LT24_System_nios2_ic_data|the_altsyncram|auto_generated|rden_b_store\, inst|nios2|LT24_System_nios2_ic_data|the_altsyncram|auto_generated|rden_b_store, LT24_Controller, 1
instance = comp, \inst|nios2|LT24_System_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0~0\, inst|nios2|LT24_System_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|Equal0~0\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|Equal0~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1\, inst|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0]\, inst|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0], LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|rst1~feeder\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|rst1~feeder, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|rst1\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|rst1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[0]~32\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[0]~32, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[0]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[0]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_valid\, inst|nios2|A_valid, LT24_Controller, 1
instance = comp, \inst|nios2|D_ic_fill_starting_d1~0\, inst|nios2|D_ic_fill_starting_d1~0, LT24_Controller, 1
instance = comp, \inst|nios2|D_ic_fill_starting_d1\, inst|nios2|D_ic_fill_starting_d1, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_dp_offset_nxt[2]~1\, inst|nios2|ic_fill_dp_offset_nxt[2]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[70]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[70]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle, LT24_Controller, 1
instance = comp, \inst|nios2|E_iw[0]\, inst|nios2|E_iw[0], LT24_Controller, 1
instance = comp, \inst|nios2|F_iw[1]~15\, inst|nios2|F_iw[1]~15, LT24_Controller, 1
instance = comp, \inst|nios2|D_iw[1]\, inst|nios2|D_iw[1], LT24_Controller, 1
instance = comp, \inst|nios2|E_iw[1]\, inst|nios2|E_iw[1], LT24_Controller, 1
instance = comp, \inst|nios2|E_iw[4]\, inst|nios2|E_iw[4], LT24_Controller, 1
instance = comp, \inst|nios2|F_ctrl_hi_imm16~8\, inst|nios2|F_ctrl_hi_imm16~8, LT24_Controller, 1
instance = comp, \inst|nios2|F_ctrl_hi_imm16~9\, inst|nios2|F_ctrl_hi_imm16~9, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_hi_imm16\, inst|nios2|D_ctrl_hi_imm16, LT24_Controller, 1
instance = comp, \inst|nios2|E_ctrl_ld_signed~0\, inst|nios2|E_ctrl_ld_signed~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_ctrl_ld_signed\, inst|nios2|M_ctrl_ld_signed, LT24_Controller, 1
instance = comp, \inst|nios2|A_ctrl_ld_signed\, inst|nios2|A_ctrl_ld_signed, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_plus_one[0]~0\, inst|nios2|F_pc_plus_one[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_plus_one[1]~2\, inst|nios2|F_pc_plus_one[1]~2, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_plus_one[2]~4\, inst|nios2|F_pc_plus_one[2]~4, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_plus_one[3]~6\, inst|nios2|F_pc_plus_one[3]~6, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_plus_one[4]~8\, inst|nios2|F_pc_plus_one[4]~8, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_plus_one[5]~10\, inst|nios2|F_pc_plus_one[5]~10, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_plus_one[6]~12\, inst|nios2|F_pc_plus_one[6]~12, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_plus_one[7]~14\, inst|nios2|F_pc_plus_one[7]~14, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_plus_one[8]~16\, inst|nios2|F_pc_plus_one[8]~16, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_plus_one[9]~18\, inst|nios2|F_pc_plus_one[9]~18, LT24_Controller, 1
instance = comp, \inst|nios2|D_refetch~0\, inst|nios2|D_refetch~0, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_shift_right_arith~0\, inst|nios2|D_ctrl_shift_right_arith~0, LT24_Controller, 1
instance = comp, \inst|nios2|F_issue\, inst|nios2|F_issue, LT24_Controller, 1
instance = comp, \inst|nios2|D_issue\, inst|nios2|D_issue, LT24_Controller, 1
instance = comp, \inst|nios2|D_valid\, inst|nios2|D_valid, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|read~0\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|read~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector6~0\, inst|sdram_controller|Selector6~0, LT24_Controller, 1
instance = comp, \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, LT24_Controller, 1
instance = comp, \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], LT24_Controller, 1
instance = comp, \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], LT24_Controller, 1
instance = comp, \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, LT24_Controller, 1
instance = comp, \inst|sdram_controller|i_refs[0]\, inst|sdram_controller|i_refs[0], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector5~0\, inst|sdram_controller|Selector5~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|i_refs[1]\, inst|sdram_controller|i_refs[1], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Add1~0\, inst|sdram_controller|Add1~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector4~0\, inst|sdram_controller|Selector4~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|i_refs[2]\, inst|sdram_controller|i_refs[2], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector16~0\, inst|sdram_controller|Selector16~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|WideOr6~0\, inst|sdram_controller|WideOr6~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector16~1\, inst|sdram_controller|Selector16~1, LT24_Controller, 1
instance = comp, \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl\, inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl, LT24_Controller, 1
instance = comp, \inst|sdram_controller|i_next.010\, inst|sdram_controller|i_next.010, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector9~0\, inst|sdram_controller|Selector9~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|i_state.010\, inst|sdram_controller|i_state.010, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector13~0\, inst|sdram_controller|Selector13~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector15~0\, inst|sdram_controller|Selector15~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector15~1\, inst|sdram_controller|Selector15~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector15~2\, inst|sdram_controller|Selector15~2, LT24_Controller, 1
instance = comp, \inst|sdram_controller|i_count[0]\, inst|sdram_controller|i_count[0], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector14~0\, inst|sdram_controller|Selector14~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector14~1\, inst|sdram_controller|Selector14~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|i_count[1]\, inst|sdram_controller|i_count[1], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector12~0\, inst|sdram_controller|Selector12~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Add0~0\, inst|sdram_controller|Add0~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|refresh_counter~11\, inst|sdram_controller|refresh_counter~11, LT24_Controller, 1
instance = comp, \inst|sdram_controller|refresh_counter[0]\, inst|sdram_controller|refresh_counter[0], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Add0~2\, inst|sdram_controller|Add0~2, LT24_Controller, 1
instance = comp, \inst|sdram_controller|refresh_counter[1]\, inst|sdram_controller|refresh_counter[1], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Add0~4\, inst|sdram_controller|Add0~4, LT24_Controller, 1
instance = comp, \inst|sdram_controller|refresh_counter~10\, inst|sdram_controller|refresh_counter~10, LT24_Controller, 1
instance = comp, \inst|sdram_controller|refresh_counter[2]\, inst|sdram_controller|refresh_counter[2], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Equal0~3\, inst|sdram_controller|Equal0~3, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Add0~6\, inst|sdram_controller|Add0~6, LT24_Controller, 1
instance = comp, \inst|sdram_controller|refresh_counter[3]\, inst|sdram_controller|refresh_counter[3], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Add0~8\, inst|sdram_controller|Add0~8, LT24_Controller, 1
instance = comp, \inst|sdram_controller|refresh_counter~9\, inst|sdram_controller|refresh_counter~9, LT24_Controller, 1
instance = comp, \inst|sdram_controller|refresh_counter[4]\, inst|sdram_controller|refresh_counter[4], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Add0~10\, inst|sdram_controller|Add0~10, LT24_Controller, 1
instance = comp, \inst|sdram_controller|refresh_counter~8\, inst|sdram_controller|refresh_counter~8, LT24_Controller, 1
instance = comp, \inst|sdram_controller|refresh_counter[5]\, inst|sdram_controller|refresh_counter[5], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Add0~12\, inst|sdram_controller|Add0~12, LT24_Controller, 1
instance = comp, \inst|sdram_controller|refresh_counter[6]\, inst|sdram_controller|refresh_counter[6], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Add0~14\, inst|sdram_controller|Add0~14, LT24_Controller, 1
instance = comp, \inst|sdram_controller|refresh_counter~7\, inst|sdram_controller|refresh_counter~7, LT24_Controller, 1
instance = comp, \inst|sdram_controller|refresh_counter[7]\, inst|sdram_controller|refresh_counter[7], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Add0~16\, inst|sdram_controller|Add0~16, LT24_Controller, 1
instance = comp, \inst|sdram_controller|refresh_counter~6\, inst|sdram_controller|refresh_counter~6, LT24_Controller, 1
instance = comp, \inst|sdram_controller|refresh_counter[8]\, inst|sdram_controller|refresh_counter[8], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Add0~18\, inst|sdram_controller|Add0~18, LT24_Controller, 1
instance = comp, \inst|sdram_controller|refresh_counter~5\, inst|sdram_controller|refresh_counter~5, LT24_Controller, 1
instance = comp, \inst|sdram_controller|refresh_counter[9]\, inst|sdram_controller|refresh_counter[9], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Add0~20\, inst|sdram_controller|Add0~20, LT24_Controller, 1
instance = comp, \inst|sdram_controller|refresh_counter~4\, inst|sdram_controller|refresh_counter~4, LT24_Controller, 1
instance = comp, \inst|sdram_controller|refresh_counter[10]\, inst|sdram_controller|refresh_counter[10], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Add0~22\, inst|sdram_controller|Add0~22, LT24_Controller, 1
instance = comp, \inst|sdram_controller|refresh_counter~1\, inst|sdram_controller|refresh_counter~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|refresh_counter[11]\, inst|sdram_controller|refresh_counter[11], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Add0~24\, inst|sdram_controller|Add0~24, LT24_Controller, 1
instance = comp, \inst|sdram_controller|refresh_counter~3\, inst|sdram_controller|refresh_counter~3, LT24_Controller, 1
instance = comp, \inst|sdram_controller|refresh_counter[12]\, inst|sdram_controller|refresh_counter[12], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Add0~26\, inst|sdram_controller|Add0~26, LT24_Controller, 1
instance = comp, \inst|sdram_controller|refresh_counter~2\, inst|sdram_controller|refresh_counter~2, LT24_Controller, 1
instance = comp, \inst|sdram_controller|refresh_counter[13]\, inst|sdram_controller|refresh_counter[13], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Add0~28\, inst|sdram_controller|Add0~28, LT24_Controller, 1
instance = comp, \inst|sdram_controller|refresh_counter~0\, inst|sdram_controller|refresh_counter~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|refresh_counter[14]\, inst|sdram_controller|refresh_counter[14], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Equal0~0\, inst|sdram_controller|Equal0~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Equal0~2\, inst|sdram_controller|Equal0~2, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Equal0~1\, inst|sdram_controller|Equal0~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Equal0~4\, inst|sdram_controller|Equal0~4, LT24_Controller, 1
instance = comp, \inst|sdram_controller|i_next.000~0\, inst|sdram_controller|i_next.000~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|i_next.000\, inst|sdram_controller|i_next.000, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector7~0\, inst|sdram_controller|Selector7~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|i_state.000\, inst|sdram_controller|i_state.000, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector8~0\, inst|sdram_controller|Selector8~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|i_state.001\, inst|sdram_controller|i_state.001, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector10~2\, inst|sdram_controller|Selector10~2, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector10~3\, inst|sdram_controller|Selector10~3, LT24_Controller, 1
instance = comp, \inst|sdram_controller|i_state.011\, inst|sdram_controller|i_state.011, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector13~1\, inst|sdram_controller|Selector13~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector13~2\, inst|sdram_controller|Selector13~2, LT24_Controller, 1
instance = comp, \inst|sdram_controller|i_count[2]\, inst|sdram_controller|i_count[2], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector18~0\, inst|sdram_controller|Selector18~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector18~1\, inst|sdram_controller|Selector18~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|i_next.111\, inst|sdram_controller|i_next.111, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector12~1\, inst|sdram_controller|Selector12~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|i_state.111\, inst|sdram_controller|i_state.111, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector17~0\, inst|sdram_controller|Selector17~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|i_next.101\, inst|sdram_controller|i_next.101, LT24_Controller, 1
instance = comp, \inst|sdram_controller|i_state.101~0\, inst|sdram_controller|i_state.101~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|i_state.101\, inst|sdram_controller|i_state.101, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector1~0\, inst|sdram_controller|Selector1~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|i_cmd[2]\, inst|sdram_controller|i_cmd[2], LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_state.000000010\, inst|sdram_controller|m_state.000000010, LT24_Controller, 1
instance = comp, \inst|sdram_controller|init_done~0\, inst|sdram_controller|init_done~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|init_done\, inst|sdram_controller|init_done, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector30~2\, inst|sdram_controller|Selector30~2, LT24_Controller, 1
instance = comp, \inst|sdram_controller|LessThan1~0\, inst|sdram_controller|LessThan1~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|Equal1~0\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|Equal1~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_cs_n~0\, inst|sdram_controller|active_cs_n~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_cs_n~1\, inst|sdram_controller|active_cs_n~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_cs_n\, inst|sdram_controller|active_cs_n, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|packet_in_progress~0\, inst|mm_interconnect_0|cmd_mux_001|packet_in_progress~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|packet_in_progress\, inst|mm_interconnect_0|cmd_mux_001|packet_in_progress, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[108]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[108]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|take_in_data~0\, inst|mm_interconnect_0|crosser_002|clock_xer|take_in_data~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[108]\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[108], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[108]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[108]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[108]\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[108], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[108]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[108], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[108]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[108]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[108]\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[108], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[108]\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[108], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload[0]~0\, inst|mm_interconnect_0|cmd_mux_001|src_payload[0]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload[0]\, inst|mm_interconnect_0|cmd_mux_001|src_payload[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|update_grant~0\, inst|mm_interconnect_0|cmd_mux_001|update_grant~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|saved_grant[0]\, inst|mm_interconnect_0|cmd_mux_001|saved_grant[0], LT24_Controller, 1
instance = comp, \inst|nios2|Equal154~0\, inst|nios2|Equal154~0, LT24_Controller, 1
instance = comp, \inst|nios2|Equal154~1\, inst|nios2|Equal154~1, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_alu_subtract~1\, inst|nios2|D_ctrl_alu_subtract~1, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_cmp~0\, inst|nios2|D_ctrl_cmp~0, LT24_Controller, 1
instance = comp, \inst|nios2|Equal171~0\, inst|nios2|Equal171~0, LT24_Controller, 1
instance = comp, \inst|nios2|Equal171~2\, inst|nios2|Equal171~2, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_cmp~1\, inst|nios2|D_ctrl_cmp~1, LT24_Controller, 1
instance = comp, \inst|nios2|E_ctrl_cmp\, inst|nios2|E_ctrl_cmp, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_alu_subtract~4\, inst|nios2|D_ctrl_alu_subtract~4, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_alu_subtract~5\, inst|nios2|D_ctrl_alu_subtract~5, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_alu_subtract~0\, inst|nios2|D_ctrl_alu_subtract~0, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_alu_subtract~2\, inst|nios2|D_ctrl_alu_subtract~2, LT24_Controller, 1
instance = comp, \inst|nios2|D_op_cmpge~0\, inst|nios2|D_op_cmpge~0, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_alu_subtract~3\, inst|nios2|D_ctrl_alu_subtract~3, LT24_Controller, 1
instance = comp, \inst|nios2|Equal80~0\, inst|nios2|Equal80~0, LT24_Controller, 1
instance = comp, \inst|nios2|Equal77~0\, inst|nios2|Equal77~0, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_alu_signed_comparison~0\, inst|nios2|D_ctrl_alu_signed_comparison~0, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_alu_signed_comparison~1\, inst|nios2|D_ctrl_alu_signed_comparison~1, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_alu_subtract~6\, inst|nios2|D_ctrl_alu_subtract~6, LT24_Controller, 1
instance = comp, \inst|nios2|E_ctrl_alu_subtract\, inst|nios2|E_ctrl_alu_subtract, LT24_Controller, 1
instance = comp, \inst|nios2|Equal2~0\, inst|nios2|Equal2~0, LT24_Controller, 1
instance = comp, \inst|nios2|F_ctrl_br_uncond~0\, inst|nios2|F_ctrl_br_uncond~0, LT24_Controller, 1
instance = comp, \inst|nios2|Equal2~1\, inst|nios2|Equal2~1, LT24_Controller, 1
instance = comp, \inst|nios2|F_op_slli~0\, inst|nios2|F_op_slli~0, LT24_Controller, 1
instance = comp, \inst|nios2|F_op_roli~0\, inst|nios2|F_op_roli~0, LT24_Controller, 1
instance = comp, \inst|nios2|F_ctrl_src2_choose_imm\, inst|nios2|F_ctrl_src2_choose_imm, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_src2_choose_imm\, inst|nios2|D_ctrl_src2_choose_imm, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[29]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[29]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~0\, inst|mm_interconnect_0|cmd_mux|src_payload~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|debugaccess\, inst|nios2|the_LT24_System_nios2_nios2_oci|debugaccess, LT24_Controller, 1
instance = comp, \inst|nios2|E_ctrl_br_cond_nxt~0\, inst|nios2|E_ctrl_br_cond_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2|E_ctrl_br_cond_nxt~1\, inst|nios2|E_ctrl_br_cond_nxt~1, LT24_Controller, 1
instance = comp, \inst|nios2|E_ctrl_br_cond\, inst|nios2|E_ctrl_br_cond, LT24_Controller, 1
instance = comp, \inst|nios2|M_ctrl_br_cond\, inst|nios2|M_ctrl_br_cond, LT24_Controller, 1
instance = comp, \inst|nios2|M_bht_wr_en_unfiltered\, inst|nios2|M_bht_wr_en_unfiltered, LT24_Controller, 1
instance = comp, \inst|nios2|E_bht_data[1]\, inst|nios2|E_bht_data[1], LT24_Controller, 1
instance = comp, \inst|nios2|D_logic_op_raw[1]~0\, inst|nios2|D_logic_op_raw[1]~0, LT24_Controller, 1
instance = comp, \inst|nios2|E_compare_op[1]\, inst|nios2|E_compare_op[1], LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_alu_force_xor~3\, inst|nios2|D_ctrl_alu_force_xor~3, LT24_Controller, 1
instance = comp, \inst|nios2|D_logic_op[1]~0\, inst|nios2|D_logic_op[1]~0, LT24_Controller, 1
instance = comp, \inst|nios2|E_logic_op[1]\, inst|nios2|E_logic_op[1], LT24_Controller, 1
instance = comp, \inst|nios2|E_logic_result[31]~31\, inst|nios2|E_logic_result[31]~31, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[31]~35\, inst|nios2|D_src1_reg[31]~35, LT24_Controller, 1
instance = comp, \inst|nios2|Equal154~6\, inst|nios2|Equal154~6, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_late_result~4\, inst|nios2|D_ctrl_late_result~4, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_shift_rot~0\, inst|nios2|D_ctrl_shift_rot~0, LT24_Controller, 1
instance = comp, \inst|nios2|E_ctrl_shift_rot\, inst|nios2|E_ctrl_shift_rot, LT24_Controller, 1
instance = comp, \inst|nios2|M_ctrl_shift_rot~feeder\, inst|nios2|M_ctrl_shift_rot~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_ctrl_shift_rot\, inst|nios2|M_ctrl_shift_rot, LT24_Controller, 1
instance = comp, \inst|nios2|A_ctrl_shift_rot\, inst|nios2|A_ctrl_shift_rot, LT24_Controller, 1
instance = comp, \inst|nios2|E_ctrl_ld8_ld16~0\, inst|nios2|E_ctrl_ld8_ld16~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_ctrl_ld8_ld16\, inst|nios2|M_ctrl_ld8_ld16, LT24_Controller, 1
instance = comp, \inst|nios2|A_ld_align_byte2_byte3_fill\, inst|nios2|A_ld_align_byte2_byte3_fill, LT24_Controller, 1
instance = comp, \inst|nios2|E_ld_bus~0\, inst|nios2|E_ld_bus~0, LT24_Controller, 1
instance = comp, \inst|nios2|E_ld_bus~1\, inst|nios2|E_ld_bus~1, LT24_Controller, 1
instance = comp, \inst|nios2|M_ctrl_ld_bypass\, inst|nios2|M_ctrl_ld_bypass, LT24_Controller, 1
instance = comp, \inst|nios2|A_ctrl_ld_bypass\, inst|nios2|A_ctrl_ld_bypass, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_sel_nxt~0\, inst|nios2|A_slow_inst_sel_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_sel\, inst|nios2|A_slow_inst_sel, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[24]~53\, inst|nios2|A_wr_data_unfiltered[24]~53, LT24_Controller, 1
instance = comp, \inst|nios2|M_ctrl_mem_nxt~0\, inst|nios2|M_ctrl_mem_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_ctrl_mem\, inst|nios2|M_ctrl_mem, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~2, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_phy|virtual_state_uir~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_phy|virtual_state_uir~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|sync2_uir~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|sync2_uir~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|sync2_uir\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|sync2_uir, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jxuir~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jxuir~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jxuir\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jxuir, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|ir[0]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|ir[0], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_phy|virtual_state_udr~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_phy|virtual_state_udr~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|sync2_udr~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|sync2_udr~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|sync2_udr\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|sync2_udr, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|update_jdo_strobe~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|update_jdo_strobe~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|update_jdo_strobe\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|update_jdo_strobe, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|enable_action_strobe\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|enable_action_strobe, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|ir[1]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|ir[1], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0, LT24_Controller, 1
instance = comp, \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\, inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], LT24_Controller, 1
instance = comp, \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, LT24_Controller, 1
instance = comp, \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\, inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], LT24_Controller, 1
instance = comp, \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\, inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, LT24_Controller, 1
instance = comp, \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\, inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, LT24_Controller, 1
instance = comp, \inst|rst_controller|always2~0\, inst|rst_controller|always2~0, LT24_Controller, 1
instance = comp, \inst|rst_controller|r_early_rst\, inst|rst_controller|r_early_rst, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~1\, inst|mm_interconnect_0|cmd_mux|src_payload~1, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[0]\, inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~1\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[6]~2\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[6]~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[6]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~5\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[5]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~7\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[4]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~9\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~9, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[3]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~8\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[2]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][62]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][62], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~71\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~71, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][62]~feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][62]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[106]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[106]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[106]\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[106], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[106]\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[106], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106]\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[106]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[106]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[106]\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[106], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[106]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[106], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[106]~26\, inst|mm_interconnect_0|cmd_mux_001|src_data[106]~26, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[106]\, inst|mm_interconnect_0|cmd_mux_001|src_data[106], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][88]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][88], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~64\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~64, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][88]~feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][88]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][88]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][88], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~53\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~53, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always5~0\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always5~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][88]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][88], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~42\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~42, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always4~2\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always4~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][88]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][88], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~31\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~31, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always3~0\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always3~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][88]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][88], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~21\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~21, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always2~0\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always2~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][88]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][88], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~12\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always1~2\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always1~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][88]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][88], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~5\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always0~2\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always0~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][88]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][88], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|endofpacket_reg\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|endofpacket_reg, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|count~0\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|count~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|count[0]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|count[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_endofpacket~0\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_endofpacket~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][91]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][91], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~63\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~63, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][91]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][91], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~52\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~52, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][91]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][91], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~41\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~41, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][91]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][91], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~30\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~30, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][91]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][91], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~20\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~20, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][91]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][91], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~11\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~11, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][91]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][91], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~4\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][91]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][91], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|always10~0\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|always10~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|always10~1\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|always10~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always6~2\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always6~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][62]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][62], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~67\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~67, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][62]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][62], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~56\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~56, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][62]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][62], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~45\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~45, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][62]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][62], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~34\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~34, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][62]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][62], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~24\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~24, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][62]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][62], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~15\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~15, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][62]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][62], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|comb~0\, inst|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|comb~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[77]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[77]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[77]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[77], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[77]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[77], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[77]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[77]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[77]\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[77], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[77]\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[77], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[77]~28\, inst|mm_interconnect_0|cmd_mux_001|src_data[77]~28, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[77]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[77]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[77]\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[77], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[77]\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[77], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[77]\, inst|mm_interconnect_0|cmd_mux_001|src_data[77], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][59]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][59], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~74\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~74, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][59]~feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][59]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][59]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][59], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~72\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~72, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][59]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][59], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~68\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~68, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][59]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][59], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~57\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~57, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][59]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][59], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~46\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~46, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][59]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][59], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~35\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~35, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][59]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][59], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~25\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~25, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][59]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][59], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add2~0\, inst|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add2~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0]\, inst|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_address_offset[0]\, inst|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_address_offset[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|comb~1\, inst|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|comb~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add2~2\, inst|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add2~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[78]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[78]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[78]\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[78], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[78]\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[78], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[78]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[78]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[78]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[78], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[78]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[78], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[78]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[78]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[78]\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[78], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[78]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[78]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[78]\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[78], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[78]~27\, inst|mm_interconnect_0|cmd_mux_001|src_data[78]~27, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[78]\, inst|mm_interconnect_0|cmd_mux_001|src_data[78], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][60]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][60], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~70\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~70, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][60]~feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][60]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][60]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][60], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~66\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~66, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][60]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][60], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~55\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~55, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][60]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][60], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~44\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~44, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][60]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][60], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~33\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~33, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][60]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][60], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~23\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~23, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][60]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][60], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~14\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~14, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][60]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][60], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1]\, inst|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_address_offset[1]\, inst|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_address_offset[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|source_addr[1]~0\, inst|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|source_addr[1]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|rd_ptr[0]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|rd_ptr[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem_rd_ptr[0]~1\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem_rd_ptr[0]~1, LT24_Controller, 1
instance = comp, \DRAM_DQ[2]~input\, DRAM_DQ[2]~input, LT24_Controller, 1
instance = comp, \inst|sdram_controller|za_data[2]\, inst|sdram_controller|za_data[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|wr_ptr[0]~0\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|wr_ptr[0]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|wr_ptr[0]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|wr_ptr[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|Add0~0\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|Add0~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|wr_ptr[1]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|wr_ptr[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|Add0~1\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|Add0~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|wr_ptr[2]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|wr_ptr[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~214\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~214, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~2\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~213\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~213, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~18\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~18, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~140\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~140, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~212\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~212, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~34\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~34, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~215\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~215, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~50\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~50, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~141\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~141, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|rd_ptr[2]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|rd_ptr[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|rd_ptr[1]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|rd_ptr[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem_rd_ptr[2]~2\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem_rd_ptr[2]~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~208\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~208, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~82\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~82, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~211\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~211, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~114\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~114, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~210\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~210, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~66\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~66, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~209\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~209, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~98\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~98, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~138\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~138, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~139\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~139, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~142\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~142, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_payload[2]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_payload[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[2]~feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[2]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[2]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|ShiftLeft2~2\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|ShiftLeft2~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|out_valid~2\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|out_valid~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~feeder\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1~feeder\, inst|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1\, inst|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0]\, inst|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|take_in_data~0\, inst|mm_interconnect_0|crosser_003|clock_xer|take_in_data~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|take_in_data\, inst|mm_interconnect_0|crosser_003|clock_xer|take_in_data, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18]\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[18]\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[18], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_addr[0]~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_addr[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_ap_offset_nxt[1]~1\, inst|nios2|ic_fill_ap_offset_nxt[1]~1, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_active_nxt~2\, inst|nios2|ic_fill_active_nxt~2, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_active_nxt~3\, inst|nios2|ic_fill_active_nxt~3, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_active_nxt~4\, inst|nios2|ic_fill_active_nxt~4, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_active\, inst|nios2|ic_fill_active, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_ap_offset[0]~2\, inst|nios2|ic_fill_ap_offset[0]~2, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_ap_offset[1]\, inst|nios2|ic_fill_ap_offset[1], LT24_Controller, 1
instance = comp, \inst|nios2|M_alu_result[3]\, inst|nios2|M_alu_result[3], LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_baddr[3]\, inst|nios2|A_mem_baddr[3], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_wr_starting\, inst|nios2|A_dc_wb_wr_starting, LT24_Controller, 1
instance = comp, \inst|nios2|d_address_offset_field_nxt[2]~0\, inst|nios2|d_address_offset_field_nxt[2]~0, LT24_Controller, 1
instance = comp, \inst|nios2|d_address_offset_field_nxt[1]~1\, inst|nios2|d_address_offset_field_nxt[1]~1, LT24_Controller, 1
instance = comp, \inst|nios2|Add14~0\, inst|nios2|Add14~0, LT24_Controller, 1
instance = comp, \inst|nios2|d_address_offset_field_nxt[1]~2\, inst|nios2|d_address_offset_field_nxt[1]~2, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_wr_active_nxt~0\, inst|nios2|A_dc_wb_wr_active_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_wr_active\, inst|nios2|A_dc_wb_wr_active, LT24_Controller, 1
instance = comp, \inst|nios2|d_address_offset_field[2]~0\, inst|nios2|d_address_offset_field[2]~0, LT24_Controller, 1
instance = comp, \inst|nios2|d_address_offset_field[1]\, inst|nios2|d_address_offset_field[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_data[39]\, inst|mm_interconnect_0|cmd_mux|src_data[39], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|address[1]\, inst|nios2|the_LT24_System_nios2_nios2_oci|address[1], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_phy|virtual_state_sdr~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_phy|virtual_state_sdr~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~19\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~19, LT24_Controller, 1
instance = comp, \inst|nios2|E_iw[3]\, inst|nios2|E_iw[3], LT24_Controller, 1
instance = comp, \inst|nios2|Equal273~0\, inst|nios2|Equal273~0, LT24_Controller, 1
instance = comp, \inst|nios2|E_valid_from_D\, inst|nios2|E_valid_from_D, LT24_Controller, 1
instance = comp, \inst|nios2|E_valid~0\, inst|nios2|E_valid~0, LT24_Controller, 1
instance = comp, \inst|nios2|latched_oci_tb_hbreak_req_next~2\, inst|nios2|latched_oci_tb_hbreak_req_next~2, LT24_Controller, 1
instance = comp, \inst|nios2|latched_oci_tb_hbreak_req\, inst|nios2|latched_oci_tb_hbreak_req, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|the_altera_std_synchronizer|din_s1\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|the_altera_std_synchronizer|din_s1, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~28\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~28, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_phy|virtual_state_cdr\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|LT24_System_nios2_jtag_debug_module_phy|virtual_state_cdr, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[37]~29\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[37]~29, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[37]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[37], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~30\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~30, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[36]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[36], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[36]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[36]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[36]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[36], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[37]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[37], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~6\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~6, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[20]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[20], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[32]~83\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[32]~83, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|DRsize.010\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|DRsize.010, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[15]~9\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[15]~9, LT24_Controller, 1
instance = comp, \inst|nios2|Add5~0\, inst|nios2|Add5~0, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_ap_offset_nxt[2]~0\, inst|nios2|ic_fill_ap_offset_nxt[2]~0, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_ap_offset[2]\, inst|nios2|ic_fill_ap_offset[2], LT24_Controller, 1
instance = comp, \inst|nios2|Add14~1\, inst|nios2|Add14~1, LT24_Controller, 1
instance = comp, \inst|nios2|M_wr_dst_reg_from_E\, inst|nios2|M_wr_dst_reg_from_E, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_dst_reg_from_M\, inst|nios2|A_wr_dst_reg_from_M, LT24_Controller, 1
instance = comp, \inst|nios2|A_ctrl_mul_lsw\, inst|nios2|A_ctrl_mul_lsw, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_shift_right_arith~1\, inst|nios2|D_ctrl_shift_right_arith~1, LT24_Controller, 1
instance = comp, \inst|nios2|E_ctrl_shift_right_arith\, inst|nios2|E_ctrl_shift_right_arith, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_fill_bit~0\, inst|nios2|E_rot_fill_bit~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_fill_bit\, inst|nios2|M_rot_fill_bit, LT24_Controller, 1
instance = comp, \inst|nios2|F_ctrl_implicit_dst_retaddr~2\, inst|nios2|F_ctrl_implicit_dst_retaddr~2, LT24_Controller, 1
instance = comp, \inst|nios2|F_ctrl_a_not_src~2\, inst|nios2|F_ctrl_a_not_src~2, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_a_not_src\, inst|nios2|D_ctrl_a_not_src, LT24_Controller, 1
instance = comp, \inst|nios2|F_ctrl_br_uncond~1\, inst|nios2|F_ctrl_br_uncond~1, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_br_uncond\, inst|nios2|D_ctrl_br_uncond, LT24_Controller, 1
instance = comp, \inst|nios2|F_ctrl_br~0\, inst|nios2|F_ctrl_br~0, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_br\, inst|nios2|D_ctrl_br, LT24_Controller, 1
instance = comp, \inst|nios2|D_br_pred_taken~0\, inst|nios2|D_br_pred_taken~0, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_tag_rd_addr_nxt[5]~0\, inst|nios2|F_ic_tag_rd_addr_nxt[5]~0, LT24_Controller, 1
instance = comp, \DRAM_DQ[3]~input\, DRAM_DQ[3]~input, LT24_Controller, 1
instance = comp, \inst|sdram_controller|za_data[3]\, inst|sdram_controller|za_data[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~35\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~35, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~3\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~19\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~19, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~135\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~135, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~51\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~51, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~136\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~136, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~83\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~83, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~115\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~115, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~67\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~67, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~99feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~99feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~99\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~99, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~133\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~133, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~134\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~134, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~137\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~137, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_payload[3]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_payload[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[3]~feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[3]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[3]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|ShiftLeft2~1\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|ShiftLeft2~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19]\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19]\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19], LT24_Controller, 1
instance = comp, \inst|nios2|M_alu_result[6]\, inst|nios2|M_alu_result[6], LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_baddr[6]\, inst|nios2|A_mem_baddr[6], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_line_field[1]~4\, inst|nios2|d_address_line_field[1]~4, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_line[1]~feeder\, inst|nios2|A_dc_wb_line[1]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_line[1]\, inst|nios2|A_dc_wb_line[1], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_wr_want_dmaster\, inst|nios2|A_dc_wb_wr_want_dmaster, LT24_Controller, 1
instance = comp, \inst|nios2|d_address_line_field[1]\, inst|nios2|d_address_line_field[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_data[42]\, inst|mm_interconnect_0|cmd_mux|src_data[42], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|address[4]\, inst|nios2|the_LT24_System_nios2_nios2_oci|address[4], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[29]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[29], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[28]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[28]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[28]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[28], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonARegAddrInc[0]~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonARegAddrInc[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonARegAddrInc[1]~2\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonARegAddrInc[1]~2, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonARegAddrInc[2]~4\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonARegAddrInc[2]~4, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg~1\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg~1, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg[4]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg[4], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonARegAddrInc[3]~6\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonARegAddrInc[3]~6, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg~8\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg~8, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg[5]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg[5], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonARegAddrInc[4]~8\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonARegAddrInc[4]~8, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~19\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~19, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[29]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[29], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|Equal0~1\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|Equal0~1, LT24_Controller, 1
instance = comp, \DRAM_DQ[10]~input\, DRAM_DQ[10]~input, LT24_Controller, 1
instance = comp, \inst|sdram_controller|za_data[10]\, inst|sdram_controller|za_data[10], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~42feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~42feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~42\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~42, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~58\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~58, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~26\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~26, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~10\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~180\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~180, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~181\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~181, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~90feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~90feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~90\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~90, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~122\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~122, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~106\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~106, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~74\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~74, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~178\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~178, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~179\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~179, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~182\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~182, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_payload[10]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_payload[10], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[10]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[10], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~10\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|always9~0\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|always9~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[10]\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[10], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|out_data[10]~10\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|out_data[10]~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10]\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10]~feeder\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10]\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|resetlatch~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|resetlatch~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|resetlatch\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|resetlatch, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~55\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~55, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[32]~21\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[32]~21, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[33]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[33], LT24_Controller, 1
instance = comp, \inst|nios2|M_alu_result[9]\, inst|nios2|M_alu_result[9], LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_baddr[9]\, inst|nios2|A_mem_baddr[9], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_line_field[4]~1\, inst|nios2|d_address_line_field[4]~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_line[4]~feeder\, inst|nios2|A_dc_wb_line[4]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_line[4]\, inst|nios2|A_dc_wb_line[4], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_line_field[4]\, inst|nios2|d_address_line_field[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_data[45]\, inst|mm_interconnect_0|cmd_mux|src_data[45], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|address[7]\, inst|nios2|the_LT24_System_nios2_nios2_oci|address[7], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[33]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[33]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[33]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[33], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|take_action_ocimem_b\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|take_action_ocimem_b, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[1]~11\, inst|nios2|D_src2[1]~11, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2[1]\, inst|nios2|E_src2[1], LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|_~9\, inst|nios2|Add17|auto_generated|_~9, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|result_int[0]~1\, inst|nios2|Add17|auto_generated|result_int[0]~1, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|result_int[1]~2\, inst|nios2|Add17|auto_generated|result_int[1]~2, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|result_int[2]~4\, inst|nios2|Add17|auto_generated|result_int[2]~4, LT24_Controller, 1
instance = comp, \inst|nios2|E_mem_byte_en[1]~6\, inst|nios2|E_mem_byte_en[1]~6, LT24_Controller, 1
instance = comp, \inst|nios2|M_mem_byte_en[1]\, inst|nios2|M_mem_byte_en[1], LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_byte_en[1]\, inst|nios2|A_mem_byte_en[1], LT24_Controller, 1
instance = comp, \inst|nios2|d_byteenable_nxt[1]~0\, inst|nios2|d_byteenable_nxt[1]~0, LT24_Controller, 1
instance = comp, \inst|nios2|d_byteenable_nxt[1]~1\, inst|nios2|d_byteenable_nxt[1]~1, LT24_Controller, 1
instance = comp, \inst|nios2|d_byteenable[1]\, inst|nios2|d_byteenable[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_data[33]\, inst|mm_interconnect_0|cmd_mux|src_data[33], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|byteenable[1]\, inst|nios2|the_LT24_System_nios2_nios2_oci|byteenable[1], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_byteenable[1]~3\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_byteenable[1]~3, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2_reg[9]\, inst|nios2|E_src2_reg[9], LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[25]~1\, inst|nios2|M_st_data[25]~1, LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[9]\, inst|nios2|M_st_data[9], LT24_Controller, 1
instance = comp, \inst|nios2|A_st_data[9]\, inst|nios2|A_st_data[9], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[9]~9\, inst|nios2|d_writedata[9]~9, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_rd_addr_has_started_nxt~0\, inst|nios2|A_dc_xfer_rd_addr_has_started_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_rd_addr_has_started\, inst|nios2|A_dc_xfer_rd_addr_has_started, LT24_Controller, 1
instance = comp, \inst|nios2|A_en_d1\, inst|nios2|A_en_d1, LT24_Controller, 1
instance = comp, \inst|nios2|E_ctrl_dc_index_inv~1\, inst|nios2|E_ctrl_dc_index_inv~1, LT24_Controller, 1
instance = comp, \inst|nios2|M_ctrl_dc_index_inv\, inst|nios2|M_ctrl_dc_index_inv, LT24_Controller, 1
instance = comp, \inst|nios2|A_ctrl_dc_index_inv\, inst|nios2|A_ctrl_dc_index_inv, LT24_Controller, 1
instance = comp, \inst|nios2|E_ctrl_dc_addr_inv~0\, inst|nios2|E_ctrl_dc_addr_inv~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_ctrl_dc_addr_inv\, inst|nios2|M_ctrl_dc_addr_inv, LT24_Controller, 1
instance = comp, \inst|nios2|A_ctrl_dc_addr_inv\, inst|nios2|A_ctrl_dc_addr_inv, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_tag_dcache_management_wr_en~0\, inst|nios2|A_dc_tag_dcache_management_wr_en~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_fill_starting_d1\, inst|nios2|A_dc_fill_starting_d1, LT24_Controller, 1
instance = comp, \inst|nios2|E_st_bus~0\, inst|nios2|E_st_bus~0, LT24_Controller, 1
instance = comp, \inst|nios2|E_st_cache~0\, inst|nios2|E_st_cache~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_ctrl_st_non_bypass\, inst|nios2|M_ctrl_st_non_bypass, LT24_Controller, 1
instance = comp, \inst|nios2|M_sel_data_master~feeder\, inst|nios2|M_sel_data_master~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_sel_data_master\, inst|nios2|M_sel_data_master, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_en~4\, inst|nios2|dc_data_wr_port_en~4, LT24_Controller, 1
instance = comp, \inst|nios2|dc_tag_wr_port_en\, inst|nios2|dc_tag_wr_port_en, LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[1]\, inst|nios2|M_src1[1], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1_nxt[1]~1\, inst|nios2|A_mul_src1_nxt[1]~1, LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[2]\, inst|nios2|M_src1[2], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1_nxt[2]~2\, inst|nios2|A_mul_src1_nxt[2]~2, LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[3]~feeder\, inst|nios2|M_src1[3]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[3]\, inst|nios2|M_src1[3], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1_nxt[3]~3\, inst|nios2|A_mul_src1_nxt[3]~3, LT24_Controller, 1
instance = comp, \inst|nios2|E_st_bus~1\, inst|nios2|E_st_bus~1, LT24_Controller, 1
instance = comp, \inst|nios2|M_ctrl_st_bypass\, inst|nios2|M_ctrl_st_bypass, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_valid_st_bypass_hit~0\, inst|nios2|M_dc_valid_st_bypass_hit~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_valid_st_bypass_hit\, inst|nios2|A_dc_valid_st_bypass_hit, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_valid_st_bypass_hit_wr_en\, inst|nios2|A_dc_valid_st_bypass_hit_wr_en, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem[1][90]\, inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem[1][90], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem~1\, inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem_used[0]~3\, inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem_used[0]~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem_used[0]~4\, inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem_used[0]~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem_used[0]\, inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem_used[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem_used[1]~1\, inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem_used[1]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem[0][90]\, inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem[0][90], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem[1][70]\, inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem[1][70], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem~3\, inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem[0][70]\, inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem[0][70], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem[1][89]\, inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem[1][89], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem~0\, inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem[0][89]\, inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem[0][89], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_data_master_agent|av_readdatavalid~0\, inst|mm_interconnect_0|nios2_data_master_agent|av_readdatavalid~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle~0\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|din_s1~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|din_s1~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|din_s1\, inst|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|din_s1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|dreg[0]\, inst|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|dreg[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_valid\, inst|mm_interconnect_0|crosser_004|clock_xer|out_valid, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter~3\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter[1]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter[0]~1\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter[0]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem[1][109]\, inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem[1][109], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem~2\, inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem[0][109]\, inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem[0][109], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_data_master_limiter|response_sink_accepted~0\, inst|mm_interconnect_0|nios2_data_master_limiter|response_sink_accepted~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|pll_pll_slave_agent_rsp_fifo|mem[1][109]\, inst|mm_interconnect_0|pll_pll_slave_agent_rsp_fifo|mem[1][109], LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_baddr[17]\, inst|nios2|A_mem_baddr[17], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_tag_field[6]~9\, inst|nios2|d_address_tag_field[6]~9, LT24_Controller, 1
instance = comp, \inst|nios2|dc_tag_wr_port_en~2\, inst|nios2|dc_tag_wr_port_en~2, LT24_Controller, 1
instance = comp, \inst|nios2|dc_tag_wr_port_addr[0]~0\, inst|nios2|dc_tag_wr_port_addr[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2|dc_tag_wr_port_addr[1]~1\, inst|nios2|dc_tag_wr_port_addr[1]~1, LT24_Controller, 1
instance = comp, \inst|nios2|dc_tag_wr_port_addr[2]~2\, inst|nios2|dc_tag_wr_port_addr[2]~2, LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_baddr[8]\, inst|nios2|A_mem_baddr[8], LT24_Controller, 1
instance = comp, \inst|nios2|dc_tag_wr_port_addr[3]~3\, inst|nios2|dc_tag_wr_port_addr[3]~3, LT24_Controller, 1
instance = comp, \inst|nios2|dc_tag_wr_port_addr[4]~4\, inst|nios2|dc_tag_wr_port_addr[4]~4, LT24_Controller, 1
instance = comp, \inst|nios2|dc_tag_wr_port_addr[5]~5\, inst|nios2|dc_tag_wr_port_addr[5]~5, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|_~5\, inst|nios2|Add17|auto_generated|_~5, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|_~6\, inst|nios2|Add17|auto_generated|_~6, LT24_Controller, 1
instance = comp, \inst|nios2|E_dst_regnum[0]\, inst|nios2|E_dst_regnum[0], LT24_Controller, 1
instance = comp, \inst|nios2|M_dst_regnum[0]\, inst|nios2|M_dst_regnum[0], LT24_Controller, 1
instance = comp, \inst|nios2|A_dst_regnum_from_M[0]\, inst|nios2|A_dst_regnum_from_M[0], LT24_Controller, 1
instance = comp, \inst|nios2|F_ctrl_implicit_dst_eretaddr~2\, inst|nios2|F_ctrl_implicit_dst_eretaddr~2, LT24_Controller, 1
instance = comp, \inst|nios2|F_ctrl_implicit_dst_eretaddr~3\, inst|nios2|F_ctrl_implicit_dst_eretaddr~3, LT24_Controller, 1
instance = comp, \inst|nios2|F_ctrl_implicit_dst_eretaddr~5\, inst|nios2|F_ctrl_implicit_dst_eretaddr~5, LT24_Controller, 1
instance = comp, \inst|nios2|F_ctrl_implicit_dst_eretaddr~4\, inst|nios2|F_ctrl_implicit_dst_eretaddr~4, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_implicit_dst_eretaddr\, inst|nios2|D_ctrl_implicit_dst_eretaddr, LT24_Controller, 1
instance = comp, \DRAM_DQ[1]~input\, DRAM_DQ[1]~input, LT24_Controller, 1
instance = comp, \inst|sdram_controller|za_data[1]\, inst|sdram_controller|za_data[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~1\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~17\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~17, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~145\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~145, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~33\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~33, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~49\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~49, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~146\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~146, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~81\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~81, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~113\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~113, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~65\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~65, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~97\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~97, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~143\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~143, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~144\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~144, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~147\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~147, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_payload[1]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_payload[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[1]~feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[1]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[1]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~3\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[1]\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|out_data[1]~3\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|out_data[1]~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1]\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1]~feeder\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1]\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~29\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~29, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[1]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[1]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|E_mem_byte_en[0]~7\, inst|nios2|E_mem_byte_en[0]~7, LT24_Controller, 1
instance = comp, \inst|nios2|M_mem_byte_en[0]\, inst|nios2|M_mem_byte_en[0], LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_byte_en[0]\, inst|nios2|A_mem_byte_en[0], LT24_Controller, 1
instance = comp, \inst|nios2|d_byteenable_nxt[0]~2\, inst|nios2|d_byteenable_nxt[0]~2, LT24_Controller, 1
instance = comp, \inst|nios2|d_byteenable[0]\, inst|nios2|d_byteenable[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_data[32]\, inst|mm_interconnect_0|cmd_mux|src_data[32], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|byteenable[0]\, inst|nios2|the_LT24_System_nios2_nios2_oci|byteenable[0], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_byteenable[0]~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_byteenable[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[1]~1\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[1]~1, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|cfgrom_readdata~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|cfgrom_readdata~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_st_data[2]\, inst|nios2|A_st_data[2], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[2]~4\, inst|nios2|d_writedata[2]~4, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_rd_en\, inst|nios2|A_dc_wb_rd_en, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_begintransfer~0\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_begintransfer~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_baddr[12]\, inst|nios2|A_mem_baddr[12], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_tag_field[1]~14\, inst|nios2|d_address_tag_field[1]~14, LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[5]\, inst|nios2|M_src1[5], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1_nxt[5]~5\, inst|nios2|A_mul_src1_nxt[5]~5, LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[6]~feeder\, inst|nios2|M_src1[6]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[6]\, inst|nios2|M_src1[6], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1_nxt[6]~6\, inst|nios2|A_mul_src1_nxt[6]~6, LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[7]~feeder\, inst|nios2|M_src1[7]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[7]\, inst|nios2|M_src1[7], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1_nxt[7]~7\, inst|nios2|A_mul_src1_nxt[7]~7, LT24_Controller, 1
instance = comp, \DRAM_DQ[4]~input\, DRAM_DQ[4]~input, LT24_Controller, 1
instance = comp, \inst|sdram_controller|za_data[4]\, inst|sdram_controller|za_data[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~4\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~20\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~20, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~130\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~130, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~36\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~36, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~52\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~52, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~131\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~131, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~84\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~84, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~116\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~116, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~68\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~68, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~100\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~100, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~128\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~128, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~129\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~129, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~132\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~132, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_payload[4]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_payload[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[4]~feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[4]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[4]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|ShiftLeft2~0\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|ShiftLeft2~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20]\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20]~feeder\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20]\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20], LT24_Controller, 1
instance = comp, \inst|nios2|E_src2_reg[3]\, inst|nios2|E_src2_reg[3], LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[3]~feeder\, inst|nios2|M_st_data[3]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[3]\, inst|nios2|M_st_data[3], LT24_Controller, 1
instance = comp, \inst|nios2|A_st_data[3]\, inst|nios2|A_st_data[3], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[3]~3\, inst|nios2|d_writedata[3]~3, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_offset_nxt[0]~0\, inst|nios2|A_dc_xfer_wr_offset_nxt[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_offset[0]\, inst|nios2|A_dc_xfer_wr_offset[0], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_offset_nxt[1]~1\, inst|nios2|A_dc_xfer_wr_offset_nxt[1]~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_offset[1]\, inst|nios2|A_dc_xfer_wr_offset[1], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_offset_nxt[2]~2\, inst|nios2|A_dc_xfer_wr_offset_nxt[2]~2, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_offset[2]\, inst|nios2|A_dc_xfer_wr_offset[2], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_rd_addr_offset_nxt[0]~0\, inst|nios2|A_dc_wb_rd_addr_offset_nxt[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_rd_addr_offset[0]\, inst|nios2|A_dc_wb_rd_addr_offset[0], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_rd_addr_offset_nxt[1]~1\, inst|nios2|A_dc_wb_rd_addr_offset_nxt[1]~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_rd_addr_offset[1]\, inst|nios2|A_dc_wb_rd_addr_offset[1], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_rd_addr_offset_nxt[2]~2\, inst|nios2|A_dc_wb_rd_addr_offset_nxt[2]~2, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_rd_addr_offset[2]\, inst|nios2|A_dc_wb_rd_addr_offset[2], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_fill_has_started_nxt~0\, inst|nios2|A_dc_fill_has_started_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_fill_has_started\, inst|nios2|A_dc_fill_has_started, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_fill_dp_offset_nxt[0]~0\, inst|nios2|A_dc_fill_dp_offset_nxt[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data_cnt[3]~0\, inst|nios2|A_dc_rd_data_cnt[3]~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_fill_dp_offset[0]\, inst|nios2|A_dc_fill_dp_offset[0], LT24_Controller, 1
instance = comp, \inst|nios2|M_alu_result[2]\, inst|nios2|M_alu_result[2], LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_baddr[2]\, inst|nios2|A_mem_baddr[2], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_addr[0]~0\, inst|nios2|dc_data_wr_port_addr[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_addr[0]~1\, inst|nios2|dc_data_wr_port_addr[0]~1, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_addr[1]~2\, inst|nios2|dc_data_wr_port_addr[1]~2, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_fill_dp_offset_nxt[1]~1\, inst|nios2|A_dc_fill_dp_offset_nxt[1]~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_fill_dp_offset[1]\, inst|nios2|A_dc_fill_dp_offset[1], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_addr[1]~3\, inst|nios2|dc_data_wr_port_addr[1]~3, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_fill_dp_offset_nxt[2]~2\, inst|nios2|A_dc_fill_dp_offset_nxt[2]~2, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_fill_dp_offset[2]\, inst|nios2|A_dc_fill_dp_offset[2], LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_baddr[4]\, inst|nios2|A_mem_baddr[4], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_addr[2]~4\, inst|nios2|dc_data_wr_port_addr[2]~4, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_addr[2]~5\, inst|nios2|dc_data_wr_port_addr[2]~5, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_addr[3]~6\, inst|nios2|dc_data_wr_port_addr[3]~6, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_addr[4]~7\, inst|nios2|dc_data_wr_port_addr[4]~7, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_addr[5]~8\, inst|nios2|dc_data_wr_port_addr[5]~8, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_addr[6]~9\, inst|nios2|dc_data_wr_port_addr[6]~9, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_addr[7]~10\, inst|nios2|dc_data_wr_port_addr[7]~10, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_addr[8]~11\, inst|nios2|dc_data_wr_port_addr[8]~11, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|_~8\, inst|nios2|Add17|auto_generated|_~8, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|result_int[3]~6\, inst|nios2|Add17|auto_generated|result_int[3]~6, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_rd_port_addr[0]~18\, inst|nios2|dc_data_rd_port_addr[0]~18, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_rd_port_addr[0]~27\, inst|nios2|dc_data_rd_port_addr[0]~27, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|result_int[4]~8\, inst|nios2|Add17|auto_generated|result_int[4]~8, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_rd_addr_offset_nxt[1]~1\, inst|nios2|A_dc_xfer_rd_addr_offset_nxt[1]~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_rd_addr_offset[1]\, inst|nios2|A_dc_xfer_rd_addr_offset[1], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_rd_port_addr[1]~19\, inst|nios2|dc_data_rd_port_addr[1]~19, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_rd_port_addr[1]~28\, inst|nios2|dc_data_rd_port_addr[1]~28, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|result_int[5]~10\, inst|nios2|Add17|auto_generated|result_int[5]~10, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_rd_addr_offset_nxt[2]~0\, inst|nios2|A_dc_xfer_rd_addr_offset_nxt[2]~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_rd_addr_offset[2]\, inst|nios2|A_dc_xfer_rd_addr_offset[2], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_rd_port_addr[2]~20\, inst|nios2|dc_data_rd_port_addr[2]~20, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_rd_port_addr[2]~29\, inst|nios2|dc_data_rd_port_addr[2]~29, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_rd_port_addr[3]~21\, inst|nios2|dc_data_rd_port_addr[3]~21, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_rd_port_addr[3]~30\, inst|nios2|dc_data_rd_port_addr[3]~30, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_rd_port_addr[4]~22\, inst|nios2|dc_data_rd_port_addr[4]~22, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_rd_port_addr[4]~31\, inst|nios2|dc_data_rd_port_addr[4]~31, LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[9]~feeder\, inst|nios2|M_src1[9]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[9]\, inst|nios2|M_src1[9], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1_nxt[9]~9\, inst|nios2|A_mul_src1_nxt[9]~9, LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[10]~feeder\, inst|nios2|M_src1[10]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[10]\, inst|nios2|M_src1[10], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1_nxt[10]~10\, inst|nios2|A_mul_src1_nxt[10]~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|ShiftLeft2~5\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|ShiftLeft2~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21]\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21]~feeder\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21]\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[9]~10\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[9]~10, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[10]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[10]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[10]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[10], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~27\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~27, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[10]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[10], LT24_Controller, 1
instance = comp, \inst|nios2|E_src2_reg[10]\, inst|nios2|E_src2_reg[10], LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[26]~2\, inst|nios2|M_st_data[26]~2, LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[10]\, inst|nios2|M_st_data[10], LT24_Controller, 1
instance = comp, \inst|nios2|A_st_data[10]\, inst|nios2|A_st_data[10], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[10]~10\, inst|nios2|d_writedata[10]~10, LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[12]~feeder\, inst|nios2|M_src1[12]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[12]\, inst|nios2|M_src1[12], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1_nxt[12]~12\, inst|nios2|A_mul_src1_nxt[12]~12, LT24_Controller, 1
instance = comp, \inst|nios2|Equal184~0\, inst|nios2|Equal184~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_ctrl_ld8\, inst|nios2|M_ctrl_ld8, LT24_Controller, 1
instance = comp, \inst|nios2|A_ld_align_byte1_fill\, inst|nios2|A_ld_align_byte1_fill, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[12]~21\, inst|nios2|A_wr_data_unfiltered[12]~21, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|_~1\, inst|nios2|Add17|auto_generated|_~1, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|result_int[6]~12\, inst|nios2|Add17|auto_generated|result_int[6]~12, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|result_int[7]~14\, inst|nios2|Add17|auto_generated|result_int[7]~14, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|result_int[8]~16\, inst|nios2|Add17|auto_generated|result_int[8]~16, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|result_int[9]~18\, inst|nios2|Add17|auto_generated|result_int[9]~18, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|result_int[10]~20\, inst|nios2|Add17|auto_generated|result_int[10]~20, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_rd_port_addr[7]~25\, inst|nios2|dc_data_rd_port_addr[7]~25, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_rd_port_addr[7]~34\, inst|nios2|dc_data_rd_port_addr[7]~34, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_rd_port_addr[8]~26\, inst|nios2|dc_data_rd_port_addr[8]~26, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_rd_port_addr[8]~35\, inst|nios2|dc_data_rd_port_addr[8]~35, LT24_Controller, 1
instance = comp, \inst|nios2|W_wr_data[4]\, inst|nios2|W_wr_data[4], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[4]~27\, inst|nios2|D_src2_reg[4]~27, LT24_Controller, 1
instance = comp, \inst|nios2|A_dst_regnum_from_M[4]\, inst|nios2|A_dst_regnum_from_M[4], LT24_Controller, 1
instance = comp, \inst|nios2|rf_b_rd_port_addr[0]~0\, inst|nios2|rf_b_rd_port_addr[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2|rf_b_rd_port_addr[1]~1\, inst|nios2|rf_b_rd_port_addr[1]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~2\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[2]\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|out_data[2]~2\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|out_data[2]~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2]\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2]~feeder\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2]\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|monitor_go~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|monitor_go~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|monitor_go\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|monitor_go, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~27\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~27, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[2]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[2]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2_reg[7]\, inst|nios2|E_src2_reg[7], LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[7]~feeder\, inst|nios2|M_st_data[7]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[7]\, inst|nios2|M_st_data[7], LT24_Controller, 1
instance = comp, \inst|nios2|A_st_data[7]\, inst|nios2|A_st_data[7], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[7]~7\, inst|nios2|d_writedata[7]~7, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_rd_addr_offset_match~0\, inst|nios2|A_dc_xfer_rd_addr_offset_match~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_ctrl_st_nxt~0\, inst|nios2|M_ctrl_st_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_ctrl_st\, inst|nios2|M_ctrl_st, LT24_Controller, 1
instance = comp, \inst|nios2|M_valid_st_writes_mem\, inst|nios2|M_valid_st_writes_mem, LT24_Controller, 1
instance = comp, \inst|nios2|A_valid_st_writes_mem\, inst|nios2|A_valid_st_writes_mem, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_rd_addr_offset_match\, inst|nios2|A_dc_xfer_rd_addr_offset_match, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_rd_data_offset_match\, inst|nios2|A_dc_xfer_rd_data_offset_match, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[3]~feeder\, inst|nios2|A_dc_rd_data[3]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[3]\, inst|nios2|A_dc_rd_data[3], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data_nxt[3]~3\, inst|nios2|A_dc_xfer_wr_data_nxt[3]~3, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data[3]\, inst|nios2|A_dc_xfer_wr_data[3], LT24_Controller, 1
instance = comp, \inst|nios2|E_src2_reg[5]\, inst|nios2|E_src2_reg[5], LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[5]\, inst|nios2|M_st_data[5], LT24_Controller, 1
instance = comp, \inst|nios2|A_ctrl_st\, inst|nios2|A_ctrl_st, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_fill_wr_data~0\, inst|nios2|A_dc_fill_wr_data~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_fill_wr_data~1\, inst|nios2|A_dc_fill_wr_data~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_fill_wr_data~2\, inst|nios2|A_dc_fill_wr_data~2, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[11]~8\, inst|nios2|dc_data_wr_port_data[11]~8, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2_reg[11]\, inst|nios2|E_src2_reg[11], LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[27]~3\, inst|nios2|M_st_data[27]~3, LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[11]\, inst|nios2|M_st_data[11], LT24_Controller, 1
instance = comp, \inst|nios2|A_st_data[11]\, inst|nios2|A_st_data[11], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[11]~11\, inst|nios2|d_writedata[11]~11, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[5]~feeder\, inst|nios2|A_dc_rd_data[5]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[5]\, inst|nios2|A_dc_rd_data[5], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data_nxt[5]~5\, inst|nios2|A_dc_xfer_wr_data_nxt[5]~5, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data[5]\, inst|nios2|A_dc_xfer_wr_data[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_demux|src1_valid~0\, inst|mm_interconnect_0|rsp_demux|src1_valid~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma_reg[1]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma_reg[1]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_001|Equal2~2\, inst|mm_interconnect_0|router_001|Equal2~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|write_process~0\, inst|lt24_ctrl_0|LT24_Slave_inst|write_process~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[23]~0\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[23]~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[23]~1\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[23]~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma_reg[1]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma_reg[1], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux30~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux30~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~0\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~2\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[1]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[1]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[1]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[1]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|take_in_data\, inst|mm_interconnect_0|crosser_004|clock_xer|take_in_data, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[1]\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[1]\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[1]~62\, inst|mm_interconnect_0|rsp_mux_001|src_data[1]~62, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_data_master_limiter|last_channel[2]\, inst|mm_interconnect_0|nios2_data_master_limiter|last_channel[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent|rf_source_valid~0\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent|rf_source_valid~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1], LT24_Controller, 1
instance = comp, \inst|jtag_uart|always2~0\, inst|jtag_uart|always2~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|always2~1\, inst|jtag_uart|always2~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart|av_waitrequest\, inst|jtag_uart|av_waitrequest, LT24_Controller, 1
instance = comp, \inst|jtag_uart|fifo_rd~0\, inst|jtag_uart|fifo_rd~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|state~0\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|state~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~4, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~5, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift[0]~4\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift[0]~4, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift[10]\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift[10], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0], LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|jupdate~0\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|jupdate~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|state~1\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|state~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|state~2\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|state~2, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|state\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|state, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count~10\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count~10, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count[2]\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count[2], LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count~9\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count~9, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count[3]\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count[3], LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count~8\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count~8, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count[4]\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count[4], LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count~7\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count~7, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count[5]\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count[5], LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count~6\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count~6, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count[6]\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count[6], LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count~5\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count~5, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count[7]\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count[7], LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count~3\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count~3, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count[8]\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count[8], LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count[9]~0\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count[9]~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count[9]~1\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count[9]~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count[9]\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count[9], LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count~4\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count~4, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count[0]\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count[0], LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count~2\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count~2, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count[1]\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|count[1], LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|write_stalled~1\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|write_stalled~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|write_valid\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|write_valid, LT24_Controller, 1
instance = comp, \inst|jtag_uart|t_dav\, inst|jtag_uart|t_dav, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|tck_t_dav~0\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|tck_t_dav~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|tck_t_dav\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|tck_t_dav, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|write_stalled~0\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|write_stalled~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|write_stalled\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|write_stalled, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|t_ena~2\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|t_ena~2, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|rst2~feeder\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|rst2~feeder, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|rst2\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|rst2, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|write~1\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|write~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|write~0\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|write~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|write\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|write, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|write1~feeder\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|write1~feeder, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|write1\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|write1, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|write2\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|write2, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|t_ena~3\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|t_ena~3, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|t_ena~reg0\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|t_ena~reg0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart|fifo_rd~1\, inst|jtag_uart|fifo_rd~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, LT24_Controller, 1
instance = comp, \inst|jtag_uart|wr_rfifo\, inst|jtag_uart|wr_rfifo, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|wdata[0]\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|wdata[0], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|r_ena1\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|r_ena1, LT24_Controller, 1
instance = comp, \inst|jtag_uart|r_val\, inst|jtag_uart|r_val, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|rvalid0~0\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|rvalid0~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|read~0\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|read~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|read\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|read, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|read1~feeder\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|read1~feeder, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|read1\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|read1, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|read2~feeder\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|read2~feeder, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|read2\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|read2, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|read_req\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|read_req, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|rvalid0~1\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|rvalid0~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|rvalid0~2\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|rvalid0~2, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|rvalid0\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|rvalid0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|r_val~0\, inst|jtag_uart|r_val~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, LT24_Controller, 1
instance = comp, \inst|jtag_uart|fifo_wr~0\, inst|jtag_uart|fifo_wr~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|fifo_wr\, inst|jtag_uart|fifo_wr, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|r_ena~0\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|r_ena~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], LT24_Controller, 1
instance = comp, \inst|nios2|A_st_data[4]\, inst|nios2|A_st_data[4], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[4]~2\, inst|nios2|d_writedata[4]~2, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2_reg[6]\, inst|nios2|E_src2_reg[6], LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[6]\, inst|nios2|M_st_data[6], LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_st_data[6]~16\, inst|nios2|M_dc_st_data[6]~16, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_st_data[6]\, inst|nios2|A_dc_st_data[6], LT24_Controller, 1
instance = comp, \inst|nios2|F_ctrl_unsigned_lo_imm16~0\, inst|nios2|F_ctrl_unsigned_lo_imm16~0, LT24_Controller, 1
instance = comp, \inst|nios2|F_ctrl_unsigned_lo_imm16~1\, inst|nios2|F_ctrl_unsigned_lo_imm16~1, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_unsigned_lo_imm16\, inst|nios2|D_ctrl_unsigned_lo_imm16, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[30]~18\, inst|nios2|D_src2[30]~18, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[16]~56\, inst|nios2|D_src2[16]~56, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[16]~57\, inst|nios2|D_src2[16]~57, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2[16]\, inst|nios2|E_src2[16], LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|_~26\, inst|nios2|Add17|auto_generated|_~26, LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[14]~feeder\, inst|nios2|M_src1[14]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[14]\, inst|nios2|M_src1[14], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1_nxt[14]~14\, inst|nios2|A_mul_src1_nxt[14]~14, LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[16]~feeder\, inst|nios2|M_src2[16]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[16]\, inst|nios2|M_src2[16], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2_nxt[16]~16\, inst|nios2|A_mul_src2_nxt[16]~16, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2[16]\, inst|nios2|A_mul_src2[16], LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[0]\, inst|nios2|M_src2[0], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2_nxt[0]~0\, inst|nios2|A_mul_src2_nxt[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[17]~feeder\, inst|nios2|M_src2[17]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[17]\, inst|nios2|M_src2[17], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2_nxt[17]~17\, inst|nios2|A_mul_src2_nxt[17]~17, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2[17]\, inst|nios2|A_mul_src2[17], LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[1]\, inst|nios2|M_src2[1], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2_nxt[1]~1\, inst|nios2|A_mul_src2_nxt[1]~1, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|Equal0~2\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|Equal0~2, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[18]~6\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[18]~6, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[21]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[21]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[21]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[21], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|jtag_rd~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|jtag_rd~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|jtag_rd\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|jtag_rd, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|jtag_rd_d1\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|jtag_rd_d1, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[0]~13\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[0]~13, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[18]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[18], LT24_Controller, 1
instance = comp, \inst|nios2|E_src2_reg[18]\, inst|nios2|E_src2_reg[18], LT24_Controller, 1
instance = comp, \inst|nios2|E_st_data[18]~2\, inst|nios2|E_st_data[18]~2, LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[18]\, inst|nios2|M_st_data[18], LT24_Controller, 1
instance = comp, \inst|nios2|A_st_data[18]\, inst|nios2|A_st_data[18], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[18]~18\, inst|nios2|d_writedata[18]~18, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_st_data[7]~7\, inst|nios2|M_dc_st_data[7]~7, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_st_data[7]\, inst|nios2|A_dc_st_data[7], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[4]~0\, inst|nios2|dc_data_wr_port_data[4]~0, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[7]~18\, inst|nios2|dc_data_wr_port_data[7]~18, LT24_Controller, 1
instance = comp, \inst|nios2|A_st_data[5]\, inst|nios2|A_st_data[5], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[5]~5\, inst|nios2|d_writedata[5]~5, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_st_data[8]~3\, inst|nios2|M_dc_st_data[8]~3, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_st_data[8]\, inst|nios2|A_dc_st_data[8], LT24_Controller, 1
instance = comp, \inst|nios2|A_st_data[8]\, inst|nios2|A_st_data[8], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[8]~9\, inst|nios2|dc_data_wr_port_data[8]~9, LT24_Controller, 1
instance = comp, \DRAM_DQ[8]~input\, DRAM_DQ[8]~input, LT24_Controller, 1
instance = comp, \inst|sdram_controller|za_data[8]\, inst|sdram_controller|za_data[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~88feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~88feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~88\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~88, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~104\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~104, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~72\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~72, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~168\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~168, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~120\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~120, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~169\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~169, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~24feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~24feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~24\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~24, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~8\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~170\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~170, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~56\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~56, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~40feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~40feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~40\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~40, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~171\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~171, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~172\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~172, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_payload[8]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_payload[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[8]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~8\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[8]\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|out_data[8]~8\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|out_data[8]~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[8]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[8]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[8]\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[8]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[8]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[8]\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~1\, inst|mm_interconnect_0|rsp_mux_001|src_payload~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[8]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[8], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux23~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux23~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[8]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[8]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[8], LT24_Controller, 1
instance = comp, \inst|jtag_uart|ien_AF~feeder\, inst|jtag_uart|ien_AF~feeder, LT24_Controller, 1
instance = comp, \inst|jtag_uart|ien_AF~0\, inst|jtag_uart|ien_AF~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|ien_AF\, inst|jtag_uart|ien_AF, LT24_Controller, 1
instance = comp, \inst|jtag_uart|Add0~0\, inst|jtag_uart|Add0~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|Add0~2\, inst|jtag_uart|Add0~2, LT24_Controller, 1
instance = comp, \inst|jtag_uart|Add0~4\, inst|jtag_uart|Add0~4, LT24_Controller, 1
instance = comp, \inst|jtag_uart|Add0~6\, inst|jtag_uart|Add0~6, LT24_Controller, 1
instance = comp, \inst|jtag_uart|Add0~8\, inst|jtag_uart|Add0~8, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LessThan1~1\, inst|jtag_uart|LessThan1~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart|Add0~10\, inst|jtag_uart|Add0~10, LT24_Controller, 1
instance = comp, \inst|jtag_uart|Add0~12\, inst|jtag_uart|Add0~12, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LessThan1~0\, inst|jtag_uart|LessThan1~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LessThan1~2\, inst|jtag_uart|LessThan1~2, LT24_Controller, 1
instance = comp, \inst|jtag_uart|fifo_AF\, inst|jtag_uart|fifo_AF, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|jupdate~1\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|jupdate~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|jupdate\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|jupdate, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|jupdate1\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|jupdate1, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|jupdate2~feeder\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|jupdate2~feeder, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|jupdate2\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|jupdate2, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|always2~0\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|always2~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|t_pause~0\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|t_pause~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|t_pause~1\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|t_pause~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|t_pause~reg0\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|t_pause~reg0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|read_0\, inst|jtag_uart|read_0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|pause_irq~0\, inst|jtag_uart|pause_irq~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|pause_irq\, inst|jtag_uart|pause_irq, LT24_Controller, 1
instance = comp, \inst|jtag_uart|av_readdata[8]~0\, inst|jtag_uart|av_readdata[8]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[8]~5\, inst|mm_interconnect_0|rsp_mux_001|src_data[8]~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[8]~6\, inst|mm_interconnect_0|rsp_mux_001|src_data[8]~6, LT24_Controller, 1
instance = comp, \inst|nios2|d_readdata_d1[8]\, inst|nios2|d_readdata_d1[8], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[8]~10\, inst|nios2|dc_data_wr_port_data[8]~10, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[9]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[9]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[9]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[9], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux22~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux22~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[9]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[9]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[9], LT24_Controller, 1
instance = comp, \inst|jtag_uart|ien_AE\, inst|jtag_uart|ien_AE, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LessThan0~0\, inst|jtag_uart|LessThan0~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LessThan0~1\, inst|jtag_uart|LessThan0~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart|fifo_AE\, inst|jtag_uart|fifo_AE, LT24_Controller, 1
instance = comp, \inst|jtag_uart|av_readdata[9]\, inst|jtag_uart|av_readdata[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[9]~21\, inst|mm_interconnect_0|rsp_mux_001|src_data[9]~21, LT24_Controller, 1
instance = comp, \DRAM_DQ[9]~input\, DRAM_DQ[9]~input, LT24_Controller, 1
instance = comp, \inst|sdram_controller|za_data[9]\, inst|sdram_controller|za_data[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~41\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~41, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~57\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~57, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~25feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~25feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~25\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~25, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~9\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~9, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~175\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~175, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~176\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~176, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~89\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~89, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~105feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~105feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~105\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~105, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~73\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~73, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~173\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~173, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~121\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~121, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~174\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~174, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~177\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~177, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_payload[9]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_payload[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[9]~feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[9]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[9]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~9\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~9, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[9]\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|out_data[9]~9\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|out_data[9]~9, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[9]\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[9]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[9]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[9]\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~5\, inst|mm_interconnect_0|rsp_mux_001|src_payload~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[9]~22\, inst|mm_interconnect_0|rsp_mux_001|src_data[9]~22, LT24_Controller, 1
instance = comp, \inst|nios2|d_readdata_d1[9]\, inst|nios2|d_readdata_d1[9], LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_st_data[9]~12\, inst|nios2|M_dc_st_data[9]~12, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_st_data[9]\, inst|nios2|A_dc_st_data[9], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[9]~28\, inst|nios2|dc_data_wr_port_data[9]~28, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[9]~29\, inst|nios2|dc_data_wr_port_data[9]~29, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[17]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[17]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[17]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[17], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux14~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux14~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[17]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[17], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[17]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[17], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[17]~64\, inst|mm_interconnect_0|rsp_mux_001|src_data[17]~64, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[17]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[17]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[17]\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[17], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[17]\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[17], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~17\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~17, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[19]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[19], LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_shift_rot_right~0\, inst|nios2|D_ctrl_shift_rot_right~0, LT24_Controller, 1
instance = comp, \inst|nios2|E_ctrl_shift_rot_right\, inst|nios2|E_ctrl_shift_rot_right, LT24_Controller, 1
instance = comp, \inst|nios2|Add7~0\, inst|nios2|Add7~0, LT24_Controller, 1
instance = comp, \inst|nios2|Add7~1\, inst|nios2|Add7~1, LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[3]\, inst|nios2|M_src2[3], LT24_Controller, 1
instance = comp, \inst|nios2|F_iw[9]~30\, inst|nios2|F_iw[9]~30, LT24_Controller, 1
instance = comp, \inst|nios2|D_iw[9]\, inst|nios2|D_iw[9], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[19]~50\, inst|nios2|D_src2[19]~50, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[19]~51\, inst|nios2|D_src2[19]~51, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2[19]\, inst|nios2|E_src2[19], LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[19]~feeder\, inst|nios2|M_src2[19]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[19]\, inst|nios2|M_src2[19], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2_nxt[19]~19\, inst|nios2|A_mul_src2_nxt[19]~19, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2[19]\, inst|nios2|A_mul_src2[19], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2_nxt[3]~3\, inst|nios2|A_mul_src2_nxt[3]~3, LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[4]\, inst|nios2|M_src2[4], LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_prestep1[1]~24\, inst|nios2|E_rot_prestep1[1]~24, LT24_Controller, 1
instance = comp, \inst|nios2|rf_a_rd_port_addr[0]~0\, inst|nios2|rf_a_rd_port_addr[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~22\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~22, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[28]\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[28], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[28]\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[28], LT24_Controller, 1
instance = comp, \DRAM_DQ[12]~input\, DRAM_DQ[12]~input, LT24_Controller, 1
instance = comp, \inst|sdram_controller|za_data[12]\, inst|sdram_controller|za_data[12], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~28\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~28, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~12\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~190\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~190, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~44feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~44feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~44\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~44, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~60\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~60, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~191\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~191, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~92feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~92feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~92\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~92, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~124\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~124, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~108\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~108, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~76\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~76, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~188\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~188, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~189\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~189, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~192\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~192, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_payload[12]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_payload[12], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[12]~feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[12]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[12]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[12], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|ShiftLeft2~12\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|ShiftLeft2~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28]\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[28]~feeder\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[28]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[28]\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[28], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[28]\, inst|mm_interconnect_0|rsp_mux|src_data[28], LT24_Controller, 1
instance = comp, \inst|nios2|i_readdata_d1[28]\, inst|nios2|i_readdata_d1[28], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~18\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~18, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[29]\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[29], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[29]\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[29], LT24_Controller, 1
instance = comp, \DRAM_DQ[13]~input\, DRAM_DQ[13]~input, LT24_Controller, 1
instance = comp, \inst|sdram_controller|za_data[13]\, inst|sdram_controller|za_data[13], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~45\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~45, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~29\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~29, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~13\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~13, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~195\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~195, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~61\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~61, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~196\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~196, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~93\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~93, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~109feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~109feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~109\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~109, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~77\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~77, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~193\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~193, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~125\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~125, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~194\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~194, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~197\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~197, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_payload[13]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_payload[13], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[13]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[13], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|ShiftLeft2~13\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|ShiftLeft2~13, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29]\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[29]~feeder\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[29]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[29]\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[29], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[29]\, inst|mm_interconnect_0|rsp_mux|src_data[29], LT24_Controller, 1
instance = comp, \inst|nios2|i_readdata_d1[29]\, inst|nios2|i_readdata_d1[29], LT24_Controller, 1
instance = comp, \DRAM_DQ[14]~input\, DRAM_DQ[14]~input, LT24_Controller, 1
instance = comp, \inst|sdram_controller|za_data[14]\, inst|sdram_controller|za_data[14], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~110\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~110, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~78\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~78, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~198\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~198, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~94\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~94, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~126\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~126, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~199\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~199, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~46\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~46, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~62\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~62, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~30feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~30feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~30\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~30, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~14\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~14, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~200\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~200, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~201\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~201, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~202\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~202, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_payload[14]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_payload[14], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[14]~feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[14]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[14]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[14], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|ShiftLeft2~14\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|ShiftLeft2~14, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[30]\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[30], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[30]~feeder\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[30]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[30]\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[30], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~14\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~14, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[30]\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[30], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[30]~feeder\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[30]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[30]\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[30], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[30]\, inst|mm_interconnect_0|rsp_mux|src_data[30], LT24_Controller, 1
instance = comp, \inst|nios2|i_readdata_d1[30]\, inst|nios2|i_readdata_d1[30], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~8\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~8, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[31]\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[31], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[31]\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[31], LT24_Controller, 1
instance = comp, \DRAM_DQ[15]~input\, DRAM_DQ[15]~input, LT24_Controller, 1
instance = comp, \inst|sdram_controller|za_data[15]\, inst|sdram_controller|za_data[15], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~15\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~15, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~31\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~31, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~205\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~205, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~63\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~63, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~47\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~47, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~206\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~206, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~95\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~95, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~127\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~127, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~79\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~79, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~111\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~111, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~203\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~203, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~204\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~204, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~207\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~207, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_payload[15]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_payload[15], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[15]~feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[15]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[15]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[15], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|ShiftLeft2~15\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|ShiftLeft2~15, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31]\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31]\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[31]\, inst|mm_interconnect_0|rsp_mux|src_data[31], LT24_Controller, 1
instance = comp, \inst|nios2|i_readdata_d1[31]\, inst|nios2|i_readdata_d1[31], LT24_Controller, 1
instance = comp, \inst|nios2|LT24_System_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6\, inst|nios2|LT24_System_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6, LT24_Controller, 1
instance = comp, \inst|nios2|F_iw[28]~28\, inst|nios2|F_iw[28]~28, LT24_Controller, 1
instance = comp, \inst|nios2|D_iw[28]\, inst|nios2|D_iw[28], LT24_Controller, 1
instance = comp, \inst|nios2|rf_a_rd_port_addr[1]~1\, inst|nios2|rf_a_rd_port_addr[1]~1, LT24_Controller, 1
instance = comp, \inst|nios2|F_iw[29]~27\, inst|nios2|F_iw[29]~27, LT24_Controller, 1
instance = comp, \inst|nios2|D_iw[29]\, inst|nios2|D_iw[29], LT24_Controller, 1
instance = comp, \inst|nios2|rf_a_rd_port_addr[2]~2\, inst|nios2|rf_a_rd_port_addr[2]~2, LT24_Controller, 1
instance = comp, \inst|nios2|F_iw[30]~26\, inst|nios2|F_iw[30]~26, LT24_Controller, 1
instance = comp, \inst|nios2|D_iw[30]\, inst|nios2|D_iw[30], LT24_Controller, 1
instance = comp, \inst|nios2|rf_a_rd_port_addr[3]~3\, inst|nios2|rf_a_rd_port_addr[3]~3, LT24_Controller, 1
instance = comp, \inst|nios2|F_iw[31]~25\, inst|nios2|F_iw[31]~25, LT24_Controller, 1
instance = comp, \inst|nios2|D_iw[31]\, inst|nios2|D_iw[31], LT24_Controller, 1
instance = comp, \inst|nios2|rf_a_rd_port_addr[4]~4\, inst|nios2|rf_a_rd_port_addr[4]~4, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[24]~22\, inst|nios2|A_wr_data_unfiltered[24]~22, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[12]~86\, inst|nios2|D_src2_reg[12]~86, LT24_Controller, 1
instance = comp, \inst|nios2|W_wr_data[12]\, inst|nios2|W_wr_data[12], LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_prestep1[6]~1\, inst|nios2|E_rot_prestep1[6]~1, LT24_Controller, 1
instance = comp, \inst|nios2|Add7~3\, inst|nios2|Add7~3, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_prestep1[4]~2\, inst|nios2|E_rot_prestep1[4]~2, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[6]~24\, inst|nios2|M_rot_prestep2[6]~24, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_prestep1[2]~3\, inst|nios2|E_rot_prestep1[2]~3, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_prestep1[0]~12\, inst|nios2|E_rot_prestep1[0]~12, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[2]~8\, inst|nios2|M_rot_prestep2[2]~8, LT24_Controller, 1
instance = comp, \inst|nios2|Add7~5\, inst|nios2|Add7~5, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[6]\, inst|nios2|M_rot_prestep2[6], LT24_Controller, 1
instance = comp, \inst|nios2|Add7~7\, inst|nios2|Add7~7, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_rn[3]\, inst|nios2|M_rot_rn[3], LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_prestep1[12]~6\, inst|nios2|E_rot_prestep1[12]~6, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[14]~27\, inst|nios2|M_rot_prestep2[14]~27, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_prestep1[10]~7\, inst|nios2|E_rot_prestep1[10]~7, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_prestep1[8]~0\, inst|nios2|E_rot_prestep1[8]~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[10]~11\, inst|nios2|M_rot_prestep2[10]~11, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[14]\, inst|nios2|M_rot_prestep2[14], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[14]~36\, inst|nios2|M_rot[14]~36, LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[5]\, inst|nios2|M_src2[5], LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|_~21\, inst|nios2|Add17|auto_generated|_~21, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|_~22\, inst|nios2|Add17|auto_generated|_~22, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1[2]~_Duplicate_1\, inst|nios2|A_mul_src1[2]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~21\, inst|nios2|F_pc_nxt~21, LT24_Controller, 1
instance = comp, \inst|nios2|D_pc[16]\, inst|nios2|D_pc[16], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~22\, inst|nios2|F_pc_nxt~22, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~23\, inst|nios2|F_pc_nxt~23, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_exception~1\, inst|nios2|D_ctrl_exception~1, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_exception~0\, inst|nios2|D_ctrl_exception~0, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_exception~2\, inst|nios2|D_ctrl_exception~2, LT24_Controller, 1
instance = comp, \inst|nios2|E_ctrl_exception\, inst|nios2|E_ctrl_exception, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr_nxt[16]~17\, inst|nios2|M_pipe_flush_waddr_nxt[16]~17, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[16]~16\, inst|nios2|M_pipe_flush_waddr[16]~16, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[16]~feeder\, inst|nios2|E_pc[16]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[16]\, inst|nios2|E_pc[16], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[16]\, inst|nios2|M_pipe_flush_waddr[16], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc[16]\, inst|nios2|F_pc[16], LT24_Controller, 1
instance = comp, \inst|nios2|D_pc[15]\, inst|nios2|D_pc[15], LT24_Controller, 1
instance = comp, \inst|nios2|D_pc[14]\, inst|nios2|D_pc[14], LT24_Controller, 1
instance = comp, \inst|nios2|D_pc[11]\, inst|nios2|D_pc[11], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_plus_one[10]~20\, inst|nios2|F_pc_plus_one[10]~20, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_plus_one[11]~22\, inst|nios2|F_pc_plus_one[11]~22, LT24_Controller, 1
instance = comp, \inst|nios2|D_pc_plus_one[11]\, inst|nios2|D_pc_plus_one[11], LT24_Controller, 1
instance = comp, \inst|nios2|D_pc_plus_one[10]\, inst|nios2|D_pc_plus_one[10], LT24_Controller, 1
instance = comp, \inst|nios2|D_br_taken_waddr_partial[5]~21\, inst|nios2|D_br_taken_waddr_partial[5]~21, LT24_Controller, 1
instance = comp, \inst|nios2|D_br_taken_waddr_partial[6]~23\, inst|nios2|D_br_taken_waddr_partial[6]~23, LT24_Controller, 1
instance = comp, \inst|nios2|D_br_taken_waddr_partial[7]~25\, inst|nios2|D_br_taken_waddr_partial[7]~25, LT24_Controller, 1
instance = comp, \inst|nios2|D_br_taken_waddr_partial[8]~27\, inst|nios2|D_br_taken_waddr_partial[8]~27, LT24_Controller, 1
instance = comp, \inst|nios2|D_br_taken_waddr_partial[9]~29\, inst|nios2|D_br_taken_waddr_partial[9]~29, LT24_Controller, 1
instance = comp, \inst|nios2|D_br_taken_waddr_partial[10]~31\, inst|nios2|D_br_taken_waddr_partial[10]~31, LT24_Controller, 1
instance = comp, \inst|nios2|D_br_taken_waddr_partial[10]\, inst|nios2|D_br_taken_waddr_partial[10], LT24_Controller, 1
instance = comp, \inst|nios2|Add1~1\, inst|nios2|Add1~1, LT24_Controller, 1
instance = comp, \inst|nios2|Add1~2\, inst|nios2|Add1~2, LT24_Controller, 1
instance = comp, \inst|nios2|Add1~4\, inst|nios2|Add1~4, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~0\, inst|nios2|F_pc_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~1\, inst|nios2|F_pc_nxt~1, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~2\, inst|nios2|F_pc_nxt~2, LT24_Controller, 1
instance = comp, \inst|nios2|D_extra_pc[11]~13\, inst|nios2|D_extra_pc[11]~13, LT24_Controller, 1
instance = comp, \inst|nios2|E_extra_pc[11]\, inst|nios2|E_extra_pc[11], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr_nxt[11]~10\, inst|nios2|M_pipe_flush_waddr_nxt[11]~10, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[11]~11\, inst|nios2|M_pipe_flush_waddr[11]~11, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[11]~feeder\, inst|nios2|E_pc[11]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[11]\, inst|nios2|E_pc[11], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[11]\, inst|nios2|M_pipe_flush_waddr[11], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc[11]\, inst|nios2|F_pc[11], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_plus_one[12]~24\, inst|nios2|F_pc_plus_one[12]~24, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_plus_one[13]~26\, inst|nios2|F_pc_plus_one[13]~26, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_plus_one[14]~28\, inst|nios2|F_pc_plus_one[14]~28, LT24_Controller, 1
instance = comp, \inst|nios2|D_pc_plus_one[14]\, inst|nios2|D_pc_plus_one[14], LT24_Controller, 1
instance = comp, \inst|nios2|D_pc_plus_one[13]\, inst|nios2|D_pc_plus_one[13], LT24_Controller, 1
instance = comp, \inst|nios2|Add1~6\, inst|nios2|Add1~6, LT24_Controller, 1
instance = comp, \inst|nios2|Add1~8\, inst|nios2|Add1~8, LT24_Controller, 1
instance = comp, \inst|nios2|Add1~10\, inst|nios2|Add1~10, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~15\, inst|nios2|F_pc_nxt~15, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~16\, inst|nios2|F_pc_nxt~16, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~17\, inst|nios2|F_pc_nxt~17, LT24_Controller, 1
instance = comp, \inst|nios2|D_extra_pc[14]~10\, inst|nios2|D_extra_pc[14]~10, LT24_Controller, 1
instance = comp, \inst|nios2|E_extra_pc[14]\, inst|nios2|E_extra_pc[14], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr_nxt[14]~15\, inst|nios2|M_pipe_flush_waddr_nxt[14]~15, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[14]~14\, inst|nios2|M_pipe_flush_waddr[14]~14, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[14]~feeder\, inst|nios2|E_pc[14]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[14]\, inst|nios2|E_pc[14], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[14]\, inst|nios2|M_pipe_flush_waddr[14], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc[14]\, inst|nios2|F_pc[14], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_plus_one[15]~30\, inst|nios2|F_pc_plus_one[15]~30, LT24_Controller, 1
instance = comp, \inst|nios2|D_pc_plus_one[15]\, inst|nios2|D_pc_plus_one[15], LT24_Controller, 1
instance = comp, \inst|nios2|Add1~12\, inst|nios2|Add1~12, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~12\, inst|nios2|F_pc_nxt~12, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~13\, inst|nios2|F_pc_nxt~13, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~14\, inst|nios2|F_pc_nxt~14, LT24_Controller, 1
instance = comp, \inst|nios2|D_extra_pc[15]~9\, inst|nios2|D_extra_pc[15]~9, LT24_Controller, 1
instance = comp, \inst|nios2|E_extra_pc[15]\, inst|nios2|E_extra_pc[15], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr_nxt[15]~14\, inst|nios2|M_pipe_flush_waddr_nxt[15]~14, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[15]~15\, inst|nios2|M_pipe_flush_waddr[15]~15, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[15]~feeder\, inst|nios2|E_pc[15]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[15]\, inst|nios2|E_pc[15], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[15]\, inst|nios2|M_pipe_flush_waddr[15], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc[15]\, inst|nios2|F_pc[15], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_plus_one[16]~32\, inst|nios2|F_pc_plus_one[16]~32, LT24_Controller, 1
instance = comp, \inst|nios2|D_pc_plus_one[16]\, inst|nios2|D_pc_plus_one[16], LT24_Controller, 1
instance = comp, \inst|nios2|Add1~14\, inst|nios2|Add1~14, LT24_Controller, 1
instance = comp, \inst|nios2|D_extra_pc[16]~8\, inst|nios2|D_extra_pc[16]~8, LT24_Controller, 1
instance = comp, \inst|nios2|E_extra_pc[16]\, inst|nios2|E_extra_pc[16], LT24_Controller, 1
instance = comp, \inst|nios2|E_logic_result[18]~8\, inst|nios2|E_logic_result[18]~8, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[18]~9\, inst|nios2|E_alu_result[18]~9, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|_~24\, inst|nios2|Add17|auto_generated|_~24, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[14]~59\, inst|nios2|D_src2[14]~59, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2[14]\, inst|nios2|E_src2[14], LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|_~28\, inst|nios2|Add17|auto_generated|_~28, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[12]~61\, inst|nios2|D_src2[12]~61, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2[12]\, inst|nios2|E_src2[12], LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|_~30\, inst|nios2|Add17|auto_generated|_~30, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|_~31\, inst|nios2|Add17|auto_generated|_~31, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|result_int[11]~22\, inst|nios2|Add17|auto_generated|result_int[11]~22, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|result_int[12]~24\, inst|nios2|Add17|auto_generated|result_int[12]~24, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|result_int[13]~26\, inst|nios2|Add17|auto_generated|result_int[13]~26, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|result_int[14]~28\, inst|nios2|Add17|auto_generated|result_int[14]~28, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|result_int[15]~30\, inst|nios2|Add17|auto_generated|result_int[15]~30, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|result_int[16]~32\, inst|nios2|Add17|auto_generated|result_int[16]~32, LT24_Controller, 1
instance = comp, \inst|nios2|E_logic_result[15]~11\, inst|nios2|E_logic_result[15]~11, LT24_Controller, 1
instance = comp, \inst|nios2|D_extra_pc[13]~11\, inst|nios2|D_extra_pc[13]~11, LT24_Controller, 1
instance = comp, \inst|nios2|E_extra_pc[13]\, inst|nios2|E_extra_pc[13], LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[15]~12\, inst|nios2|E_alu_result[15]~12, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[15]\, inst|nios2|E_alu_result[15], LT24_Controller, 1
instance = comp, \inst|nios2|M_alu_result[15]\, inst|nios2|M_alu_result[15], LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[19]\, inst|nios2|M_src1[19], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1[3]~_Duplicate_1\, inst|nios2|A_mul_src1[3]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1_nxt[19]~19\, inst|nios2|A_mul_src1_nxt[19]~19, LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[20]\, inst|nios2|M_src1[20], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1[4]~_Duplicate_1\, inst|nios2|A_mul_src1[4]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1_nxt[20]~20\, inst|nios2|A_mul_src1_nxt[20]~20, LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[21]\, inst|nios2|M_src1[21], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1[5]~_Duplicate_1\, inst|nios2|A_mul_src1[5]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1_nxt[21]~21\, inst|nios2|A_mul_src1_nxt[21]~21, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[22]~43\, inst|nios2|D_src2[22]~43, LT24_Controller, 1
instance = comp, \inst|nios2|F_iw[26]~9\, inst|nios2|F_iw[26]~9, LT24_Controller, 1
instance = comp, \inst|nios2|D_iw[26]\, inst|nios2|D_iw[26], LT24_Controller, 1
instance = comp, \inst|nios2|D_pc[20]\, inst|nios2|D_pc[20], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~33\, inst|nios2|F_pc_nxt~33, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~34\, inst|nios2|F_pc_nxt~34, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~35\, inst|nios2|F_pc_nxt~35, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr_nxt[20]~21\, inst|nios2|M_pipe_flush_waddr_nxt[20]~21, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[20]~20\, inst|nios2|M_pipe_flush_waddr[20]~20, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[20]\, inst|nios2|E_pc[20], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[20]\, inst|nios2|M_pipe_flush_waddr[20], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc[20]\, inst|nios2|F_pc[20], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_plus_one[17]~34\, inst|nios2|F_pc_plus_one[17]~34, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_plus_one[18]~36\, inst|nios2|F_pc_plus_one[18]~36, LT24_Controller, 1
instance = comp, \inst|nios2|D_pc_plus_one[18]\, inst|nios2|D_pc_plus_one[18], LT24_Controller, 1
instance = comp, \inst|nios2|Add1~16\, inst|nios2|Add1~16, LT24_Controller, 1
instance = comp, \inst|nios2|Add1~18\, inst|nios2|Add1~18, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~27\, inst|nios2|F_pc_nxt~27, LT24_Controller, 1
instance = comp, \inst|nios2|D_pc[18]\, inst|nios2|D_pc[18], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~28\, inst|nios2|F_pc_nxt~28, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~29\, inst|nios2|F_pc_nxt~29, LT24_Controller, 1
instance = comp, \inst|nios2|D_extra_pc[18]~6\, inst|nios2|D_extra_pc[18]~6, LT24_Controller, 1
instance = comp, \inst|nios2|E_extra_pc[18]\, inst|nios2|E_extra_pc[18], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr_nxt[18]~19\, inst|nios2|M_pipe_flush_waddr_nxt[18]~19, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[18]~18\, inst|nios2|M_pipe_flush_waddr[18]~18, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[18]~feeder\, inst|nios2|E_pc[18]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[18]\, inst|nios2|E_pc[18], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[18]\, inst|nios2|M_pipe_flush_waddr[18], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc[18]\, inst|nios2|F_pc[18], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_plus_one[19]~38\, inst|nios2|F_pc_plus_one[19]~38, LT24_Controller, 1
instance = comp, \inst|nios2|D_pc_plus_one[19]\, inst|nios2|D_pc_plus_one[19], LT24_Controller, 1
instance = comp, \inst|nios2|Add1~20\, inst|nios2|Add1~20, LT24_Controller, 1
instance = comp, \inst|nios2|D_pc[19]\, inst|nios2|D_pc[19], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~24\, inst|nios2|F_pc_nxt~24, LT24_Controller, 1
instance = comp, \inst|nios2|F_iw[25]~10\, inst|nios2|F_iw[25]~10, LT24_Controller, 1
instance = comp, \inst|nios2|D_iw[25]\, inst|nios2|D_iw[25], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~25\, inst|nios2|F_pc_nxt~25, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~26\, inst|nios2|F_pc_nxt~26, LT24_Controller, 1
instance = comp, \inst|nios2|D_extra_pc[19]~5\, inst|nios2|D_extra_pc[19]~5, LT24_Controller, 1
instance = comp, \inst|nios2|E_extra_pc[19]\, inst|nios2|E_extra_pc[19], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr_nxt[19]~18\, inst|nios2|M_pipe_flush_waddr_nxt[19]~18, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[19]~19\, inst|nios2|M_pipe_flush_waddr[19]~19, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[19]~feeder\, inst|nios2|E_pc[19]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[19]\, inst|nios2|E_pc[19], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[19]\, inst|nios2|M_pipe_flush_waddr[19], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc[19]\, inst|nios2|F_pc[19], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_plus_one[20]~40\, inst|nios2|F_pc_plus_one[20]~40, LT24_Controller, 1
instance = comp, \inst|nios2|D_pc_plus_one[20]\, inst|nios2|D_pc_plus_one[20], LT24_Controller, 1
instance = comp, \inst|nios2|Add1~22\, inst|nios2|Add1~22, LT24_Controller, 1
instance = comp, \inst|nios2|D_extra_pc[20]~4\, inst|nios2|D_extra_pc[20]~4, LT24_Controller, 1
instance = comp, \inst|nios2|E_extra_pc[20]\, inst|nios2|E_extra_pc[20], LT24_Controller, 1
instance = comp, \inst|nios2|E_logic_result[22]~4\, inst|nios2|E_logic_result[22]~4, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[22]~5\, inst|nios2|E_alu_result[22]~5, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|_~20\, inst|nios2|Add17|auto_generated|_~20, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|result_int[22]~44\, inst|nios2|Add17|auto_generated|result_int[22]~44, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|result_int[23]~46\, inst|nios2|Add17|auto_generated|result_int[23]~46, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[22]\, inst|nios2|E_alu_result[22], LT24_Controller, 1
instance = comp, \inst|nios2|M_alu_result[22]\, inst|nios2|M_alu_result[22], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[22]~57\, inst|nios2|D_src2_reg[22]~57, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_prestep1[21]~22\, inst|nios2|E_rot_prestep1[21]~22, LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[23]\, inst|nios2|M_src1[23], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1[7]~_Duplicate_1\, inst|nios2|A_mul_src1[7]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1_nxt[23]~23\, inst|nios2|A_mul_src1_nxt[23]~23, LT24_Controller, 1
instance = comp, \inst|nios2|W_wr_data[24]\, inst|nios2|W_wr_data[24], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1[9]~_Duplicate_1\, inst|nios2|A_mul_src1[9]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[25]\, inst|nios2|M_src1[25], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1_nxt[25]~25\, inst|nios2|A_mul_src1_nxt[25]~25, LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[7]\, inst|nios2|M_src2[7], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1[11]~_Duplicate_1\, inst|nios2|A_mul_src1[11]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[8]\, inst|nios2|M_src2[8], LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|_~18\, inst|nios2|Add17|auto_generated|_~18, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|_~19\, inst|nios2|Add17|auto_generated|_~19, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|result_int[24]~48\, inst|nios2|Add17|auto_generated|result_int[24]~48, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|result_int[25]~50\, inst|nios2|Add17|auto_generated|result_int[25]~50, LT24_Controller, 1
instance = comp, \inst|nios2|D_pc[22]\, inst|nios2|D_pc[22], LT24_Controller, 1
instance = comp, \inst|nios2|Add1~24\, inst|nios2|Add1~24, LT24_Controller, 1
instance = comp, \inst|nios2|D_pc[21]\, inst|nios2|D_pc[21], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~30\, inst|nios2|F_pc_nxt~30, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~31\, inst|nios2|F_pc_nxt~31, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~32\, inst|nios2|F_pc_nxt~32, LT24_Controller, 1
instance = comp, \inst|nios2|D_extra_pc[21]~3\, inst|nios2|D_extra_pc[21]~3, LT24_Controller, 1
instance = comp, \inst|nios2|E_extra_pc[21]\, inst|nios2|E_extra_pc[21], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr_nxt[21]~20\, inst|nios2|M_pipe_flush_waddr_nxt[21]~20, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[21]~21\, inst|nios2|M_pipe_flush_waddr[21]~21, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[21]\, inst|nios2|E_pc[21], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[21]\, inst|nios2|M_pipe_flush_waddr[21], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc[21]\, inst|nios2|F_pc[21], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_plus_one[21]~42\, inst|nios2|F_pc_plus_one[21]~42, LT24_Controller, 1
instance = comp, \inst|nios2|D_pc_plus_one[21]\, inst|nios2|D_pc_plus_one[21], LT24_Controller, 1
instance = comp, \inst|nios2|Add1~26\, inst|nios2|Add1~26, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~39\, inst|nios2|F_pc_nxt~39, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~40\, inst|nios2|F_pc_nxt~40, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~41\, inst|nios2|F_pc_nxt~41, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr_nxt[22]~25\, inst|nios2|M_pipe_flush_waddr_nxt[22]~25, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[22]~22\, inst|nios2|M_pipe_flush_waddr[22]~22, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[22]\, inst|nios2|E_pc[22], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[22]\, inst|nios2|M_pipe_flush_waddr[22], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc[22]\, inst|nios2|F_pc[22], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_plus_one[22]~44\, inst|nios2|F_pc_plus_one[22]~44, LT24_Controller, 1
instance = comp, \inst|nios2|D_pc_plus_one[22]\, inst|nios2|D_pc_plus_one[22], LT24_Controller, 1
instance = comp, \inst|nios2|D_extra_pc[22]~2\, inst|nios2|D_extra_pc[22]~2, LT24_Controller, 1
instance = comp, \inst|nios2|E_extra_pc[22]\, inst|nios2|E_extra_pc[22], LT24_Controller, 1
instance = comp, \inst|nios2|E_logic_result[24]~2\, inst|nios2|E_logic_result[24]~2, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[24]~3\, inst|nios2|E_alu_result[24]~3, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[24]\, inst|nios2|E_alu_result[24], LT24_Controller, 1
instance = comp, \inst|nios2|M_alu_result[24]\, inst|nios2|M_alu_result[24], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[24]~53\, inst|nios2|D_src2_reg[24]~53, LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[9]\, inst|nios2|M_src2[9], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[25]~34\, inst|nios2|D_src2[25]~34, LT24_Controller, 1
instance = comp, \inst|nios2|D_pc[23]\, inst|nios2|D_pc[23], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~36\, inst|nios2|F_pc_nxt~36, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~37\, inst|nios2|F_pc_nxt~37, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~38\, inst|nios2|F_pc_nxt~38, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr_nxt[23]~22\, inst|nios2|M_pipe_flush_waddr_nxt[23]~22, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr_nxt[23]~23\, inst|nios2|M_pipe_flush_waddr_nxt[23]~23, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[23]\, inst|nios2|E_pc[23], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr_nxt[23]~24\, inst|nios2|M_pipe_flush_waddr_nxt[23]~24, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[23]\, inst|nios2|M_pipe_flush_waddr[23], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[23]~_wirecell\, inst|nios2|M_pipe_flush_waddr[23]~_wirecell, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc[23]\, inst|nios2|F_pc[23], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_plus_one[23]~46\, inst|nios2|F_pc_plus_one[23]~46, LT24_Controller, 1
instance = comp, \inst|nios2|D_pc_plus_one[23]\, inst|nios2|D_pc_plus_one[23], LT24_Controller, 1
instance = comp, \inst|nios2|Add1~28\, inst|nios2|Add1~28, LT24_Controller, 1
instance = comp, \inst|nios2|D_extra_pc[23]~1\, inst|nios2|D_extra_pc[23]~1, LT24_Controller, 1
instance = comp, \inst|nios2|E_extra_pc[23]\, inst|nios2|E_extra_pc[23], LT24_Controller, 1
instance = comp, \inst|nios2|E_logic_result[25]~1\, inst|nios2|E_logic_result[25]~1, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[25]~2\, inst|nios2|E_alu_result[25]~2, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|_~17\, inst|nios2|Add17|auto_generated|_~17, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|result_int[26]~52\, inst|nios2|Add17|auto_generated|result_int[26]~52, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[25]\, inst|nios2|E_alu_result[25], LT24_Controller, 1
instance = comp, \inst|nios2|LT24_System_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\, inst|nios2|LT24_System_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[25]~51\, inst|nios2|D_src2_reg[25]~51, LT24_Controller, 1
instance = comp, \inst|nios2|M_alu_result[25]\, inst|nios2|M_alu_result[25], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[25]~52\, inst|nios2|D_src2_reg[25]~52, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[25]~35\, inst|nios2|D_src2[25]~35, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[25]~36\, inst|nios2|D_src2[25]~36, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2[25]\, inst|nios2|E_src2[25], LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[25]~feeder\, inst|nios2|M_src2[25]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[25]\, inst|nios2|M_src2[25], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2_nxt[25]~25\, inst|nios2|A_mul_src2_nxt[25]~25, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2[25]\, inst|nios2|A_mul_src2[25], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2_nxt[9]~9\, inst|nios2|A_mul_src2_nxt[9]~9, LT24_Controller, 1
instance = comp, \inst|nios2|E_logic_result[26]~0\, inst|nios2|E_logic_result[26]~0, LT24_Controller, 1
instance = comp, \inst|nios2|D_pc[24]\, inst|nios2|D_pc[24], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~42\, inst|nios2|F_pc_nxt~42, LT24_Controller, 1
instance = comp, \inst|nios2|Add1~30\, inst|nios2|Add1~30, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~43\, inst|nios2|F_pc_nxt~43, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~44\, inst|nios2|F_pc_nxt~44, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr_nxt[24]~26\, inst|nios2|M_pipe_flush_waddr_nxt[24]~26, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[24]~23\, inst|nios2|M_pipe_flush_waddr[24]~23, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[24]~feeder\, inst|nios2|E_pc[24]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[24]\, inst|nios2|E_pc[24], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[24]\, inst|nios2|M_pipe_flush_waddr[24], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc[24]\, inst|nios2|F_pc[24], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_plus_one[24]~48\, inst|nios2|F_pc_plus_one[24]~48, LT24_Controller, 1
instance = comp, \inst|nios2|D_pc_plus_one[24]\, inst|nios2|D_pc_plus_one[24], LT24_Controller, 1
instance = comp, \inst|nios2|D_extra_pc[24]~0\, inst|nios2|D_extra_pc[24]~0, LT24_Controller, 1
instance = comp, \inst|nios2|E_extra_pc[24]\, inst|nios2|E_extra_pc[24], LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[26]~1\, inst|nios2|E_alu_result[26]~1, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|_~16\, inst|nios2|Add17|auto_generated|_~16, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|result_int[27]~54\, inst|nios2|Add17|auto_generated|result_int[27]~54, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[26]\, inst|nios2|E_alu_result[26], LT24_Controller, 1
instance = comp, \inst|nios2|M_alu_result[26]\, inst|nios2|M_alu_result[26], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[26]~49\, inst|nios2|D_src2_reg[26]~49, LT24_Controller, 1
instance = comp, \inst|nios2|W_wr_data[26]\, inst|nios2|W_wr_data[26], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[26]~50\, inst|nios2|D_src2_reg[26]~50, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[26]~32\, inst|nios2|D_src2[26]~32, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[26]~31\, inst|nios2|D_src2[26]~31, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[26]~33\, inst|nios2|D_src2[26]~33, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2[26]\, inst|nios2|E_src2[26], LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[26]\, inst|nios2|M_src2[26], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2_nxt[26]~26\, inst|nios2|A_mul_src2_nxt[26]~26, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2[26]\, inst|nios2|A_mul_src2[26], LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[10]\, inst|nios2|M_src2[10], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2_nxt[10]~10\, inst|nios2|A_mul_src2_nxt[10]~10, LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[11]\, inst|nios2|M_src2[11], LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[27]~feeder\, inst|nios2|M_src2[27]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[27]\, inst|nios2|M_src2[27], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2_nxt[27]~27\, inst|nios2|A_mul_src2_nxt[27]~27, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2[27]\, inst|nios2|A_mul_src2[27], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2_nxt[11]~11\, inst|nios2|A_mul_src2_nxt[11]~11, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|_~14\, inst|nios2|Add17|auto_generated|_~14, LT24_Controller, 1
instance = comp, \inst|nios2|M_alu_result[28]\, inst|nios2|M_alu_result[28], LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[28]~45\, inst|nios2|D_src1_reg[28]~45, LT24_Controller, 1
instance = comp, \inst|nios2|W_wr_data[28]\, inst|nios2|W_wr_data[28], LT24_Controller, 1
instance = comp, \inst|nios2|LT24_System_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\, inst|nios2|LT24_System_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[28]~46\, inst|nios2|D_src1_reg[28]~46, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[28]~47\, inst|nios2|D_src1_reg[28]~47, LT24_Controller, 1
instance = comp, \inst|nios2|E_src1[28]\, inst|nios2|E_src1[28], LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|_~15\, inst|nios2|Add17|auto_generated|_~15, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|result_int[28]~56\, inst|nios2|Add17|auto_generated|result_int[28]~56, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|result_int[29]~58\, inst|nios2|Add17|auto_generated|result_int[29]~58, LT24_Controller, 1
instance = comp, \inst|nios2|E_logic_result[28]~28\, inst|nios2|E_logic_result[28]~28, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[28]\, inst|nios2|E_alu_result[28], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[28]~45\, inst|nios2|D_src2_reg[28]~45, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[28]~46\, inst|nios2|D_src2_reg[28]~46, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[28]~26\, inst|nios2|D_src2[28]~26, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[28]~25\, inst|nios2|D_src2[28]~25, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[28]~27\, inst|nios2|D_src2[28]~27, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2[28]\, inst|nios2|E_src2[28], LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[28]~feeder\, inst|nios2|M_src2[28]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[28]\, inst|nios2|M_src2[28], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2_nxt[28]~28\, inst|nios2|A_mul_src2_nxt[28]~28, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2[28]\, inst|nios2|A_mul_src2[28], LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[12]\, inst|nios2|M_src2[12], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2_nxt[12]~12\, inst|nios2|A_mul_src2_nxt[12]~12, LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[13]\, inst|nios2|M_src2[13], LT24_Controller, 1
instance = comp, \inst|nios2|W_wr_data[29]\, inst|nios2|W_wr_data[29], LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[29]~42\, inst|nios2|D_src1_reg[29]~42, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[29]~43\, inst|nios2|D_src1_reg[29]~43, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[29]~44\, inst|nios2|D_src1_reg[29]~44, LT24_Controller, 1
instance = comp, \inst|nios2|E_src1[29]\, inst|nios2|E_src1[29], LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|_~13\, inst|nios2|Add17|auto_generated|_~13, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|result_int[30]~60\, inst|nios2|Add17|auto_generated|result_int[30]~60, LT24_Controller, 1
instance = comp, \inst|nios2|E_logic_result[29]~29\, inst|nios2|E_logic_result[29]~29, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[29]\, inst|nios2|E_alu_result[29], LT24_Controller, 1
instance = comp, \inst|nios2|M_alu_result[29]\, inst|nios2|M_alu_result[29], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[29]~43\, inst|nios2|D_src2_reg[29]~43, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[29]~44\, inst|nios2|D_src2_reg[29]~44, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[29]~23\, inst|nios2|D_src2[29]~23, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[29]~22\, inst|nios2|D_src2[29]~22, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[29]~24\, inst|nios2|D_src2[29]~24, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2[29]\, inst|nios2|E_src2[29], LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[29]~feeder\, inst|nios2|M_src2[29]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[29]\, inst|nios2|M_src2[29], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2_nxt[29]~29\, inst|nios2|A_mul_src2_nxt[29]~29, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2[29]\, inst|nios2|A_mul_src2[29], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2_nxt[13]~13\, inst|nios2|A_mul_src2_nxt[13]~13, LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[14]\, inst|nios2|M_src2[14], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[30]~19\, inst|nios2|D_src2[30]~19, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|_~12\, inst|nios2|Add17|auto_generated|_~12, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|result_int[31]~62\, inst|nios2|Add17|auto_generated|result_int[31]~62, LT24_Controller, 1
instance = comp, \inst|nios2|E_logic_result[30]~30\, inst|nios2|E_logic_result[30]~30, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[30]\, inst|nios2|E_alu_result[30], LT24_Controller, 1
instance = comp, \inst|nios2|M_alu_result[30]\, inst|nios2|M_alu_result[30], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[30]~41\, inst|nios2|D_src2_reg[30]~41, LT24_Controller, 1
instance = comp, \inst|nios2|W_wr_data[30]\, inst|nios2|W_wr_data[30], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[30]~42\, inst|nios2|D_src2_reg[30]~42, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[30]~20\, inst|nios2|D_src2[30]~20, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[30]~21\, inst|nios2|D_src2[30]~21, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2[30]\, inst|nios2|E_src2[30], LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[30]~feeder\, inst|nios2|M_src2[30]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[30]\, inst|nios2|M_src2[30], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2_nxt[30]~30\, inst|nios2|A_mul_src2_nxt[30]~30, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2[30]\, inst|nios2|A_mul_src2[30], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2_nxt[14]~14\, inst|nios2|A_mul_src2_nxt[14]~14, LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[15]\, inst|nios2|M_src2[15], LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[31]~feeder\, inst|nios2|M_src2[31]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[31]\, inst|nios2|M_src2[31], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2_nxt[31]~31\, inst|nios2|A_mul_src2_nxt[31]~31, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2[31]\, inst|nios2|A_mul_src2[31], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2_nxt[15]~15\, inst|nios2|A_mul_src2_nxt[15]~15, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1\, inst|nios2|the_LT24_System_nios2_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2\, inst|nios2|the_LT24_System_nios2_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2, LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[28]\, inst|nios2|M_src1[28], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1[12]~_Duplicate_1\, inst|nios2|A_mul_src1[12]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1_nxt[28]~28\, inst|nios2|A_mul_src1_nxt[28]~28, LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[29]\, inst|nios2|M_src1[29], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1[13]~_Duplicate_1\, inst|nios2|A_mul_src1[13]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1_nxt[29]~29\, inst|nios2|A_mul_src1_nxt[29]~29, LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[30]\, inst|nios2|M_src1[30], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1[14]~_Duplicate_1\, inst|nios2|A_mul_src1[14]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1_nxt[30]~30\, inst|nios2|A_mul_src1_nxt[30]~30, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1[15]~_Duplicate_1\, inst|nios2|A_mul_src1[15]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[31]\, inst|nios2|M_src1[31], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1_nxt[31]~31\, inst|nios2|A_mul_src1_nxt[31]~31, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1\, inst|nios2|the_LT24_System_nios2_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2\, inst|nios2|the_LT24_System_nios2_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[16]~16\, inst|nios2|A_mul_partial_prod[16]~16, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[17]~18\, inst|nios2|A_mul_partial_prod[17]~18, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[18]~20\, inst|nios2|A_mul_partial_prod[18]~20, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[19]~22\, inst|nios2|A_mul_partial_prod[19]~22, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[20]~24\, inst|nios2|A_mul_partial_prod[20]~24, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[21]~26\, inst|nios2|A_mul_partial_prod[21]~26, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[22]~28\, inst|nios2|A_mul_partial_prod[22]~28, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[23]~30\, inst|nios2|A_mul_partial_prod[23]~30, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[24]~32\, inst|nios2|A_mul_partial_prod[24]~32, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[25]~34\, inst|nios2|A_mul_partial_prod[25]~34, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[26]~36\, inst|nios2|A_mul_partial_prod[26]~36, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[27]~38\, inst|nios2|A_mul_partial_prod[27]~38, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[28]~40\, inst|nios2|A_mul_partial_prod[28]~40, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[29]~42\, inst|nios2|A_mul_partial_prod[29]~42, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[30]~44\, inst|nios2|A_mul_partial_prod[30]~44, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[30]\, inst|nios2|A_mul_partial_prod[30], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[23]\, inst|nios2|A_mul_partial_prod[23], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[17]\, inst|nios2|A_mul_partial_prod[17], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[14]\, inst|nios2|A_mul_partial_prod[14], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[13]~feeder\, inst|nios2|A_mul_partial_prod[13]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[13]\, inst|nios2|A_mul_partial_prod[13], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[12]\, inst|nios2|A_mul_partial_prod[12], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[10]~feeder\, inst|nios2|A_mul_partial_prod[10]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[10]\, inst|nios2|A_mul_partial_prod[10], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[9]\, inst|nios2|A_mul_partial_prod[9], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[5]\, inst|nios2|A_mul_partial_prod[5], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[4]\, inst|nios2|A_mul_partial_prod[4], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[3]~feeder\, inst|nios2|A_mul_partial_prod[3]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[3]\, inst|nios2|A_mul_partial_prod[3], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[2]~feeder\, inst|nios2|A_mul_partial_prod[2]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[2]\, inst|nios2|A_mul_partial_prod[2], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[1]\, inst|nios2|A_mul_partial_prod[1], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[0]~feeder\, inst|nios2|A_mul_partial_prod[0]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[0]\, inst|nios2|A_mul_partial_prod[0], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[0]~32\, inst|nios2|A_mul_result[0]~32, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_stall_d1\, inst|nios2|A_mul_stall_d1, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_stall_d2\, inst|nios2|A_mul_stall_d2, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_stall_d3\, inst|nios2|A_mul_stall_d3, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[0]\, inst|nios2|A_mul_result[0], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[1]~34\, inst|nios2|A_mul_result[1]~34, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[1]\, inst|nios2|A_mul_result[1], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[2]~36\, inst|nios2|A_mul_result[2]~36, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[2]\, inst|nios2|A_mul_result[2], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[3]~38\, inst|nios2|A_mul_result[3]~38, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[3]\, inst|nios2|A_mul_result[3], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[4]~40\, inst|nios2|A_mul_result[4]~40, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[4]\, inst|nios2|A_mul_result[4], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[5]~42\, inst|nios2|A_mul_result[5]~42, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[5]\, inst|nios2|A_mul_result[5], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[6]~44\, inst|nios2|A_mul_result[6]~44, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[7]~46\, inst|nios2|A_mul_result[7]~46, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[8]~48\, inst|nios2|A_mul_result[8]~48, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[9]~50\, inst|nios2|A_mul_result[9]~50, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[9]\, inst|nios2|A_mul_result[9], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[10]~52\, inst|nios2|A_mul_result[10]~52, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[10]\, inst|nios2|A_mul_result[10], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[11]~54\, inst|nios2|A_mul_result[11]~54, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[12]~56\, inst|nios2|A_mul_result[12]~56, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[12]\, inst|nios2|A_mul_result[12], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[13]~58\, inst|nios2|A_mul_result[13]~58, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[13]\, inst|nios2|A_mul_result[13], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[14]~60\, inst|nios2|A_mul_result[14]~60, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[14]\, inst|nios2|A_mul_result[14], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[15]~62\, inst|nios2|A_mul_result[15]~62, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[16]~64\, inst|nios2|A_mul_result[16]~64, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[17]~66\, inst|nios2|A_mul_result[17]~66, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[17]\, inst|nios2|A_mul_result[17], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[18]~68\, inst|nios2|A_mul_result[18]~68, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[19]~70\, inst|nios2|A_mul_result[19]~70, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[20]~72\, inst|nios2|A_mul_result[20]~72, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[21]~74\, inst|nios2|A_mul_result[21]~74, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[22]~76\, inst|nios2|A_mul_result[22]~76, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[23]~78\, inst|nios2|A_mul_result[23]~78, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[23]\, inst|nios2|A_mul_result[23], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[24]~80\, inst|nios2|A_mul_result[24]~80, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[25]~82\, inst|nios2|A_mul_result[25]~82, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[26]~84\, inst|nios2|A_mul_result[26]~84, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[27]~86\, inst|nios2|A_mul_result[27]~86, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[28]~88\, inst|nios2|A_mul_result[28]~88, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[29]~90\, inst|nios2|A_mul_result[29]~90, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[30]~92\, inst|nios2|A_mul_result[30]~92, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[30]\, inst|nios2|A_mul_result[30], LT24_Controller, 1
instance = comp, \inst|nios2|Add7~9\, inst|nios2|Add7~9, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_rn[4]\, inst|nios2|M_rot_rn[4], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[30]~38\, inst|nios2|M_rot[30]~38, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_sel_fill3~0\, inst|nios2|E_rot_sel_fill3~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_sel_fill3\, inst|nios2|M_rot_sel_fill3, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_mask[6]~4\, inst|nios2|E_rot_mask[6]~4, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_mask[6]\, inst|nios2|M_rot_mask[6], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_lut3[6]~1\, inst|nios2|M_rot_lut3[6]~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[30]~30\, inst|nios2|A_shift_rot_result[30]~30, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_shift_rot_left~0\, inst|nios2|D_ctrl_shift_rot_left~0, LT24_Controller, 1
instance = comp, \inst|nios2|E_ctrl_shift_rot_left\, inst|nios2|E_ctrl_shift_rot_left, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_rot~0\, inst|nios2|D_ctrl_rot~0, LT24_Controller, 1
instance = comp, \inst|nios2|E_ctrl_rot\, inst|nios2|E_ctrl_rot, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_pass3~0\, inst|nios2|E_rot_pass3~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_pass3\, inst|nios2|M_rot_pass3, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[30]\, inst|nios2|A_shift_rot_result[30], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[30]\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[30], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[30]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[30]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[30]\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[30], LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[30]~feeder\, inst|nios2|M_st_data[30]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[30]~100\, inst|nios2|D_src2_reg[30]~100, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2_reg[30]\, inst|nios2|E_src2_reg[30], LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[30]\, inst|nios2|M_st_data[30], LT24_Controller, 1
instance = comp, \inst|nios2|A_st_data[30]\, inst|nios2|A_st_data[30], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[30]~30\, inst|nios2|d_writedata[30]~30, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[10]~feeder\, inst|nios2|A_dc_rd_data[10]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[10]\, inst|nios2|A_dc_rd_data[10], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data_nxt[10]~10\, inst|nios2|A_dc_xfer_wr_data_nxt[10]~10, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data[10]\, inst|nios2|A_dc_xfer_wr_data[10], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[12]~12\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[12]~12, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[12]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[12], LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[12]\, inst|nios2|M_st_data[12], LT24_Controller, 1
instance = comp, \inst|nios2|A_st_data[12]\, inst|nios2|A_st_data[12], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[12]~12\, inst|nios2|d_writedata[12]~12, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[12]~feeder\, inst|nios2|A_dc_rd_data[12]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[12]\, inst|nios2|A_dc_rd_data[12], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data_nxt[12]~12\, inst|nios2|A_dc_xfer_wr_data_nxt[12]~12, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data[12]\, inst|nios2|A_dc_xfer_wr_data[12], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[13]~feeder\, inst|nios2|A_dc_rd_data[13]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[13]\, inst|nios2|A_dc_rd_data[13], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data_nxt[13]~13\, inst|nios2|A_dc_xfer_wr_data_nxt[13]~13, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data[13]\, inst|nios2|A_dc_xfer_wr_data[13], LT24_Controller, 1
instance = comp, \inst|nios2|E_src2_reg[15]\, inst|nios2|E_src2_reg[15], LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[31]~7\, inst|nios2|M_st_data[31]~7, LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[15]\, inst|nios2|M_st_data[15], LT24_Controller, 1
instance = comp, \inst|nios2|A_st_data[15]\, inst|nios2|A_st_data[15], LT24_Controller, 1
instance = comp, \inst|nios2|E_mem_byte_en[2]~5\, inst|nios2|E_mem_byte_en[2]~5, LT24_Controller, 1
instance = comp, \inst|nios2|M_mem_byte_en[2]\, inst|nios2|M_mem_byte_en[2], LT24_Controller, 1
instance = comp, \inst|nios2|E_src2_reg[21]\, inst|nios2|E_src2_reg[21], LT24_Controller, 1
instance = comp, \inst|nios2|E_st_data[21]~5\, inst|nios2|E_st_data[21]~5, LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[21]\, inst|nios2|M_st_data[21], LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_byte_en[2]\, inst|nios2|A_mem_byte_en[2], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[19]~11\, inst|nios2|dc_data_wr_port_data[19]~11, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[22]~92\, inst|nios2|D_src2_reg[22]~92, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2_reg[22]\, inst|nios2|E_src2_reg[22], LT24_Controller, 1
instance = comp, \inst|nios2|E_st_data[22]~6\, inst|nios2|E_st_data[22]~6, LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[22]\, inst|nios2|M_st_data[22], LT24_Controller, 1
instance = comp, \inst|nios2|A_st_data[22]\, inst|nios2|A_st_data[22], LT24_Controller, 1
instance = comp, \inst|nios2|E_logic_result[23]~3\, inst|nios2|E_logic_result[23]~3, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[23]~4\, inst|nios2|E_alu_result[23]~4, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[23]\, inst|nios2|E_alu_result[23], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[23]~93\, inst|nios2|D_src2_reg[23]~93, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2_reg[23]\, inst|nios2|E_src2_reg[23], LT24_Controller, 1
instance = comp, \inst|nios2|E_st_data[23]~7\, inst|nios2|E_st_data[23]~7, LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[23]\, inst|nios2|M_st_data[23], LT24_Controller, 1
instance = comp, \inst|nios2|A_st_data[23]\, inst|nios2|A_st_data[23], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[23]~23\, inst|nios2|d_writedata[23]~23, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[15]~feeder\, inst|nios2|A_dc_rd_data[15]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[15]\, inst|nios2|A_dc_rd_data[15], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data_nxt[15]~15\, inst|nios2|A_dc_xfer_wr_data_nxt[15]~15, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data[15]\, inst|nios2|A_dc_xfer_wr_data[15], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[16]~feeder\, inst|nios2|A_dc_rd_data[16]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[16]\, inst|nios2|A_dc_rd_data[16], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data_nxt[16]~16\, inst|nios2|A_dc_xfer_wr_data_nxt[16]~16, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data[16]\, inst|nios2|A_dc_xfer_wr_data[16], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~13\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~13, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[13]\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[13], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|out_data[13]~13\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|out_data[13]~13, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[13]\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[13], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[13]\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[13], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~17\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~17, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[13]\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[13], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[13]\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[13], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~11\, inst|mm_interconnect_0|rsp_mux_001|src_payload~11, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2_reg[13]\, inst|nios2|E_src2_reg[13], LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[29]~5\, inst|nios2|M_st_data[29]~5, LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[13]\, inst|nios2|M_st_data[13], LT24_Controller, 1
instance = comp, \inst|nios2|A_st_data[13]\, inst|nios2|A_st_data[13], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[13]~13\, inst|nios2|d_writedata[13]~13, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_st_data[17]~31\, inst|nios2|M_dc_st_data[17]~31, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_st_data[17]\, inst|nios2|A_dc_st_data[17], LT24_Controller, 1
instance = comp, \inst|nios2|A_st_data[17]\, inst|nios2|A_st_data[17], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[17]~66\, inst|nios2|dc_data_wr_port_data[17]~66, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[17]~67\, inst|nios2|dc_data_wr_port_data[17]~67, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_st_data[18]~29\, inst|nios2|M_dc_st_data[18]~29, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[18]~62\, inst|nios2|dc_data_wr_port_data[18]~62, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[18]\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[18], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[18]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[18]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[18]\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[18], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~18\, inst|mm_interconnect_0|rsp_mux_001|src_payload~18, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[18]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[18]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[18]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[18], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux13~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux13~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[18]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[18], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[18]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[18], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[18]~59\, inst|mm_interconnect_0|rsp_mux_001|src_data[18]~59, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[18]~60\, inst|mm_interconnect_0|rsp_mux_001|src_data[18]~60, LT24_Controller, 1
instance = comp, \inst|nios2|d_readdata_d1[18]\, inst|nios2|d_readdata_d1[18], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_st_data[18]\, inst|nios2|A_dc_st_data[18], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[18]~63\, inst|nios2|dc_data_wr_port_data[18]~63, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_st_data[19]~25\, inst|nios2|M_dc_st_data[19]~25, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_st_data[19]\, inst|nios2|A_dc_st_data[19], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[19]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[19], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux12~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux12~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[19]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[19], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[19]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[19], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[19]~51\, inst|mm_interconnect_0|rsp_mux_001|src_data[19]~51, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[19]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[19]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[19]\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[19], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[19]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[19]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[19]\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[19], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~16\, inst|mm_interconnect_0|rsp_mux_001|src_payload~16, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[19]~52\, inst|mm_interconnect_0|rsp_mux_001|src_data[19]~52, LT24_Controller, 1
instance = comp, \inst|nios2|d_readdata_d1[19]\, inst|nios2|d_readdata_d1[19], LT24_Controller, 1
instance = comp, \inst|nios2|A_st_data[19]\, inst|nios2|A_st_data[19], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[19]~54\, inst|nios2|dc_data_wr_port_data[19]~54, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[19]~55\, inst|nios2|dc_data_wr_port_data[19]~55, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2_reg[20]\, inst|nios2|E_src2_reg[20], LT24_Controller, 1
instance = comp, \inst|nios2|E_st_data[20]~4\, inst|nios2|E_st_data[20]~4, LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[20]\, inst|nios2|M_st_data[20], LT24_Controller, 1
instance = comp, \inst|nios2|E_mem_byte_en[3]~4\, inst|nios2|E_mem_byte_en[3]~4, LT24_Controller, 1
instance = comp, \inst|nios2|M_mem_byte_en[3]\, inst|nios2|M_mem_byte_en[3], LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_byte_en[3]\, inst|nios2|A_mem_byte_en[3], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[27]~5\, inst|nios2|dc_data_wr_port_data[27]~5, LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[27]~feeder\, inst|nios2|M_st_data[27]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[27]~97\, inst|nios2|D_src2_reg[27]~97, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2_reg[27]\, inst|nios2|E_src2_reg[27], LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[27]\, inst|nios2|M_st_data[27], LT24_Controller, 1
instance = comp, \inst|nios2|A_st_data[27]\, inst|nios2|A_st_data[27], LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[29]~feeder\, inst|nios2|M_st_data[29]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[29]~99\, inst|nios2|D_src2_reg[29]~99, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2_reg[29]\, inst|nios2|E_src2_reg[29], LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[29]\, inst|nios2|M_st_data[29], LT24_Controller, 1
instance = comp, \inst|nios2|LT24_System_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a2\, inst|nios2|LT24_System_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a2, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_st_data[29]~18\, inst|nios2|M_dc_st_data[29]~18, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_st_data[29]\, inst|nios2|A_dc_st_data[29], LT24_Controller, 1
instance = comp, \inst|nios2|A_st_data[29]\, inst|nios2|A_st_data[29], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[29]~29\, inst|nios2|d_writedata[29]~29, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[19]~feeder\, inst|nios2|A_dc_rd_data[19]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[19]\, inst|nios2|A_dc_rd_data[19], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data_nxt[19]~19\, inst|nios2|A_dc_xfer_wr_data_nxt[19]~19, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data[19]\, inst|nios2|A_dc_xfer_wr_data[19], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[20]~feeder\, inst|nios2|A_dc_rd_data[20]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[20]\, inst|nios2|A_dc_rd_data[20], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data_nxt[20]~20\, inst|nios2|A_dc_xfer_wr_data_nxt[20]~20, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data[20]\, inst|nios2|A_dc_xfer_wr_data[20], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[21]~feeder\, inst|nios2|A_dc_rd_data[21]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[21]\, inst|nios2|A_dc_rd_data[21], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data_nxt[21]~21\, inst|nios2|A_dc_xfer_wr_data_nxt[21]~21, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data[21]\, inst|nios2|A_dc_xfer_wr_data[21], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[22]~feeder\, inst|nios2|A_dc_rd_data[22]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[22]\, inst|nios2|A_dc_rd_data[22], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data_nxt[22]~22\, inst|nios2|A_dc_xfer_wr_data_nxt[22]~22, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data[22]\, inst|nios2|A_dc_xfer_wr_data[22], LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[24]~feeder\, inst|nios2|M_st_data[24]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[24]~94\, inst|nios2|D_src2_reg[24]~94, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2_reg[24]\, inst|nios2|E_src2_reg[24], LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[24]\, inst|nios2|M_st_data[24], LT24_Controller, 1
instance = comp, \inst|nios2|A_st_data[24]\, inst|nios2|A_st_data[24], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~26\, inst|mm_interconnect_0|cmd_mux|src_payload~26, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[13]\, inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[13], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[13]~25\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[13]~25, LT24_Controller, 1
instance = comp, \inst|nios2|A_st_data[14]\, inst|nios2|A_st_data[14], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[14]~14\, inst|nios2|d_writedata[14]~14, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[24]~feeder\, inst|nios2|A_dc_rd_data[24]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[24]\, inst|nios2|A_dc_rd_data[24], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data_nxt[24]~24\, inst|nios2|A_dc_xfer_wr_data_nxt[24]~24, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data[24]\, inst|nios2|A_dc_xfer_wr_data[24], LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[26]~feeder\, inst|nios2|M_st_data[26]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[26]~96\, inst|nios2|D_src2_reg[26]~96, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2_reg[26]\, inst|nios2|E_src2_reg[26], LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[26]\, inst|nios2|M_st_data[26], LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[31]~feeder\, inst|nios2|M_st_data[31]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_alu_result[31]\, inst|nios2|M_alu_result[31], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[31]~39\, inst|nios2|D_src2_reg[31]~39, LT24_Controller, 1
instance = comp, \inst|nios2|W_wr_data[31]\, inst|nios2|W_wr_data[31], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[31]~40\, inst|nios2|D_src2_reg[31]~40, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[31]~101\, inst|nios2|D_src2_reg[31]~101, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2_reg[31]\, inst|nios2|E_src2_reg[31], LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[31]\, inst|nios2|M_st_data[31], LT24_Controller, 1
instance = comp, \inst|nios2|A_st_data[31]\, inst|nios2|A_st_data[31], LT24_Controller, 1
instance = comp, \inst|nios2|LT24_System_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0\, inst|nios2|LT24_System_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_st_data[31]~8\, inst|nios2|M_dc_st_data[31]~8, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[31]~20\, inst|nios2|dc_data_wr_port_data[31]~20, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_st_data[31]\, inst|nios2|A_dc_st_data[31], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[31]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[31]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[31]\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[31], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[31]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[31]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[31]\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[31], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[31]~31\, inst|nios2|d_writedata[31]~31, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[26]~feeder\, inst|nios2|A_dc_rd_data[26]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[26]\, inst|nios2|A_dc_rd_data[26], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data_nxt[26]~26\, inst|nios2|A_dc_xfer_wr_data_nxt[26]~26, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data[26]\, inst|nios2|A_dc_xfer_wr_data[26], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[27]~feeder\, inst|nios2|A_dc_rd_data[27]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[27]\, inst|nios2|A_dc_rd_data[27], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data_nxt[27]~27\, inst|nios2|A_dc_xfer_wr_data_nxt[27]~27, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data[27]\, inst|nios2|A_dc_xfer_wr_data[27], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[28]~feeder\, inst|nios2|A_dc_rd_data[28]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[28]\, inst|nios2|A_dc_rd_data[28], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data_nxt[28]~28\, inst|nios2|A_dc_xfer_wr_data_nxt[28]~28, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data[28]\, inst|nios2|A_dc_xfer_wr_data[28], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[29]~feeder\, inst|nios2|A_dc_rd_data[29]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[29]\, inst|nios2|A_dc_rd_data[29], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data_nxt[29]~29\, inst|nios2|A_dc_xfer_wr_data_nxt[29]~29, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data[29]\, inst|nios2|A_dc_xfer_wr_data[29], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[30]~feeder\, inst|nios2|A_dc_rd_data[30]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[30]\, inst|nios2|A_dc_rd_data[30], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data_nxt[30]~30\, inst|nios2|A_dc_xfer_wr_data_nxt[30]~30, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data[30]\, inst|nios2|A_dc_xfer_wr_data[30], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[31]~feeder\, inst|nios2|A_dc_rd_data[31]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[31]\, inst|nios2|A_dc_rd_data[31], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data_nxt[31]~31\, inst|nios2|A_dc_xfer_wr_data_nxt[31]~31, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data[31]\, inst|nios2|A_dc_xfer_wr_data[31], LT24_Controller, 1
instance = comp, \inst|nios2|LT24_System_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0\, inst|nios2|LT24_System_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_update_av_writedata\, inst|nios2|A_dc_wb_update_av_writedata, LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[0]~32\, inst|nios2|d_writedata[0]~32, LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[31]\, inst|nios2|d_writedata[31], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[31]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[31]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[31]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[31], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux0~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux0~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[31]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[31], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[31]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[31], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[31]~19\, inst|mm_interconnect_0|rsp_mux_001|src_data[31]~19, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[31]~20\, inst|mm_interconnect_0|rsp_mux_001|src_data[31]~20, LT24_Controller, 1
instance = comp, \inst|nios2|d_readdata_d1[31]\, inst|nios2|d_readdata_d1[31], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[31]~21\, inst|nios2|dc_data_wr_port_data[31]~21, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_st_data[30]~13\, inst|nios2|M_dc_st_data[30]~13, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_st_data[30]\, inst|nios2|A_dc_st_data[30], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[30]~30\, inst|nios2|dc_data_wr_port_data[30]~30, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[30]~31\, inst|nios2|dc_data_wr_port_data[30]~31, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_st_data[26]~9\, inst|nios2|M_dc_st_data[26]~9, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_st_data[26]\, inst|nios2|A_dc_st_data[26], LT24_Controller, 1
instance = comp, \inst|nios2|A_st_data[26]\, inst|nios2|A_st_data[26], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[26]~22\, inst|nios2|dc_data_wr_port_data[26]~22, LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[26]~26\, inst|nios2|d_writedata[26]~26, LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[26]\, inst|nios2|d_writedata[26], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[26]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[26], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux5~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux5~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[26]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[26], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[26]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[26], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|ShiftLeft2~10\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|ShiftLeft2~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[26]\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[26], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[26]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[26]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[26]\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[26], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[26]~11\, inst|mm_interconnect_0|rsp_mux_001|src_data[26]~11, LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[24]~24\, inst|nios2|d_writedata[24]~24, LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[24]\, inst|nios2|d_writedata[24], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~14\, inst|mm_interconnect_0|cmd_mux|src_payload~14, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[24]\, inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[24], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|cfgrom_readdata[25]~1\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|cfgrom_readdata[25]~1, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[25]~5\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[25]~5, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[25]~19\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[25]~19, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[25]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[25], LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[25]~feeder\, inst|nios2|M_st_data[25]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[25]~95\, inst|nios2|D_src2_reg[25]~95, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2_reg[25]\, inst|nios2|E_src2_reg[25], LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[25]\, inst|nios2|M_st_data[25], LT24_Controller, 1
instance = comp, \inst|nios2|A_st_data[25]\, inst|nios2|A_st_data[25], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[25]~25\, inst|nios2|d_writedata[25]~25, LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[25]\, inst|nios2|d_writedata[25], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~11\, inst|mm_interconnect_0|cmd_mux|src_payload~11, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[25]\, inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[25], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[25]~10\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[25]~10, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~21\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~21, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[26]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[26], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~13\, inst|mm_interconnect_0|cmd_mux|src_payload~13, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[26]\, inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[26], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[26]~12\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[26]~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~29\, inst|mm_interconnect_0|cmd_mux|src_payload~29, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[28]\, inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[28], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[28]~28\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[28]~28, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~27\, inst|mm_interconnect_0|cmd_mux|src_payload~27, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[29]\, inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[29], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[29]~26\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[29]~26, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~24\, inst|mm_interconnect_0|cmd_mux|src_payload~24, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[30]\, inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[30], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[30]~23\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[30]~23, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~20\, inst|mm_interconnect_0|cmd_mux|src_payload~20, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[31]\, inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[31], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[31]~19\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[31]~19, LT24_Controller, 1
instance = comp, \inst|nios2|d_byteenable_nxt[3]~3\, inst|nios2|d_byteenable_nxt[3]~3, LT24_Controller, 1
instance = comp, \inst|nios2|d_byteenable[3]\, inst|nios2|d_byteenable[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_data[35]\, inst|mm_interconnect_0|cmd_mux|src_data[35], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|byteenable[3]\, inst|nios2|the_LT24_System_nios2_nios2_oci|byteenable[3], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_byteenable[3]~2\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_byteenable[3]~2, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|LT24_System_nios2_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|LT24_System_nios2_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~20\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~20, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[27]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[27], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[27]~27\, inst|nios2|d_writedata[27]~27, LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[27]\, inst|nios2|d_writedata[27], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~12\, inst|mm_interconnect_0|cmd_mux|src_payload~12, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[27]\, inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[27], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[27]~11\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[27]~11, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~22\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~22, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[24]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[24], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[24]~13\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[24]~13, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~30\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~30, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[15]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[15], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[15]~15\, inst|nios2|d_writedata[15]~15, LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[15]\, inst|nios2|d_writedata[15], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~18\, inst|mm_interconnect_0|cmd_mux|src_payload~18, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[15]\, inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[15], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[15]~17\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[15]~17, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~4\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~4, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[26]\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[26], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[26]~feeder\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[26]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[26]\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[26], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[26]~12\, inst|mm_interconnect_0|rsp_mux_001|src_data[26]~12, LT24_Controller, 1
instance = comp, \inst|nios2|d_readdata_d1[26]\, inst|nios2|d_readdata_d1[26], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[26]~23\, inst|nios2|dc_data_wr_port_data[26]~23, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[25]~feeder\, inst|nios2|A_dc_rd_data[25]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[25]\, inst|nios2|A_dc_rd_data[25], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data_nxt[25]~25\, inst|nios2|A_dc_xfer_wr_data_nxt[25]~25, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data[25]\, inst|nios2|A_dc_xfer_wr_data[25], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[14]\, inst|nios2|d_writedata[14], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~23\, inst|mm_interconnect_0|cmd_mux|src_payload~23, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[14]\, inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[14], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[14]~22\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[14]~22, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~10\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~10, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[25]\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[25], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[25]\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[25], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[25]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[25], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux6~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux6~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[25]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[25], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[25]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[25], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|ShiftLeft2~9\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|ShiftLeft2~9, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[25]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[25]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[25]\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[25], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[25]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[25]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[25]\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[25], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[25]~23\, inst|mm_interconnect_0|rsp_mux_001|src_data[25]~23, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[25]~24\, inst|mm_interconnect_0|rsp_mux_001|src_data[25]~24, LT24_Controller, 1
instance = comp, \inst|nios2|d_readdata_d1[25]\, inst|nios2|d_readdata_d1[25], LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_st_data[25]~11\, inst|nios2|M_dc_st_data[25]~11, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_st_data[25]\, inst|nios2|A_dc_st_data[25], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[25]~26\, inst|nios2|dc_data_wr_port_data[25]~26, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[25]~27\, inst|nios2|dc_data_wr_port_data[25]~27, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_st_data[24]~2\, inst|nios2|M_dc_st_data[24]~2, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[24]~6\, inst|nios2|dc_data_wr_port_data[24]~6, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_st_data[24]\, inst|nios2|A_dc_st_data[24], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|ShiftLeft2~8\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|ShiftLeft2~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[24]\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[24], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[24]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[24]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[24]\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[24], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[24]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[24], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux7~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux7~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[24]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[24], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[24]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[24], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[24]~7\, inst|mm_interconnect_0|rsp_mux_001|src_data[24]~7, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~2\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~2, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[24]\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[24], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[24]~feeder\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[24]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[24]\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[24], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[24]~8\, inst|mm_interconnect_0|rsp_mux_001|src_data[24]~8, LT24_Controller, 1
instance = comp, \inst|nios2|d_readdata_d1[24]\, inst|nios2|d_readdata_d1[24], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[24]~7\, inst|nios2|dc_data_wr_port_data[24]~7, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[23]~feeder\, inst|nios2|A_dc_rd_data[23]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[23]\, inst|nios2|A_dc_rd_data[23], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data_nxt[23]~23\, inst|nios2|A_dc_xfer_wr_data_nxt[23]~23, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data[23]\, inst|nios2|A_dc_xfer_wr_data[23], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[29]\, inst|nios2|d_writedata[29], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[29]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[29]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[29]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[29], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux2~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux2~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[29]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[29], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[29]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[29], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[29]\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[29], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[29]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[29]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[29]\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[29], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[29]~39\, inst|mm_interconnect_0|rsp_mux_001|src_data[29]~39, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[29]~40\, inst|mm_interconnect_0|rsp_mux_001|src_data[29]~40, LT24_Controller, 1
instance = comp, \inst|nios2|d_readdata_d1[29]\, inst|nios2|d_readdata_d1[29], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[29]~40\, inst|nios2|dc_data_wr_port_data[29]~40, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[29]~41\, inst|nios2|dc_data_wr_port_data[29]~41, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_st_data[28]~21\, inst|nios2|M_dc_st_data[28]~21, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_st_data[28]\, inst|nios2|A_dc_st_data[28], LT24_Controller, 1
instance = comp, \inst|nios2|A_st_data[28]\, inst|nios2|A_st_data[28], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[28]~46\, inst|nios2|dc_data_wr_port_data[28]~46, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[28]~47\, inst|nios2|dc_data_wr_port_data[28]~47, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_st_data[27]~26\, inst|nios2|M_dc_st_data[27]~26, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[27]~56\, inst|nios2|dc_data_wr_port_data[27]~56, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_st_data[27]\, inst|nios2|A_dc_st_data[27], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~26\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~26, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[27]\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[27], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[27]~feeder\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[27]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[27]\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[27], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[27]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[27]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[27]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[27], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux4~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux4~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[27]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[27], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[27]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[27], LT24_Controller, 1
instance = comp, \DRAM_DQ[11]~input\, DRAM_DQ[11]~input, LT24_Controller, 1
instance = comp, \inst|sdram_controller|za_data[11]\, inst|sdram_controller|za_data[11], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~43\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~43, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~59\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~59, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~27\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~27, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~11\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~11, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~185\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~185, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~186\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~186, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~91\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~91, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~123\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~123, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~107\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~107, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~75\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~75, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~183\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~183, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~184\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~184, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~187\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~187, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_payload[11]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_payload[11], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[11]~feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[11]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[11]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[11], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|ShiftLeft2~11\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|ShiftLeft2~11, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[27]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[27]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[27]\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[27], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[27]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[27]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[27]\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[27], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[27]~55\, inst|mm_interconnect_0|rsp_mux_001|src_data[27]~55, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[27]~56\, inst|mm_interconnect_0|rsp_mux_001|src_data[27]~56, LT24_Controller, 1
instance = comp, \inst|nios2|d_readdata_d1[27]\, inst|nios2|d_readdata_d1[27], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[27]~57\, inst|nios2|dc_data_wr_port_data[27]~57, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_st_data[20]~23\, inst|nios2|M_dc_st_data[20]~23, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_st_data[20]\, inst|nios2|A_dc_st_data[20], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20], LT24_Controller, 1
instance = comp, \inst|nios2|A_st_data[20]\, inst|nios2|A_st_data[20], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[20]~20\, inst|nios2|d_writedata[20]~20, LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[20]\, inst|nios2|d_writedata[20], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[20]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[20]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[20]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[20], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux11~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux11~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[20]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[20], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[20]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[20], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[20]~43\, inst|mm_interconnect_0|rsp_mux_001|src_data[20]~43, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~13\, inst|mm_interconnect_0|rsp_mux_001|src_payload~13, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[20]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[20]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[20]\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[20], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[20]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[20]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[20]\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[20], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[20]~44\, inst|mm_interconnect_0|rsp_mux_001|src_data[20]~44, LT24_Controller, 1
instance = comp, \inst|nios2|d_readdata_d1[20]\, inst|nios2|d_readdata_d1[20], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[20]~50\, inst|nios2|dc_data_wr_port_data[20]~50, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[20]~51\, inst|nios2|dc_data_wr_port_data[20]~51, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[18]~feeder\, inst|nios2|A_dc_rd_data[18]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[18]\, inst|nios2|A_dc_rd_data[18], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data_nxt[18]~18\, inst|nios2|A_dc_xfer_wr_data_nxt[18]~18, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data[18]\, inst|nios2|A_dc_xfer_wr_data[18], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[13]\, inst|nios2|d_writedata[13], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[13]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[13], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux18~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux18~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[13]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[13], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[13]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[13], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[13]~37\, inst|mm_interconnect_0|rsp_mux_001|src_data[13]~37, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[13]~38\, inst|mm_interconnect_0|rsp_mux_001|src_data[13]~38, LT24_Controller, 1
instance = comp, \inst|nios2|d_readdata_d1[13]\, inst|nios2|d_readdata_d1[13], LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_st_data[13]~19\, inst|nios2|M_dc_st_data[13]~19, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_st_data[13]\, inst|nios2|A_dc_st_data[13], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[13]~42\, inst|nios2|dc_data_wr_port_data[13]~42, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[13]~43\, inst|nios2|dc_data_wr_port_data[13]~43, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[17]~feeder\, inst|nios2|A_dc_rd_data[17]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[17]\, inst|nios2|A_dc_rd_data[17], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data_nxt[17]~17\, inst|nios2|A_dc_xfer_wr_data_nxt[17]~17, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data[17]\, inst|nios2|A_dc_xfer_wr_data[17], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[23]\, inst|nios2|d_writedata[23], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[23]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[23]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[23]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[23], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux8~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux8~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[23]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[23], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[23]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[23], LT24_Controller, 1
instance = comp, \DRAM_DQ[7]~input\, DRAM_DQ[7]~input, LT24_Controller, 1
instance = comp, \inst|sdram_controller|za_data[7]\, inst|sdram_controller|za_data[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~23feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~23feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~23\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~23, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~7\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~165\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~165, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~55\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~55, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~39feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~39feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~39\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~39, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~166\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~166, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~87feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~87feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~87\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~87, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~103feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~103feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~103\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~103, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~71\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~71, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~163\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~163, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~119\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~119, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~164\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~164, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~167\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~167, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_payload[7]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_payload[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[7]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|ShiftLeft2~7\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|ShiftLeft2~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[23]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[23]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[23]\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[23], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[23]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[23]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[23]\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[23], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[23]~15\, inst|mm_interconnect_0|rsp_mux_001|src_data[23]~15, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~6\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~6, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[23]\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[23], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[23]~feeder\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[23]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[23]\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[23], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[23]~16\, inst|mm_interconnect_0|rsp_mux_001|src_data[23]~16, LT24_Controller, 1
instance = comp, \inst|nios2|d_readdata_d1[23]\, inst|nios2|d_readdata_d1[23], LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_st_data[23]~6\, inst|nios2|M_dc_st_data[23]~6, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[23]~16\, inst|nios2|dc_data_wr_port_data[23]~16, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_st_data[23]\, inst|nios2|A_dc_st_data[23], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[23]~17\, inst|nios2|dc_data_wr_port_data[23]~17, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_st_data[22]~15\, inst|nios2|M_dc_st_data[22]~15, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[22]~34\, inst|nios2|dc_data_wr_port_data[22]~34, LT24_Controller, 1
instance = comp, \DRAM_DQ[6]~input\, DRAM_DQ[6]~input, LT24_Controller, 1
instance = comp, \inst|sdram_controller|za_data[6]\, inst|sdram_controller|za_data[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~6\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~22\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~22, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~160\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~160, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~38\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~38, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~54\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~54, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~161\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~161, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~86\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~86, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~118\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~118, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~70\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~70, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~102\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~102, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~158\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~158, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~159\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~159, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~162\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~162, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_payload[6]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_payload[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[6]~feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[6]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[6]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|ShiftLeft2~6\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|ShiftLeft2~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[22]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[22]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[22]\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[22], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[22]\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[22], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~7\, inst|mm_interconnect_0|rsp_mux_001|src_payload~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[22]~22\, inst|nios2|d_writedata[22]~22, LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[22]\, inst|nios2|d_writedata[22], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[22]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[22], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux9~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux9~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[22]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[22], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[22]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[22], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[22]~27\, inst|mm_interconnect_0|rsp_mux_001|src_data[22]~27, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[22]~28\, inst|mm_interconnect_0|rsp_mux_001|src_data[22]~28, LT24_Controller, 1
instance = comp, \inst|nios2|d_readdata_d1[22]\, inst|nios2|d_readdata_d1[22], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_st_data[22]\, inst|nios2|A_dc_st_data[22], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[22]~35\, inst|nios2|dc_data_wr_port_data[22]~35, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_st_data[21]~17\, inst|nios2|M_dc_st_data[21]~17, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_st_data[21]\, inst|nios2|A_dc_st_data[21], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~10\, inst|mm_interconnect_0|rsp_mux_001|src_payload~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[21]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[21]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[21]\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[21], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[21]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[21]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[21]\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[21], LT24_Controller, 1
instance = comp, \inst|nios2|A_st_data[21]\, inst|nios2|A_st_data[21], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[21]~21\, inst|nios2|d_writedata[21]~21, LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[21]\, inst|nios2|d_writedata[21], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[21]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[21], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux10~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux10~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[21]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[21], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[21]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[21], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[21]~35\, inst|mm_interconnect_0|rsp_mux_001|src_data[21]~35, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[21]~36\, inst|mm_interconnect_0|rsp_mux_001|src_data[21]~36, LT24_Controller, 1
instance = comp, \inst|nios2|d_readdata_d1[21]\, inst|nios2|d_readdata_d1[21], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[21]~38\, inst|nios2|dc_data_wr_port_data[21]~38, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[21]~39\, inst|nios2|dc_data_wr_port_data[21]~39, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_st_data[16]~4\, inst|nios2|M_dc_st_data[16]~4, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_st_data[16]\, inst|nios2|A_dc_st_data[16], LT24_Controller, 1
instance = comp, \inst|nios2|A_st_data[16]\, inst|nios2|A_st_data[16], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[16]~12\, inst|nios2|dc_data_wr_port_data[16]~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~0\, inst|mm_interconnect_0|rsp_mux_001|src_payload~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[16]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[16], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux15~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux15~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[16]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[16], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[16]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[16], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[16]~3\, inst|mm_interconnect_0|rsp_mux_001|src_data[16]~3, LT24_Controller, 1
instance = comp, \DRAM_DQ[0]~input\, DRAM_DQ[0]~input, LT24_Controller, 1
instance = comp, \inst|sdram_controller|za_data[0]\, inst|sdram_controller|za_data[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~0\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~16\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~16, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~150\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~150, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~48\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~48, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~32\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~32, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~151\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~151, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~64\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~64, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~96feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~96feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~96\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~96, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~148\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~148, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~112\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~112, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~80\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~80, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~149\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~149, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~152\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~152, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_payload[0]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_payload[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[0]~feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[0]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[0]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|ShiftLeft2~4\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|ShiftLeft2~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[16]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[16]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[16]\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[16], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[16]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[16]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[16]\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[16], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[16]~4\, inst|mm_interconnect_0|rsp_mux_001|src_data[16]~4, LT24_Controller, 1
instance = comp, \inst|nios2|d_readdata_d1[16]\, inst|nios2|d_readdata_d1[16], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[16]~13\, inst|nios2|dc_data_wr_port_data[16]~13, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_st_data[15]~5\, inst|nios2|M_dc_st_data[15]~5, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[15]~14\, inst|nios2|dc_data_wr_port_data[15]~14, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_st_data[15]\, inst|nios2|A_dc_st_data[15], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~15\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~15, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[15]\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[15], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|out_data[15]~15\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|out_data[15]~15, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[15]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[15]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[15]\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[15], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[15]\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[15], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[15]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[15]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[15]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[15], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux16~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux16~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[15]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[15], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[15]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[15], LT24_Controller, 1
instance = comp, \inst|jtag_uart|rvalid~0\, inst|jtag_uart|rvalid~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|rvalid\, inst|jtag_uart|rvalid, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[15]~13\, inst|mm_interconnect_0|rsp_mux_001|src_data[15]~13, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~5\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~5, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[15]\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[15], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[15]\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[15], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~3\, inst|mm_interconnect_0|rsp_mux_001|src_payload~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[15]~14\, inst|mm_interconnect_0|rsp_mux_001|src_data[15]~14, LT24_Controller, 1
instance = comp, \inst|nios2|d_readdata_d1[15]\, inst|nios2|d_readdata_d1[15], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[15]~15\, inst|nios2|dc_data_wr_port_data[15]~15, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[14]~feeder\, inst|nios2|A_dc_rd_data[14]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[14]\, inst|nios2|A_dc_rd_data[14], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data_nxt[14]~14\, inst|nios2|A_dc_xfer_wr_data_nxt[14]~14, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data[14]\, inst|nios2|A_dc_xfer_wr_data[14], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[12]\, inst|nios2|d_writedata[12], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~28\, inst|mm_interconnect_0|cmd_mux|src_payload~28, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[12]\, inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[12], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[12]~27\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[12]~27, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~21\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~21, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[12]\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[12], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[12]\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[12], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~14\, inst|mm_interconnect_0|rsp_mux_001|src_payload~14, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~12\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[12]\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[12], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|out_data[12]~12\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|out_data[12]~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[12]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[12]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[12]\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[12], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[12]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[12]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[12]\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[12], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]~feeder\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[12]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[12], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux19~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux19~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[12]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[12], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[12]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[12], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[12]~45\, inst|mm_interconnect_0|rsp_mux_001|src_data[12]~45, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[12]~46\, inst|mm_interconnect_0|rsp_mux_001|src_data[12]~46, LT24_Controller, 1
instance = comp, \inst|nios2|d_readdata_d1[12]\, inst|nios2|d_readdata_d1[12], LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_st_data[12]~22\, inst|nios2|M_dc_st_data[12]~22, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_st_data[12]\, inst|nios2|A_dc_st_data[12], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[12]~48\, inst|nios2|dc_data_wr_port_data[12]~48, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[12]~49\, inst|nios2|dc_data_wr_port_data[12]~49, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[11]~feeder\, inst|nios2|A_dc_rd_data[11]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[11]\, inst|nios2|A_dc_rd_data[11], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data_nxt[11]~11\, inst|nios2|A_dc_xfer_wr_data_nxt[11]~11, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data[11]\, inst|nios2|A_dc_xfer_wr_data[11], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[30]\, inst|nios2|d_writedata[30], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[30]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[30]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[30]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[30], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux1~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux1~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[30]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[30], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[30]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[30], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[30]~31\, inst|mm_interconnect_0|rsp_mux_001|src_data[30]~31, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[30]~32\, inst|mm_interconnect_0|rsp_mux_001|src_data[30]~32, LT24_Controller, 1
instance = comp, \inst|nios2|d_readdata_d1[30]\, inst|nios2|d_readdata_d1[30], LT24_Controller, 1
instance = comp, \inst|nios2|Equal187~0\, inst|nios2|Equal187~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_ctrl_ld16\, inst|nios2|M_ctrl_ld16, LT24_Controller, 1
instance = comp, \inst|nios2|A_ctrl_ld16\, inst|nios2|A_ctrl_ld16, LT24_Controller, 1
instance = comp, \inst|nios2|M_alu_result[0]\, inst|nios2|M_alu_result[0], LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_baddr[0]~feeder\, inst|nios2|A_mem_baddr[0]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_baddr[0]\, inst|nios2|A_mem_baddr[0], LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_ld_data_sign_bit~0\, inst|nios2|A_slow_ld_data_sign_bit~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_baddr[1]\, inst|nios2|A_mem_baddr[1], LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_ld_data_sign_bit~1\, inst|nios2|A_slow_ld_data_sign_bit~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_ld_data_sign_bit~2\, inst|nios2|A_slow_ld_data_sign_bit~2, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[6]~1\, inst|nios2|A_slow_ld_byte3_data_aligned_nxt[6]~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result_en~0\, inst|nios2|A_slow_inst_result_en~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[30]\, inst|nios2|A_slow_inst_result[30], LT24_Controller, 1
instance = comp, \inst|nios2|M_inst_result[30]~12\, inst|nios2|M_inst_result[30]~12, LT24_Controller, 1
instance = comp, \inst|nios2|E_iw[12]\, inst|nios2|E_iw[12], LT24_Controller, 1
instance = comp, \inst|nios2|E_iw[16]~feeder\, inst|nios2|E_iw[16]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|E_iw[16]\, inst|nios2|E_iw[16], LT24_Controller, 1
instance = comp, \inst|nios2|E_iw[15]~feeder\, inst|nios2|E_iw[15]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|E_iw[15]\, inst|nios2|E_iw[15], LT24_Controller, 1
instance = comp, \inst|nios2|E_iw[13]\, inst|nios2|E_iw[13], LT24_Controller, 1
instance = comp, \inst|nios2|E_iw[11]\, inst|nios2|E_iw[11], LT24_Controller, 1
instance = comp, \inst|nios2|E_op_rdctl~0\, inst|nios2|E_op_rdctl~0, LT24_Controller, 1
instance = comp, \inst|nios2|E_iw[14]\, inst|nios2|E_iw[14], LT24_Controller, 1
instance = comp, \inst|nios2|E_op_rdctl\, inst|nios2|E_op_rdctl, LT24_Controller, 1
instance = comp, \inst|nios2|M_ctrl_rdctl_inst\, inst|nios2|M_ctrl_rdctl_inst, LT24_Controller, 1
instance = comp, \inst|nios2|A_inst_result[30]\, inst|nios2|A_inst_result[30], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[30]~57\, inst|nios2|A_wr_data_unfiltered[30]~57, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[30]~58\, inst|nios2|A_wr_data_unfiltered[30]~58, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[30]~59\, inst|nios2|A_wr_data_unfiltered[30]~59, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[24]~54\, inst|nios2|D_src2_reg[24]~54, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[24]~38\, inst|nios2|D_src2[24]~38, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[24]~37\, inst|nios2|D_src2[24]~37, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[24]~39\, inst|nios2|D_src2[24]~39, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2[24]\, inst|nios2|E_src2[24], LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[24]~feeder\, inst|nios2|M_src2[24]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[24]\, inst|nios2|M_src2[24], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2_nxt[24]~24\, inst|nios2|A_mul_src2_nxt[24]~24, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2[24]\, inst|nios2|A_mul_src2[24], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2_nxt[8]~8\, inst|nios2|A_mul_src2_nxt[8]~8, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[29]\, inst|nios2|A_mul_partial_prod[29], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[29]\, inst|nios2|A_mul_result[29], LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_mask[5]~5\, inst|nios2|E_rot_mask[5]~5, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_mask[5]\, inst|nios2|M_rot_mask[5], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_lut3[5]~2\, inst|nios2|M_rot_lut3[5]~2, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_prestep1[29]~26\, inst|nios2|E_rot_prestep1[29]~26, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_prestep1[27]~27\, inst|nios2|E_rot_prestep1[27]~27, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[29]~21\, inst|nios2|M_rot_prestep2[29]~21, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_prestep1[25]~20\, inst|nios2|E_rot_prestep1[25]~20, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[25]~5\, inst|nios2|M_rot_prestep2[25]~5, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[29]\, inst|nios2|M_rot_prestep2[29], LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_prestep1[19]~23\, inst|nios2|E_rot_prestep1[19]~23, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[21]~22\, inst|nios2|M_rot_prestep2[21]~22, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_prestep1[15]~17\, inst|nios2|E_rot_prestep1[15]~17, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_prestep1[17]~16\, inst|nios2|E_rot_prestep1[17]~16, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[17]~6\, inst|nios2|M_rot_prestep2[17]~6, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[21]\, inst|nios2|M_rot_prestep2[21], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[13]~40\, inst|nios2|M_rot[13]~40, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_prestep1[13]~18\, inst|nios2|E_rot_prestep1[13]~18, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_prestep1[11]~19\, inst|nios2|E_rot_prestep1[11]~19, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[13]~23\, inst|nios2|M_rot_prestep2[13]~23, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_prestep1[7]~29\, inst|nios2|E_rot_prestep1[7]~29, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_prestep1[9]~28\, inst|nios2|E_rot_prestep1[9]~28, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[9]~7\, inst|nios2|M_rot_prestep2[9]~7, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[13]\, inst|nios2|M_rot_prestep2[13], LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_prestep1[5]~30\, inst|nios2|E_rot_prestep1[5]~30, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_prestep1[3]~31\, inst|nios2|E_rot_prestep1[3]~31, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[5]~20\, inst|nios2|M_rot_prestep2[5]~20, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[5]\, inst|nios2|M_rot_prestep2[5], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[13]~39\, inst|nios2|M_rot[13]~39, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[29]~41\, inst|nios2|M_rot[29]~41, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[29]~29\, inst|nios2|A_shift_rot_result[29]~29, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[29]\, inst|nios2|A_shift_rot_result[29], LT24_Controller, 1
instance = comp, \inst|nios2|M_inst_result[29]~17\, inst|nios2|M_inst_result[29]~17, LT24_Controller, 1
instance = comp, \inst|nios2|A_inst_result[29]\, inst|nios2|A_inst_result[29], LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[5]~2\, inst|nios2|A_slow_ld_byte3_data_aligned_nxt[5]~2, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[29]\, inst|nios2|A_slow_inst_result[29], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[29]~60\, inst|nios2|A_wr_data_unfiltered[29]~60, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[29]~61\, inst|nios2|A_wr_data_unfiltered[29]~61, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[29]~62\, inst|nios2|A_wr_data_unfiltered[29]~62, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[27]~47\, inst|nios2|D_src2_reg[27]~47, LT24_Controller, 1
instance = comp, \inst|nios2|W_wr_data[27]\, inst|nios2|W_wr_data[27], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[27]~48\, inst|nios2|D_src2_reg[27]~48, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[27]~29\, inst|nios2|D_src2[27]~29, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[27]~28\, inst|nios2|D_src2[27]~28, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[27]~30\, inst|nios2|D_src2[27]~30, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2[27]\, inst|nios2|E_src2[27], LT24_Controller, 1
instance = comp, \inst|nios2|E_logic_result[27]~27\, inst|nios2|E_logic_result[27]~27, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[27]\, inst|nios2|E_alu_result[27], LT24_Controller, 1
instance = comp, \inst|nios2|M_alu_result[27]\, inst|nios2|M_alu_result[27], LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[27]~48\, inst|nios2|D_src1_reg[27]~48, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[27]~49\, inst|nios2|D_src1_reg[27]~49, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[27]~50\, inst|nios2|D_src1_reg[27]~50, LT24_Controller, 1
instance = comp, \inst|nios2|E_src1[27]\, inst|nios2|E_src1[27], LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[27]\, inst|nios2|M_src1[27], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1_nxt[27]~27\, inst|nios2|A_mul_src1_nxt[27]~27, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[28]\, inst|nios2|A_mul_partial_prod[28], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[28]\, inst|nios2|A_mul_result[28], LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[4]~3\, inst|nios2|A_slow_ld_byte3_data_aligned_nxt[4]~3, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[28]\, inst|nios2|A_slow_inst_result[28], LT24_Controller, 1
instance = comp, \inst|nios2|M_inst_result[28]~20\, inst|nios2|M_inst_result[28]~20, LT24_Controller, 1
instance = comp, \inst|nios2|A_inst_result[28]\, inst|nios2|A_inst_result[28], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[28]~63\, inst|nios2|A_wr_data_unfiltered[28]~63, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_mask[4]~6\, inst|nios2|E_rot_mask[4]~6, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_mask[4]\, inst|nios2|M_rot_mask[4], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_lut3[4]~3\, inst|nios2|M_rot_lut3[4]~3, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[4]~16\, inst|nios2|M_rot_prestep2[4]~16, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_prestep1[30]~13\, inst|nios2|E_rot_prestep1[30]~13, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[0]~0\, inst|nios2|M_rot_prestep2[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[4]\, inst|nios2|M_rot_prestep2[4], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[12]~19\, inst|nios2|M_rot_prestep2[12]~19, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[8]~3\, inst|nios2|M_rot_prestep2[8]~3, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[12]\, inst|nios2|M_rot_prestep2[12], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[12]~42\, inst|nios2|M_rot[12]~42, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_prestep1[18]~11\, inst|nios2|E_rot_prestep1[18]~11, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_prestep1[20]~10\, inst|nios2|E_rot_prestep1[20]~10, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[20]~18\, inst|nios2|M_rot_prestep2[20]~18, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[20]\, inst|nios2|M_rot_prestep2[20], LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_prestep1[28]~14\, inst|nios2|E_rot_prestep1[28]~14, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[28]~17\, inst|nios2|M_rot_prestep2[28]~17, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_prestep1[24]~8\, inst|nios2|E_rot_prestep1[24]~8, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[24]~1\, inst|nios2|M_rot_prestep2[24]~1, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[28]\, inst|nios2|M_rot_prestep2[28], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[12]~43\, inst|nios2|M_rot[12]~43, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[28]~44\, inst|nios2|M_rot[28]~44, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[28]~28\, inst|nios2|A_shift_rot_result[28]~28, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[28]\, inst|nios2|A_shift_rot_result[28], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[28]~64\, inst|nios2|A_wr_data_unfiltered[28]~64, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[28]~65\, inst|nios2|A_wr_data_unfiltered[28]~65, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[23]~55\, inst|nios2|D_src2_reg[23]~55, LT24_Controller, 1
instance = comp, \inst|nios2|M_alu_result[23]\, inst|nios2|M_alu_result[23], LT24_Controller, 1
instance = comp, \inst|nios2|W_wr_data[23]\, inst|nios2|W_wr_data[23], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[23]~56\, inst|nios2|D_src2_reg[23]~56, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[23]~41\, inst|nios2|D_src2[23]~41, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[23]~40\, inst|nios2|D_src2[23]~40, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[23]~42\, inst|nios2|D_src2[23]~42, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2[23]\, inst|nios2|E_src2[23], LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[23]~feeder\, inst|nios2|M_src2[23]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[23]\, inst|nios2|M_src2[23], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2_nxt[23]~23\, inst|nios2|A_mul_src2_nxt[23]~23, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2[23]\, inst|nios2|A_mul_src2[23], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2_nxt[7]~7\, inst|nios2|A_mul_src2_nxt[7]~7, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[27]\, inst|nios2|A_mul_partial_prod[27], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[27]\, inst|nios2|A_mul_result[27], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[27]~13\, inst|nios2|M_rot_prestep2[27]~13, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[27]\, inst|nios2|M_rot_prestep2[27], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[19]~14\, inst|nios2|M_rot_prestep2[19]~14, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[15]~31\, inst|nios2|M_rot_prestep2[15]~31, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[19]\, inst|nios2|M_rot_prestep2[19], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[11]~46\, inst|nios2|M_rot[11]~46, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[3]~12\, inst|nios2|M_rot_prestep2[3]~12, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[31]~29\, inst|nios2|M_rot_prestep2[31]~29, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[3]\, inst|nios2|M_rot_prestep2[3], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[11]~15\, inst|nios2|M_rot_prestep2[11]~15, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[7]~28\, inst|nios2|M_rot_prestep2[7]~28, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[11]\, inst|nios2|M_rot_prestep2[11], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[11]~45\, inst|nios2|M_rot[11]~45, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[27]~47\, inst|nios2|M_rot[27]~47, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_mask[3]~7\, inst|nios2|E_rot_mask[3]~7, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_mask[3]\, inst|nios2|M_rot_mask[3], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_lut3[3]~4\, inst|nios2|M_rot_lut3[3]~4, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[27]~27\, inst|nios2|A_shift_rot_result[27]~27, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[27]\, inst|nios2|A_shift_rot_result[27], LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[3]~4\, inst|nios2|A_slow_ld_byte3_data_aligned_nxt[3]~4, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[27]\, inst|nios2|A_slow_inst_result[27], LT24_Controller, 1
instance = comp, \inst|nios2|M_inst_result[27]~25\, inst|nios2|M_inst_result[27]~25, LT24_Controller, 1
instance = comp, \inst|nios2|A_inst_result[27]\, inst|nios2|A_inst_result[27], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[27]~66\, inst|nios2|A_wr_data_unfiltered[27]~66, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[27]~67\, inst|nios2|A_wr_data_unfiltered[27]~67, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[27]~68\, inst|nios2|A_wr_data_unfiltered[27]~68, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[26]~51\, inst|nios2|D_src1_reg[26]~51, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[26]~52\, inst|nios2|D_src1_reg[26]~52, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[26]~53\, inst|nios2|D_src1_reg[26]~53, LT24_Controller, 1
instance = comp, \inst|nios2|E_src1[26]\, inst|nios2|E_src1[26], LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[26]\, inst|nios2|M_src1[26], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1[10]~_Duplicate_1\, inst|nios2|A_mul_src1[10]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1_nxt[26]~26\, inst|nios2|A_mul_src1_nxt[26]~26, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[26]\, inst|nios2|A_mul_partial_prod[26], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[26]\, inst|nios2|A_mul_result[26], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[30]~25\, inst|nios2|M_rot_prestep2[30]~25, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[2]\, inst|nios2|M_rot_prestep2[2], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[10]\, inst|nios2|M_rot_prestep2[10], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[26]~4\, inst|nios2|M_rot[26]~4, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_prestep1[16]~4\, inst|nios2|E_rot_prestep1[16]~4, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[18]~10\, inst|nios2|M_rot_prestep2[18]~10, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[18]\, inst|nios2|M_rot_prestep2[18], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[26]~3\, inst|nios2|M_rot[26]~3, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[26]~48\, inst|nios2|M_rot[26]~48, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_mask[2]~1\, inst|nios2|E_rot_mask[2]~1, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_mask[2]\, inst|nios2|M_rot_mask[2], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_lut3[2]~5\, inst|nios2|M_rot_lut3[2]~5, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[26]~26\, inst|nios2|A_shift_rot_result[26]~26, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[26]\, inst|nios2|A_shift_rot_result[26], LT24_Controller, 1
instance = comp, \inst|nios2|M_inst_result[26]~4\, inst|nios2|M_inst_result[26]~4, LT24_Controller, 1
instance = comp, \inst|nios2|A_inst_result[26]\, inst|nios2|A_inst_result[26], LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[2]~5\, inst|nios2|A_slow_ld_byte3_data_aligned_nxt[2]~5, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[26]\, inst|nios2|A_slow_inst_result[26], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[26]~69\, inst|nios2|A_wr_data_unfiltered[26]~69, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[26]~70\, inst|nios2|A_wr_data_unfiltered[26]~70, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[26]~71\, inst|nios2|A_wr_data_unfiltered[26]~71, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[24]~57\, inst|nios2|D_src1_reg[24]~57, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[24]~58\, inst|nios2|D_src1_reg[24]~58, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[24]~59\, inst|nios2|D_src1_reg[24]~59, LT24_Controller, 1
instance = comp, \inst|nios2|E_src1[24]\, inst|nios2|E_src1[24], LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[24]\, inst|nios2|M_src1[24], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1[8]~_Duplicate_1\, inst|nios2|A_mul_src1[8]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1_nxt[24]~24\, inst|nios2|A_mul_src1_nxt[24]~24, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[24]\, inst|nios2|A_mul_partial_prod[24], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[24]\, inst|nios2|A_mul_result[24], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[0]\, inst|nios2|M_rot_prestep2[0], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[8]\, inst|nios2|M_rot_prestep2[8], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[24]~10\, inst|nios2|M_rot[24]~10, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[24]\, inst|nios2|M_rot_prestep2[24], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[24]~9\, inst|nios2|M_rot[24]~9, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[24]~50\, inst|nios2|M_rot[24]~50, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_mask[0]~0\, inst|nios2|E_rot_mask[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_mask[0]\, inst|nios2|M_rot_mask[0], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_lut3[0]~7\, inst|nios2|M_rot_lut3[0]~7, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[24]~24\, inst|nios2|A_shift_rot_result[24]~24, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[24]\, inst|nios2|A_shift_rot_result[24], LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[0]~7\, inst|nios2|A_slow_ld_byte3_data_aligned_nxt[0]~7, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[24]\, inst|nios2|A_slow_inst_result[24], LT24_Controller, 1
instance = comp, \inst|nios2|M_inst_result[24]~0\, inst|nios2|M_inst_result[24]~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_inst_result[24]\, inst|nios2|A_inst_result[24], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[24]~75\, inst|nios2|A_wr_data_unfiltered[24]~75, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[24]~76\, inst|nios2|A_wr_data_unfiltered[24]~76, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[24]~77\, inst|nios2|A_wr_data_unfiltered[24]~77, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[23]~60\, inst|nios2|D_src1_reg[23]~60, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[23]~61\, inst|nios2|D_src1_reg[23]~61, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[23]~62\, inst|nios2|D_src1_reg[23]~62, LT24_Controller, 1
instance = comp, \inst|nios2|E_src1[23]\, inst|nios2|E_src1[23], LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_prestep1[23]~21\, inst|nios2|E_rot_prestep1[23]~21, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[23]~30\, inst|nios2|M_rot_prestep2[23]~30, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[23]\, inst|nios2|M_rot_prestep2[23], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[15]\, inst|nios2|M_rot_prestep2[15], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[23]~12\, inst|nios2|M_rot[23]~12, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[31]\, inst|nios2|M_rot_prestep2[31], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[7]\, inst|nios2|M_rot_prestep2[7], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[23]~13\, inst|nios2|M_rot[23]~13, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[23]~51\, inst|nios2|M_rot[23]~51, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_sel_fill2~0\, inst|nios2|E_rot_sel_fill2~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_sel_fill2\, inst|nios2|M_rot_sel_fill2, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_mask[7]~3\, inst|nios2|E_rot_mask[7]~3, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_mask[7]\, inst|nios2|M_rot_mask[7], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_lut2[7]~0\, inst|nios2|M_rot_lut2[7]~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[23]~23\, inst|nios2|A_shift_rot_result[23]~23, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_pass2~0\, inst|nios2|E_rot_pass2~0, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_pass2~1\, inst|nios2|E_rot_pass2~1, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_pass2\, inst|nios2|M_rot_pass2, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[23]\, inst|nios2|A_shift_rot_result[23], LT24_Controller, 1
instance = comp, \inst|nios2|M_inst_result[23]~8\, inst|nios2|M_inst_result[23]~8, LT24_Controller, 1
instance = comp, \inst|nios2|A_inst_result[23]\, inst|nios2|A_inst_result[23], LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[7]~0\, inst|nios2|A_slow_ld_byte2_data_aligned_nxt[7]~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[23]\, inst|nios2|A_slow_inst_result[23], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[23]~78\, inst|nios2|A_wr_data_unfiltered[23]~78, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[23]~79\, inst|nios2|A_wr_data_unfiltered[23]~79, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[23]~80\, inst|nios2|A_wr_data_unfiltered[23]~80, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[22]~58\, inst|nios2|D_src2_reg[22]~58, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[22]~44\, inst|nios2|D_src2[22]~44, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[22]~45\, inst|nios2|D_src2[22]~45, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2[22]\, inst|nios2|E_src2[22], LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[22]~feeder\, inst|nios2|M_src2[22]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[22]\, inst|nios2|M_src2[22], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2_nxt[22]~22\, inst|nios2|A_mul_src2_nxt[22]~22, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2[22]\, inst|nios2|A_mul_src2[22], LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[6]\, inst|nios2|M_src2[6], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2_nxt[6]~6\, inst|nios2|A_mul_src2_nxt[6]~6, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[22]\, inst|nios2|A_mul_partial_prod[22], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[22]\, inst|nios2|A_mul_result[22], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[22]~15\, inst|nios2|M_rot[22]~15, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[30]\, inst|nios2|M_rot_prestep2[30], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[22]~16\, inst|nios2|M_rot[22]~16, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[22]~52\, inst|nios2|M_rot[22]~52, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_lut2[6]~1\, inst|nios2|M_rot_lut2[6]~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[22]~22\, inst|nios2|A_shift_rot_result[22]~22, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[22]\, inst|nios2|A_shift_rot_result[22], LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[6]~1\, inst|nios2|A_slow_ld_byte2_data_aligned_nxt[6]~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[22]\, inst|nios2|A_slow_inst_result[22], LT24_Controller, 1
instance = comp, \inst|nios2|M_inst_result[22]~14\, inst|nios2|M_inst_result[22]~14, LT24_Controller, 1
instance = comp, \inst|nios2|A_inst_result[22]\, inst|nios2|A_inst_result[22], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[22]~81\, inst|nios2|A_wr_data_unfiltered[22]~81, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[22]~82\, inst|nios2|A_wr_data_unfiltered[22]~82, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[22]~83\, inst|nios2|A_wr_data_unfiltered[22]~83, LT24_Controller, 1
instance = comp, \inst|nios2|W_wr_data[22]\, inst|nios2|W_wr_data[22], LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[22]~63\, inst|nios2|D_src1_reg[22]~63, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[22]~64\, inst|nios2|D_src1_reg[22]~64, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[22]~65\, inst|nios2|D_src1_reg[22]~65, LT24_Controller, 1
instance = comp, \inst|nios2|E_src1[22]\, inst|nios2|E_src1[22], LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[22]\, inst|nios2|M_src1[22], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1[6]~_Duplicate_1\, inst|nios2|A_mul_src1[6]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1_nxt[22]~22\, inst|nios2|A_mul_src1_nxt[22]~22, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[20]\, inst|nios2|A_mul_partial_prod[20], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[20]\, inst|nios2|A_mul_result[20], LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[4]~3\, inst|nios2|A_slow_ld_byte2_data_aligned_nxt[4]~3, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[20]\, inst|nios2|A_slow_inst_result[20], LT24_Controller, 1
instance = comp, \inst|nios2|E_logic_result[20]~6\, inst|nios2|E_logic_result[20]~6, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[20]~7\, inst|nios2|E_alu_result[20]~7, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|_~23\, inst|nios2|Add17|auto_generated|_~23, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|result_int[19]~38\, inst|nios2|Add17|auto_generated|result_int[19]~38, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|result_int[20]~40\, inst|nios2|Add17|auto_generated|result_int[20]~40, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|result_int[21]~42\, inst|nios2|Add17|auto_generated|result_int[21]~42, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[20]\, inst|nios2|E_alu_result[20], LT24_Controller, 1
instance = comp, \inst|nios2|M_alu_result[20]\, inst|nios2|M_alu_result[20], LT24_Controller, 1
instance = comp, \inst|nios2|M_inst_result[20]~22\, inst|nios2|M_inst_result[20]~22, LT24_Controller, 1
instance = comp, \inst|nios2|A_inst_result[20]\, inst|nios2|A_inst_result[20], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[20]~87\, inst|nios2|A_wr_data_unfiltered[20]~87, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[20]~21\, inst|nios2|M_rot[20]~21, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[20]~22\, inst|nios2|M_rot[20]~22, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[20]~54\, inst|nios2|M_rot[20]~54, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_lut2[4]~3\, inst|nios2|M_rot_lut2[4]~3, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[20]~20\, inst|nios2|A_shift_rot_result[20]~20, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[20]\, inst|nios2|A_shift_rot_result[20], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[20]~88\, inst|nios2|A_wr_data_unfiltered[20]~88, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[20]~89\, inst|nios2|A_wr_data_unfiltered[20]~89, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[15]~77\, inst|nios2|D_src2_reg[15]~77, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[15]~78\, inst|nios2|D_src2_reg[15]~78, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[15]~79\, inst|nios2|D_src2_reg[15]~79, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[15]~58\, inst|nios2|D_src2[15]~58, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2[15]\, inst|nios2|E_src2[15], LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|_~27\, inst|nios2|Add17|auto_generated|_~27, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|result_int[17]~34\, inst|nios2|Add17|auto_generated|result_int[17]~34, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|result_int[18]~36\, inst|nios2|Add17|auto_generated|result_int[18]~36, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[18]\, inst|nios2|E_alu_result[18], LT24_Controller, 1
instance = comp, \inst|nios2|M_alu_result[18]\, inst|nios2|M_alu_result[18], LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[18]~75\, inst|nios2|D_src1_reg[18]~75, LT24_Controller, 1
instance = comp, \inst|nios2|W_wr_data[18]\, inst|nios2|W_wr_data[18], LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[18]~76\, inst|nios2|D_src1_reg[18]~76, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[18]~77\, inst|nios2|D_src1_reg[18]~77, LT24_Controller, 1
instance = comp, \inst|nios2|E_src1[18]\, inst|nios2|E_src1[18], LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[18]\, inst|nios2|M_src1[18], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1_nxt[18]~18\, inst|nios2|A_mul_src1_nxt[18]~18, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[18]\, inst|nios2|A_mul_partial_prod[18], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[18]\, inst|nios2|A_mul_result[18], LT24_Controller, 1
instance = comp, \inst|nios2|M_inst_result[18]~28\, inst|nios2|M_inst_result[18]~28, LT24_Controller, 1
instance = comp, \inst|nios2|A_inst_result[18]\, inst|nios2|A_inst_result[18], LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[2]~5\, inst|nios2|A_slow_ld_byte2_data_aligned_nxt[2]~5, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[18]\, inst|nios2|A_slow_inst_result[18], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[18]~93\, inst|nios2|A_wr_data_unfiltered[18]~93, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[18]~27\, inst|nios2|M_rot[18]~27, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[18]~56\, inst|nios2|M_rot[18]~56, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_lut2[2]~5\, inst|nios2|M_rot_lut2[2]~5, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[18]~18\, inst|nios2|A_shift_rot_result[18]~18, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[18]\, inst|nios2|A_shift_rot_result[18], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[18]~94\, inst|nios2|A_wr_data_unfiltered[18]~94, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[18]~95\, inst|nios2|A_wr_data_unfiltered[18]~95, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[20]~69\, inst|nios2|D_src1_reg[20]~69, LT24_Controller, 1
instance = comp, \inst|nios2|W_wr_data[20]\, inst|nios2|W_wr_data[20], LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[20]~70\, inst|nios2|D_src1_reg[20]~70, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[20]~71\, inst|nios2|D_src1_reg[20]~71, LT24_Controller, 1
instance = comp, \inst|nios2|E_src1[20]\, inst|nios2|E_src1[20], LT24_Controller, 1
instance = comp, \inst|nios2|E_logic_result[21]~5\, inst|nios2|E_logic_result[21]~5, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[21]~6\, inst|nios2|E_alu_result[21]~6, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[21]\, inst|nios2|E_alu_result[21], LT24_Controller, 1
instance = comp, \inst|nios2|M_alu_result[21]\, inst|nios2|M_alu_result[21], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[21]~59\, inst|nios2|D_src2_reg[21]~59, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[21]~60\, inst|nios2|D_src2_reg[21]~60, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[21]~61\, inst|nios2|D_src2_reg[21]~61, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[21]~46\, inst|nios2|D_src2[21]~46, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[21]~47\, inst|nios2|D_src2[21]~47, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2[21]\, inst|nios2|E_src2[21], LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[21]\, inst|nios2|M_src2[21], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2_nxt[21]~21\, inst|nios2|A_mul_src2_nxt[21]~21, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2[21]\, inst|nios2|A_mul_src2[21], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2_nxt[5]~5\, inst|nios2|A_mul_src2_nxt[5]~5, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[21]\, inst|nios2|A_mul_partial_prod[21], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[21]\, inst|nios2|A_mul_result[21], LT24_Controller, 1
instance = comp, \inst|nios2|M_inst_result[21]~16\, inst|nios2|M_inst_result[21]~16, LT24_Controller, 1
instance = comp, \inst|nios2|A_inst_result[21]\, inst|nios2|A_inst_result[21], LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[5]~2\, inst|nios2|A_slow_ld_byte2_data_aligned_nxt[5]~2, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[21]\, inst|nios2|A_slow_inst_result[21], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[21]~84\, inst|nios2|A_wr_data_unfiltered[21]~84, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_lut2[5]~2\, inst|nios2|M_rot_lut2[5]~2, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[21]~18\, inst|nios2|M_rot[21]~18, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[21]~19\, inst|nios2|M_rot[21]~19, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[21]~53\, inst|nios2|M_rot[21]~53, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[21]~21\, inst|nios2|A_shift_rot_result[21]~21, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[21]\, inst|nios2|A_shift_rot_result[21], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[21]~85\, inst|nios2|A_wr_data_unfiltered[21]~85, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[21]~86\, inst|nios2|A_wr_data_unfiltered[21]~86, LT24_Controller, 1
instance = comp, \inst|nios2|W_wr_data[21]\, inst|nios2|W_wr_data[21], LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[21]~66\, inst|nios2|D_src1_reg[21]~66, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[21]~67\, inst|nios2|D_src1_reg[21]~67, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[21]~68\, inst|nios2|D_src1_reg[21]~68, LT24_Controller, 1
instance = comp, \inst|nios2|E_src1[21]\, inst|nios2|E_src1[21], LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_prestep1[22]~9\, inst|nios2|E_rot_prestep1[22]~9, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[22]~26\, inst|nios2|M_rot_prestep2[22]~26, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[22]\, inst|nios2|M_rot_prestep2[22], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[14]~37\, inst|nios2|M_rot[14]~37, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[14]~60\, inst|nios2|M_rot[14]~60, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_sel_fill1~0\, inst|nios2|E_rot_sel_fill1~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_sel_fill1\, inst|nios2|M_rot_sel_fill1, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_lut1[6]~4\, inst|nios2|M_rot_lut1[6]~4, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[14]~14\, inst|nios2|A_shift_rot_result[14]~14, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_pass1~0\, inst|nios2|E_rot_pass1~0, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_pass1~1\, inst|nios2|E_rot_pass1~1, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_pass1\, inst|nios2|M_rot_pass1, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[14]\, inst|nios2|A_shift_rot_result[14], LT24_Controller, 1
instance = comp, \inst|nios2|M_ld_align_sh16~0\, inst|nios2|M_ld_align_sh16~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_ld_align_sh16\, inst|nios2|A_ld_align_sh16, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~13\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~13, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[14]\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[14], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[14]\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[14], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~8\, inst|mm_interconnect_0|rsp_mux_001|src_payload~8, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[14]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[14]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[14]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[14], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux17~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux17~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[14]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[14], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[14]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[14], LT24_Controller, 1
instance = comp, \inst|jtag_uart|woverflow~0\, inst|jtag_uart|woverflow~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|woverflow~1\, inst|jtag_uart|woverflow~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart|woverflow\, inst|jtag_uart|woverflow, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[14]~29\, inst|mm_interconnect_0|rsp_mux_001|src_data[14]~29, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~14\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~14, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[14]\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[14], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|out_data[14]~14\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|out_data[14]~14, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[14]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[14]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[14]\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[14], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[14]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[14]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[14]\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[14], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[14]~30\, inst|mm_interconnect_0|rsp_mux_001|src_data[14]~30, LT24_Controller, 1
instance = comp, \inst|nios2|d_readdata_d1[14]\, inst|nios2|d_readdata_d1[14], LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[14]~14\, inst|nios2|A_slow_inst_result[14]~14, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_ld_data_fill_bit\, inst|nios2|A_slow_ld_data_fill_bit, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[14]\, inst|nios2|A_slow_inst_result[14], LT24_Controller, 1
instance = comp, \inst|nios2|M_alu_result[14]\, inst|nios2|M_alu_result[14], LT24_Controller, 1
instance = comp, \inst|nios2|M_inst_result[14]~13\, inst|nios2|M_inst_result[14]~13, LT24_Controller, 1
instance = comp, \inst|nios2|A_inst_result[14]\, inst|nios2|A_inst_result[14], LT24_Controller, 1
instance = comp, \inst|nios2|A_data_ram_ld16_data[14]~4\, inst|nios2|A_data_ram_ld16_data[14]~4, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[14]~105\, inst|nios2|A_wr_data_unfiltered[14]~105, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[14]~106\, inst|nios2|A_wr_data_unfiltered[14]~106, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[14]~107\, inst|nios2|A_wr_data_unfiltered[14]~107, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[12]~87\, inst|nios2|D_src2_reg[12]~87, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[12]~88\, inst|nios2|D_src2_reg[12]~88, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2_reg[12]\, inst|nios2|E_src2_reg[12], LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[28]~4\, inst|nios2|M_st_data[28]~4, LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[28]~feeder\, inst|nios2|M_st_data[28]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[28]~98\, inst|nios2|D_src2_reg[28]~98, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2_reg[28]\, inst|nios2|E_src2_reg[28], LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[28]\, inst|nios2|M_st_data[28], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[28]~28\, inst|nios2|d_writedata[28]~28, LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[28]\, inst|nios2|d_writedata[28], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[28]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[28], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux3~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux3~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[28]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[28], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[28]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[28], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[28]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[28]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[28]\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[28], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[28]\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[28], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[28]~47\, inst|mm_interconnect_0|rsp_mux_001|src_data[28]~47, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[28]~48\, inst|mm_interconnect_0|rsp_mux_001|src_data[28]~48, LT24_Controller, 1
instance = comp, \inst|nios2|d_readdata_d1[28]\, inst|nios2|d_readdata_d1[28], LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[12]~12\, inst|nios2|A_slow_inst_result[12]~12, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[12]\, inst|nios2|A_slow_inst_result[12], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[12]~111\, inst|nios2|A_wr_data_unfiltered[12]~111, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[12]~62\, inst|nios2|M_rot[12]~62, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_lut1[4]~6\, inst|nios2|M_rot_lut1[4]~6, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[12]~12\, inst|nios2|A_shift_rot_result[12]~12, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[12]\, inst|nios2|A_shift_rot_result[12], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[12]~112\, inst|nios2|A_wr_data_unfiltered[12]~112, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[12]~113\, inst|nios2|A_wr_data_unfiltered[12]~113, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[30]~39\, inst|nios2|D_src1_reg[30]~39, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[30]~40\, inst|nios2|D_src1_reg[30]~40, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[30]~41\, inst|nios2|D_src1_reg[30]~41, LT24_Controller, 1
instance = comp, \inst|nios2|E_src1[30]\, inst|nios2|E_src1[30], LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_prestep1[31]~25\, inst|nios2|E_rot_prestep1[31]~25, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[1]~4\, inst|nios2|M_rot_prestep2[1]~4, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[1]\, inst|nios2|M_rot_prestep2[1], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[9]\, inst|nios2|M_rot_prestep2[9], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[25]~7\, inst|nios2|M_rot[25]~7, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[25]\, inst|nios2|M_rot_prestep2[25], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[17]\, inst|nios2|M_rot_prestep2[17], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[25]~6\, inst|nios2|M_rot[25]~6, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[9]~8\, inst|nios2|M_rot[9]~8, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_mask[1]~2\, inst|nios2|E_rot_mask[1]~2, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_mask[1]\, inst|nios2|M_rot_mask[1], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_lut1[1]~1\, inst|nios2|M_rot_lut1[1]~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[9]~9\, inst|nios2|A_shift_rot_result[9]~9, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[9]\, inst|nios2|A_shift_rot_result[9], LT24_Controller, 1
instance = comp, \inst|nios2|M_inst_result[25]~6\, inst|nios2|M_inst_result[25]~6, LT24_Controller, 1
instance = comp, \inst|nios2|A_inst_result[25]\, inst|nios2|A_inst_result[25], LT24_Controller, 1
instance = comp, \inst|nios2|M_inst_result[9]~7\, inst|nios2|M_inst_result[9]~7, LT24_Controller, 1
instance = comp, \inst|nios2|A_inst_result[9]\, inst|nios2|A_inst_result[9], LT24_Controller, 1
instance = comp, \inst|nios2|A_data_ram_ld16_data[9]~2\, inst|nios2|A_data_ram_ld16_data[9]~2, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[9]~9\, inst|nios2|A_slow_inst_result[9]~9, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[9]\, inst|nios2|A_slow_inst_result[9], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[9]~26\, inst|nios2|A_wr_data_unfiltered[9]~26, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[9]~27\, inst|nios2|A_wr_data_unfiltered[9]~27, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[9]~28\, inst|nios2|A_wr_data_unfiltered[9]~28, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[20]~62\, inst|nios2|D_src2_reg[20]~62, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[20]~63\, inst|nios2|D_src2_reg[20]~63, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[20]~64\, inst|nios2|D_src2_reg[20]~64, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[20]~48\, inst|nios2|D_src2[20]~48, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[20]~49\, inst|nios2|D_src2[20]~49, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2[20]\, inst|nios2|E_src2[20], LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[20]\, inst|nios2|M_src2[20], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2_nxt[20]~20\, inst|nios2|A_mul_src2_nxt[20]~20, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2[20]\, inst|nios2|A_mul_src2[20], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2_nxt[4]~4\, inst|nios2|A_mul_src2_nxt[4]~4, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[25]\, inst|nios2|A_mul_partial_prod[25], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[25]\, inst|nios2|A_mul_result[25], LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[1]~6\, inst|nios2|A_slow_ld_byte3_data_aligned_nxt[1]~6, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[25]\, inst|nios2|A_slow_inst_result[25], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[25]~72\, inst|nios2|A_wr_data_unfiltered[25]~72, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[25]~49\, inst|nios2|M_rot[25]~49, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_lut3[1]~6\, inst|nios2|M_rot_lut3[1]~6, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[25]~25\, inst|nios2|A_shift_rot_result[25]~25, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[25]\, inst|nios2|A_shift_rot_result[25], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[25]~73\, inst|nios2|A_wr_data_unfiltered[25]~73, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[25]~74\, inst|nios2|A_wr_data_unfiltered[25]~74, LT24_Controller, 1
instance = comp, \inst|nios2|W_wr_data[25]\, inst|nios2|W_wr_data[25], LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[25]~54\, inst|nios2|D_src1_reg[25]~54, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[25]~55\, inst|nios2|D_src1_reg[25]~55, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[25]~56\, inst|nios2|D_src1_reg[25]~56, LT24_Controller, 1
instance = comp, \inst|nios2|E_src1[25]\, inst|nios2|E_src1[25], LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_prestep1[26]~15\, inst|nios2|E_rot_prestep1[26]~15, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[26]~9\, inst|nios2|M_rot_prestep2[26]~9, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[26]\, inst|nios2|M_rot_prestep2[26], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[18]~28\, inst|nios2|M_rot[18]~28, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[2]~29\, inst|nios2|M_rot[2]~29, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_sel_fill0~0\, inst|nios2|E_rot_sel_fill0~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_sel_fill0\, inst|nios2|M_rot_sel_fill0, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_lut0[2]~6\, inst|nios2|M_rot_lut0[2]~6, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[2]~2\, inst|nios2|A_shift_rot_result[2]~2, LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_pass0~0\, inst|nios2|E_rot_pass0~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_pass0\, inst|nios2|M_rot_pass0, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[2]\, inst|nios2|A_shift_rot_result[2], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[2]~47\, inst|nios2|A_wr_data_unfiltered[2]~47, LT24_Controller, 1
instance = comp, \inst|nios2|M_ld_align_sh8~0\, inst|nios2|M_ld_align_sh8~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_ld_align_sh8\, inst|nios2|A_ld_align_sh8, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[0]~17\, inst|nios2|A_wr_data_unfiltered[0]~17, LT24_Controller, 1
instance = comp, \inst|nios2|M_inst_result[10]~5\, inst|nios2|M_inst_result[10]~5, LT24_Controller, 1
instance = comp, \inst|nios2|A_inst_result[10]\, inst|nios2|A_inst_result[10], LT24_Controller, 1
instance = comp, \inst|nios2|A_data_ram_ld16_data[10]~1\, inst|nios2|A_data_ram_ld16_data[10]~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|wdata[3]\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|wdata[3], LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|wdata[4]\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|wdata[4], LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|wdata[5]\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|wdata[5], LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|wdata[6]\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|wdata[6], LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|wdata[7]\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|wdata[7], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|av_readdata[2]~7\, inst|jtag_uart|av_readdata[2]~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[2]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[2]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[2]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[2], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux29~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux29~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[2]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[2]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[2]~57\, inst|mm_interconnect_0|rsp_mux_001|src_data[2]~57, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~17\, inst|mm_interconnect_0|rsp_mux_001|src_payload~17, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[2]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[2]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[2]\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[2]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[2]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[2]\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[2]~58\, inst|mm_interconnect_0|rsp_mux_001|src_data[2]~58, LT24_Controller, 1
instance = comp, \inst|nios2|d_readdata_d1[2]\, inst|nios2|d_readdata_d1[2], LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[2]~2\, inst|nios2|A_slow_inst_result[2]~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[10]\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[10], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[10]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[10]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[10]\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[10], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~2\, inst|mm_interconnect_0|rsp_mux_001|src_payload~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[10]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[10]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[10]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[10], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux21~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux21~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[10]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[10], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[10]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[10], LT24_Controller, 1
instance = comp, \inst|jtag_uart|ac~0\, inst|jtag_uart|ac~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|ac~1\, inst|jtag_uart|ac~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart|ac\, inst|jtag_uart|ac, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]~feeder\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[10]~9\, inst|mm_interconnect_0|rsp_mux_001|src_data[10]~9, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[10]~10\, inst|mm_interconnect_0|rsp_mux_001|src_data[10]~10, LT24_Controller, 1
instance = comp, \inst|nios2|d_readdata_d1[10]\, inst|nios2|d_readdata_d1[10], LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[10]~10\, inst|nios2|A_slow_inst_result[10]~10, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[2]\, inst|nios2|A_slow_inst_result[2], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[0]~18\, inst|nios2|A_wr_data_unfiltered[0]~18, LT24_Controller, 1
instance = comp, \inst|nios2|M_inst_result[2]~29\, inst|nios2|M_inst_result[2]~29, LT24_Controller, 1
instance = comp, \inst|nios2|A_inst_result[2]\, inst|nios2|A_inst_result[2], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[2]~48\, inst|nios2|A_wr_data_unfiltered[2]~48, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[2]~49\, inst|nios2|A_wr_data_unfiltered[2]~49, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[2]~123\, inst|nios2|A_wr_data_unfiltered[2]~123, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[19]~65\, inst|nios2|D_src2_reg[19]~65, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[19]~66\, inst|nios2|D_src2_reg[19]~66, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[19]~67\, inst|nios2|D_src2_reg[19]~67, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2_reg[19]\, inst|nios2|E_src2_reg[19], LT24_Controller, 1
instance = comp, \inst|nios2|E_st_data[19]~3\, inst|nios2|E_st_data[19]~3, LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[19]\, inst|nios2|M_st_data[19], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[19]~19\, inst|nios2|d_writedata[19]~19, LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[19]\, inst|nios2|d_writedata[19], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~8\, inst|mm_interconnect_0|cmd_mux|src_payload~8, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[19]\, inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[19], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[19]~7\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[19]~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~7\, inst|mm_interconnect_0|cmd_mux|src_payload~7, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[20]\, inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[20], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[20]~6\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[20]~6, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~14\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~14, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[21]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[21], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~5\, inst|mm_interconnect_0|cmd_mux|src_payload~5, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[21]\, inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[21], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[21]~3\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[21]~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~6\, inst|mm_interconnect_0|cmd_mux|src_payload~6, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[22]\, inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[22], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[22]~5\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[22]~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~15\, inst|mm_interconnect_0|cmd_mux|src_payload~15, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[23]\, inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[23], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[23]~14\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[23]~14, LT24_Controller, 1
instance = comp, \inst|nios2|d_byteenable_nxt[2]~4\, inst|nios2|d_byteenable_nxt[2]~4, LT24_Controller, 1
instance = comp, \inst|nios2|d_byteenable[2]\, inst|nios2|d_byteenable[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_data[34]\, inst|mm_interconnect_0|cmd_mux|src_data[34], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|byteenable[2]\, inst|nios2|the_LT24_System_nios2_nios2_oci|byteenable[2], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_byteenable[2]~1\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_byteenable[2]~1, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|LT24_System_nios2_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|LT24_System_nios2_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~30\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~30, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[17]\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[17], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[17]\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[17], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~19\, inst|mm_interconnect_0|rsp_mux_001|src_payload~19, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[17]~65\, inst|mm_interconnect_0|rsp_mux_001|src_data[17]~65, LT24_Controller, 1
instance = comp, \inst|nios2|d_readdata_d1[17]\, inst|nios2|d_readdata_d1[17], LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[1]~1\, inst|nios2|A_slow_inst_result[1]~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[1]\, inst|nios2|A_slow_inst_result[1], LT24_Controller, 1
instance = comp, \inst|nios2|M_inst_result[1]~31\, inst|nios2|M_inst_result[1]~31, LT24_Controller, 1
instance = comp, \inst|nios2|A_inst_result[1]\, inst|nios2|A_inst_result[1], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[1]~51\, inst|nios2|A_wr_data_unfiltered[1]~51, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[1]~52\, inst|nios2|A_wr_data_unfiltered[1]~52, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[17]~30\, inst|nios2|M_rot[17]~30, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[17]~31\, inst|nios2|M_rot[17]~31, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[1]~32\, inst|nios2|M_rot[1]~32, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_lut0[1]~7\, inst|nios2|M_rot_lut0[1]~7, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[1]~1\, inst|nios2|A_shift_rot_result[1]~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[1]\, inst|nios2|A_shift_rot_result[1], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[1]~50\, inst|nios2|A_wr_data_unfiltered[1]~50, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[1]~124\, inst|nios2|A_wr_data_unfiltered[1]~124, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[14]~80\, inst|nios2|D_src2_reg[14]~80, LT24_Controller, 1
instance = comp, \inst|nios2|W_wr_data[14]\, inst|nios2|W_wr_data[14], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[14]~81\, inst|nios2|D_src2_reg[14]~81, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[14]~82\, inst|nios2|D_src2_reg[14]~82, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2_reg[14]\, inst|nios2|E_src2_reg[14], LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[30]~6\, inst|nios2|M_st_data[30]~6, LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[14]\, inst|nios2|M_st_data[14], LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_st_data[14]~14\, inst|nios2|M_dc_st_data[14]~14, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_st_data[14]\, inst|nios2|A_dc_st_data[14], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[14]~32\, inst|nios2|dc_data_wr_port_data[14]~32, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[14]~33\, inst|nios2|dc_data_wr_port_data[14]~33, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_st_data[10]~10\, inst|nios2|M_dc_st_data[10]~10, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[10]~24\, inst|nios2|dc_data_wr_port_data[10]~24, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_st_data[10]\, inst|nios2|A_dc_st_data[10], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[10]~25\, inst|nios2|dc_data_wr_port_data[10]~25, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[9]~feeder\, inst|nios2|A_dc_rd_data[9]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[9]\, inst|nios2|A_dc_rd_data[9], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data_nxt[9]~9\, inst|nios2|A_dc_xfer_wr_data_nxt[9]~9, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data[9]\, inst|nios2|A_dc_xfer_wr_data[9], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[5]\, inst|nios2|d_writedata[5], LT24_Controller, 1
instance = comp, \inst|nios2|A_st_data[6]\, inst|nios2|A_st_data[6], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[6]~6\, inst|nios2|d_writedata[6]~6, LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[6]\, inst|nios2|d_writedata[6], LT24_Controller, 1
instance = comp, \inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\, inst|jtag_uart|the_LT24_System_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~21\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~21, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift[8]\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift[8], LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~19\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~19, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~20\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~20, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift[7]\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift[7], LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~17\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~17, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~18\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~18, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift[6]\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift[6], LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|wdata[2]\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|wdata[2], LT24_Controller, 1
instance = comp, \inst|jtag_uart|av_readdata[7]~2\, inst|jtag_uart|av_readdata[7]~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[7]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[7]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[7]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[7], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux24~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux24~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[7]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[7]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[7]~17\, inst|mm_interconnect_0|rsp_mux_001|src_data[7]~17, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~7\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[7]\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|out_data[7]~7\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|out_data[7]~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[7]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[7]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[7]\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[7]\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~4\, inst|mm_interconnect_0|rsp_mux_001|src_payload~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[7]~18\, inst|mm_interconnect_0|rsp_mux_001|src_data[7]~18, LT24_Controller, 1
instance = comp, \inst|nios2|d_readdata_d1[7]\, inst|nios2|d_readdata_d1[7], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[7]~19\, inst|nios2|dc_data_wr_port_data[7]~19, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[8]~feeder\, inst|nios2|A_dc_rd_data[8]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[8]\, inst|nios2|A_dc_rd_data[8], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data_nxt[8]~8\, inst|nios2|A_dc_xfer_wr_data_nxt[8]~8, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data[8]\, inst|nios2|A_dc_xfer_wr_data[8], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[18]\, inst|nios2|d_writedata[18], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~31\, inst|mm_interconnect_0|cmd_mux|src_payload~31, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[18]\, inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[18], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[18]~30\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[18]~30, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~12\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~12, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[22]\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[22], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[22]\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[22], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22]\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22]~feeder\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22]\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[22]\, inst|mm_interconnect_0|rsp_mux|src_data[22], LT24_Controller, 1
instance = comp, \inst|nios2|i_readdata_d1[22]\, inst|nios2|i_readdata_d1[22], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23]\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23]~feeder\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23]\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[23]\, inst|mm_interconnect_0|rsp_mux|src_data[23], LT24_Controller, 1
instance = comp, \inst|nios2|i_readdata_d1[23]\, inst|nios2|i_readdata_d1[23], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24]\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24]~feeder\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24]\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[24]\, inst|mm_interconnect_0|rsp_mux|src_data[24], LT24_Controller, 1
instance = comp, \inst|nios2|i_readdata_d1[24]\, inst|nios2|i_readdata_d1[24], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25]\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25]~feeder\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25]\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[25]\, inst|mm_interconnect_0|rsp_mux|src_data[25], LT24_Controller, 1
instance = comp, \inst|nios2|i_readdata_d1[25]\, inst|nios2|i_readdata_d1[25], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26]\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26]~feeder\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26]\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[26]\, inst|mm_interconnect_0|rsp_mux|src_data[26], LT24_Controller, 1
instance = comp, \inst|nios2|i_readdata_d1[26]\, inst|nios2|i_readdata_d1[26], LT24_Controller, 1
instance = comp, \inst|nios2|LT24_System_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0\, inst|nios2|LT24_System_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0, LT24_Controller, 1
instance = comp, \inst|nios2|rf_b_rd_port_addr[4]~4\, inst|nios2|rf_b_rd_port_addr[4]~4, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[17]~71\, inst|nios2|D_src2_reg[17]~71, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[17]~72\, inst|nios2|D_src2_reg[17]~72, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[17]~73\, inst|nios2|D_src2_reg[17]~73, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2_reg[17]\, inst|nios2|E_src2_reg[17], LT24_Controller, 1
instance = comp, \inst|nios2|E_st_data[17]~1\, inst|nios2|E_st_data[17]~1, LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[17]\, inst|nios2|M_st_data[17], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[17]~17\, inst|nios2|d_writedata[17]~17, LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[17]\, inst|nios2|d_writedata[17], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~32\, inst|mm_interconnect_0|cmd_mux|src_payload~32, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[17]\, inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[17], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[17]~31\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[17]~31, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[16]\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[16], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[16]\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[16], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16]\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16]~feeder\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16]\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[16]\, inst|mm_interconnect_0|rsp_mux|src_data[16], LT24_Controller, 1
instance = comp, \inst|nios2|i_readdata_d1[16]\, inst|nios2|i_readdata_d1[16], LT24_Controller, 1
instance = comp, \inst|nios2|rf_b_rd_port_addr[3]~3\, inst|nios2|rf_b_rd_port_addr[3]~3, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[18]~68\, inst|nios2|D_src2_reg[18]~68, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[18]~69\, inst|nios2|D_src2_reg[18]~69, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[18]~70\, inst|nios2|D_src2_reg[18]~70, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[18]~52\, inst|nios2|D_src2[18]~52, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[18]~53\, inst|nios2|D_src2[18]~53, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2[18]\, inst|nios2|E_src2[18], LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[18]~feeder\, inst|nios2|M_src2[18]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[18]\, inst|nios2|M_src2[18], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2_nxt[18]~18\, inst|nios2|A_mul_src2_nxt[18]~18, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2[18]\, inst|nios2|A_mul_src2[18], LT24_Controller, 1
instance = comp, \inst|nios2|M_src2[2]\, inst|nios2|M_src2[2], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src2_nxt[2]~2\, inst|nios2|A_mul_src2_nxt[2]~2, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[15]\, inst|nios2|A_mul_partial_prod[15], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[15]\, inst|nios2|A_mul_result[15], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[15]~33\, inst|nios2|M_rot[15]~33, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[15]~34\, inst|nios2|M_rot[15]~34, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[15]~59\, inst|nios2|M_rot[15]~59, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_lut1[7]~3\, inst|nios2|M_rot_lut1[7]~3, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[15]~15\, inst|nios2|A_shift_rot_result[15]~15, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[15]\, inst|nios2|A_shift_rot_result[15], LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[15]~15\, inst|nios2|A_slow_inst_result[15]~15, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[15]\, inst|nios2|A_slow_inst_result[15], LT24_Controller, 1
instance = comp, \inst|nios2|M_inst_result[31]~9\, inst|nios2|M_inst_result[31]~9, LT24_Controller, 1
instance = comp, \inst|nios2|A_inst_result[31]\, inst|nios2|A_inst_result[31], LT24_Controller, 1
instance = comp, \inst|nios2|M_inst_result[15]~10\, inst|nios2|M_inst_result[15]~10, LT24_Controller, 1
instance = comp, \inst|nios2|A_inst_result[15]\, inst|nios2|A_inst_result[15], LT24_Controller, 1
instance = comp, \inst|nios2|A_data_ram_ld16_data[15]~3\, inst|nios2|A_data_ram_ld16_data[15]~3, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[15]~102\, inst|nios2|A_wr_data_unfiltered[15]~102, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[15]~103\, inst|nios2|A_wr_data_unfiltered[15]~103, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[15]~104\, inst|nios2|A_wr_data_unfiltered[15]~104, LT24_Controller, 1
instance = comp, \inst|nios2|W_wr_data[15]\, inst|nios2|W_wr_data[15], LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[15]~84\, inst|nios2|D_src1_reg[15]~84, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[15]~85\, inst|nios2|D_src1_reg[15]~85, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[15]~86\, inst|nios2|D_src1_reg[15]~86, LT24_Controller, 1
instance = comp, \inst|nios2|E_src1[15]\, inst|nios2|E_src1[15], LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[15]\, inst|nios2|M_src1[15], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1_nxt[15]~15\, inst|nios2|A_mul_src1_nxt[15]~15, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[16]\, inst|nios2|A_mul_partial_prod[16], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[16]\, inst|nios2|A_mul_result[16], LT24_Controller, 1
instance = comp, \inst|nios2|M_alu_result[16]\, inst|nios2|M_alu_result[16], LT24_Controller, 1
instance = comp, \inst|nios2|M_inst_result[16]~2\, inst|nios2|M_inst_result[16]~2, LT24_Controller, 1
instance = comp, \inst|nios2|A_inst_result[16]\, inst|nios2|A_inst_result[16], LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[0]~7\, inst|nios2|A_slow_ld_byte2_data_aligned_nxt[0]~7, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[16]\, inst|nios2|A_slow_inst_result[16], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[16]~99\, inst|nios2|A_wr_data_unfiltered[16]~99, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[16]~1\, inst|nios2|M_rot[16]~1, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[16]~58\, inst|nios2|M_rot[16]~58, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_lut2[0]~7\, inst|nios2|M_rot_lut2[0]~7, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[16]~16\, inst|nios2|A_shift_rot_result[16]~16, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[16]\, inst|nios2|A_shift_rot_result[16], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[16]~100\, inst|nios2|A_wr_data_unfiltered[16]~100, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[16]~101\, inst|nios2|A_wr_data_unfiltered[16]~101, LT24_Controller, 1
instance = comp, \inst|nios2|W_wr_data[16]\, inst|nios2|W_wr_data[16], LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[16]~81\, inst|nios2|D_src1_reg[16]~81, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[16]~82\, inst|nios2|D_src1_reg[16]~82, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[16]~83\, inst|nios2|D_src1_reg[16]~83, LT24_Controller, 1
instance = comp, \inst|nios2|E_src1[16]\, inst|nios2|E_src1[16], LT24_Controller, 1
instance = comp, \inst|nios2|E_logic_result[16]~10\, inst|nios2|E_logic_result[16]~10, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[16]~11\, inst|nios2|E_alu_result[16]~11, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[16]\, inst|nios2|E_alu_result[16], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[16]~74\, inst|nios2|D_src2_reg[16]~74, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[16]~75\, inst|nios2|D_src2_reg[16]~75, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[16]~76\, inst|nios2|D_src2_reg[16]~76, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2_reg[16]\, inst|nios2|E_src2_reg[16], LT24_Controller, 1
instance = comp, \inst|nios2|E_st_data[16]~0\, inst|nios2|E_st_data[16]~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[16]\, inst|nios2|M_st_data[16], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[16]~16\, inst|nios2|d_writedata[16]~16, LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[16]\, inst|nios2|d_writedata[16], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~9\, inst|mm_interconnect_0|cmd_mux|src_payload~9, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[16]\, inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[16], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~18\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~18, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[16]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[16], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[16]~8\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[16]~8, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~11\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~11, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[6]\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[6]\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~6\, inst|mm_interconnect_0|rsp_mux_001|src_payload~6, LT24_Controller, 1
instance = comp, \inst|jtag_uart|av_readdata[6]~3\, inst|jtag_uart|av_readdata[6]~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[6]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[6]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[6]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[6], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux25~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux25~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[6]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[6]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[6]~25\, inst|mm_interconnect_0|rsp_mux_001|src_data[6]~25, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[6]\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[6]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[6]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[6]\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[6]~26\, inst|mm_interconnect_0|rsp_mux_001|src_data[6]~26, LT24_Controller, 1
instance = comp, \inst|nios2|d_readdata_d1[6]\, inst|nios2|d_readdata_d1[6], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[6]~36\, inst|nios2|dc_data_wr_port_data[6]~36, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[6]~37\, inst|nios2|dc_data_wr_port_data[6]~37, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[7]~feeder\, inst|nios2|A_dc_rd_data[7]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[7]\, inst|nios2|A_dc_rd_data[7], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data_nxt[7]~7\, inst|nios2|A_dc_xfer_wr_data_nxt[7]~7, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data[7]\, inst|nios2|A_dc_xfer_wr_data[7], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[4]\, inst|nios2|d_writedata[4], LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~8\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~8, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift[9]\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift[9], LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~1\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~2\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~2, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~13\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~13, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~14\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~14, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift[4]\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift[4], LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~11\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~11, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~12\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~12, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift[3]\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift[3], LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~9\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~9, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~10\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~10, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift[2]\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift[2], LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~5\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~5, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~7\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~7, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift[1]\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift[1], LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|rvalid\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|rvalid, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~0\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~3\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~3, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift[0]\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift[0], LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|user_saw_rvalid\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|user_saw_rvalid, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~6\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~6, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~15\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~15, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~16\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift~16, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift[5]\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|td_shift[5], LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|wdata[1]\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|wdata[1], LT24_Controller, 1
instance = comp, \inst|jtag_uart|av_readdata[1]~8\, inst|jtag_uart|av_readdata[1]~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1], LT24_Controller, 1
instance = comp, \inst|pll|wire_pfdena_reg_ena~0\, inst|pll|wire_pfdena_reg_ena~0, LT24_Controller, 1
instance = comp, \inst|pll|wire_pfdena_reg_ena\, inst|pll|wire_pfdena_reg_ena, LT24_Controller, 1
instance = comp, \inst|pll|pfdena_reg~0\, inst|pll|pfdena_reg~0, LT24_Controller, 1
instance = comp, \inst|pll|pfdena_reg\, inst|pll|pfdena_reg, LT24_Controller, 1
instance = comp, \inst|pll|readdata[0]~0\, inst|pll|readdata[0]~0, LT24_Controller, 1
instance = comp, \inst|pll|readdata[1]~2\, inst|pll|readdata[1]~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|pll_pll_slave_translator|av_readdata_pre[1]\, inst|mm_interconnect_0|pll_pll_slave_translator|av_readdata_pre[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[1]~61\, inst|mm_interconnect_0|rsp_mux_001|src_data[1]~61, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[1]~63\, inst|mm_interconnect_0|rsp_mux_001|src_data[1]~63, LT24_Controller, 1
instance = comp, \inst|nios2|d_readdata_d1[1]\, inst|nios2|d_readdata_d1[1], LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_st_data[1]~1\, inst|nios2|M_dc_st_data[1]~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_st_data[1]\, inst|nios2|A_st_data[1], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[1]~3\, inst|nios2|dc_data_wr_port_data[1]~3, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_st_data[1]\, inst|nios2|A_dc_st_data[1], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[1]~4\, inst|nios2|dc_data_wr_port_data[1]~4, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[6]~feeder\, inst|nios2|A_dc_rd_data[6]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[6]\, inst|nios2|A_dc_rd_data[6], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data_nxt[6]~6\, inst|nios2|A_dc_xfer_wr_data_nxt[6]~6, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data[6]\, inst|nios2|A_dc_xfer_wr_data[6], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[11]\, inst|nios2|d_writedata[11], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~30\, inst|mm_interconnect_0|cmd_mux|src_payload~30, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[11]\, inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[11], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[11]~11\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[11]~11, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[14]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[14]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[14]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[14], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[11]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[11], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[11]~29\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[11]~29, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~25\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~25, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[11]\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[11], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[11]\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[11], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~11\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~11, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[11]\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[11], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|out_data[11]~11\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|out_data[11]~11, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[11]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[11]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[11]\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[11], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[11]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[11]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[11]\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[11], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[11]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[11]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[11]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[11], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux20~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux20~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[11]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[11], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[11]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[11], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[11]~53\, inst|mm_interconnect_0|rsp_mux_001|src_data[11]~53, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[11]~54\, inst|mm_interconnect_0|rsp_mux_001|src_data[11]~54, LT24_Controller, 1
instance = comp, \inst|nios2|d_readdata_d1[11]\, inst|nios2|d_readdata_d1[11], LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_st_data[11]~27\, inst|nios2|M_dc_st_data[11]~27, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[11]~58\, inst|nios2|dc_data_wr_port_data[11]~58, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_st_data[11]\, inst|nios2|A_dc_st_data[11], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[11]~59\, inst|nios2|dc_data_wr_port_data[11]~59, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_st_data[5]~20\, inst|nios2|M_dc_st_data[5]~20, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_st_data[5]\, inst|nios2|A_dc_st_data[5], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[5]~44\, inst|nios2|dc_data_wr_port_data[5]~44, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[5]~45\, inst|nios2|dc_data_wr_port_data[5]~45, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[4]~feeder\, inst|nios2|A_dc_rd_data[4]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[4]\, inst|nios2|A_dc_rd_data[4], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data_nxt[4]~2\, inst|nios2|A_dc_xfer_wr_data_nxt[4]~2, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data[4]\, inst|nios2|A_dc_xfer_wr_data[4], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[7]\, inst|nios2|d_writedata[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~19\, inst|mm_interconnect_0|cmd_mux|src_payload~19, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[7]\, inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[7], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~31\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~31, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[7]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[7], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[7]~18\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[7]~18, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[2]\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[2]\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[2]\, inst|mm_interconnect_0|rsp_mux|src_data[2], LT24_Controller, 1
instance = comp, \inst|nios2|i_readdata_d1[2]\, inst|nios2|i_readdata_d1[2], LT24_Controller, 1
instance = comp, \inst|nios2|F_iw[24]~11\, inst|nios2|F_iw[24]~11, LT24_Controller, 1
instance = comp, \inst|nios2|D_iw[24]\, inst|nios2|D_iw[24], LT24_Controller, 1
instance = comp, \inst|nios2|rf_b_rd_port_addr[2]~2\, inst|nios2|rf_b_rd_port_addr[2]~2, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[4]~28\, inst|nios2|D_src2_reg[4]~28, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[4]~29\, inst|nios2|D_src2_reg[4]~29, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2_reg[4]\, inst|nios2|E_src2_reg[4], LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[4]~feeder\, inst|nios2|M_st_data[4]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[4]\, inst|nios2|M_st_data[4], LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_st_data[4]~24\, inst|nios2|M_dc_st_data[4]~24, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_st_data[4]\, inst|nios2|A_dc_st_data[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~0\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[4]\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|out_data[4]~0\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|out_data[4]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[4]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[4]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[4]\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[4]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[4]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[4]\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[4], LT24_Controller, 1
instance = comp, \inst|jtag_uart|av_readdata[4]~5\, inst|jtag_uart|av_readdata[4]~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[4]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[4]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[4]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[4], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux27~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux27~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[4]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[4]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[4]~41\, inst|mm_interconnect_0|rsp_mux_001|src_data[4]~41, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~12\, inst|mm_interconnect_0|rsp_mux_001|src_payload~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[4]~42\, inst|mm_interconnect_0|rsp_mux_001|src_data[4]~42, LT24_Controller, 1
instance = comp, \inst|nios2|d_readdata_d1[4]\, inst|nios2|d_readdata_d1[4], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[4]~52\, inst|nios2|dc_data_wr_port_data[4]~52, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[4]~53\, inst|nios2|dc_data_wr_port_data[4]~53, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_st_data[3]~28\, inst|nios2|M_dc_st_data[3]~28, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[3]~60\, inst|nios2|dc_data_wr_port_data[3]~60, LT24_Controller, 1
instance = comp, \inst|jtag_uart|av_readdata[3]~6\, inst|jtag_uart|av_readdata[3]~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux28~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux28~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[3]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[3]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[3]~49\, inst|mm_interconnect_0|rsp_mux_001|src_data[3]~49, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|waitrequest~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|waitrequest~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|read~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|read~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|read\, inst|nios2|the_LT24_System_nios2_nios2_oci|read, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|avalon_ociram_readdata_ready~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|avalon_ociram_readdata_ready~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|avalon_ociram_readdata_ready~1\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|avalon_ociram_readdata_ready~1, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|avalon_ociram_readdata_ready\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|avalon_ociram_readdata_ready, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|waitrequest~1\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|waitrequest~1, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|waitrequest\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|waitrequest, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|write~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|write~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|write~1\, inst|nios2|the_LT24_System_nios2_nios2_oci|write~1, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|write\, inst|nios2|the_LT24_System_nios2_nios2_oci|write, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_avalon_reg|take_action_ocireg~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_avalon_reg|take_action_ocireg~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_avalon_reg|oci_single_step_mode~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_avalon_reg|oci_single_step_mode~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_avalon_reg|oci_single_step_mode\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_avalon_reg|oci_single_step_mode, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~23\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~23, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[3]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[3]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[3]\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[3]\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~15\, inst|mm_interconnect_0|rsp_mux_001|src_payload~15, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~1\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[3]\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|out_data[3]~1\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|out_data[3]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[3]\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[3]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[3]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[3]\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[3]~50\, inst|mm_interconnect_0|rsp_mux_001|src_data[3]~50, LT24_Controller, 1
instance = comp, \inst|nios2|d_readdata_d1[3]\, inst|nios2|d_readdata_d1[3], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_st_data[3]\, inst|nios2|A_dc_st_data[3], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[3]~61\, inst|nios2|dc_data_wr_port_data[3]~61, LT24_Controller, 1
instance = comp, \inst|nios2|M_inst_result[13]~18\, inst|nios2|M_inst_result[13]~18, LT24_Controller, 1
instance = comp, \inst|nios2|A_inst_result[13]\, inst|nios2|A_inst_result[13], LT24_Controller, 1
instance = comp, \inst|nios2|A_data_ram_ld16_data[13]~5\, inst|nios2|A_data_ram_ld16_data[13]~5, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[13]~13\, inst|nios2|A_slow_inst_result[13]~13, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[13]\, inst|nios2|A_slow_inst_result[13], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[13]~108\, inst|nios2|A_wr_data_unfiltered[13]~108, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[13]~61\, inst|nios2|M_rot[13]~61, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_lut1[5]~5\, inst|nios2|M_rot_lut1[5]~5, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[13]~13\, inst|nios2|A_shift_rot_result[13]~13, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[13]\, inst|nios2|A_shift_rot_result[13], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[13]~109\, inst|nios2|A_wr_data_unfiltered[13]~109, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[13]~110\, inst|nios2|A_wr_data_unfiltered[13]~110, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[13]~83\, inst|nios2|D_src2_reg[13]~83, LT24_Controller, 1
instance = comp, \inst|nios2|W_wr_data[13]\, inst|nios2|W_wr_data[13], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[13]~84\, inst|nios2|D_src2_reg[13]~84, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[13]~85\, inst|nios2|D_src2_reg[13]~85, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[13]~60\, inst|nios2|D_src2[13]~60, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2[13]\, inst|nios2|E_src2[13], LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|_~29\, inst|nios2|Add17|auto_generated|_~29, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[13]~14\, inst|nios2|E_alu_result[13]~14, LT24_Controller, 1
instance = comp, \inst|nios2|E_logic_result[13]~13\, inst|nios2|E_logic_result[13]~13, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[13]\, inst|nios2|E_alu_result[13], LT24_Controller, 1
instance = comp, \inst|nios2|M_alu_result[13]\, inst|nios2|M_alu_result[13], LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[13]~90\, inst|nios2|D_src1_reg[13]~90, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[13]~91\, inst|nios2|D_src1_reg[13]~91, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[13]~92\, inst|nios2|D_src1_reg[13]~92, LT24_Controller, 1
instance = comp, \inst|nios2|E_src1[13]\, inst|nios2|E_src1[13], LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[13]\, inst|nios2|M_src1[13], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1_nxt[13]~13\, inst|nios2|A_mul_src1_nxt[13]~13, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[8]\, inst|nios2|A_mul_partial_prod[8], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[8]\, inst|nios2|A_mul_result[8], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[8]~11\, inst|nios2|M_rot[8]~11, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_lut1[0]~2\, inst|nios2|M_rot_lut1[0]~2, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[8]~8\, inst|nios2|A_shift_rot_result[8]~8, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[8]\, inst|nios2|A_shift_rot_result[8], LT24_Controller, 1
instance = comp, \inst|nios2|M_inst_result[8]~1\, inst|nios2|M_inst_result[8]~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_inst_result[8]\, inst|nios2|A_inst_result[8], LT24_Controller, 1
instance = comp, \inst|nios2|A_data_ram_ld16_data[8]~0\, inst|nios2|A_data_ram_ld16_data[8]~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[8]~8\, inst|nios2|A_slow_inst_result[8]~8, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[8]\, inst|nios2|A_slow_inst_result[8], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[8]~29\, inst|nios2|A_wr_data_unfiltered[8]~29, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[8]~30\, inst|nios2|A_wr_data_unfiltered[8]~30, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[8]~31\, inst|nios2|A_wr_data_unfiltered[8]~31, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[8]~15\, inst|nios2|D_src2_reg[8]~15, LT24_Controller, 1
instance = comp, \inst|nios2|W_wr_data[8]\, inst|nios2|W_wr_data[8], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[8]~16\, inst|nios2|D_src2_reg[8]~16, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[8]~17\, inst|nios2|D_src2_reg[8]~17, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[8]~4\, inst|nios2|D_src2[8]~4, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2[8]\, inst|nios2|E_src2[8], LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|_~2\, inst|nios2|Add17|auto_generated|_~2, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_rd_port_addr[6]~24\, inst|nios2|dc_data_rd_port_addr[6]~24, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_rd_port_addr[6]~33\, inst|nios2|dc_data_rd_port_addr[6]~33, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[2]~feeder\, inst|nios2|A_dc_rd_data[2]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[2]\, inst|nios2|A_dc_rd_data[2], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data_nxt[2]~4\, inst|nios2|A_dc_xfer_wr_data_nxt[2]~4, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data[2]\, inst|nios2|A_dc_xfer_wr_data[2], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[10]\, inst|nios2|d_writedata[10], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~17\, inst|mm_interconnect_0|cmd_mux|src_payload~17, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[10]\, inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[10], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[10]~16\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[10]~16, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~33\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~33, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[13]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[13], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~31\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~31, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[13]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[13], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~81\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~81, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~82\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~82, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[12]~13\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[12]~13, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[14]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[14], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~28\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~28, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[12]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[12], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~75\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~75, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~76\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~76, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[13]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[13], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[13]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[13]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[13]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[13], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~29\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~29, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[10]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[10], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~73\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~73, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~74\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~74, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[11]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[11], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[11]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[11]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[11]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[11], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~29\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~29, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[11]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[11], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~77\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~77, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~78\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~78, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[12]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[12], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[12]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[12]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[12]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[12], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[9]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[9], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~26\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~26, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[9]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[9], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~71\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~71, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~72\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~72, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[10]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[10], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|cfgrom_readdata[8]~2\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|cfgrom_readdata[8]~2, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[8]~9\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[8]~9, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[8]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[8], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~9\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~9, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[4]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[4], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~39\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~39, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~40\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~40, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[5]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[5], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[5]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[5]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[5]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[5], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~21\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~21, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[5]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[5], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~63\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~63, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~64\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~64, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[6]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[6], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[6]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[6]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[6]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[6], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~22\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~22, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[6]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[6], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|Mux30~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|Mux30~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[7]~8\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[7]~8, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[7]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[7], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[7]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[7]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[7]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[7], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~24\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~24, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[7]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[7], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~67\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~67, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~68\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~68, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[8]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[8], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[8]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[8]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[8]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[8], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~25\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~25, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[8]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[8], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~69\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~69, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~70\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~70, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[9]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[9], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[9]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[9]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[9]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[9], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~28\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~28, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[6]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~22\, inst|mm_interconnect_0|cmd_mux|src_payload~22, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[6]\, inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[6], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[6]~21\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[6]~21, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|Equal0~3\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|Equal0~3, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[5]~7\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[5]~7, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[5]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~25\, inst|mm_interconnect_0|cmd_mux|src_payload~25, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[5]\, inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[5], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[5]~24\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[5]~24, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[4]~4\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[4]~4, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[4]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~10\, inst|mm_interconnect_0|cmd_mux|src_payload~10, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[4]\, inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[4], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[4]~9\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[4]~9, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~16\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~16, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[21]\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[21], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[21]\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[21], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[21]\, inst|mm_interconnect_0|rsp_mux|src_data[21], LT24_Controller, 1
instance = comp, \inst|nios2|i_readdata_d1[21]\, inst|nios2|i_readdata_d1[21], LT24_Controller, 1
instance = comp, \inst|nios2|LT24_System_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17\, inst|nios2|LT24_System_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17, LT24_Controller, 1
instance = comp, \inst|nios2|F_iw[19]~36\, inst|nios2|F_iw[19]~36, LT24_Controller, 1
instance = comp, \inst|nios2|D_iw[19]\, inst|nios2|D_iw[19], LT24_Controller, 1
instance = comp, \inst|nios2|F_ctrl_implicit_dst_retaddr~3\, inst|nios2|F_ctrl_implicit_dst_retaddr~3, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_implicit_dst_retaddr\, inst|nios2|D_ctrl_implicit_dst_retaddr, LT24_Controller, 1
instance = comp, \inst|nios2|D_dst_regnum[4]~2\, inst|nios2|D_dst_regnum[4]~2, LT24_Controller, 1
instance = comp, \inst|nios2|D_dst_regnum[2]~5\, inst|nios2|D_dst_regnum[2]~5, LT24_Controller, 1
instance = comp, \inst|nios2|E_dst_regnum[2]\, inst|nios2|E_dst_regnum[2], LT24_Controller, 1
instance = comp, \inst|nios2|M_dst_regnum[2]\, inst|nios2|M_dst_regnum[2], LT24_Controller, 1
instance = comp, \inst|nios2|A_dst_regnum_from_M[2]\, inst|nios2|A_dst_regnum_from_M[2], LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[11]~96\, inst|nios2|D_src1_reg[11]~96, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[11]~97\, inst|nios2|D_src1_reg[11]~97, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[11]~98\, inst|nios2|D_src1_reg[11]~98, LT24_Controller, 1
instance = comp, \inst|nios2|E_src1[11]\, inst|nios2|E_src1[11], LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[11]~feeder\, inst|nios2|M_src1[11]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[11]\, inst|nios2|M_src1[11], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1_nxt[11]~11\, inst|nios2|A_mul_src1_nxt[11]~11, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[7]~feeder\, inst|nios2|A_mul_partial_prod[7]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[7]\, inst|nios2|A_mul_partial_prod[7], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[7]\, inst|nios2|A_mul_result[7], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[7]~14\, inst|nios2|M_rot[7]~14, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_lut0[7]~1\, inst|nios2|M_rot_lut0[7]~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[7]~7\, inst|nios2|A_shift_rot_result[7]~7, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[7]\, inst|nios2|A_shift_rot_result[7], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[7]~32\, inst|nios2|A_wr_data_unfiltered[7]~32, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[7]~7\, inst|nios2|A_slow_inst_result[7]~7, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[7]\, inst|nios2|A_slow_inst_result[7], LT24_Controller, 1
instance = comp, \inst|nios2|M_inst_result[7]~11\, inst|nios2|M_inst_result[7]~11, LT24_Controller, 1
instance = comp, \inst|nios2|A_inst_result[7]\, inst|nios2|A_inst_result[7], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[7]~33\, inst|nios2|A_wr_data_unfiltered[7]~33, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[7]~34\, inst|nios2|A_wr_data_unfiltered[7]~34, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[7]~118\, inst|nios2|A_wr_data_unfiltered[7]~118, LT24_Controller, 1
instance = comp, \inst|nios2|W_wr_data[7]\, inst|nios2|W_wr_data[7], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[7]~18\, inst|nios2|D_src2_reg[7]~18, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[7]~19\, inst|nios2|D_src2_reg[7]~19, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[7]~20\, inst|nios2|D_src2_reg[7]~20, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[7]~5\, inst|nios2|D_src2[7]~5, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2[7]\, inst|nios2|E_src2[7], LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|_~3\, inst|nios2|Add17|auto_generated|_~3, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_rd_port_addr[5]~23\, inst|nios2|dc_data_rd_port_addr[5]~23, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_rd_port_addr[5]~32\, inst|nios2|dc_data_rd_port_addr[5]~32, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[1]~feeder\, inst|nios2|A_dc_rd_data[1]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[1]\, inst|nios2|A_dc_rd_data[1], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data_nxt[1]~1\, inst|nios2|A_dc_xfer_wr_data_nxt[1]~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data[1]\, inst|nios2|A_dc_xfer_wr_data[1], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[3]\, inst|nios2|d_writedata[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~2\, inst|mm_interconnect_0|cmd_mux|src_payload~2, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[3]\, inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[3], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[3]~4\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[3]~4, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~20\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~20, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[20]\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[20], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[20]\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[20], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[20]\, inst|mm_interconnect_0|rsp_mux|src_data[20], LT24_Controller, 1
instance = comp, \inst|nios2|i_readdata_d1[20]\, inst|nios2|i_readdata_d1[20], LT24_Controller, 1
instance = comp, \inst|nios2|F_iw[21]~34\, inst|nios2|F_iw[21]~34, LT24_Controller, 1
instance = comp, \inst|nios2|D_iw[21]\, inst|nios2|D_iw[21], LT24_Controller, 1
instance = comp, \inst|nios2|D_dst_regnum[4]~3\, inst|nios2|D_dst_regnum[4]~3, LT24_Controller, 1
instance = comp, \inst|nios2|E_dst_regnum[4]\, inst|nios2|E_dst_regnum[4], LT24_Controller, 1
instance = comp, \inst|nios2|M_dst_regnum[4]\, inst|nios2|M_dst_regnum[4], LT24_Controller, 1
instance = comp, \inst|nios2|M_regnum_a_cmp_F~2\, inst|nios2|M_regnum_a_cmp_F~2, LT24_Controller, 1
instance = comp, \inst|nios2|M_regnum_a_cmp_F~1\, inst|nios2|M_regnum_a_cmp_F~1, LT24_Controller, 1
instance = comp, \inst|nios2|M_regnum_a_cmp_F~0\, inst|nios2|M_regnum_a_cmp_F~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_regnum_a_cmp_F~3\, inst|nios2|M_regnum_a_cmp_F~3, LT24_Controller, 1
instance = comp, \inst|nios2|A_regnum_a_cmp_D\, inst|nios2|A_regnum_a_cmp_D, LT24_Controller, 1
instance = comp, \inst|nios2|E_src1[19]~0\, inst|nios2|E_src1[19]~0, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[8]~8\, inst|nios2|D_src1_reg[8]~8, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[8]~9\, inst|nios2|D_src1_reg[8]~9, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[8]~10\, inst|nios2|D_src1_reg[8]~10, LT24_Controller, 1
instance = comp, \inst|nios2|E_src1[8]\, inst|nios2|E_src1[8], LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[8]\, inst|nios2|M_src1[8], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1_nxt[8]~8\, inst|nios2|A_mul_src1_nxt[8]~8, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[6]~feeder\, inst|nios2|A_mul_partial_prod[6]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[6]\, inst|nios2|A_mul_partial_prod[6], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[6]\, inst|nios2|A_mul_result[6], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_lut0[6]~2\, inst|nios2|M_rot_lut0[6]~2, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[6]~17\, inst|nios2|M_rot[6]~17, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[6]~6\, inst|nios2|A_shift_rot_result[6]~6, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[6]\, inst|nios2|A_shift_rot_result[6], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[6]~35\, inst|nios2|A_wr_data_unfiltered[6]~35, LT24_Controller, 1
instance = comp, \inst|nios2|M_inst_result[6]~15\, inst|nios2|M_inst_result[6]~15, LT24_Controller, 1
instance = comp, \inst|nios2|A_inst_result[6]\, inst|nios2|A_inst_result[6], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[6]~36\, inst|nios2|A_wr_data_unfiltered[6]~36, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[6]~6\, inst|nios2|A_slow_inst_result[6]~6, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[6]\, inst|nios2|A_slow_inst_result[6], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[6]~37\, inst|nios2|A_wr_data_unfiltered[6]~37, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[6]~119\, inst|nios2|A_wr_data_unfiltered[6]~119, LT24_Controller, 1
instance = comp, \inst|nios2|W_wr_data[6]\, inst|nios2|W_wr_data[6], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[6]~21\, inst|nios2|D_src2_reg[6]~21, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[6]~22\, inst|nios2|D_src2_reg[6]~22, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[6]~23\, inst|nios2|D_src2_reg[6]~23, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[6]~6\, inst|nios2|D_src2[6]~6, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2[6]\, inst|nios2|E_src2[6], LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|_~4\, inst|nios2|Add17|auto_generated|_~4, LT24_Controller, 1
instance = comp, \inst|nios2|dc_tag_rd_port_addr[1]~13\, inst|nios2|dc_tag_rd_port_addr[1]~13, LT24_Controller, 1
instance = comp, \inst|nios2|dc_tag_rd_port_addr[2]~14\, inst|nios2|dc_tag_rd_port_addr[2]~14, LT24_Controller, 1
instance = comp, \inst|nios2|dc_tag_rd_port_addr[3]~15\, inst|nios2|dc_tag_rd_port_addr[3]~15, LT24_Controller, 1
instance = comp, \inst|nios2|dc_tag_rd_port_addr[4]~16\, inst|nios2|dc_tag_rd_port_addr[4]~16, LT24_Controller, 1
instance = comp, \inst|nios2|dc_tag_rd_port_addr[5]~17\, inst|nios2|dc_tag_rd_port_addr[5]~17, LT24_Controller, 1
instance = comp, \inst|nios2|dc_tag_wr_port_data[1]~1\, inst|nios2|dc_tag_wr_port_data[1]~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_baddr[13]\, inst|nios2|A_mem_baddr[13], LT24_Controller, 1
instance = comp, \inst|nios2|dc_tag_wr_port_data[2]~2\, inst|nios2|dc_tag_wr_port_data[2]~2, LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_baddr[14]\, inst|nios2|A_mem_baddr[14], LT24_Controller, 1
instance = comp, \inst|nios2|dc_tag_wr_port_data[3]~3\, inst|nios2|dc_tag_wr_port_data[3]~3, LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_baddr[15]\, inst|nios2|A_mem_baddr[15], LT24_Controller, 1
instance = comp, \inst|nios2|dc_tag_wr_port_data[4]~4\, inst|nios2|dc_tag_wr_port_data[4]~4, LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_baddr[16]\, inst|nios2|A_mem_baddr[16], LT24_Controller, 1
instance = comp, \inst|nios2|dc_tag_wr_port_data[5]~5\, inst|nios2|dc_tag_wr_port_data[5]~5, LT24_Controller, 1
instance = comp, \inst|nios2|dc_tag_wr_port_data[6]~6\, inst|nios2|dc_tag_wr_port_data[6]~6, LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_baddr[18]\, inst|nios2|A_mem_baddr[18], LT24_Controller, 1
instance = comp, \inst|nios2|dc_tag_wr_port_data[7]~7\, inst|nios2|dc_tag_wr_port_data[7]~7, LT24_Controller, 1
instance = comp, \inst|nios2|dc_tag_wr_port_data[8]~9\, inst|nios2|dc_tag_wr_port_data[8]~9, LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_baddr[20]\, inst|nios2|A_mem_baddr[20], LT24_Controller, 1
instance = comp, \inst|nios2|dc_tag_wr_port_data[9]~10\, inst|nios2|dc_tag_wr_port_data[9]~10, LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_baddr[21]\, inst|nios2|A_mem_baddr[21], LT24_Controller, 1
instance = comp, \inst|nios2|dc_tag_wr_port_data[10]~11\, inst|nios2|dc_tag_wr_port_data[10]~11, LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_baddr[22]\, inst|nios2|A_mem_baddr[22], LT24_Controller, 1
instance = comp, \inst|nios2|dc_tag_wr_port_data[11]~12\, inst|nios2|dc_tag_wr_port_data[11]~12, LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_baddr[23]\, inst|nios2|A_mem_baddr[23], LT24_Controller, 1
instance = comp, \inst|nios2|dc_tag_wr_port_data[12]~13\, inst|nios2|dc_tag_wr_port_data[12]~13, LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_baddr[24]\, inst|nios2|A_mem_baddr[24], LT24_Controller, 1
instance = comp, \inst|nios2|dc_tag_wr_port_data[13]~14\, inst|nios2|dc_tag_wr_port_data[13]~14, LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_baddr[25]\, inst|nios2|A_mem_baddr[25], LT24_Controller, 1
instance = comp, \inst|nios2|dc_tag_wr_port_data[14]~15\, inst|nios2|dc_tag_wr_port_data[14]~15, LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_baddr[26]\, inst|nios2|A_mem_baddr[26], LT24_Controller, 1
instance = comp, \inst|nios2|dc_tag_wr_port_data[15]~16\, inst|nios2|dc_tag_wr_port_data[15]~16, LT24_Controller, 1
instance = comp, \inst|nios2|dc_tag_wr_port_data[16]~8\, inst|nios2|dc_tag_wr_port_data[16]~8, LT24_Controller, 1
instance = comp, \inst|nios2|dc_tag_wr_port_data[17]~17\, inst|nios2|dc_tag_wr_port_data[17]~17, LT24_Controller, 1
instance = comp, \inst|nios2|LT24_System_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0\, inst|nios2|LT24_System_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_actual_tag[1]~feeder\, inst|nios2|A_dc_actual_tag[1]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_actual_tag[1]\, inst|nios2|A_dc_actual_tag[1], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_tag[1]\, inst|nios2|A_dc_wb_tag[1], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_tag_field[1]\, inst|nios2|d_address_tag_field[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_001|Equal2~0\, inst|mm_interconnect_0|router_001|Equal2~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_001|Equal2~1\, inst|mm_interconnect_0|router_001|Equal2~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_begintransfer~1\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_begintransfer~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_001|src_data[92]~0\, inst|mm_interconnect_0|router_001|src_data[92]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_data_master_limiter|last_dest_id[0]\, inst|mm_interconnect_0|nios2_data_master_limiter|last_dest_id[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_001|Equal1~5\, inst|mm_interconnect_0|router_001|Equal1~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_001|src_channel[1]~1\, inst|mm_interconnect_0|router_001|src_channel[1]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_data_master_limiter|last_channel[1]\, inst|mm_interconnect_0|nios2_data_master_limiter|last_channel[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_data_master_limiter|suppress_change_dest_id~1\, inst|mm_interconnect_0|nios2_data_master_limiter|suppress_change_dest_id~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_001|src_data[93]~1\, inst|mm_interconnect_0|router_001|src_data[93]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_data_master_limiter|last_dest_id[1]\, inst|mm_interconnect_0|nios2_data_master_limiter|last_dest_id[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_data_master_limiter|suppress_change_dest_id~2\, inst|mm_interconnect_0|nios2_data_master_limiter|suppress_change_dest_id~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_data_master_limiter|save_dest_id~2\, inst|mm_interconnect_0|nios2_data_master_limiter|save_dest_id~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_data_master_limiter|last_channel[3]\, inst|mm_interconnect_0|nios2_data_master_limiter|last_channel[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux_001|src3_valid~0\, inst|mm_interconnect_0|cmd_demux_001|src3_valid~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|pll_pll_slave_translator|read_latency_shift_reg~0\, inst|mm_interconnect_0|pll_pll_slave_translator|read_latency_shift_reg~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|pll_pll_slave_translator|read_latency_shift_reg[0]\, inst|mm_interconnect_0|pll_pll_slave_translator|read_latency_shift_reg[0], LT24_Controller, 1
instance = comp, \inst|jtag_uart|av_readdata[0]~1\, inst|jtag_uart|av_readdata[0]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0], LT24_Controller, 1
instance = comp, \inst|pll|sd1|pll7\, inst|pll|sd1|pll7, LT24_Controller, 1
instance = comp, \inst|pll|sd1|pll_lock_sync~feeder\, inst|pll|sd1|pll_lock_sync~feeder, LT24_Controller, 1
instance = comp, \inst|pll|sd1|pll_lock_sync\, inst|pll|sd1|pll_lock_sync, LT24_Controller, 1
instance = comp, \inst|pll|sd1|locked\, inst|pll|sd1|locked, LT24_Controller, 1
instance = comp, \inst|pll|stdsync2|dffpipe3|dffe4a[0]\, inst|pll|stdsync2|dffpipe3|dffe4a[0], LT24_Controller, 1
instance = comp, \inst|pll|stdsync2|dffpipe3|dffe5a[0]\, inst|pll|stdsync2|dffpipe3|dffe5a[0], LT24_Controller, 1
instance = comp, \inst|pll|stdsync2|dffpipe3|dffe6a[0]~feeder\, inst|pll|stdsync2|dffpipe3|dffe6a[0]~feeder, LT24_Controller, 1
instance = comp, \inst|pll|stdsync2|dffpipe3|dffe6a[0]\, inst|pll|stdsync2|dffpipe3|dffe6a[0], LT24_Controller, 1
instance = comp, \inst|pll|readdata[0]~1\, inst|pll|readdata[0]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|pll_pll_slave_translator|av_readdata_pre[0]\, inst|mm_interconnect_0|pll_pll_slave_translator|av_readdata_pre[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[0]~0\, inst|mm_interconnect_0|rsp_mux_001|src_data[0]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~4\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[0]\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|out_data[0]~4\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|out_data[0]~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[0]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[0]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[0]\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[0]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[0]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[0]\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[0], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma_reg[0]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma_reg[0], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma\, inst|lt24_ctrl_0|LT24_Slave_inst|start_dma, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~3\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~3, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~5\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~5, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[1]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[1], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~6\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~6, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[0]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[0], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~4\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~4, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~2\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~1\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[6]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[6], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|start_single~0\, inst|lt24_ctrl_0|LT24_Slave_inst|start_single~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|start_single\, inst|lt24_ctrl_0|LT24_Slave_inst|start_single, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_WRITE~0\, inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_WRITE~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector25~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector25~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE\, inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_WRITE~1\, inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_WRITE~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_WRITE\, inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_WRITE, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~4\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~4, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector21~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector21~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector21~1\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector21~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE\, inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~3\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~3, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_cmd_n~0\, inst|lt24_ctrl_0|LT24_Slave_inst|data_cmd_n~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_cmd_n\, inst|lt24_ctrl_0|LT24_Slave_inst|data_cmd_n, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|running~0\, inst|lt24_ctrl_0|LT24_Master_inst|running~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector22~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector22~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector22~1\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector22~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector22~2\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector22~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD\, inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~2\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~5\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~5, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~94\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~94, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0\, inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[2]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[2], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Equal4~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Equal4~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~7\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~7, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~91\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~91, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[3]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[3], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~9\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~9, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~93\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~93, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[4]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[4], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~11\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~11, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~92\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~92, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[5]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[5], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~13\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~13, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~90\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~90, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[6]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[6], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~15\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~15, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~89\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~89, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[7]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[7], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~8\, inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~8, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~9\, inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~9, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~17\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~17, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~88\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~88, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[8]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[8], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~19\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~19, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~87\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~87, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[9]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[9], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~21\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~21, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~86\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~86, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[10]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[10], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~23\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~23, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~85\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~85, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[11]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[11], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~25\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~25, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~84\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~84, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[12]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[12], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~27\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~27, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~83\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~83, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[13]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[13], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~29\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~29, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~82\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~82, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[14]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[14], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~31\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~31, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~81\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~81, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[15]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[15], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~5\, inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~5, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~6\, inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~6, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~7\, inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~7, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Equal4~1\, inst|lt24_ctrl_0|LT24_Interface_inst|Equal4~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[31]~2\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[31]~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~33\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~33, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~80\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~80, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[16]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[16], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~35\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~35, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~79\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~79, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[17]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[17], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~37\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~37, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~78\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~78, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[18]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[18], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~39\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~39, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~77\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~77, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[19]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[19], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~41\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~41, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~76\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~76, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[20]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[20], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~43\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~43, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~75\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~75, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[21]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[21], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~45\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~45, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~74\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~74, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[22]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[22], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~47\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~47, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~73\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~73, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[23]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[23], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~2\, inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~3\, inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~3, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~49\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~49, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~72\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~72, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[24]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[24], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~51\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~51, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~71\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~71, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[25]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[25], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~53\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~53, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~70\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~70, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[26]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[26], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~55\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~55, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~69\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~69, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[27]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[27], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~57\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~57, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~68\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~68, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[28]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[28], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~59\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~59, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~67\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~67, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[29]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[29], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~61\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~61, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~66\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~66, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[30]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[30], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~63\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~63, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~65\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~65, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[31]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[31], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~1\, inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~4\, inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~4, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~10\, inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~10, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~95\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~95, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[0]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[0], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~4\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~4, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[1]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[1], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~1\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~2\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector23~1\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector23~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_DATA\, inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_DATA, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~6\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~6, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~7\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~7, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~5\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~5, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~8\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~8, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_TRANSFER\, inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_TRANSFER, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector23~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector23~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~2\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[0]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[0], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[5]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[5]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[5]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[5], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[1]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[1]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[1]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[1], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|data_wire[0]~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|data_wire[0]~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|_~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|_~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[1]~4\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[1]~4, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[1]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[1], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|cntr_cout[4]~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|cntr_cout[4]~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5]~2\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5]~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~5\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~5, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a1\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~4\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~4, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~3\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~3, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity5\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity5, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[2]~3\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[2]~3, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[2]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[2], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[3]~5\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[3]~5, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[3]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[3], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[4]~1\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[4]~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[4]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[4], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[6]~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[6]~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[6]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[6], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|data_wire[0]~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|data_wire[0]~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|din_s1~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|din_s1~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|din_s1\, inst|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|din_s1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|dreg[0]\, inst|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|dreg[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle~2\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1\, inst|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|dreg[0]\, inst|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|dreg[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][52]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][52], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~76\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~76, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][52]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][52], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~75\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~75, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][52]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][52], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~73\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~73, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][52]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][52], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~69\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~69, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][52]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][52], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~58\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~58, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][52]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][52], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~47\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~47, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][52]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][52], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~36\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~36, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][52]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][52], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[70]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[70]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|take_in_data\, inst|mm_interconnect_0|crosser_005|clock_xer|take_in_data, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[70]\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[70], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[70]\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[70], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|Selector64~0\, inst|lt24_ctrl_0|LT24_Master_inst|Selector64~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|Selector64~1\, inst|lt24_ctrl_0|LT24_Master_inst|Selector64~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_AVAILABLE\, inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_AVAILABLE, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|Selector63~2\, inst|lt24_ctrl_0|LT24_Master_inst|Selector63~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|Selector62~5\, inst|lt24_ctrl_0|LT24_Master_inst|Selector62~5, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.IDLE\, inst|lt24_ctrl_0|LT24_Master_inst|state_reg.IDLE, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux31~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux31~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~3\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~3, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[0]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[0]~1\, inst|mm_interconnect_0|rsp_mux_001|src_data[0]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[0]~2\, inst|mm_interconnect_0|rsp_mux_001|src_data[0]~2, LT24_Controller, 1
instance = comp, \inst|nios2|d_readdata_d1[0]\, inst|nios2|d_readdata_d1[0], LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[0]\, inst|nios2|M_st_data[0], LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_st_data[0]~0\, inst|nios2|M_dc_st_data[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_st_data[0]\, inst|nios2|A_dc_st_data[0], LT24_Controller, 1
instance = comp, \inst|nios2|A_st_data[0]\, inst|nios2|A_st_data[0], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[0]~1\, inst|nios2|dc_data_wr_port_data[0]~1, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[0]~2\, inst|nios2|dc_data_wr_port_data[0]~2, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[0]~feeder\, inst|nios2|A_dc_rd_data[0]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data[0]\, inst|nios2|A_dc_rd_data[0], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data_nxt[0]~0\, inst|nios2|A_dc_xfer_wr_data_nxt[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_data[0]\, inst|nios2|A_dc_xfer_wr_data[0], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[2]\, inst|nios2|d_writedata[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~4\, inst|mm_interconnect_0|cmd_mux|src_payload~4, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[2]\, inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[2], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[2]~2\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[2]~2, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[2]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[2], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[2]~2\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[2]~2, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[3]~3\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[3]~3, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[3]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[3], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|DRsize.000~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|DRsize.000~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|DRsize.000\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|DRsize.000, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[0]~5\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[0]~5, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~10\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~10, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[0]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[0], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[0]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[0]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[0]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[0], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[0]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[0], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~11\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~11, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~12\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~12, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[1]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[1], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[1]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[1]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[1]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[1], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~1\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~1, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[1]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[1], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~14\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~14, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~15\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~15, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[2]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[2], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[2]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[2]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[2]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[2], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~2\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~2, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[2]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[2], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~16\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~16, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~17\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~17, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[3]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[3], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[3]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[3], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~4\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~4, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[3]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[3], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~26\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~26, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~27\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~27, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[4]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[4], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[4]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[4]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[4]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[4], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[1]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[1], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[1]~1\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[1]~1, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[1]\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[1]~feeder\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[1]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[1]\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[1]\, inst|mm_interconnect_0|rsp_mux|src_data[1], LT24_Controller, 1
instance = comp, \inst|nios2|i_readdata_d1[1]\, inst|nios2|i_readdata_d1[1], LT24_Controller, 1
instance = comp, \inst|nios2|F_iw[23]~12\, inst|nios2|F_iw[23]~12, LT24_Controller, 1
instance = comp, \inst|nios2|D_iw[23]\, inst|nios2|D_iw[23], LT24_Controller, 1
instance = comp, \inst|nios2|D_dst_regnum[1]~0\, inst|nios2|D_dst_regnum[1]~0, LT24_Controller, 1
instance = comp, \inst|nios2|D_dst_regnum[1]~1\, inst|nios2|D_dst_regnum[1]~1, LT24_Controller, 1
instance = comp, \inst|nios2|E_dst_regnum[1]\, inst|nios2|E_dst_regnum[1], LT24_Controller, 1
instance = comp, \inst|nios2|M_dst_regnum[1]\, inst|nios2|M_dst_regnum[1], LT24_Controller, 1
instance = comp, \inst|nios2|A_dst_regnum_from_M[1]\, inst|nios2|A_dst_regnum_from_M[1], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[2]~33\, inst|nios2|D_src2_reg[2]~33, LT24_Controller, 1
instance = comp, \inst|nios2|W_wr_data[2]\, inst|nios2|W_wr_data[2], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[2]~34\, inst|nios2|D_src2_reg[2]~34, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[2]~35\, inst|nios2|D_src2_reg[2]~35, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2_reg[2]\, inst|nios2|E_src2_reg[2], LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[2]~feeder\, inst|nios2|M_st_data[2]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[2]\, inst|nios2|M_st_data[2], LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_st_data[2]~30\, inst|nios2|M_dc_st_data[2]~30, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[2]~64\, inst|nios2|dc_data_wr_port_data[2]~64, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_st_data[2]\, inst|nios2|A_dc_st_data[2], LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_data[2]~65\, inst|nios2|dc_data_wr_port_data[2]~65, LT24_Controller, 1
instance = comp, \inst|nios2|M_inst_result[19]~24\, inst|nios2|M_inst_result[19]~24, LT24_Controller, 1
instance = comp, \inst|nios2|A_inst_result[19]\, inst|nios2|A_inst_result[19], LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[3]~3\, inst|nios2|A_slow_inst_result[3]~3, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[11]~11\, inst|nios2|A_slow_inst_result[11]~11, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[3]\, inst|nios2|A_slow_inst_result[3], LT24_Controller, 1
instance = comp, \inst|nios2|M_inst_result[11]~26\, inst|nios2|M_inst_result[11]~26, LT24_Controller, 1
instance = comp, \inst|nios2|A_inst_result[11]\, inst|nios2|A_inst_result[11], LT24_Controller, 1
instance = comp, \inst|nios2|A_data_ram_ld16_data[11]~7\, inst|nios2|A_data_ram_ld16_data[11]~7, LT24_Controller, 1
instance = comp, \inst|nios2|M_inst_result[3]~27\, inst|nios2|M_inst_result[3]~27, LT24_Controller, 1
instance = comp, \inst|nios2|A_inst_result[3]\, inst|nios2|A_inst_result[3], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[3]~45\, inst|nios2|A_wr_data_unfiltered[3]~45, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[3]~46\, inst|nios2|A_wr_data_unfiltered[3]~46, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[19]~24\, inst|nios2|M_rot[19]~24, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[19]~25\, inst|nios2|M_rot[19]~25, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[3]~26\, inst|nios2|M_rot[3]~26, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_lut0[3]~5\, inst|nios2|M_rot_lut0[3]~5, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[3]~3\, inst|nios2|A_shift_rot_result[3]~3, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[3]\, inst|nios2|A_shift_rot_result[3], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[3]~44\, inst|nios2|A_wr_data_unfiltered[3]~44, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[3]~122\, inst|nios2|A_wr_data_unfiltered[3]~122, LT24_Controller, 1
instance = comp, \inst|nios2|W_wr_data[3]\, inst|nios2|W_wr_data[3], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[3]~30\, inst|nios2|D_src2_reg[3]~30, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[3]~31\, inst|nios2|D_src2_reg[3]~31, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[3]~32\, inst|nios2|D_src2_reg[3]~32, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[3]~9\, inst|nios2|D_src2[3]~9, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2[3]\, inst|nios2|E_src2[3], LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|_~7\, inst|nios2|Add17|auto_generated|_~7, LT24_Controller, 1
instance = comp, \inst|nios2|dc_tag_rd_port_addr[0]~12\, inst|nios2|dc_tag_rd_port_addr[0]~12, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_actual_tag[6]~feeder\, inst|nios2|A_dc_actual_tag[6]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_actual_tag[6]\, inst|nios2|A_dc_actual_tag[6], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_tag[6]~feeder\, inst|nios2|A_dc_wb_tag[6]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_tag[6]\, inst|nios2|A_dc_wb_tag[6], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_tag_field[6]\, inst|nios2|d_address_tag_field[6], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_tag_field[4]~11\, inst|nios2|d_address_tag_field[4]~11, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_actual_tag[4]~feeder\, inst|nios2|A_dc_actual_tag[4]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_actual_tag[4]\, inst|nios2|A_dc_actual_tag[4], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_tag[4]~feeder\, inst|nios2|A_dc_wb_tag[4]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_tag[4]\, inst|nios2|A_dc_wb_tag[4], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_tag_field[4]\, inst|nios2|d_address_tag_field[4], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_tag_field[5]~10\, inst|nios2|d_address_tag_field[5]~10, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_actual_tag[5]\, inst|nios2|A_dc_actual_tag[5], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_tag[5]~feeder\, inst|nios2|A_dc_wb_tag[5]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_tag[5]\, inst|nios2|A_dc_wb_tag[5], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_tag_field[5]\, inst|nios2|d_address_tag_field[5], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_tag_field[7]~8\, inst|nios2|d_address_tag_field[7]~8, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_actual_tag[7]\, inst|nios2|A_dc_actual_tag[7], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_tag[7]~feeder\, inst|nios2|A_dc_wb_tag[7]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_tag[7]\, inst|nios2|A_dc_wb_tag[7], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_tag_field[7]\, inst|nios2|d_address_tag_field[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_001|Equal1~2\, inst|mm_interconnect_0|router_001|Equal1~2, LT24_Controller, 1
instance = comp, \inst|nios2|d_address_tag_field[13]~2\, inst|nios2|d_address_tag_field[13]~2, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_actual_tag[13]~feeder\, inst|nios2|A_dc_actual_tag[13]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_actual_tag[13]\, inst|nios2|A_dc_actual_tag[13], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_tag[13]~feeder\, inst|nios2|A_dc_wb_tag[13]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_tag[13]\, inst|nios2|A_dc_wb_tag[13], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_tag_field[13]\, inst|nios2|d_address_tag_field[13], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_tag_field[15]~0\, inst|nios2|d_address_tag_field[15]~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_actual_tag[15]~feeder\, inst|nios2|A_dc_actual_tag[15]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_actual_tag[15]\, inst|nios2|A_dc_actual_tag[15], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_tag[15]~feeder\, inst|nios2|A_dc_wb_tag[15]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_tag[15]\, inst|nios2|A_dc_wb_tag[15], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_tag_field[15]\, inst|nios2|d_address_tag_field[15], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_tag_field[14]~1\, inst|nios2|d_address_tag_field[14]~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_actual_tag[14]~feeder\, inst|nios2|A_dc_actual_tag[14]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_actual_tag[14]\, inst|nios2|A_dc_actual_tag[14], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_tag[14]~feeder\, inst|nios2|A_dc_wb_tag[14]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_tag[14]\, inst|nios2|A_dc_wb_tag[14], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_tag_field[14]\, inst|nios2|d_address_tag_field[14], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_tag_field[12]~3\, inst|nios2|d_address_tag_field[12]~3, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_actual_tag[12]~feeder\, inst|nios2|A_dc_actual_tag[12]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_actual_tag[12]\, inst|nios2|A_dc_actual_tag[12], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_tag[12]~feeder\, inst|nios2|A_dc_wb_tag[12]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_tag[12]\, inst|nios2|A_dc_wb_tag[12], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_tag_field[12]\, inst|nios2|d_address_tag_field[12], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_001|Equal1~0\, inst|mm_interconnect_0|router_001|Equal1~0, LT24_Controller, 1
instance = comp, \inst|nios2|d_address_tag_field[2]~13\, inst|nios2|d_address_tag_field[2]~13, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_actual_tag[2]\, inst|nios2|A_dc_actual_tag[2], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_tag[2]~feeder\, inst|nios2|A_dc_wb_tag[2]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_tag[2]\, inst|nios2|A_dc_wb_tag[2], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_tag_field[2]\, inst|nios2|d_address_tag_field[2], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_tag_field[3]~12\, inst|nios2|d_address_tag_field[3]~12, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_actual_tag[3]\, inst|nios2|A_dc_actual_tag[3], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_tag[3]\, inst|nios2|A_dc_wb_tag[3], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_tag_field[3]\, inst|nios2|d_address_tag_field[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_001|Equal1~3\, inst|mm_interconnect_0|router_001|Equal1~3, LT24_Controller, 1
instance = comp, \inst|nios2|d_address_tag_field[10]~5\, inst|nios2|d_address_tag_field[10]~5, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_actual_tag[10]~feeder\, inst|nios2|A_dc_actual_tag[10]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_actual_tag[10]\, inst|nios2|A_dc_actual_tag[10], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_tag[10]~feeder\, inst|nios2|A_dc_wb_tag[10]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_tag[10]\, inst|nios2|A_dc_wb_tag[10], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_tag_field[10]\, inst|nios2|d_address_tag_field[10], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_tag_field[9]~6\, inst|nios2|d_address_tag_field[9]~6, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_actual_tag[9]~feeder\, inst|nios2|A_dc_actual_tag[9]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_actual_tag[9]\, inst|nios2|A_dc_actual_tag[9], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_tag[9]~feeder\, inst|nios2|A_dc_wb_tag[9]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_tag[9]\, inst|nios2|A_dc_wb_tag[9], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_tag_field[9]\, inst|nios2|d_address_tag_field[9], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_tag_field[11]~4\, inst|nios2|d_address_tag_field[11]~4, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_actual_tag[11]~feeder\, inst|nios2|A_dc_actual_tag[11]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_actual_tag[11]\, inst|nios2|A_dc_actual_tag[11], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_tag[11]~feeder\, inst|nios2|A_dc_wb_tag[11]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_tag[11]\, inst|nios2|A_dc_wb_tag[11], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_tag_field[11]\, inst|nios2|d_address_tag_field[11], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_001|Equal1~1\, inst|mm_interconnect_0|router_001|Equal1~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_001|Equal1~4\, inst|mm_interconnect_0|router_001|Equal1~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_001|Equal3~0\, inst|mm_interconnect_0|router_001|Equal3~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|pll_pll_slave_agent|rf_source_valid~0\, inst|mm_interconnect_0|pll_pll_slave_agent|rf_source_valid~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|pll_pll_slave_agent_rsp_fifo|mem_used[0]~3\, inst|mm_interconnect_0|pll_pll_slave_agent_rsp_fifo|mem_used[0]~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|pll_pll_slave_agent_rsp_fifo|mem_used[0]~4\, inst|mm_interconnect_0|pll_pll_slave_agent_rsp_fifo|mem_used[0]~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|pll_pll_slave_agent_rsp_fifo|mem_used[0]\, inst|mm_interconnect_0|pll_pll_slave_agent_rsp_fifo|mem_used[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|pll_pll_slave_agent_rsp_fifo|mem_used[1]~1\, inst|mm_interconnect_0|pll_pll_slave_agent_rsp_fifo|mem_used[1]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|pll_pll_slave_agent_rsp_fifo|mem_used[1]~0\, inst|mm_interconnect_0|pll_pll_slave_agent_rsp_fifo|mem_used[1]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|pll_pll_slave_agent_rsp_fifo|mem_used[1]~2\, inst|mm_interconnect_0|pll_pll_slave_agent_rsp_fifo|mem_used[1]~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|pll_pll_slave_agent_rsp_fifo|mem_used[1]\, inst|mm_interconnect_0|pll_pll_slave_agent_rsp_fifo|mem_used[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|pll_pll_slave_agent_rsp_fifo|mem~0\, inst|mm_interconnect_0|pll_pll_slave_agent_rsp_fifo|mem~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|pll_pll_slave_agent_rsp_fifo|mem[0][109]~feeder\, inst|mm_interconnect_0|pll_pll_slave_agent_rsp_fifo|mem[0][109]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|pll_pll_slave_agent_rsp_fifo|mem[0][109]\, inst|mm_interconnect_0|pll_pll_slave_agent_rsp_fifo|mem[0][109], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][109]\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][109], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][109]\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][109], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_data_master_limiter|response_sink_accepted~1\, inst|mm_interconnect_0|nios2_data_master_limiter|response_sink_accepted~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][109]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][109], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~0\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~2\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][109]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][109], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[108]\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[108], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[108]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[108]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[108]\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[108], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_data_master_limiter|response_sink_accepted~2\, inst|mm_interconnect_0|nios2_data_master_limiter|response_sink_accepted~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|WideOr1~0\, inst|mm_interconnect_0|rsp_mux_001|WideOr1~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|WideOr1\, inst|mm_interconnect_0|rsp_mux_001|WideOr1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_data_master_limiter|response_sink_accepted~3\, inst|mm_interconnect_0|nios2_data_master_limiter|response_sink_accepted~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_data_master_limiter|pending_response_count[0]~3\, inst|mm_interconnect_0|nios2_data_master_limiter|pending_response_count[0]~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_data_master_limiter|pending_response_count[0]\, inst|mm_interconnect_0|nios2_data_master_limiter|pending_response_count[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_data_master_limiter|pending_response_count[1]~5\, inst|mm_interconnect_0|nios2_data_master_limiter|pending_response_count[1]~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_data_master_limiter|pending_response_count[1]~6\, inst|mm_interconnect_0|nios2_data_master_limiter|pending_response_count[1]~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_data_master_limiter|pending_response_count[3]~8\, inst|mm_interconnect_0|nios2_data_master_limiter|pending_response_count[3]~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_data_master_limiter|pending_response_count[1]\, inst|mm_interconnect_0|nios2_data_master_limiter|pending_response_count[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_data_master_limiter|pending_response_count[2]~9\, inst|mm_interconnect_0|nios2_data_master_limiter|pending_response_count[2]~9, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_data_master_limiter|pending_response_count[2]\, inst|mm_interconnect_0|nios2_data_master_limiter|pending_response_count[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_data_master_limiter|pending_response_count[3]~11\, inst|mm_interconnect_0|nios2_data_master_limiter|pending_response_count[3]~11, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_data_master_limiter|pending_response_count[3]\, inst|mm_interconnect_0|nios2_data_master_limiter|pending_response_count[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_data_master_limiter|has_pending_responses~0\, inst|mm_interconnect_0|nios2_data_master_limiter|has_pending_responses~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_data_master_limiter|has_pending_responses~1\, inst|mm_interconnect_0|nios2_data_master_limiter|has_pending_responses~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_data_master_limiter|has_pending_responses~2\, inst|mm_interconnect_0|nios2_data_master_limiter|has_pending_responses~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_data_master_limiter|has_pending_responses\, inst|mm_interconnect_0|nios2_data_master_limiter|has_pending_responses, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_data_master_limiter|suppress_change_dest_id~0\, inst|mm_interconnect_0|nios2_data_master_limiter|suppress_change_dest_id~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_data_master_limiter|last_channel[4]\, inst|mm_interconnect_0|nios2_data_master_limiter|last_channel[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter[0]~0\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter[0]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter[0]~2\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter[0]~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter~4\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter[0]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux_001|sink_ready~1\, inst|mm_interconnect_0|cmd_demux_001|sink_ready~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|write~0\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|write~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|write~1\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|write~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg[0]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[70]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[70]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[70]\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[70], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[70]\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[70], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][70], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~1\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~feeder\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][70], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_data_master_agent|av_readdatavalid~2\, inst|mm_interconnect_0|nios2_data_master_agent|av_readdatavalid~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|pll_pll_slave_agent_rsp_fifo|mem[1][70]\, inst|mm_interconnect_0|pll_pll_slave_agent_rsp_fifo|mem[1][70], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|pll_pll_slave_agent_rsp_fifo|mem~1\, inst|mm_interconnect_0|pll_pll_slave_agent_rsp_fifo|mem~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|pll_pll_slave_agent_rsp_fifo|mem[0][70]\, inst|mm_interconnect_0|pll_pll_slave_agent_rsp_fifo|mem[0][70], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~1\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]~feeder\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][70], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_data_master_agent|av_readdatavalid~1\, inst|mm_interconnect_0|nios2_data_master_agent|av_readdatavalid~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_data_master_agent|av_readdatavalid~3\, inst|mm_interconnect_0|nios2_data_master_agent|av_readdatavalid~3, LT24_Controller, 1
instance = comp, \inst|nios2|d_readdatavalid_d1\, inst|nios2|d_readdatavalid_d1, LT24_Controller, 1
instance = comp, \inst|nios2|dc_data_wr_port_en\, inst|nios2|dc_data_wr_port_en, LT24_Controller, 1
instance = comp, \inst|nios2|M_inst_result[12]~21\, inst|nios2|M_inst_result[12]~21, LT24_Controller, 1
instance = comp, \inst|nios2|A_inst_result[12]\, inst|nios2|A_inst_result[12], LT24_Controller, 1
instance = comp, \inst|nios2|A_data_ram_ld16_data[12]~6\, inst|nios2|A_data_ram_ld16_data[12]~6, LT24_Controller, 1
instance = comp, \inst|nios2|M_inst_result[4]~23\, inst|nios2|M_inst_result[4]~23, LT24_Controller, 1
instance = comp, \inst|nios2|A_inst_result[4]\, inst|nios2|A_inst_result[4], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[4]~42\, inst|nios2|A_wr_data_unfiltered[4]~42, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[4]~4\, inst|nios2|A_slow_inst_result[4]~4, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[4]\, inst|nios2|A_slow_inst_result[4], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[4]~43\, inst|nios2|A_wr_data_unfiltered[4]~43, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[4]~23\, inst|nios2|M_rot[4]~23, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_lut0[4]~4\, inst|nios2|M_rot_lut0[4]~4, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[4]~4\, inst|nios2|A_shift_rot_result[4]~4, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[4]\, inst|nios2|A_shift_rot_result[4], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[4]~41\, inst|nios2|A_wr_data_unfiltered[4]~41, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[4]~121\, inst|nios2|A_wr_data_unfiltered[4]~121, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[4]~20\, inst|nios2|D_src1_reg[4]~20, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[4]~21\, inst|nios2|D_src1_reg[4]~21, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[4]~22\, inst|nios2|D_src1_reg[4]~22, LT24_Controller, 1
instance = comp, \inst|nios2|E_src1[4]\, inst|nios2|E_src1[4], LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[4]~feeder\, inst|nios2|M_src1[4]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[4]\, inst|nios2|M_src1[4], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1_nxt[4]~4\, inst|nios2|A_mul_src1_nxt[4]~4, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[11]~feeder\, inst|nios2|A_mul_partial_prod[11]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[11]\, inst|nios2|A_mul_partial_prod[11], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[11]\, inst|nios2|A_mul_result[11], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_lut1[3]~7\, inst|nios2|M_rot_lut1[3]~7, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[11]~63\, inst|nios2|M_rot[11]~63, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[11]~11\, inst|nios2|A_shift_rot_result[11]~11, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[11]\, inst|nios2|A_shift_rot_result[11], LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[11]\, inst|nios2|A_slow_inst_result[11], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[11]~114\, inst|nios2|A_wr_data_unfiltered[11]~114, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[11]~115\, inst|nios2|A_wr_data_unfiltered[11]~115, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[11]~116\, inst|nios2|A_wr_data_unfiltered[11]~116, LT24_Controller, 1
instance = comp, \inst|nios2|W_wr_data[11]\, inst|nios2|W_wr_data[11], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[11]~89\, inst|nios2|D_src2_reg[11]~89, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[11]~90\, inst|nios2|D_src2_reg[11]~90, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[11]~91\, inst|nios2|D_src2_reg[11]~91, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[11]~62\, inst|nios2|D_src2[11]~62, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2[11]\, inst|nios2|E_src2[11], LT24_Controller, 1
instance = comp, \inst|nios2|E_logic_result[11]~15\, inst|nios2|E_logic_result[11]~15, LT24_Controller, 1
instance = comp, \inst|nios2|D_br_taken_waddr_partial[9]\, inst|nios2|D_br_taken_waddr_partial[9], LT24_Controller, 1
instance = comp, \inst|nios2|D_pc_plus_one[9]\, inst|nios2|D_pc_plus_one[9], LT24_Controller, 1
instance = comp, \inst|nios2|D_extra_pc[9]~15\, inst|nios2|D_extra_pc[9]~15, LT24_Controller, 1
instance = comp, \inst|nios2|E_extra_pc[9]\, inst|nios2|E_extra_pc[9], LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[11]~16\, inst|nios2|E_alu_result[11]~16, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[11]\, inst|nios2|E_alu_result[11], LT24_Controller, 1
instance = comp, \inst|nios2|M_alu_result[11]\, inst|nios2|M_alu_result[11], LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_baddr[11]\, inst|nios2|A_mem_baddr[11], LT24_Controller, 1
instance = comp, \inst|nios2|dc_tag_wr_port_data[0]~0\, inst|nios2|dc_tag_wr_port_data[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_hit~5\, inst|nios2|M_dc_hit~5, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_hit~6\, inst|nios2|M_dc_hit~6, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_hit~8\, inst|nios2|M_dc_hit~8, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_hit~7\, inst|nios2|M_dc_hit~7, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_hit~9\, inst|nios2|M_dc_hit~9, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_valid_st_cache_hit~0\, inst|nios2|M_dc_valid_st_cache_hit~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_valid_st_cache_hit~1\, inst|nios2|M_dc_valid_st_cache_hit~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_valid_st_cache_hit\, inst|nios2|A_dc_valid_st_cache_hit, LT24_Controller, 1
instance = comp, \inst|nios2|Equal262~1\, inst|nios2|Equal262~1, LT24_Controller, 1
instance = comp, \inst|nios2|Equal262~2\, inst|nios2|Equal262~2, LT24_Controller, 1
instance = comp, \inst|nios2|Equal262~0\, inst|nios2|Equal262~0, LT24_Controller, 1
instance = comp, \inst|nios2|Equal262~3\, inst|nios2|Equal262~3, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_dirty\, inst|nios2|M_dc_dirty, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_dirty\, inst|nios2|A_dc_dirty, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_rd_addr_starting~0\, inst|nios2|A_dc_xfer_rd_addr_starting~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_rd_addr_offset_nxt[0]~2\, inst|nios2|A_dc_xfer_rd_addr_offset_nxt[0]~2, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_rd_addr_offset[0]\, inst|nios2|A_dc_xfer_rd_addr_offset[0], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_rd_addr_done_nxt~0\, inst|nios2|A_dc_xfer_rd_addr_done_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_rd_addr_done\, inst|nios2|A_dc_xfer_rd_addr_done, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_rd_addr_active_nxt~0\, inst|nios2|A_dc_xfer_rd_addr_active_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_rd_addr_active\, inst|nios2|A_dc_xfer_rd_addr_active, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_rd_data_active~feeder\, inst|nios2|A_dc_xfer_rd_data_active~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_rd_data_active\, inst|nios2|A_dc_xfer_rd_data_active, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_active~feeder\, inst|nios2|A_dc_xfer_wr_active~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_active\, inst|nios2|A_dc_xfer_wr_active, LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[9]\, inst|nios2|d_writedata[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~21\, inst|mm_interconnect_0|cmd_mux|src_payload~21, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[9]\, inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[9], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[9]~20\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[9]~20, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~26\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~26, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[30]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[30], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~18\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~18, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[30]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[30], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[31]~58\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[31]~58, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[31]~7\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[31]~7, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[31]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[31], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[31]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[31]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[31]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[31], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonARegAddrInc[5]~10\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonARegAddrInc[5]~10, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg~6\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg~6, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg[7]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg[7], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonARegAddrInc[6]~12\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonARegAddrInc[6]~12, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonARegAddrInc[7]~14\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonARegAddrInc[7]~14, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg~4\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg~4, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg[9]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg[9], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_addr[7]~7\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_addr[7]~7, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~25\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~25, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[31]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[31], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~17\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~17, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[31]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[31], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~56\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~56, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~57\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~57, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[32]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[32], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[32]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[32]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[32]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[32], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg~5\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg~5, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg[8]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg[8], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_addr[6]~6\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_addr[6]~6, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~3\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~3, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[10]\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[10], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[10]\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[10], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[10]\, inst|mm_interconnect_0|rsp_mux|src_data[10], LT24_Controller, 1
instance = comp, \inst|nios2|i_readdata_d1[10]\, inst|nios2|i_readdata_d1[10], LT24_Controller, 1
instance = comp, \inst|nios2|D_br_taken_waddr_partial[0]~11\, inst|nios2|D_br_taken_waddr_partial[0]~11, LT24_Controller, 1
instance = comp, \inst|nios2|D_br_taken_waddr_partial[1]~13\, inst|nios2|D_br_taken_waddr_partial[1]~13, LT24_Controller, 1
instance = comp, \inst|nios2|D_br_taken_waddr_partial[2]~15\, inst|nios2|D_br_taken_waddr_partial[2]~15, LT24_Controller, 1
instance = comp, \inst|nios2|D_br_taken_waddr_partial[3]~17\, inst|nios2|D_br_taken_waddr_partial[3]~17, LT24_Controller, 1
instance = comp, \inst|nios2|D_br_taken_waddr_partial[4]~19\, inst|nios2|D_br_taken_waddr_partial[4]~19, LT24_Controller, 1
instance = comp, \inst|nios2|D_br_taken_waddr_partial[5]\, inst|nios2|D_br_taken_waddr_partial[5], LT24_Controller, 1
instance = comp, \inst|nios2|D_pc_plus_one[5]\, inst|nios2|D_pc_plus_one[5], LT24_Controller, 1
instance = comp, \inst|nios2|D_extra_pc[5]~19\, inst|nios2|D_extra_pc[5]~19, LT24_Controller, 1
instance = comp, \inst|nios2|E_extra_pc[5]\, inst|nios2|E_extra_pc[5], LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[7]~20\, inst|nios2|E_alu_result[7]~20, LT24_Controller, 1
instance = comp, \inst|nios2|E_logic_result[7]~19\, inst|nios2|E_logic_result[7]~19, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[7]\, inst|nios2|E_alu_result[7], LT24_Controller, 1
instance = comp, \inst|nios2|M_alu_result[7]\, inst|nios2|M_alu_result[7], LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_baddr[7]\, inst|nios2|A_mem_baddr[7], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_line_field[2]~3\, inst|nios2|d_address_line_field[2]~3, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_line[2]~feeder\, inst|nios2|A_dc_wb_line[2]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_line[2]\, inst|nios2|A_dc_wb_line[2], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_line_field[2]\, inst|nios2|d_address_line_field[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_data[43]\, inst|mm_interconnect_0|cmd_mux|src_data[43], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|address[5]\, inst|nios2|the_LT24_System_nios2_nios2_oci|address[5], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_addr[5]~5\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_addr[5]~5, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[29]~8\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[29]~8, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[29]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[29], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~59\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~59, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~60\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~60, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[30]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[30], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[30]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[30]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[30]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[30], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg~7\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg~7, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg[6]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg[6], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_addr[4]~4\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_addr[4]~4, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~24\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~24, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[19]\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[19], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[19]\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[19], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[19]\, inst|mm_interconnect_0|rsp_mux|src_data[19], LT24_Controller, 1
instance = comp, \inst|nios2|i_readdata_d1[19]\, inst|nios2|i_readdata_d1[19], LT24_Controller, 1
instance = comp, \inst|nios2|F_iw[18]~38\, inst|nios2|F_iw[18]~38, LT24_Controller, 1
instance = comp, \inst|nios2|D_iw[18]\, inst|nios2|D_iw[18], LT24_Controller, 1
instance = comp, \inst|nios2|D_pc[12]\, inst|nios2|D_pc[12], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~9\, inst|nios2|F_pc_nxt~9, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~10\, inst|nios2|F_pc_nxt~10, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~11\, inst|nios2|F_pc_nxt~11, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr_nxt[12]~13\, inst|nios2|M_pipe_flush_waddr_nxt[12]~13, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[12]~12\, inst|nios2|M_pipe_flush_waddr[12]~12, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[12]~feeder\, inst|nios2|E_pc[12]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[12]\, inst|nios2|E_pc[12], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[12]\, inst|nios2|M_pipe_flush_waddr[12], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc[12]\, inst|nios2|F_pc[12], LT24_Controller, 1
instance = comp, \inst|nios2|D_pc_plus_one[12]\, inst|nios2|D_pc_plus_one[12], LT24_Controller, 1
instance = comp, \inst|nios2|D_extra_pc[12]~12\, inst|nios2|D_extra_pc[12]~12, LT24_Controller, 1
instance = comp, \inst|nios2|E_extra_pc[12]\, inst|nios2|E_extra_pc[12], LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[14]~13\, inst|nios2|E_alu_result[14]~13, LT24_Controller, 1
instance = comp, \inst|nios2|E_logic_result[14]~12\, inst|nios2|E_logic_result[14]~12, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[14]\, inst|nios2|E_alu_result[14], LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[14]~87\, inst|nios2|D_src1_reg[14]~87, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[14]~88\, inst|nios2|D_src1_reg[14]~88, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[14]~89\, inst|nios2|D_src1_reg[14]~89, LT24_Controller, 1
instance = comp, \inst|nios2|E_src1[14]\, inst|nios2|E_src1[14], LT24_Controller, 1
instance = comp, \inst|nios2|E_rot_prestep1[14]~5\, inst|nios2|E_rot_prestep1[14]~5, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[16]~2\, inst|nios2|M_rot_prestep2[16]~2, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_prestep2[16]\, inst|nios2|M_rot_prestep2[16], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[16]~0\, inst|nios2|M_rot[16]~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[0]~2\, inst|nios2|M_rot[0]~2, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_lut0[0]~0\, inst|nios2|M_rot_lut0[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[0]~0\, inst|nios2|A_shift_rot_result[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[0]\, inst|nios2|A_shift_rot_result[0], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[0]~16\, inst|nios2|A_wr_data_unfiltered[0]~16, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[0]~0\, inst|nios2|A_slow_inst_result[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[0]\, inst|nios2|A_slow_inst_result[0], LT24_Controller, 1
instance = comp, \inst|nios2|M_inst_result~3\, inst|nios2|M_inst_result~3, LT24_Controller, 1
instance = comp, \inst|nios2|E_iw[6]~feeder\, inst|nios2|E_iw[6]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|E_iw[6]\, inst|nios2|E_iw[6], LT24_Controller, 1
instance = comp, \inst|nios2|M_iw[6]\, inst|nios2|M_iw[6], LT24_Controller, 1
instance = comp, \inst|nios2|E_iw[8]\, inst|nios2|E_iw[8], LT24_Controller, 1
instance = comp, \inst|nios2|M_iw[8]\, inst|nios2|M_iw[8], LT24_Controller, 1
instance = comp, \inst|nios2|E_iw[7]\, inst|nios2|E_iw[7], LT24_Controller, 1
instance = comp, \inst|nios2|M_iw[7]\, inst|nios2|M_iw[7], LT24_Controller, 1
instance = comp, \inst|nios2|M_wrctl_bstatus~0\, inst|nios2|M_wrctl_bstatus~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_bstatus_reg_pie_inst_nxt~0\, inst|nios2|A_bstatus_reg_pie_inst_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_bstatus_reg_pie_inst_nxt~1\, inst|nios2|A_bstatus_reg_pie_inst_nxt~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_bstatus_reg_pie\, inst|nios2|A_bstatus_reg_pie, LT24_Controller, 1
instance = comp, \inst|nios2|A_ienable_reg_irq0_nxt~0\, inst|nios2|A_ienable_reg_irq0_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_ienable_reg_irq0~0\, inst|nios2|A_ienable_reg_irq0~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_ienable_reg_irq0\, inst|nios2|A_ienable_reg_irq0, LT24_Controller, 1
instance = comp, \inst|nios2|D_control_reg_rddata_muxed[0]~0\, inst|nios2|D_control_reg_rddata_muxed[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[0]~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[0]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[0], LT24_Controller, 1
instance = comp, \inst|nios2|A_ipending_reg_irq0_nxt~0\, inst|nios2|A_ipending_reg_irq0_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_ipending_reg_irq0\, inst|nios2|A_ipending_reg_irq0, LT24_Controller, 1
instance = comp, \inst|nios2|D_control_reg_rddata_muxed[0]~1\, inst|nios2|D_control_reg_rddata_muxed[0]~1, LT24_Controller, 1
instance = comp, \inst|nios2|D_control_reg_rddata_muxed[0]~2\, inst|nios2|D_control_reg_rddata_muxed[0]~2, LT24_Controller, 1
instance = comp, \inst|nios2|E_control_reg_rddata[0]\, inst|nios2|E_control_reg_rddata[0], LT24_Controller, 1
instance = comp, \inst|nios2|M_control_reg_rddata[0]~feeder\, inst|nios2|M_control_reg_rddata[0]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_control_reg_rddata[0]\, inst|nios2|M_control_reg_rddata[0], LT24_Controller, 1
instance = comp, \inst|nios2|A_inst_result[0]\, inst|nios2|A_inst_result[0], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[0]~19\, inst|nios2|A_wr_data_unfiltered[0]~19, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[0]~20\, inst|nios2|A_wr_data_unfiltered[0]~20, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[0]~117\, inst|nios2|A_wr_data_unfiltered[0]~117, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[5]~24\, inst|nios2|D_src2_reg[5]~24, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[5]~25\, inst|nios2|D_src2_reg[5]~25, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[5]~26\, inst|nios2|D_src2_reg[5]~26, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[5]~7\, inst|nios2|D_src2[5]~7, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2[5]\, inst|nios2|E_src2[5], LT24_Controller, 1
instance = comp, \inst|nios2|E_logic_result[5]~21\, inst|nios2|E_logic_result[5]~21, LT24_Controller, 1
instance = comp, \inst|nios2|D_br_taken_waddr_partial[3]\, inst|nios2|D_br_taken_waddr_partial[3], LT24_Controller, 1
instance = comp, \inst|nios2|D_pc_plus_one[3]\, inst|nios2|D_pc_plus_one[3], LT24_Controller, 1
instance = comp, \inst|nios2|D_extra_pc[3]~21\, inst|nios2|D_extra_pc[3]~21, LT24_Controller, 1
instance = comp, \inst|nios2|E_extra_pc[3]\, inst|nios2|E_extra_pc[3], LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[5]~22\, inst|nios2|E_alu_result[5]~22, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[5]\, inst|nios2|E_alu_result[5], LT24_Controller, 1
instance = comp, \inst|nios2|M_alu_result[5]\, inst|nios2|M_alu_result[5], LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_baddr[5]\, inst|nios2|A_mem_baddr[5], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_line_field[0]~5\, inst|nios2|d_address_line_field[0]~5, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_line[0]~feeder\, inst|nios2|A_dc_wb_line[0]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_line[0]\, inst|nios2|A_dc_wb_line[0], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_line_field[0]\, inst|nios2|d_address_line_field[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_data[41]\, inst|mm_interconnect_0|cmd_mux|src_data[41], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|address[3]\, inst|nios2|the_LT24_System_nios2_nios2_oci|address[3], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_addr[3]~3\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_addr[3]~3, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~9\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~9, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[9]\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[9]\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9]\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9]~feeder\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9]\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[9]\, inst|mm_interconnect_0|rsp_mux|src_data[9], LT24_Controller, 1
instance = comp, \inst|nios2|i_readdata_d1[9]\, inst|nios2|i_readdata_d1[9], LT24_Controller, 1
instance = comp, \inst|nios2|F_iw[10]~29\, inst|nios2|F_iw[10]~29, LT24_Controller, 1
instance = comp, \inst|nios2|D_iw[10]\, inst|nios2|D_iw[10], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[4]~8\, inst|nios2|D_src2[4]~8, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2[4]\, inst|nios2|E_src2[4], LT24_Controller, 1
instance = comp, \inst|nios2|E_logic_result[4]~24\, inst|nios2|E_logic_result[4]~24, LT24_Controller, 1
instance = comp, \inst|nios2|D_br_taken_waddr_partial[2]\, inst|nios2|D_br_taken_waddr_partial[2], LT24_Controller, 1
instance = comp, \inst|nios2|D_pc_plus_one[2]\, inst|nios2|D_pc_plus_one[2], LT24_Controller, 1
instance = comp, \inst|nios2|D_extra_pc[2]~24\, inst|nios2|D_extra_pc[2]~24, LT24_Controller, 1
instance = comp, \inst|nios2|E_extra_pc[2]\, inst|nios2|E_extra_pc[2], LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[4]~25\, inst|nios2|E_alu_result[4]~25, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[4]\, inst|nios2|E_alu_result[4], LT24_Controller, 1
instance = comp, \inst|nios2|M_alu_result[4]\, inst|nios2|M_alu_result[4], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_offset_field_nxt[2]~5\, inst|nios2|d_address_offset_field_nxt[2]~5, LT24_Controller, 1
instance = comp, \inst|nios2|d_address_offset_field_nxt[2]~6\, inst|nios2|d_address_offset_field_nxt[2]~6, LT24_Controller, 1
instance = comp, \inst|nios2|d_address_offset_field[2]\, inst|nios2|d_address_offset_field[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_data[40]\, inst|mm_interconnect_0|cmd_mux|src_data[40], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|address[2]\, inst|nios2|the_LT24_System_nios2_nios2_oci|address[2], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_addr[2]~2\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_addr[2]~2, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~32\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~32, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[14]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[14], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~30\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~30, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[14]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[14], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~79\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~79, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~80\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~80, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[15]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[15], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[15]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[15]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[15]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[15], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~23\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~23, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[15]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[15], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~65\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~65, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~66\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~66, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[16]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[16], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[16]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[16]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[16]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[16], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~8\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~8, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[16]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[16], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~37\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~37, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~38\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~38, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[17]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[17], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[17]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[17]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[17]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[17], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg~3\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg~3, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg[10]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg[10], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonARegAddrInc[8]~16\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonARegAddrInc[8]~16, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|jtag_ram_rd~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|jtag_ram_rd~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|jtag_ram_rd~1\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|jtag_ram_rd~1, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|jtag_ram_rd\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|jtag_ram_rd, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|jtag_ram_rd_d1~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|jtag_ram_rd_d1~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|jtag_ram_rd_d1\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|jtag_ram_rd_d1, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~15\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~15, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[22]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[22], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~5\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~5, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[22]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[22], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~31\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~31, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~32\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~32, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[23]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[23], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[23]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[23]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[23]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[23], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~16\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~16, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[20]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[20], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~33\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~33, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~34\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~34, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[21]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[21], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~7\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~7, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[19]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[19], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~35\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~35, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~36\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~36, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[20]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[20], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[20]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[20], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~24\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~24, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[17]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[17], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~16\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~16, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[17]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[17], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~53\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~53, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~54\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~54, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[18]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[18], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[18]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[18], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~15\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~15, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[18]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[18], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~51\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~51, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~52\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~52, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[19]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[19], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[19]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[19]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[19]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[19], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|break_on_reset~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|break_on_reset~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|break_on_reset\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|break_on_reset, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|jtag_break~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|jtag_break~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|jtag_break~1\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|jtag_break~1, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|jtag_break\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|jtag_break, LT24_Controller, 1
instance = comp, \inst|nios2|wait_for_one_post_bret_inst~0\, inst|nios2|wait_for_one_post_bret_inst~0, LT24_Controller, 1
instance = comp, \inst|nios2|wait_for_one_post_bret_inst~1\, inst|nios2|wait_for_one_post_bret_inst~1, LT24_Controller, 1
instance = comp, \inst|nios2|wait_for_one_post_bret_inst\, inst|nios2|wait_for_one_post_bret_inst, LT24_Controller, 1
instance = comp, \inst|nios2|hbreak_req~0\, inst|nios2|hbreak_req~0, LT24_Controller, 1
instance = comp, \inst|nios2|E_hbreak_req~1\, inst|nios2|E_hbreak_req~1, LT24_Controller, 1
instance = comp, \inst|nios2|E_hbreak_req~0\, inst|nios2|E_hbreak_req~0, LT24_Controller, 1
instance = comp, \inst|nios2|E_hbreak_req\, inst|nios2|E_hbreak_req, LT24_Controller, 1
instance = comp, \inst|nios2|F_ctrl_ignore_dst\, inst|nios2|F_ctrl_ignore_dst, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_ignore_dst\, inst|nios2|D_ctrl_ignore_dst, LT24_Controller, 1
instance = comp, \inst|nios2|D_wr_dst_reg\, inst|nios2|D_wr_dst_reg, LT24_Controller, 1
instance = comp, \inst|nios2|E_wr_dst_reg_from_D\, inst|nios2|E_wr_dst_reg_from_D, LT24_Controller, 1
instance = comp, \inst|nios2|E_wr_dst_reg~0\, inst|nios2|E_wr_dst_reg~0, LT24_Controller, 1
instance = comp, \inst|nios2|Equal295~0\, inst|nios2|Equal295~0, LT24_Controller, 1
instance = comp, \inst|nios2|E_regnum_b_cmp_F~0\, inst|nios2|E_regnum_b_cmp_F~0, LT24_Controller, 1
instance = comp, \inst|nios2|E_regnum_b_cmp_F~1\, inst|nios2|E_regnum_b_cmp_F~1, LT24_Controller, 1
instance = comp, \inst|nios2|E_regnum_b_cmp_F\, inst|nios2|E_regnum_b_cmp_F, LT24_Controller, 1
instance = comp, \inst|nios2|M_regnum_b_cmp_D~feeder\, inst|nios2|M_regnum_b_cmp_D~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_regnum_b_cmp_D\, inst|nios2|M_regnum_b_cmp_D, LT24_Controller, 1
instance = comp, \inst|nios2|M_regnum_b_cmp_F~1\, inst|nios2|M_regnum_b_cmp_F~1, LT24_Controller, 1
instance = comp, \inst|nios2|M_regnum_b_cmp_F~0\, inst|nios2|M_regnum_b_cmp_F~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_regnum_b_cmp_F~2\, inst|nios2|M_regnum_b_cmp_F~2, LT24_Controller, 1
instance = comp, \inst|nios2|M_regnum_b_cmp_F~3\, inst|nios2|M_regnum_b_cmp_F~3, LT24_Controller, 1
instance = comp, \inst|nios2|A_regnum_b_cmp_D\, inst|nios2|A_regnum_b_cmp_D, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[8]~4\, inst|nios2|D_src2_reg[8]~4, LT24_Controller, 1
instance = comp, \inst|nios2|W_wr_data[0]\, inst|nios2|W_wr_data[0], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[0]~6\, inst|nios2|D_src2_reg[0]~6, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[0]~7\, inst|nios2|D_src2_reg[0]~7, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[0]~8\, inst|nios2|D_src2_reg[0]~8, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2_reg[0]\, inst|nios2|E_src2_reg[0], LT24_Controller, 1
instance = comp, \inst|nios2|E_src2_reg[8]\, inst|nios2|E_src2_reg[8], LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[24]~0\, inst|nios2|M_st_data[24]~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[8]\, inst|nios2|M_st_data[8], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[8]~8\, inst|nios2|d_writedata[8]~8, LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[8]\, inst|nios2|d_writedata[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~16\, inst|mm_interconnect_0|cmd_mux|src_payload~16, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[8]\, inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[8], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[8]~15\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[8]~15, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~27\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~27, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[28]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[28], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~20\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~20, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[28]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[28], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~61\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~61, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~62\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~62, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[29]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[29], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~11\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~11, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[27]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[27], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~43\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~43, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~44\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~44, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[28]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[28], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~10\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~10, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[25]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[25], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~41\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~41, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~42\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~42, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[26]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[26], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[26]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[26]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[26]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[26], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~12\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~12, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[26]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[26], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~45\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~45, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~46\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~46, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[27]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[27], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[27]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[27]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[27]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[27], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg~2\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg~2, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg[3]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg[3], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_addr[1]~1\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_addr[1]~1, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~28\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~28, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[18]\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[18], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[18]\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[18], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[18]\, inst|mm_interconnect_0|rsp_mux|src_data[18], LT24_Controller, 1
instance = comp, \inst|nios2|i_readdata_d1[18]\, inst|nios2|i_readdata_d1[18], LT24_Controller, 1
instance = comp, \inst|nios2|F_iw[20]~35\, inst|nios2|F_iw[20]~35, LT24_Controller, 1
instance = comp, \inst|nios2|D_iw[20]\, inst|nios2|D_iw[20], LT24_Controller, 1
instance = comp, \inst|nios2|D_dst_regnum[3]~4\, inst|nios2|D_dst_regnum[3]~4, LT24_Controller, 1
instance = comp, \inst|nios2|E_dst_regnum[3]\, inst|nios2|E_dst_regnum[3], LT24_Controller, 1
instance = comp, \inst|nios2|M_dst_regnum[3]\, inst|nios2|M_dst_regnum[3], LT24_Controller, 1
instance = comp, \inst|nios2|A_dst_regnum_from_M[3]\, inst|nios2|A_dst_regnum_from_M[3], LT24_Controller, 1
instance = comp, \inst|nios2|A_regnum_b_cmp_F~1\, inst|nios2|A_regnum_b_cmp_F~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_regnum_b_cmp_F~0\, inst|nios2|A_regnum_b_cmp_F~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_regnum_b_cmp_F~2\, inst|nios2|A_regnum_b_cmp_F~2, LT24_Controller, 1
instance = comp, \inst|nios2|A_regnum_b_cmp_F~3\, inst|nios2|A_regnum_b_cmp_F~3, LT24_Controller, 1
instance = comp, \inst|nios2|W_regnum_b_cmp_D\, inst|nios2|W_regnum_b_cmp_D, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[8]~5\, inst|nios2|D_src2_reg[8]~5, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[1]~36\, inst|nios2|D_src2_reg[1]~36, LT24_Controller, 1
instance = comp, \inst|nios2|W_wr_data[1]\, inst|nios2|W_wr_data[1], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[1]~37\, inst|nios2|D_src2_reg[1]~37, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[1]~38\, inst|nios2|D_src2_reg[1]~38, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2_reg[1]\, inst|nios2|E_src2_reg[1], LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[1]~feeder\, inst|nios2|M_st_data[1]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_st_data[1]\, inst|nios2|M_st_data[1], LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[1]~1\, inst|nios2|d_writedata[1]~1, LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[1]\, inst|nios2|d_writedata[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~3\, inst|mm_interconnect_0|cmd_mux|src_payload~3, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[1]\, inst|nios2|the_LT24_System_nios2_nios2_oci|writedata[1], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|monitor_error~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|monitor_error~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|monitor_error\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|monitor_error, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~25\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~25, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[34]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[34], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[34]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[34], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|take_action_ocimem_a\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|take_action_ocimem_a, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg[2]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonAReg[2], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|Equal0~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|Equal0~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[0]~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[0]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[0], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[0]~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_data[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~23\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg~23, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[23]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|MonDReg[23], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~14\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~14, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[23]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[23], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~49\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~49, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~50\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~50, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[24]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[24], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[24]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[24], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~13\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~13, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[24]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[24], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~47\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~47, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~48\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~48, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[25]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[25], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[25]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[25], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|always1~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|always1~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|monitor_ready~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|monitor_ready~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|monitor_ready\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|monitor_ready, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|ir_out[0]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|ir_out[0], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~1, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|Mux37~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|Mux37~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|DRsize.100\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|DRsize.100, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[35]~6\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[35]~6, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~22\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~22, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~23\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~23, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~24\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~24, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[35]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[35], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[35]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[35], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|jtag_ram_access~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|jtag_ram_access~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|jtag_ram_access~1\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|jtag_ram_access~1, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|jtag_ram_access\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|jtag_ram_access, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|jtag_ram_wr~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|jtag_ram_wr~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|jtag_ram_wr\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|jtag_ram_wr, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_en~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_en~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_en~1\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_ocimem|ociram_wr_en~1, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~1\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~1, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[8]\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[8]\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8]\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8]~feeder\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8]\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[8]\, inst|mm_interconnect_0|rsp_mux|src_data[8], LT24_Controller, 1
instance = comp, \inst|nios2|i_readdata_d1[8]\, inst|nios2|i_readdata_d1[8], LT24_Controller, 1
instance = comp, \inst|nios2|F_iw[7]~32\, inst|nios2|F_iw[7]~32, LT24_Controller, 1
instance = comp, \inst|nios2|D_iw[7]\, inst|nios2|D_iw[7], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[17]~54\, inst|nios2|D_src2[17]~54, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[17]~55\, inst|nios2|D_src2[17]~55, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2[17]\, inst|nios2|E_src2[17], LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|_~25\, inst|nios2|Add17|auto_generated|_~25, LT24_Controller, 1
instance = comp, \inst|nios2|E_logic_result[17]~9\, inst|nios2|E_logic_result[17]~9, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[17]~10\, inst|nios2|E_alu_result[17]~10, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[17]\, inst|nios2|E_alu_result[17], LT24_Controller, 1
instance = comp, \inst|nios2|M_alu_result[17]\, inst|nios2|M_alu_result[17], LT24_Controller, 1
instance = comp, \inst|nios2|M_inst_result[17]~30\, inst|nios2|M_inst_result[17]~30, LT24_Controller, 1
instance = comp, \inst|nios2|A_inst_result[17]\, inst|nios2|A_inst_result[17], LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[1]~6\, inst|nios2|A_slow_ld_byte2_data_aligned_nxt[1]~6, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[17]\, inst|nios2|A_slow_inst_result[17], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[17]~96\, inst|nios2|A_wr_data_unfiltered[17]~96, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[17]~57\, inst|nios2|M_rot[17]~57, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_lut2[1]~6\, inst|nios2|M_rot_lut2[1]~6, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[17]~17\, inst|nios2|A_shift_rot_result[17]~17, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[17]\, inst|nios2|A_shift_rot_result[17], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[17]~97\, inst|nios2|A_wr_data_unfiltered[17]~97, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[17]~98\, inst|nios2|A_wr_data_unfiltered[17]~98, LT24_Controller, 1
instance = comp, \inst|nios2|W_wr_data[17]\, inst|nios2|W_wr_data[17], LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[17]~78\, inst|nios2|D_src1_reg[17]~78, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[17]~79\, inst|nios2|D_src1_reg[17]~79, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[17]~80\, inst|nios2|D_src1_reg[17]~80, LT24_Controller, 1
instance = comp, \inst|nios2|E_src1[17]\, inst|nios2|E_src1[17], LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[17]\, inst|nios2|M_src1[17], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1[1]~_Duplicate_1\, inst|nios2|A_mul_src1[1]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1_nxt[17]~17\, inst|nios2|A_mul_src1_nxt[17]~17, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[31]~46\, inst|nios2|A_mul_partial_prod[31]~46, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[31]\, inst|nios2|A_mul_partial_prod[31], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[31]~94\, inst|nios2|A_mul_result[31]~94, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[31]\, inst|nios2|A_mul_result[31], LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_lut3[7]~0\, inst|nios2|M_rot_lut3[7]~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[31]~35\, inst|nios2|M_rot[31]~35, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[31]~31\, inst|nios2|A_shift_rot_result[31]~31, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[31]\, inst|nios2|A_shift_rot_result[31], LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[7]~0\, inst|nios2|A_slow_ld_byte3_data_aligned_nxt[7]~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[31]\, inst|nios2|A_slow_inst_result[31], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[31]~54\, inst|nios2|A_wr_data_unfiltered[31]~54, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[31]~55\, inst|nios2|A_wr_data_unfiltered[31]~55, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[31]~56\, inst|nios2|A_wr_data_unfiltered[31]~56, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[31]~36\, inst|nios2|D_src1_reg[31]~36, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[31]~37\, inst|nios2|D_src1_reg[31]~37, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[31]~38\, inst|nios2|D_src1_reg[31]~38, LT24_Controller, 1
instance = comp, \inst|nios2|E_src1[31]\, inst|nios2|E_src1[31], LT24_Controller, 1
instance = comp, \inst|nios2|Equal82~0\, inst|nios2|Equal82~0, LT24_Controller, 1
instance = comp, \inst|nios2|D_op_cmplt~0\, inst|nios2|D_op_cmplt~0, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_alu_signed_comparison~2\, inst|nios2|D_ctrl_alu_signed_comparison~2, LT24_Controller, 1
instance = comp, \inst|nios2|E_ctrl_alu_signed_comparison\, inst|nios2|E_ctrl_alu_signed_comparison, LT24_Controller, 1
instance = comp, \inst|nios2|E_arith_src1[31]\, inst|nios2|E_arith_src1[31], LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|result_int[32]~64\, inst|nios2|Add17|auto_generated|result_int[32]~64, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[31]~64\, inst|nios2|D_src2[31]~64, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[31]~65\, inst|nios2|D_src2[31]~65, LT24_Controller, 1
instance = comp, \inst|nios2|Equal300~0\, inst|nios2|Equal300~0, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[31]~14\, inst|nios2|D_src2[31]~14, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[31]~15\, inst|nios2|D_src2[31]~15, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[31]~63\, inst|nios2|D_src2[31]~63, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[31]~16\, inst|nios2|D_src2[31]~16, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[31]~17\, inst|nios2|D_src2[31]~17, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2[31]\, inst|nios2|E_src2[31], LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|_~11\, inst|nios2|Add17|auto_generated|_~11, LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|result_int[33]~66\, inst|nios2|Add17|auto_generated|result_int[33]~66, LT24_Controller, 1
instance = comp, \inst|nios2|D_logic_op_raw[0]~1\, inst|nios2|D_logic_op_raw[0]~1, LT24_Controller, 1
instance = comp, \inst|nios2|E_compare_op[0]\, inst|nios2|E_compare_op[0], LT24_Controller, 1
instance = comp, \inst|nios2|E_logic_result[8]~18\, inst|nios2|E_logic_result[8]~18, LT24_Controller, 1
instance = comp, \inst|nios2|Equal306~6\, inst|nios2|Equal306~6, LT24_Controller, 1
instance = comp, \inst|nios2|E_logic_result[10]~16\, inst|nios2|E_logic_result[10]~16, LT24_Controller, 1
instance = comp, \inst|nios2|E_logic_result[12]~14\, inst|nios2|E_logic_result[12]~14, LT24_Controller, 1
instance = comp, \inst|nios2|Equal306~5\, inst|nios2|Equal306~5, LT24_Controller, 1
instance = comp, \inst|nios2|Equal306~8\, inst|nios2|Equal306~8, LT24_Controller, 1
instance = comp, \inst|nios2|E_logic_result[0]~25\, inst|nios2|E_logic_result[0]~25, LT24_Controller, 1
instance = comp, \inst|nios2|Equal306~7\, inst|nios2|Equal306~7, LT24_Controller, 1
instance = comp, \inst|nios2|Equal306~9\, inst|nios2|Equal306~9, LT24_Controller, 1
instance = comp, \inst|nios2|E_logic_result[19]~7\, inst|nios2|E_logic_result[19]~7, LT24_Controller, 1
instance = comp, \inst|nios2|Equal306~2\, inst|nios2|Equal306~2, LT24_Controller, 1
instance = comp, \inst|nios2|E_logic_result[3]~22\, inst|nios2|E_logic_result[3]~22, LT24_Controller, 1
instance = comp, \inst|nios2|Equal306~0\, inst|nios2|Equal306~0, LT24_Controller, 1
instance = comp, \inst|nios2|Equal306~3\, inst|nios2|Equal306~3, LT24_Controller, 1
instance = comp, \inst|nios2|Equal306~1\, inst|nios2|Equal306~1, LT24_Controller, 1
instance = comp, \inst|nios2|Equal306~4\, inst|nios2|Equal306~4, LT24_Controller, 1
instance = comp, \inst|nios2|E_br_result~0\, inst|nios2|E_br_result~0, LT24_Controller, 1
instance = comp, \inst|nios2|E_br_result~1\, inst|nios2|E_br_result~1, LT24_Controller, 1
instance = comp, \inst|nios2|E_br_mispredict\, inst|nios2|E_br_mispredict, LT24_Controller, 1
instance = comp, \inst|nios2|M_br_mispredict\, inst|nios2|M_br_mispredict, LT24_Controller, 1
instance = comp, \inst|nios2|M_br_mispredict~_wirecell\, inst|nios2|M_br_mispredict~_wirecell, LT24_Controller, 1
instance = comp, \inst|nios2|M_br_cond_taken_history[0]~0\, inst|nios2|M_br_cond_taken_history[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_br_cond_taken_history[0]\, inst|nios2|M_br_cond_taken_history[0], LT24_Controller, 1
instance = comp, \inst|nios2|D_br_taken_waddr_partial[0]\, inst|nios2|D_br_taken_waddr_partial[0], LT24_Controller, 1
instance = comp, \inst|nios2|D_pc_plus_one[0]\, inst|nios2|D_pc_plus_one[0], LT24_Controller, 1
instance = comp, \inst|nios2|D_extra_pc[0]~23\, inst|nios2|D_extra_pc[0]~23, LT24_Controller, 1
instance = comp, \inst|nios2|E_extra_pc[0]\, inst|nios2|E_extra_pc[0], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr_nxt[0]~0\, inst|nios2|M_pipe_flush_waddr_nxt[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[0]~0\, inst|nios2|M_pipe_flush_waddr[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[0]~feeder\, inst|nios2|E_pc[0]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[0]\, inst|nios2|E_pc[0], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[0]\, inst|nios2|M_pipe_flush_waddr[0], LT24_Controller, 1
instance = comp, \inst|nios2|F_bht_ptr_nxt[0]\, inst|nios2|F_bht_ptr_nxt[0], LT24_Controller, 1
instance = comp, \inst|nios2|F_bht_ptr[0]\, inst|nios2|F_bht_ptr[0], LT24_Controller, 1
instance = comp, \inst|nios2|D_bht_ptr[0]~feeder\, inst|nios2|D_bht_ptr[0]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|D_bht_ptr[0]\, inst|nios2|D_bht_ptr[0], LT24_Controller, 1
instance = comp, \inst|nios2|E_bht_ptr[0]~feeder\, inst|nios2|E_bht_ptr[0]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|E_bht_ptr[0]\, inst|nios2|E_bht_ptr[0], LT24_Controller, 1
instance = comp, \inst|nios2|M_bht_ptr_unfiltered[0]~feeder\, inst|nios2|M_bht_ptr_unfiltered[0]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_bht_ptr_unfiltered[0]\, inst|nios2|M_bht_ptr_unfiltered[0], LT24_Controller, 1
instance = comp, \inst|nios2|D_br_taken_waddr_partial[1]\, inst|nios2|D_br_taken_waddr_partial[1], LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_data_rd_addr_nxt[1]~4\, inst|nios2|F_ic_data_rd_addr_nxt[1]~4, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_data_rd_addr_nxt[1]~5\, inst|nios2|F_ic_data_rd_addr_nxt[1]~5, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_data_rd_addr_nxt[1]~6\, inst|nios2|F_ic_data_rd_addr_nxt[1]~6, LT24_Controller, 1
instance = comp, \inst|nios2|M_br_cond_taken_history[1]\, inst|nios2|M_br_cond_taken_history[1], LT24_Controller, 1
instance = comp, \inst|nios2|F_bht_ptr_nxt[1]\, inst|nios2|F_bht_ptr_nxt[1], LT24_Controller, 1
instance = comp, \inst|nios2|F_bht_ptr[1]\, inst|nios2|F_bht_ptr[1], LT24_Controller, 1
instance = comp, \inst|nios2|D_bht_ptr[1]~feeder\, inst|nios2|D_bht_ptr[1]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|D_bht_ptr[1]\, inst|nios2|D_bht_ptr[1], LT24_Controller, 1
instance = comp, \inst|nios2|E_bht_ptr[1]~feeder\, inst|nios2|E_bht_ptr[1]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|E_bht_ptr[1]\, inst|nios2|E_bht_ptr[1], LT24_Controller, 1
instance = comp, \inst|nios2|M_bht_ptr_unfiltered[1]~feeder\, inst|nios2|M_bht_ptr_unfiltered[1]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_bht_ptr_unfiltered[1]\, inst|nios2|M_bht_ptr_unfiltered[1], LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_data_rd_addr_nxt[2]~8\, inst|nios2|F_ic_data_rd_addr_nxt[2]~8, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_data_rd_addr_nxt[2]~9\, inst|nios2|F_ic_data_rd_addr_nxt[2]~9, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_data_rd_addr_nxt[2]~10\, inst|nios2|F_ic_data_rd_addr_nxt[2]~10, LT24_Controller, 1
instance = comp, \inst|nios2|M_br_cond_taken_history[2]~feeder\, inst|nios2|M_br_cond_taken_history[2]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_br_cond_taken_history[2]\, inst|nios2|M_br_cond_taken_history[2], LT24_Controller, 1
instance = comp, \inst|nios2|F_bht_ptr_nxt[2]\, inst|nios2|F_bht_ptr_nxt[2], LT24_Controller, 1
instance = comp, \inst|nios2|F_bht_ptr[2]\, inst|nios2|F_bht_ptr[2], LT24_Controller, 1
instance = comp, \inst|nios2|D_bht_ptr[2]~feeder\, inst|nios2|D_bht_ptr[2]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|D_bht_ptr[2]\, inst|nios2|D_bht_ptr[2], LT24_Controller, 1
instance = comp, \inst|nios2|E_bht_ptr[2]~feeder\, inst|nios2|E_bht_ptr[2]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|E_bht_ptr[2]\, inst|nios2|E_bht_ptr[2], LT24_Controller, 1
instance = comp, \inst|nios2|M_bht_ptr_unfiltered[2]\, inst|nios2|M_bht_ptr_unfiltered[2], LT24_Controller, 1
instance = comp, \inst|nios2|M_br_cond_taken_history[3]~feeder\, inst|nios2|M_br_cond_taken_history[3]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_br_cond_taken_history[3]\, inst|nios2|M_br_cond_taken_history[3], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr_nxt[3]~3\, inst|nios2|M_pipe_flush_waddr_nxt[3]~3, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[3]~3\, inst|nios2|M_pipe_flush_waddr[3]~3, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[3]~feeder\, inst|nios2|E_pc[3]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[3]\, inst|nios2|E_pc[3], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[3]\, inst|nios2|M_pipe_flush_waddr[3], LT24_Controller, 1
instance = comp, \inst|nios2|F_bht_ptr_nxt[3]\, inst|nios2|F_bht_ptr_nxt[3], LT24_Controller, 1
instance = comp, \inst|nios2|F_bht_ptr[3]\, inst|nios2|F_bht_ptr[3], LT24_Controller, 1
instance = comp, \inst|nios2|D_bht_ptr[3]\, inst|nios2|D_bht_ptr[3], LT24_Controller, 1
instance = comp, \inst|nios2|E_bht_ptr[3]~feeder\, inst|nios2|E_bht_ptr[3]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|E_bht_ptr[3]\, inst|nios2|E_bht_ptr[3], LT24_Controller, 1
instance = comp, \inst|nios2|M_bht_ptr_unfiltered[3]~feeder\, inst|nios2|M_bht_ptr_unfiltered[3]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_bht_ptr_unfiltered[3]\, inst|nios2|M_bht_ptr_unfiltered[3], LT24_Controller, 1
instance = comp, \inst|nios2|M_br_cond_taken_history[4]\, inst|nios2|M_br_cond_taken_history[4], LT24_Controller, 1
instance = comp, \inst|nios2|D_br_taken_waddr_partial[4]\, inst|nios2|D_br_taken_waddr_partial[4], LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_tag_rd_addr_nxt[1]~6\, inst|nios2|F_ic_tag_rd_addr_nxt[1]~6, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_tag_rd_addr_nxt[1]~7\, inst|nios2|F_ic_tag_rd_addr_nxt[1]~7, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_tag_rd_addr_nxt[1]~8\, inst|nios2|F_ic_tag_rd_addr_nxt[1]~8, LT24_Controller, 1
instance = comp, \inst|nios2|F_bht_ptr_nxt[4]\, inst|nios2|F_bht_ptr_nxt[4], LT24_Controller, 1
instance = comp, \inst|nios2|F_bht_ptr[4]\, inst|nios2|F_bht_ptr[4], LT24_Controller, 1
instance = comp, \inst|nios2|D_bht_ptr[4]~feeder\, inst|nios2|D_bht_ptr[4]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|D_bht_ptr[4]\, inst|nios2|D_bht_ptr[4], LT24_Controller, 1
instance = comp, \inst|nios2|E_bht_ptr[4]~feeder\, inst|nios2|E_bht_ptr[4]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|E_bht_ptr[4]\, inst|nios2|E_bht_ptr[4], LT24_Controller, 1
instance = comp, \inst|nios2|M_bht_ptr_unfiltered[4]~feeder\, inst|nios2|M_bht_ptr_unfiltered[4]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_bht_ptr_unfiltered[4]\, inst|nios2|M_bht_ptr_unfiltered[4], LT24_Controller, 1
instance = comp, \inst|nios2|M_br_cond_taken_history[5]~feeder\, inst|nios2|M_br_cond_taken_history[5]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_br_cond_taken_history[5]\, inst|nios2|M_br_cond_taken_history[5], LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_tag_rd_addr_nxt[2]~10\, inst|nios2|F_ic_tag_rd_addr_nxt[2]~10, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_tag_rd_addr_nxt[2]~11\, inst|nios2|F_ic_tag_rd_addr_nxt[2]~11, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_tag_rd_addr_nxt[2]~12\, inst|nios2|F_ic_tag_rd_addr_nxt[2]~12, LT24_Controller, 1
instance = comp, \inst|nios2|F_bht_ptr_nxt[5]\, inst|nios2|F_bht_ptr_nxt[5], LT24_Controller, 1
instance = comp, \inst|nios2|F_bht_ptr[5]\, inst|nios2|F_bht_ptr[5], LT24_Controller, 1
instance = comp, \inst|nios2|D_bht_ptr[5]~feeder\, inst|nios2|D_bht_ptr[5]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|D_bht_ptr[5]\, inst|nios2|D_bht_ptr[5], LT24_Controller, 1
instance = comp, \inst|nios2|E_bht_ptr[5]~feeder\, inst|nios2|E_bht_ptr[5]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|E_bht_ptr[5]\, inst|nios2|E_bht_ptr[5], LT24_Controller, 1
instance = comp, \inst|nios2|M_bht_ptr_unfiltered[5]~feeder\, inst|nios2|M_bht_ptr_unfiltered[5]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_bht_ptr_unfiltered[5]\, inst|nios2|M_bht_ptr_unfiltered[5], LT24_Controller, 1
instance = comp, \inst|nios2|M_br_cond_taken_history[6]\, inst|nios2|M_br_cond_taken_history[6], LT24_Controller, 1
instance = comp, \inst|nios2|D_br_taken_waddr_partial[6]\, inst|nios2|D_br_taken_waddr_partial[6], LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_tag_rd_addr_nxt[3]~14\, inst|nios2|F_ic_tag_rd_addr_nxt[3]~14, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_tag_rd_addr_nxt[3]~15\, inst|nios2|F_ic_tag_rd_addr_nxt[3]~15, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_tag_rd_addr_nxt[3]~16\, inst|nios2|F_ic_tag_rd_addr_nxt[3]~16, LT24_Controller, 1
instance = comp, \inst|nios2|F_bht_ptr_nxt[6]\, inst|nios2|F_bht_ptr_nxt[6], LT24_Controller, 1
instance = comp, \inst|nios2|F_bht_ptr[6]\, inst|nios2|F_bht_ptr[6], LT24_Controller, 1
instance = comp, \inst|nios2|D_bht_ptr[6]~feeder\, inst|nios2|D_bht_ptr[6]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|D_bht_ptr[6]\, inst|nios2|D_bht_ptr[6], LT24_Controller, 1
instance = comp, \inst|nios2|E_bht_ptr[6]~feeder\, inst|nios2|E_bht_ptr[6]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|E_bht_ptr[6]\, inst|nios2|E_bht_ptr[6], LT24_Controller, 1
instance = comp, \inst|nios2|M_bht_ptr_unfiltered[6]~feeder\, inst|nios2|M_bht_ptr_unfiltered[6]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_bht_ptr_unfiltered[6]\, inst|nios2|M_bht_ptr_unfiltered[6], LT24_Controller, 1
instance = comp, \inst|nios2|D_br_taken_waddr_partial[7]\, inst|nios2|D_br_taken_waddr_partial[7], LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_tag_rd_addr_nxt[4]~18\, inst|nios2|F_ic_tag_rd_addr_nxt[4]~18, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_tag_rd_addr_nxt[4]~19\, inst|nios2|F_ic_tag_rd_addr_nxt[4]~19, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_tag_rd_addr_nxt[4]~20\, inst|nios2|F_ic_tag_rd_addr_nxt[4]~20, LT24_Controller, 1
instance = comp, \inst|nios2|M_br_cond_taken_history[7]~feeder\, inst|nios2|M_br_cond_taken_history[7]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_br_cond_taken_history[7]\, inst|nios2|M_br_cond_taken_history[7], LT24_Controller, 1
instance = comp, \inst|nios2|F_bht_ptr_nxt[7]\, inst|nios2|F_bht_ptr_nxt[7], LT24_Controller, 1
instance = comp, \inst|nios2|F_bht_ptr[7]\, inst|nios2|F_bht_ptr[7], LT24_Controller, 1
instance = comp, \inst|nios2|D_bht_ptr[7]~feeder\, inst|nios2|D_bht_ptr[7]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|D_bht_ptr[7]\, inst|nios2|D_bht_ptr[7], LT24_Controller, 1
instance = comp, \inst|nios2|E_bht_ptr[7]~feeder\, inst|nios2|E_bht_ptr[7]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|E_bht_ptr[7]\, inst|nios2|E_bht_ptr[7], LT24_Controller, 1
instance = comp, \inst|nios2|M_bht_ptr_unfiltered[7]~feeder\, inst|nios2|M_bht_ptr_unfiltered[7]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_bht_ptr_unfiltered[7]\, inst|nios2|M_bht_ptr_unfiltered[7], LT24_Controller, 1
instance = comp, \inst|nios2|M_bht_data[1]\, inst|nios2|M_bht_data[1], LT24_Controller, 1
instance = comp, \inst|nios2|LT24_System_nios2_bht|the_altsyncram|auto_generated|ram_block1a0\, inst|nios2|LT24_System_nios2_bht|the_altsyncram|auto_generated|ram_block1a0, LT24_Controller, 1
instance = comp, \inst|nios2|E_bht_data[0]~feeder\, inst|nios2|E_bht_data[0]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|E_bht_data[0]\, inst|nios2|E_bht_data[0], LT24_Controller, 1
instance = comp, \inst|nios2|M_bht_data[0]\, inst|nios2|M_bht_data[0], LT24_Controller, 1
instance = comp, \inst|nios2|M_bht_wr_data_unfiltered[1]~0\, inst|nios2|M_bht_wr_data_unfiltered[1]~0, LT24_Controller, 1
instance = comp, \inst|nios2|D_pc_plus_one[6]\, inst|nios2|D_pc_plus_one[6], LT24_Controller, 1
instance = comp, \inst|nios2|D_extra_pc[6]~18\, inst|nios2|D_extra_pc[6]~18, LT24_Controller, 1
instance = comp, \inst|nios2|E_extra_pc[6]\, inst|nios2|E_extra_pc[6], LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[8]~19\, inst|nios2|E_alu_result[8]~19, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[8]\, inst|nios2|E_alu_result[8], LT24_Controller, 1
instance = comp, \inst|nios2|M_alu_result[8]\, inst|nios2|M_alu_result[8], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_line_field[3]~2\, inst|nios2|d_address_line_field[3]~2, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_line[3]~feeder\, inst|nios2|A_dc_wb_line[3]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_line[3]\, inst|nios2|A_dc_wb_line[3], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_line_field[3]\, inst|nios2|d_address_line_field[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_data[44]\, inst|mm_interconnect_0|cmd_mux|src_data[44], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|address[6]\, inst|nios2|the_LT24_System_nios2_nios2_oci|address[6], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_avalon_reg|Equal0~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_avalon_reg|Equal0~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_avalon_reg|Equal0~1\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_avalon_reg|Equal0~1, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_avalon_reg|Equal1~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_avalon_reg|Equal1~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[29]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_avalon_reg|oci_ienable[29], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~7\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~7, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[7]\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[7]\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7]\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7]~feeder\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7]\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[7]\, inst|mm_interconnect_0|rsp_mux|src_data[7], LT24_Controller, 1
instance = comp, \inst|nios2|i_readdata_d1[7]\, inst|nios2|i_readdata_d1[7], LT24_Controller, 1
instance = comp, \inst|nios2|F_iw[6]~33\, inst|nios2|F_iw[6]~33, LT24_Controller, 1
instance = comp, \inst|nios2|D_iw[6]\, inst|nios2|D_iw[6], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[0]~12\, inst|nios2|D_src2[0]~12, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[0]~13\, inst|nios2|D_src2[0]~13, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2[0]\, inst|nios2|E_src2[0], LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|_~10\, inst|nios2|Add17|auto_generated|_~10, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[0]~26\, inst|nios2|E_alu_result[0]~26, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[0]\, inst|nios2|E_alu_result[0], LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[0]~32\, inst|nios2|D_src1_reg[0]~32, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[0]~33\, inst|nios2|D_src1_reg[0]~33, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[0]~34\, inst|nios2|D_src1_reg[0]~34, LT24_Controller, 1
instance = comp, \inst|nios2|E_src1[0]\, inst|nios2|E_src1[0], LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[0]~feeder\, inst|nios2|M_src1[0]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[0]\, inst|nios2|M_src1[0], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1_nxt[0]~0\, inst|nios2|A_mul_src1_nxt[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1[0]~_Duplicate_1\, inst|nios2|A_mul_src1[0]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|nios2|M_src1[16]\, inst|nios2|M_src1[16], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_src1_nxt[16]~16\, inst|nios2|A_mul_src1_nxt[16]~16, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_partial_prod[19]\, inst|nios2|A_mul_partial_prod[19], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_result[19]\, inst|nios2|A_mul_result[19], LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[3]~4\, inst|nios2|A_slow_ld_byte2_data_aligned_nxt[3]~4, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[19]\, inst|nios2|A_slow_inst_result[19], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[19]~90\, inst|nios2|A_wr_data_unfiltered[19]~90, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_lut2[3]~4\, inst|nios2|M_rot_lut2[3]~4, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[19]~55\, inst|nios2|M_rot[19]~55, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[19]~19\, inst|nios2|A_shift_rot_result[19]~19, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[19]\, inst|nios2|A_shift_rot_result[19], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[19]~91\, inst|nios2|A_wr_data_unfiltered[19]~91, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[19]~92\, inst|nios2|A_wr_data_unfiltered[19]~92, LT24_Controller, 1
instance = comp, \inst|nios2|W_wr_data[19]\, inst|nios2|W_wr_data[19], LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[19]~72\, inst|nios2|D_src1_reg[19]~72, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[19]~73\, inst|nios2|D_src1_reg[19]~73, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[19]~74\, inst|nios2|D_src1_reg[19]~74, LT24_Controller, 1
instance = comp, \inst|nios2|E_src1[19]\, inst|nios2|E_src1[19], LT24_Controller, 1
instance = comp, \inst|nios2|D_pc[17]\, inst|nios2|D_pc[17], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~18\, inst|nios2|F_pc_nxt~18, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~19\, inst|nios2|F_pc_nxt~19, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~20\, inst|nios2|F_pc_nxt~20, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr_nxt[17]~16\, inst|nios2|M_pipe_flush_waddr_nxt[17]~16, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[17]~17\, inst|nios2|M_pipe_flush_waddr[17]~17, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[17]~feeder\, inst|nios2|E_pc[17]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[17]\, inst|nios2|E_pc[17], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[17]\, inst|nios2|M_pipe_flush_waddr[17], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc[17]\, inst|nios2|F_pc[17], LT24_Controller, 1
instance = comp, \inst|nios2|D_pc_plus_one[17]\, inst|nios2|D_pc_plus_one[17], LT24_Controller, 1
instance = comp, \inst|nios2|D_extra_pc[17]~7\, inst|nios2|D_extra_pc[17]~7, LT24_Controller, 1
instance = comp, \inst|nios2|E_extra_pc[17]\, inst|nios2|E_extra_pc[17], LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[19]~8\, inst|nios2|E_alu_result[19]~8, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[19]\, inst|nios2|E_alu_result[19], LT24_Controller, 1
instance = comp, \inst|nios2|M_alu_result[19]\, inst|nios2|M_alu_result[19], LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_baddr[19]\, inst|nios2|A_mem_baddr[19], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_tag_field[8]~7\, inst|nios2|d_address_tag_field[8]~7, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_actual_tag[8]~feeder\, inst|nios2|A_dc_actual_tag[8]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_actual_tag[8]\, inst|nios2|A_dc_actual_tag[8], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_tag[8]~feeder\, inst|nios2|A_dc_wb_tag[8]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_tag[8]\, inst|nios2|A_dc_wb_tag[8], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_tag_field[8]\, inst|nios2|d_address_tag_field[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[55]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[55]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[55]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[55], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55], LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_tag[7]\, inst|nios2|ic_fill_tag[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55]\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55]\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[55]~10\, inst|mm_interconnect_0|cmd_mux_001|src_data[55]~10, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[2]~24\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[2]~24, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[28]~23\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[28]~23, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[2]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[2], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[3]~26\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[3]~26, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[3]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[3], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[4]~28\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[4]~28, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[4]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[4], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[5]~30\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[5]~30, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[5]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[5], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[5]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[5], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[6]~32\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[6]~32, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[6]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[6], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[7]~34\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[7]~34, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[7]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[7], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[8]~36\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[8]~36, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[8]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[8], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[9]~38\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[9]~38, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[9]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[9], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[10]~40\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[10]~40, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[10]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[10], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[11]~42\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[11]~42, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[11]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[11], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[12]~44\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[12]~44, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[12]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[12], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[13]~46\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[13]~46, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[13]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[13], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[14]~48\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[14]~48, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[14]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[14], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[15]~50\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[15]~50, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[15]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[15], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[16]~52\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[16]~52, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[16]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[16], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[17]~54\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[17]~54, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[17]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[17], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[18]~56\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[18]~56, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[18]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[18], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[19]~58\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[19]~58, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[19]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[19], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[55]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[55]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[55]\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[55], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[55]\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[55], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[55]\, inst|mm_interconnect_0|cmd_mux_001|src_data[55], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[14]~0\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[14]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[19]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[19], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[37]~14\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[37]~14, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|wr_address~0\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|wr_address~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|wr_address\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|wr_address, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[42]~3\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[42]~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent|m0_write~0\, inst|mm_interconnect_0|sdram_controller_s1_agent|m0_write~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent|m0_write~1\, inst|mm_interconnect_0|sdram_controller_s1_agent|m0_write~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[42]~2\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[42]~2, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[36]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[36], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[36]~feeder\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[36]~feeder, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[42]~3\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[42]~3, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[42]~2\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[42]~2, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[36]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[36], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[36]~10\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[36]~10, LT24_Controller, 1
instance = comp, \inst|sdram_controller|pending~10\, inst|sdram_controller|pending~10, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector33~7\, inst|sdram_controller|Selector33~7, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector33~2\, inst|sdram_controller|Selector33~2, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[42]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[42], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[42]~feeder\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[42]~feeder, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[42]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[42], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[42]~1\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[42]~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_rnw\, inst|sdram_controller|active_rnw, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector35~0\, inst|sdram_controller|Selector35~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_next~19\, inst|sdram_controller|m_next~19, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_next~20\, inst|sdram_controller|m_next~20, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector34~1\, inst|sdram_controller|Selector34~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector34~2\, inst|sdram_controller|Selector34~2, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_next.000010000\, inst|sdram_controller|m_next.000010000, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector27~0\, inst|sdram_controller|Selector27~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector27~1\, inst|sdram_controller|Selector27~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector28~0\, inst|sdram_controller|Selector28~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector27~5\, inst|sdram_controller|Selector27~5, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector27~4\, inst|sdram_controller|Selector27~4, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector27~3\, inst|sdram_controller|Selector27~3, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector27~6\, inst|sdram_controller|Selector27~6, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_state.000010000\, inst|sdram_controller|m_state.000010000, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector34~0\, inst|sdram_controller|Selector34~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_next.000001000\, inst|sdram_controller|m_next.000001000, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector27~2\, inst|sdram_controller|Selector27~2, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_state.000001000\, inst|sdram_controller|m_state.000001000, LT24_Controller, 1
instance = comp, \inst|sdram_controller|WideOr9~0\, inst|sdram_controller|WideOr9~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector32~0\, inst|sdram_controller|Selector32~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector32~1\, inst|sdram_controller|Selector32~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_state.100000000\, inst|sdram_controller|m_state.100000000, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_rnw~5\, inst|sdram_controller|active_rnw~5, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_rnw~2\, inst|sdram_controller|active_rnw~2, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_rnw~3\, inst|sdram_controller|active_rnw~3, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_rnw~4\, inst|sdram_controller|active_rnw~4, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_addr[18]\, inst|sdram_controller|active_addr[18], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[54]\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[54], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[54]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[54]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[54]\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[54], LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_tag[6]\, inst|nios2|ic_fill_tag[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54]\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54]\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[54]~11\, inst|mm_interconnect_0|cmd_mux_001|src_data[54]~11, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[54]\, inst|mm_interconnect_0|cmd_mux_001|src_data[54], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[18]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[18], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[36]~15\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[36]~15, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[35]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[35], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[35]~feeder\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[35]~feeder, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[35]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[35], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[35]~11\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[35]~11, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_addr[17]\, inst|sdram_controller|active_addr[17], LT24_Controller, 1
instance = comp, \inst|sdram_controller|pending~6\, inst|sdram_controller|pending~6, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_tag[9]~feeder\, inst|nios2|ic_fill_tag[9]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_tag[9]\, inst|nios2|ic_fill_tag[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[57]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[57]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[57]\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[57], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57]\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[57]~12\, inst|mm_interconnect_0|cmd_mux_001|src_data[57]~12, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[20]~60\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[20]~60, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[20]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[20], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[21]~62\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[21]~62, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[21]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[21], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[57]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[57]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[57]\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[57], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[57]\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[57], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[57]\, inst|mm_interconnect_0|cmd_mux_001|src_data[57], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[21]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[21], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[39]~16\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[39]~16, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[38]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[38], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[38]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[38], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[38]~12\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[38]~12, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_addr[20]\, inst|sdram_controller|active_addr[20], LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_tag[8]\, inst|nios2|ic_fill_tag[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[56]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[56]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[56]\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[56], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56]\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[56]~13\, inst|mm_interconnect_0|cmd_mux_001|src_data[56]~13, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[56]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[56]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[56]\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[56], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[56]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[56]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[56]\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[56], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[56]\, inst|mm_interconnect_0|cmd_mux_001|src_data[56], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[20]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[20], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[38]~17\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[38]~17, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[37]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[37], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[37]~feeder\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[37]~feeder, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[37]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[37], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[37]~13\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[37]~13, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_addr[19]\, inst|sdram_controller|active_addr[19], LT24_Controller, 1
instance = comp, \inst|sdram_controller|pending~7\, inst|sdram_controller|pending~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[52]\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[52], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[52]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[52]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[52]\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[52], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[52]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[52]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[52]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[52], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52], LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_tag[4]\, inst|nios2|ic_fill_tag[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[52]\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[52], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52]\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[52]~9\, inst|mm_interconnect_0|cmd_mux_001|src_data[52]~9, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[52]\, inst|mm_interconnect_0|cmd_mux_001|src_data[52], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[16]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[16], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[34]~13\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[34]~13, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[33]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[33], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[33]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[33], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[33]~9\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[33]~9, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_addr[15]\, inst|sdram_controller|active_addr[15], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53], LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_tag[5]~feeder\, inst|nios2|ic_fill_tag[5]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_tag[5]\, inst|nios2|ic_fill_tag[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[53]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[53]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[53]\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[53], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53]\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[53]~8\, inst|mm_interconnect_0|cmd_mux_001|src_data[53]~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[53]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[53]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[53]\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[53], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[53]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[53]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[53]\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[53], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[53]\, inst|mm_interconnect_0|cmd_mux_001|src_data[53], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[17]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[17], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[35]~12\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[35]~12, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[34]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[34], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[34]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[34], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[34]~8\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[34]~8, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_addr[16]\, inst|sdram_controller|active_addr[16], LT24_Controller, 1
instance = comp, \inst|sdram_controller|pending~5\, inst|sdram_controller|pending~5, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[22]~64\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[22]~64, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[22]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[22], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~66\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]~66, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[23], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[59]\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[59], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[59]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[59]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[59]\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[59], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59], LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_tag[11]\, inst|nios2|ic_fill_tag[11], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59]\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[59]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[59]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[59]\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[59], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[59]~14\, inst|mm_interconnect_0|cmd_mux_001|src_data[59]~14, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[59]\, inst|mm_interconnect_0|cmd_mux_001|src_data[59], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[23]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[23], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[41]~18\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[41]~18, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[40]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[40], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[40]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[40], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[40]~14\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[40]~14, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58], LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_tag[10]\, inst|nios2|ic_fill_tag[10], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[58]\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[58], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[58]\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[58], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[58]~15\, inst|mm_interconnect_0|cmd_mux_001|src_data[58]~15, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[58]\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[58], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[58]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[58]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[58]\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[58], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[58]\, inst|mm_interconnect_0|cmd_mux_001|src_data[58], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[22]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[22], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[40]~19\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[40]~19, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[39]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[39], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[39]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[39], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[39]~15\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[39]~15, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_addr[21]\, inst|sdram_controller|active_addr[21], LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_addr[22]\, inst|sdram_controller|active_addr[22], LT24_Controller, 1
instance = comp, \inst|sdram_controller|pending~8\, inst|sdram_controller|pending~8, LT24_Controller, 1
instance = comp, \inst|sdram_controller|pending~9\, inst|sdram_controller|pending~9, LT24_Controller, 1
instance = comp, \inst|sdram_controller|pending\, inst|sdram_controller|pending, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_address~0\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_address~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_address\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_address, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[24]~68\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[24]~68, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[24]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[24], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[60]\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[60], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[60]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[60]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[60]\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[60], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[60]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[60]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[60]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[60], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60], LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_tag[12]\, inst|nios2|ic_fill_tag[12], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[60]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[60]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[60]\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[60], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60]\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[60]~3\, inst|mm_interconnect_0|cmd_mux_001|src_data[60]~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[60]\, inst|mm_interconnect_0|cmd_mux_001|src_data[60], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[24]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[24], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[42]~7\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[42]~7, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[41]~feeder\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[41]~feeder, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[41]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[41], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[41]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[41], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[41]~3\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[41]~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[47]\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[47], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47]\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[47]~2\, inst|mm_interconnect_0|cmd_mux_001|src_data[47]~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[47]\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[47], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[47]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[47]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[47]\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[47], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[47]\, inst|mm_interconnect_0|cmd_mux_001|src_data[47], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[11]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[11], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[29]~6\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[29]~6, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[28]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[28], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[28]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[28], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[28]~2\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[28]~2, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_addr[10]\, inst|sdram_controller|active_addr[10], LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_addr[23]\, inst|sdram_controller|active_addr[23], LT24_Controller, 1
instance = comp, \inst|sdram_controller|pending~1\, inst|sdram_controller|pending~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[51]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[51]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[51]\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[51], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[51]\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[51], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51], LT24_Controller, 1
instance = comp, \inst|nios2|D_pc[13]\, inst|nios2|D_pc[13], LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_tag[3]\, inst|nios2|ic_fill_tag[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[51]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[51]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[51]\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[51], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51]\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[51]~6\, inst|mm_interconnect_0|cmd_mux_001|src_data[51]~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[51]\, inst|mm_interconnect_0|cmd_mux_001|src_data[51], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[15]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[15], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[33]~10\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[33]~10, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[32]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[32], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[32]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[32], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[32]~6\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[32]~6, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_addr[14]\, inst|sdram_controller|active_addr[14], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50], LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_tag[2]\, inst|nios2|ic_fill_tag[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[50]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[50]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[50]\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[50], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50]\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[50]~7\, inst|mm_interconnect_0|cmd_mux_001|src_data[50]~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[50]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[50]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[50]\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[50], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[50]\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[50], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[50]\, inst|mm_interconnect_0|cmd_mux_001|src_data[50], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[14]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[14], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[32]~11\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[32]~11, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[31]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[31], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[31]~feeder\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[31]~feeder, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[31]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[31], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[31]~7\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[31]~7, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_addr[13]\, inst|sdram_controller|active_addr[13], LT24_Controller, 1
instance = comp, \inst|sdram_controller|pending~3\, inst|sdram_controller|pending~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46]\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46]\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[46]~1\, inst|mm_interconnect_0|cmd_mux_001|src_data[46]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[46]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[46]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[46]\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[46], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[46]\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[46], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[46]\, inst|mm_interconnect_0|cmd_mux_001|src_data[46], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[10]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[10], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[28]~5\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[28]~5, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[27]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[27], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[27]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[27], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[27]~0\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[27]~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_addr[9]\, inst|sdram_controller|active_addr[9], LT24_Controller, 1
instance = comp, \inst|sdram_controller|pending~0\, inst|sdram_controller|pending~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[48]\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[48], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48]\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[48]~5\, inst|mm_interconnect_0|cmd_mux_001|src_data[48]~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[48]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[48]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[48]\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[48], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[48]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[48]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[48]\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[48], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[48]\, inst|mm_interconnect_0|cmd_mux_001|src_data[48], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[12]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[12], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[30]~9\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[30]~9, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[29]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[29], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[29]~feeder\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[29]~feeder, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[29]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[29], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[29]~5\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[29]~5, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_tag[1]\, inst|nios2|ic_fill_tag[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49]\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49]\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[49]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[49], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[49]~4\, inst|mm_interconnect_0|cmd_mux_001|src_data[49]~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[49]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[49]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[49]\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[49], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[49]\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[49], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[49]\, inst|mm_interconnect_0|cmd_mux_001|src_data[49], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[13]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[13], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[31]~8\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[31]~8, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[30]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[30], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[30]~feeder\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[30]~feeder, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[30]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[30], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[30]~4\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[30]~4, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_addr[12]\, inst|sdram_controller|active_addr[12], LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_addr[11]\, inst|sdram_controller|active_addr[11], LT24_Controller, 1
instance = comp, \inst|sdram_controller|pending~2\, inst|sdram_controller|pending~2, LT24_Controller, 1
instance = comp, \inst|sdram_controller|pending~4\, inst|sdram_controller|pending~4, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector29~0\, inst|sdram_controller|Selector29~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector29~1\, inst|sdram_controller|Selector29~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_state.000100000\, inst|sdram_controller|m_state.000100000, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector30~3\, inst|sdram_controller|Selector30~3, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_state.001000000\, inst|sdram_controller|m_state.001000000, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector37~0\, inst|sdram_controller|Selector37~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector37~1\, inst|sdram_controller|Selector37~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector37~2\, inst|sdram_controller|Selector37~2, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector26~0\, inst|sdram_controller|Selector26~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector26~1\, inst|sdram_controller|Selector26~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector26~2\, inst|sdram_controller|Selector26~2, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_state.000000100\, inst|sdram_controller|m_state.000000100, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector92~0\, inst|sdram_controller|Selector92~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector39~2\, inst|sdram_controller|Selector39~2, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector39~3\, inst|sdram_controller|Selector39~3, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector39~4\, inst|sdram_controller|Selector39~4, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector39~0\, inst|sdram_controller|Selector39~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector39~1\, inst|sdram_controller|Selector39~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector39~5\, inst|sdram_controller|Selector39~5, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_count[0]\, inst|sdram_controller|m_count[0], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector37~3\, inst|sdram_controller|Selector37~3, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector37~4\, inst|sdram_controller|Selector37~4, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_count[2]\, inst|sdram_controller|m_count[2], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector31~0\, inst|sdram_controller|Selector31~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector33~3\, inst|sdram_controller|Selector33~3, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector33~4\, inst|sdram_controller|Selector33~4, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector33~5\, inst|sdram_controller|Selector33~5, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector33~6\, inst|sdram_controller|Selector33~6, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_next.000000001\, inst|sdram_controller|m_next.000000001, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector24~0\, inst|sdram_controller|Selector24~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector24~1\, inst|sdram_controller|Selector24~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_state.000000001\, inst|sdram_controller|m_state.000000001, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector23~0\, inst|sdram_controller|Selector23~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|ack_refresh_request\, inst|sdram_controller|ack_refresh_request, LT24_Controller, 1
instance = comp, \inst|sdram_controller|refresh_request~0\, inst|sdram_controller|refresh_request~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|refresh_request\, inst|sdram_controller|refresh_request, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector38~0\, inst|sdram_controller|Selector38~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector38~1\, inst|sdram_controller|Selector38~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_next~21\, inst|sdram_controller|m_next~21, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector38~3\, inst|sdram_controller|Selector38~3, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_count~0\, inst|sdram_controller|m_count~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector38~2\, inst|sdram_controller|Selector38~2, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector38~4\, inst|sdram_controller|Selector38~4, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_count[1]\, inst|sdram_controller|m_count[1], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector36~0\, inst|sdram_controller|Selector36~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector36~1\, inst|sdram_controller|Selector36~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_next.010000000\, inst|sdram_controller|m_next.010000000, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector31~1\, inst|sdram_controller|Selector31~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_state.010000000\, inst|sdram_controller|m_state.010000000, LT24_Controller, 1
instance = comp, \inst|sdram_controller|WideOr8~0\, inst|sdram_controller|WideOr8~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector20~0\, inst|sdram_controller|Selector20~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_cmd[2]~_Duplicate_1\, inst|sdram_controller|m_cmd[2]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|always5~0\, inst|sdram_controller|always5~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector2~0\, inst|sdram_controller|Selector2~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|i_cmd[1]\, inst|sdram_controller|i_cmd[1], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector21~0\, inst|sdram_controller|Selector21~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector21~1\, inst|sdram_controller|Selector21~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_cmd[1]~_Duplicate_1\, inst|sdram_controller|m_cmd[1]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector3~0\, inst|sdram_controller|Selector3~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|i_cmd[0]\, inst|sdram_controller|i_cmd[0], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector22~0\, inst|sdram_controller|Selector22~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector22~1\, inst|sdram_controller|Selector22~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_cmd[0]~_Duplicate_1\, inst|sdram_controller|m_cmd[0]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Equal4~0\, inst|sdram_controller|Equal4~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|rd_valid[0]\, inst|sdram_controller|rd_valid[0], LT24_Controller, 1
instance = comp, \inst|sdram_controller|rd_valid[1]~feeder\, inst|sdram_controller|rd_valid[1]~feeder, LT24_Controller, 1
instance = comp, \inst|sdram_controller|rd_valid[1]\, inst|sdram_controller|rd_valid[1], LT24_Controller, 1
instance = comp, \inst|sdram_controller|za_valid\, inst|sdram_controller|za_valid, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|next_full~0\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|next_full~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|next_full~1\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|next_full~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|next_full~2\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|next_full~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|full\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|full, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|write\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|write, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_valid~0\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_valid~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|Equal0~0\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|Equal0~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_valid~1\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_valid~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|next_empty~0\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|next_empty~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|empty\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|empty, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_valid~2\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_valid~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_valid\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_valid, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_valid\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_valid, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|read~0\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|read~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|ShiftLeft2~3\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|ShiftLeft2~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17]\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17]~feeder\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17]\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[17]\, inst|mm_interconnect_0|rsp_mux|src_data[17], LT24_Controller, 1
instance = comp, \inst|nios2|i_readdata_d1[17]\, inst|nios2|i_readdata_d1[17], LT24_Controller, 1
instance = comp, \inst|nios2|F_iw[17]~39\, inst|nios2|F_iw[17]~39, LT24_Controller, 1
instance = comp, \inst|nios2|D_iw[17]\, inst|nios2|D_iw[17], LT24_Controller, 1
instance = comp, \inst|nios2|D_dst_regnum[0]~6\, inst|nios2|D_dst_regnum[0]~6, LT24_Controller, 1
instance = comp, \inst|nios2|Equal298~0\, inst|nios2|Equal298~0, LT24_Controller, 1
instance = comp, \inst|nios2|D_wr_dst_reg~0\, inst|nios2|D_wr_dst_reg~0, LT24_Controller, 1
instance = comp, \inst|nios2|D_regnum_b_cmp_F~1\, inst|nios2|D_regnum_b_cmp_F~1, LT24_Controller, 1
instance = comp, \inst|nios2|D_regnum_b_cmp_F~0\, inst|nios2|D_regnum_b_cmp_F~0, LT24_Controller, 1
instance = comp, \inst|nios2|D_regnum_b_cmp_F~2\, inst|nios2|D_regnum_b_cmp_F~2, LT24_Controller, 1
instance = comp, \inst|nios2|D_regnum_b_cmp_F~3\, inst|nios2|D_regnum_b_cmp_F~3, LT24_Controller, 1
instance = comp, \inst|nios2|E_regnum_b_cmp_D\, inst|nios2|E_regnum_b_cmp_D, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[0]~103\, inst|nios2|D_src2_reg[0]~103, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[10]~9\, inst|nios2|D_src2_reg[10]~9, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[10]~10\, inst|nios2|D_src2_reg[10]~10, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[10]~11\, inst|nios2|D_src2_reg[10]~11, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[10]~2\, inst|nios2|D_src2[10]~2, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2[10]\, inst|nios2|E_src2[10], LT24_Controller, 1
instance = comp, \inst|nios2|Add17|auto_generated|_~0\, inst|nios2|Add17|auto_generated|_~0, LT24_Controller, 1
instance = comp, \inst|nios2|D_pc_plus_one[8]\, inst|nios2|D_pc_plus_one[8], LT24_Controller, 1
instance = comp, \inst|nios2|D_br_taken_waddr_partial[8]\, inst|nios2|D_br_taken_waddr_partial[8], LT24_Controller, 1
instance = comp, \inst|nios2|D_extra_pc[8]~16\, inst|nios2|D_extra_pc[8]~16, LT24_Controller, 1
instance = comp, \inst|nios2|E_extra_pc[8]\, inst|nios2|E_extra_pc[8], LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[10]~17\, inst|nios2|E_alu_result[10]~17, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[10]\, inst|nios2|E_alu_result[10], LT24_Controller, 1
instance = comp, \inst|nios2|M_alu_result[10]\, inst|nios2|M_alu_result[10], LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_baddr[10]\, inst|nios2|A_mem_baddr[10], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_line_field[5]~0\, inst|nios2|d_address_line_field[5]~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_line[5]~feeder\, inst|nios2|A_dc_wb_line[5]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_line[5]\, inst|nios2|A_dc_wb_line[5], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_line_field[5]\, inst|nios2|d_address_line_field[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_data[46]\, inst|mm_interconnect_0|cmd_mux|src_data[46], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|address[8]\, inst|nios2|the_LT24_System_nios2_nios2_oci|address[8], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~19\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~19, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[4]\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[4]\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4]\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4]\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[4]\, inst|mm_interconnect_0|rsp_mux|src_data[4], LT24_Controller, 1
instance = comp, \inst|nios2|i_readdata_d1[4]\, inst|nios2|i_readdata_d1[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5]\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5]~feeder\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5]\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~15\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata~15, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[5]\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[5]\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[5]\, inst|mm_interconnect_0|rsp_mux|src_data[5], LT24_Controller, 1
instance = comp, \inst|nios2|i_readdata_d1[5]\, inst|nios2|i_readdata_d1[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11]\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11]~feeder\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11]\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[11]\, inst|mm_interconnect_0|rsp_mux|src_data[11], LT24_Controller, 1
instance = comp, \inst|nios2|i_readdata_d1[11]\, inst|nios2|i_readdata_d1[11], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[12]\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[12], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[12]~feeder\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[12]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[12]\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[12], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[12]\, inst|mm_interconnect_0|rsp_mux|src_data[12], LT24_Controller, 1
instance = comp, \inst|nios2|i_readdata_d1[12]\, inst|nios2|i_readdata_d1[12], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13]\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[13]~feeder\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[13]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[13]\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[13], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[13]\, inst|mm_interconnect_0|rsp_mux|src_data[13], LT24_Controller, 1
instance = comp, \inst|nios2|i_readdata_d1[13]\, inst|nios2|i_readdata_d1[13], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[14]\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[14], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[14]\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[14], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[14]\, inst|mm_interconnect_0|rsp_mux|src_data[14], LT24_Controller, 1
instance = comp, \inst|nios2|i_readdata_d1[14]\, inst|nios2|i_readdata_d1[14], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15]\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[15]\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[15], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[15]\, inst|mm_interconnect_0|rsp_mux|src_data[15], LT24_Controller, 1
instance = comp, \inst|nios2|i_readdata_d1[15]\, inst|nios2|i_readdata_d1[15], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27]\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27]~feeder\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27]\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[27]\, inst|mm_interconnect_0|rsp_mux|src_data[27], LT24_Controller, 1
instance = comp, \inst|nios2|i_readdata_d1[27]\, inst|nios2|i_readdata_d1[27], LT24_Controller, 1
instance = comp, \inst|nios2|LT24_System_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3\, inst|nios2|LT24_System_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a3, LT24_Controller, 1
instance = comp, \inst|nios2|F_iw[11]~20\, inst|nios2|F_iw[11]~20, LT24_Controller, 1
instance = comp, \inst|nios2|D_iw[11]\, inst|nios2|D_iw[11], LT24_Controller, 1
instance = comp, \inst|nios2|Equal154~3\, inst|nios2|Equal154~3, LT24_Controller, 1
instance = comp, \inst|nios2|F_kill~0\, inst|nios2|F_kill~0, LT24_Controller, 1
instance = comp, \inst|nios2|F_kill~1\, inst|nios2|F_kill~1, LT24_Controller, 1
instance = comp, \inst|nios2|F_kill~2\, inst|nios2|F_kill~2, LT24_Controller, 1
instance = comp, \inst|nios2|F_kill~3\, inst|nios2|F_kill~3, LT24_Controller, 1
instance = comp, \inst|nios2|F_kill~4\, inst|nios2|F_kill~4, LT24_Controller, 1
instance = comp, \inst|nios2|F_kill~5\, inst|nios2|F_kill~5, LT24_Controller, 1
instance = comp, \inst|nios2|D_kill\, inst|nios2|D_kill, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_tag_rd_addr_nxt[5]~1\, inst|nios2|F_ic_tag_rd_addr_nxt[5]~1, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_tag_rd_addr_nxt[6]~26\, inst|nios2|F_ic_tag_rd_addr_nxt[6]~26, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_tag_rd_addr_nxt[6]~27\, inst|nios2|F_ic_tag_rd_addr_nxt[6]~27, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_tag_rd_addr_nxt[6]~28\, inst|nios2|F_ic_tag_rd_addr_nxt[6]~28, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr_nxt[9]~9\, inst|nios2|M_pipe_flush_waddr_nxt[9]~9, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[9]~9\, inst|nios2|M_pipe_flush_waddr[9]~9, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[9]~feeder\, inst|nios2|E_pc[9]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[9]\, inst|nios2|E_pc[9], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[9]\, inst|nios2|M_pipe_flush_waddr[9], LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_tag_rd_addr_nxt[6]~29\, inst|nios2|F_ic_tag_rd_addr_nxt[6]~29, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc[9]\, inst|nios2|F_pc[9], LT24_Controller, 1
instance = comp, \inst|nios2|D_pc[9]\, inst|nios2|D_pc[9], LT24_Controller, 1
instance = comp, \inst|nios2|ic_tag_wraddress_nxt~0\, inst|nios2|ic_tag_wraddress_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_line[6]\, inst|nios2|ic_fill_line[6], LT24_Controller, 1
instance = comp, \inst|nios2|Equal291~0\, inst|nios2|Equal291~0, LT24_Controller, 1
instance = comp, \inst|nios2|E_regnum_a_cmp_F~1\, inst|nios2|E_regnum_a_cmp_F~1, LT24_Controller, 1
instance = comp, \inst|nios2|E_regnum_a_cmp_F~0\, inst|nios2|E_regnum_a_cmp_F~0, LT24_Controller, 1
instance = comp, \inst|nios2|E_regnum_a_cmp_F\, inst|nios2|E_regnum_a_cmp_F, LT24_Controller, 1
instance = comp, \inst|nios2|M_regnum_a_cmp_D~feeder\, inst|nios2|M_regnum_a_cmp_D~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_regnum_a_cmp_D\, inst|nios2|M_regnum_a_cmp_D, LT24_Controller, 1
instance = comp, \inst|nios2|A_regnum_a_cmp_F~1\, inst|nios2|A_regnum_a_cmp_F~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_regnum_a_cmp_F~2\, inst|nios2|A_regnum_a_cmp_F~2, LT24_Controller, 1
instance = comp, \inst|nios2|A_regnum_a_cmp_F~0\, inst|nios2|A_regnum_a_cmp_F~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_regnum_a_cmp_F~3\, inst|nios2|A_regnum_a_cmp_F~3, LT24_Controller, 1
instance = comp, \inst|nios2|W_regnum_a_cmp_D\, inst|nios2|W_regnum_a_cmp_D, LT24_Controller, 1
instance = comp, \inst|nios2|E_src1[19]~1\, inst|nios2|E_src1[19]~1, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[1]~29\, inst|nios2|D_src1_reg[1]~29, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[1]~30\, inst|nios2|D_src1_reg[1]~30, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[1]~31\, inst|nios2|D_src1_reg[1]~31, LT24_Controller, 1
instance = comp, \inst|nios2|E_src1[1]\, inst|nios2|E_src1[1], LT24_Controller, 1
instance = comp, \inst|nios2|E_logic_result[1]~26\, inst|nios2|E_logic_result[1]~26, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[1]\, inst|nios2|E_alu_result[1], LT24_Controller, 1
instance = comp, \inst|nios2|M_alu_result[1]\, inst|nios2|M_alu_result[1], LT24_Controller, 1
instance = comp, \inst|nios2|M_data_ram_ld_align_sign_bit_16_hi~0\, inst|nios2|M_data_ram_ld_align_sign_bit_16_hi~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_data_ram_ld_align_sign_bit_16_hi\, inst|nios2|M_data_ram_ld_align_sign_bit_16_hi, LT24_Controller, 1
instance = comp, \inst|nios2|M_data_ram_ld_align_sign_bit~0\, inst|nios2|M_data_ram_ld_align_sign_bit~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_data_ram_ld_align_sign_bit~1\, inst|nios2|M_data_ram_ld_align_sign_bit~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_data_ram_ld_align_sign_bit\, inst|nios2|A_data_ram_ld_align_sign_bit, LT24_Controller, 1
instance = comp, \inst|nios2|A_data_ram_ld_align_fill_bit\, inst|nios2|A_data_ram_ld_align_fill_bit, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[10]~5\, inst|nios2|M_rot[10]~5, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_lut1[2]~0\, inst|nios2|M_rot_lut1[2]~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[10]~10\, inst|nios2|A_shift_rot_result[10]~10, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[10]\, inst|nios2|A_shift_rot_result[10], LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[10]\, inst|nios2|A_slow_inst_result[10], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[10]~23\, inst|nios2|A_wr_data_unfiltered[10]~23, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[10]~24\, inst|nios2|A_wr_data_unfiltered[10]~24, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[10]~25\, inst|nios2|A_wr_data_unfiltered[10]~25, LT24_Controller, 1
instance = comp, \inst|nios2|W_wr_data[10]\, inst|nios2|W_wr_data[10], LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[10]~0\, inst|nios2|D_src1_reg[10]~0, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[10]~1\, inst|nios2|D_src1_reg[10]~1, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[10]~4\, inst|nios2|D_src1_reg[10]~4, LT24_Controller, 1
instance = comp, \inst|nios2|E_src1[10]\, inst|nios2|E_src1[10], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr_nxt[8]~8\, inst|nios2|M_pipe_flush_waddr_nxt[8]~8, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[8]~8\, inst|nios2|M_pipe_flush_waddr[8]~8, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[8]~feeder\, inst|nios2|E_pc[8]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[8]\, inst|nios2|E_pc[8], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[8]\, inst|nios2|M_pipe_flush_waddr[8], LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_tag_rd_addr_nxt[5]~22\, inst|nios2|F_ic_tag_rd_addr_nxt[5]~22, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_tag_rd_addr_nxt[5]~23\, inst|nios2|F_ic_tag_rd_addr_nxt[5]~23, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_tag_rd_addr_nxt[5]~24\, inst|nios2|F_ic_tag_rd_addr_nxt[5]~24, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_tag_rd_addr_nxt[5]~25\, inst|nios2|F_ic_tag_rd_addr_nxt[5]~25, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc[8]\, inst|nios2|F_pc[8], LT24_Controller, 1
instance = comp, \inst|nios2|D_pc[8]\, inst|nios2|D_pc[8], LT24_Controller, 1
instance = comp, \inst|nios2|ic_tag_wraddress[5]~4\, inst|nios2|ic_tag_wraddress[5]~4, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_line[5]\, inst|nios2|ic_fill_line[5], LT24_Controller, 1
instance = comp, \inst|nios2|F_iw[22]~8\, inst|nios2|F_iw[22]~8, LT24_Controller, 1
instance = comp, \inst|nios2|D_iw[22]\, inst|nios2|D_iw[22], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[0]~102\, inst|nios2|D_src2_reg[0]~102, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[9]~12\, inst|nios2|D_src2_reg[9]~12, LT24_Controller, 1
instance = comp, \inst|nios2|W_wr_data[9]\, inst|nios2|W_wr_data[9], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[9]~13\, inst|nios2|D_src2_reg[9]~13, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2_reg[9]~14\, inst|nios2|D_src2_reg[9]~14, LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[9]~3\, inst|nios2|D_src2[9]~3, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2[9]\, inst|nios2|E_src2[9], LT24_Controller, 1
instance = comp, \inst|nios2|E_logic_result[9]~17\, inst|nios2|E_logic_result[9]~17, LT24_Controller, 1
instance = comp, \inst|nios2|D_pc_plus_one[7]\, inst|nios2|D_pc_plus_one[7], LT24_Controller, 1
instance = comp, \inst|nios2|D_extra_pc[7]~17\, inst|nios2|D_extra_pc[7]~17, LT24_Controller, 1
instance = comp, \inst|nios2|E_extra_pc[7]\, inst|nios2|E_extra_pc[7], LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[9]~18\, inst|nios2|E_alu_result[9]~18, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[9]\, inst|nios2|E_alu_result[9], LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[9]~5\, inst|nios2|D_src1_reg[9]~5, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[9]~6\, inst|nios2|D_src1_reg[9]~6, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[9]~7\, inst|nios2|D_src1_reg[9]~7, LT24_Controller, 1
instance = comp, \inst|nios2|E_src1[9]\, inst|nios2|E_src1[9], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr_nxt[7]~7\, inst|nios2|M_pipe_flush_waddr_nxt[7]~7, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[7]~7\, inst|nios2|M_pipe_flush_waddr[7]~7, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[7]~feeder\, inst|nios2|E_pc[7]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[7]\, inst|nios2|E_pc[7], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[7]\, inst|nios2|M_pipe_flush_waddr[7], LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_tag_rd_addr_nxt[4]~21\, inst|nios2|F_ic_tag_rd_addr_nxt[4]~21, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc[7]\, inst|nios2|F_pc[7], LT24_Controller, 1
instance = comp, \inst|nios2|D_pc[7]\, inst|nios2|D_pc[7], LT24_Controller, 1
instance = comp, \inst|nios2|ic_tag_wraddress[4]~3\, inst|nios2|ic_tag_wraddress[4]~3, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_line[4]\, inst|nios2|ic_fill_line[4], LT24_Controller, 1
instance = comp, \inst|nios2|F_iw[15]~23\, inst|nios2|F_iw[15]~23, LT24_Controller, 1
instance = comp, \inst|nios2|D_iw[15]\, inst|nios2|D_iw[15], LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_break~0\, inst|nios2|D_ctrl_break~0, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_crst~0\, inst|nios2|D_ctrl_crst~0, LT24_Controller, 1
instance = comp, \inst|nios2|E_ctrl_crst\, inst|nios2|E_ctrl_crst, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr_nxt[6]~6\, inst|nios2|M_pipe_flush_waddr_nxt[6]~6, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[6]~6\, inst|nios2|M_pipe_flush_waddr[6]~6, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[6]~feeder\, inst|nios2|E_pc[6]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[6]\, inst|nios2|E_pc[6], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[6]\, inst|nios2|M_pipe_flush_waddr[6], LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_tag_rd_addr_nxt[3]~17\, inst|nios2|F_ic_tag_rd_addr_nxt[3]~17, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc[6]\, inst|nios2|F_pc[6], LT24_Controller, 1
instance = comp, \inst|nios2|D_pc[6]\, inst|nios2|D_pc[6], LT24_Controller, 1
instance = comp, \inst|nios2|ic_tag_wraddress[3]~2\, inst|nios2|ic_tag_wraddress[3]~2, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_line[3]\, inst|nios2|ic_fill_line[3], LT24_Controller, 1
instance = comp, \inst|nios2|F_iw[27]~24\, inst|nios2|F_iw[27]~24, LT24_Controller, 1
instance = comp, \inst|nios2|D_iw[27]\, inst|nios2|D_iw[27], LT24_Controller, 1
instance = comp, \inst|nios2|Equal299~0\, inst|nios2|Equal299~0, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[4]~2\, inst|nios2|D_src1_reg[4]~2, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[7]~11\, inst|nios2|D_src1_reg[7]~11, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[7]~12\, inst|nios2|D_src1_reg[7]~12, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[7]~13\, inst|nios2|D_src1_reg[7]~13, LT24_Controller, 1
instance = comp, \inst|nios2|E_src1[7]\, inst|nios2|E_src1[7], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr_nxt[5]~5\, inst|nios2|M_pipe_flush_waddr_nxt[5]~5, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[5]~5\, inst|nios2|M_pipe_flush_waddr[5]~5, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[5]~feeder\, inst|nios2|E_pc[5]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[5]\, inst|nios2|E_pc[5], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[5]\, inst|nios2|M_pipe_flush_waddr[5], LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_tag_rd_addr_nxt[2]~13\, inst|nios2|F_ic_tag_rd_addr_nxt[2]~13, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc[5]\, inst|nios2|F_pc[5], LT24_Controller, 1
instance = comp, \inst|nios2|D_pc[5]\, inst|nios2|D_pc[5], LT24_Controller, 1
instance = comp, \inst|nios2|ic_tag_wraddress[2]~1\, inst|nios2|ic_tag_wraddress[2]~1, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_line[2]\, inst|nios2|ic_fill_line[2], LT24_Controller, 1
instance = comp, \inst|nios2|F_iw[3]~18\, inst|nios2|F_iw[3]~18, LT24_Controller, 1
instance = comp, \inst|nios2|D_iw[3]\, inst|nios2|D_iw[3], LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_alu_force_xor~0\, inst|nios2|D_ctrl_alu_force_xor~0, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_alu_force_xor~1\, inst|nios2|D_ctrl_alu_force_xor~1, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_alu_force_xor~2\, inst|nios2|D_ctrl_alu_force_xor~2, LT24_Controller, 1
instance = comp, \inst|nios2|D_logic_op[0]~1\, inst|nios2|D_logic_op[0]~1, LT24_Controller, 1
instance = comp, \inst|nios2|E_logic_op[0]\, inst|nios2|E_logic_op[0], LT24_Controller, 1
instance = comp, \inst|nios2|E_logic_result[6]~20\, inst|nios2|E_logic_result[6]~20, LT24_Controller, 1
instance = comp, \inst|nios2|D_pc_plus_one[4]\, inst|nios2|D_pc_plus_one[4], LT24_Controller, 1
instance = comp, \inst|nios2|D_extra_pc[4]~20\, inst|nios2|D_extra_pc[4]~20, LT24_Controller, 1
instance = comp, \inst|nios2|E_extra_pc[4]\, inst|nios2|E_extra_pc[4], LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[6]~21\, inst|nios2|E_alu_result[6]~21, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[6]\, inst|nios2|E_alu_result[6], LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[6]~14\, inst|nios2|D_src1_reg[6]~14, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[6]~15\, inst|nios2|D_src1_reg[6]~15, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[6]~16\, inst|nios2|D_src1_reg[6]~16, LT24_Controller, 1
instance = comp, \inst|nios2|E_src1[6]\, inst|nios2|E_src1[6], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr_nxt[4]~4\, inst|nios2|M_pipe_flush_waddr_nxt[4]~4, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[4]~4\, inst|nios2|M_pipe_flush_waddr[4]~4, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[4]~feeder\, inst|nios2|E_pc[4]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[4]\, inst|nios2|E_pc[4], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[4]\, inst|nios2|M_pipe_flush_waddr[4], LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_tag_rd_addr_nxt[1]~9\, inst|nios2|F_ic_tag_rd_addr_nxt[1]~9, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc[4]\, inst|nios2|F_pc[4], LT24_Controller, 1
instance = comp, \inst|nios2|D_pc[4]\, inst|nios2|D_pc[4], LT24_Controller, 1
instance = comp, \inst|nios2|ic_tag_wraddress[1]~0\, inst|nios2|ic_tag_wraddress[1]~0, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_line[1]\, inst|nios2|ic_fill_line[1], LT24_Controller, 1
instance = comp, \inst|nios2|F_iw[2]~14\, inst|nios2|F_iw[2]~14, LT24_Controller, 1
instance = comp, \inst|nios2|D_iw[2]\, inst|nios2|D_iw[2], LT24_Controller, 1
instance = comp, \inst|nios2|E_iw[2]\, inst|nios2|E_iw[2], LT24_Controller, 1
instance = comp, \inst|nios2|M_ctrl_ld_st_nxt~0\, inst|nios2|M_ctrl_ld_st_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2|E_ld_st_cache~0\, inst|nios2|E_ld_st_cache~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_ctrl_ld_st_non_bypass\, inst|nios2|M_ctrl_ld_st_non_bypass, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_want_fill\, inst|nios2|M_dc_want_fill, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_want_fill\, inst|nios2|A_dc_want_fill, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_fill_starting~0\, inst|nios2|A_dc_fill_starting~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data_cnt_nxt[0]~3\, inst|nios2|A_dc_rd_data_cnt_nxt[0]~3, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data_cnt[3]~1\, inst|nios2|A_dc_rd_data_cnt[3]~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data_cnt[0]\, inst|nios2|A_dc_rd_data_cnt[0], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data_cnt_nxt[1]~2\, inst|nios2|A_dc_rd_data_cnt_nxt[1]~2, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data_cnt[1]\, inst|nios2|A_dc_rd_data_cnt[1], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data_cnt_nxt[2]~1\, inst|nios2|A_dc_rd_data_cnt_nxt[2]~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data_cnt[2]\, inst|nios2|A_dc_rd_data_cnt[2], LT24_Controller, 1
instance = comp, \inst|nios2|Add12~0\, inst|nios2|Add12~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data_cnt_nxt[3]~0\, inst|nios2|A_dc_rd_data_cnt_nxt[3]~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_data_cnt[3]\, inst|nios2|A_dc_rd_data_cnt[3], LT24_Controller, 1
instance = comp, \inst|nios2|A_ld_bypass_done\, inst|nios2|A_ld_bypass_done, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_last_transfer_d1\, inst|nios2|A_dc_rd_last_transfer_d1, LT24_Controller, 1
instance = comp, \inst|nios2|M_A_dc_line_match_d1\, inst|nios2|M_A_dc_line_match_d1, LT24_Controller, 1
instance = comp, \inst|nios2|M_ctrl_ld_st\, inst|nios2|M_ctrl_ld_st, LT24_Controller, 1
instance = comp, \inst|nios2|M_valid_mem_d1~0\, inst|nios2|M_valid_mem_d1~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_valid_mem_d1\, inst|nios2|M_valid_mem_d1, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_fill_need_extra_stall_nxt~0\, inst|nios2|A_dc_fill_need_extra_stall_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_fill_need_extra_stall_nxt\, inst|nios2|A_dc_fill_need_extra_stall_nxt, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_fill_need_extra_stall\, inst|nios2|A_dc_fill_need_extra_stall, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_fill_done~0\, inst|nios2|A_dc_fill_done~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_fill_active_nxt~0\, inst|nios2|A_dc_fill_active_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_fill_active\, inst|nios2|A_dc_fill_active, LT24_Controller, 1
instance = comp, \inst|nios2|d_address_tag_field_nxt~0\, inst|nios2|d_address_tag_field_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2|d_address_tag_field[0]~15\, inst|nios2|d_address_tag_field[0]~15, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_actual_tag[0]~feeder\, inst|nios2|A_dc_actual_tag[0]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_actual_tag[0]\, inst|nios2|A_dc_actual_tag[0], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_tag[0]~feeder\, inst|nios2|A_dc_wb_tag[0]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_tag[0]\, inst|nios2|A_dc_wb_tag[0], LT24_Controller, 1
instance = comp, \inst|nios2|d_address_tag_field[0]\, inst|nios2|d_address_tag_field[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_001|src_channel[1]~0\, inst|mm_interconnect_0|router_001|src_channel[1]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1\, inst|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1\, inst|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux_001|sink_ready~0\, inst|mm_interconnect_0|cmd_demux_001|sink_ready~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|take_in_data~0\, inst|mm_interconnect_0|crosser_001|clock_xer|take_in_data~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[70]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[70], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[70]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[70], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[69]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[69]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[69]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[69], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[69]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[69], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent|rf_source_data[90]~0\, inst|mm_interconnect_0|sdram_controller_s1_agent|rf_source_data[90]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent|rf_source_data[90]~1\, inst|mm_interconnect_0|sdram_controller_s1_agent|rf_source_data[90]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][90]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][90], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~59\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~59, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][90]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][90], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~48\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~48, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][90]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][90], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~37\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~37, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][90]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][90], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~26\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~26, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][90]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][90], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~16\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~16, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][90]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][90], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~7\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][90]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][90], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~0\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][90]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][90], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_ready~0\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_ready~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_ready~1\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_ready~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem_rd_ptr[1]~0\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem_rd_ptr[1]~0, LT24_Controller, 1
instance = comp, \DRAM_DQ[5]~input\, DRAM_DQ[5]~input, LT24_Controller, 1
instance = comp, \inst|sdram_controller|za_data[5]\, inst|sdram_controller|za_data[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~5\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~21\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~21, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~155\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~155, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~53\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~53, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~37\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~37, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~156\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~156, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~69\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~69, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~101feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~101feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~101\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~101, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~153\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~153, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~117\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~117, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~85\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~85, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~154\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~154, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~157\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem~157, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_payload[5]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_payload[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[5]~feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[5]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[5]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_payload[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~5\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[5]\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|out_data[5]~5\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|out_data[5]~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[5]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[5]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[5]\, inst|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[5]~feeder\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[5]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[5]\, inst|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~9\, inst|mm_interconnect_0|rsp_mux_001|src_payload~9, LT24_Controller, 1
instance = comp, \inst|jtag_uart|av_readdata[5]~4\, inst|jtag_uart|av_readdata[5]~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]\, inst|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux26~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux26~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[5]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[5]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[5]~33\, inst|mm_interconnect_0|rsp_mux_001|src_data[5]~33, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[5]~34\, inst|mm_interconnect_0|rsp_mux_001|src_data[5]~34, LT24_Controller, 1
instance = comp, \inst|nios2|d_readdata_d1[5]\, inst|nios2|d_readdata_d1[5], LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[5]~5\, inst|nios2|A_slow_inst_result[5]~5, LT24_Controller, 1
instance = comp, \inst|nios2|A_slow_inst_result[5]\, inst|nios2|A_slow_inst_result[5], LT24_Controller, 1
instance = comp, \inst|nios2|M_inst_result[5]~19\, inst|nios2|M_inst_result[5]~19, LT24_Controller, 1
instance = comp, \inst|nios2|A_inst_result[5]\, inst|nios2|A_inst_result[5], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[5]~39\, inst|nios2|A_wr_data_unfiltered[5]~39, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[5]~40\, inst|nios2|A_wr_data_unfiltered[5]~40, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot[5]~20\, inst|nios2|M_rot[5]~20, LT24_Controller, 1
instance = comp, \inst|nios2|M_rot_lut0[5]~3\, inst|nios2|M_rot_lut0[5]~3, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[5]~5\, inst|nios2|A_shift_rot_result[5]~5, LT24_Controller, 1
instance = comp, \inst|nios2|A_shift_rot_result[5]\, inst|nios2|A_shift_rot_result[5], LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[5]~38\, inst|nios2|A_wr_data_unfiltered[5]~38, LT24_Controller, 1
instance = comp, \inst|nios2|A_wr_data_unfiltered[5]~120\, inst|nios2|A_wr_data_unfiltered[5]~120, LT24_Controller, 1
instance = comp, \inst|nios2|W_wr_data[5]\, inst|nios2|W_wr_data[5], LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[5]~17\, inst|nios2|D_src1_reg[5]~17, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[5]~18\, inst|nios2|D_src1_reg[5]~18, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[5]~19\, inst|nios2|D_src1_reg[5]~19, LT24_Controller, 1
instance = comp, \inst|nios2|E_src1[5]\, inst|nios2|E_src1[5], LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_tag_rd_addr_nxt[0]~2\, inst|nios2|F_ic_tag_rd_addr_nxt[0]~2, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_tag_rd_addr_nxt[0]~3\, inst|nios2|F_ic_tag_rd_addr_nxt[0]~3, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_tag_rd_addr_nxt[0]~4\, inst|nios2|F_ic_tag_rd_addr_nxt[0]~4, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_tag_rd_addr_nxt[0]~5\, inst|nios2|F_ic_tag_rd_addr_nxt[0]~5, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc[3]\, inst|nios2|F_pc[3], LT24_Controller, 1
instance = comp, \inst|nios2|D_pc[3]\, inst|nios2|D_pc[3], LT24_Controller, 1
instance = comp, \inst|nios2|ic_tag_wraddress_nxt~1\, inst|nios2|ic_tag_wraddress_nxt~1, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_line[0]\, inst|nios2|ic_fill_line[0], LT24_Controller, 1
instance = comp, \inst|nios2|F_iw[0]~13\, inst|nios2|F_iw[0]~13, LT24_Controller, 1
instance = comp, \inst|nios2|D_iw[0]\, inst|nios2|D_iw[0], LT24_Controller, 1
instance = comp, \inst|nios2|Equal171~1\, inst|nios2|Equal171~1, LT24_Controller, 1
instance = comp, \inst|nios2|E_ctrl_jmp_indirect_nxt~0\, inst|nios2|E_ctrl_jmp_indirect_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2|E_ctrl_jmp_indirect\, inst|nios2|E_ctrl_jmp_indirect, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr_nxt[2]~2\, inst|nios2|M_pipe_flush_waddr_nxt[2]~2, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[2]~2\, inst|nios2|M_pipe_flush_waddr[2]~2, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[2]~feeder\, inst|nios2|E_pc[2]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[2]\, inst|nios2|E_pc[2], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[2]\, inst|nios2|M_pipe_flush_waddr[2], LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_data_rd_addr_nxt[2]~11\, inst|nios2|F_ic_data_rd_addr_nxt[2]~11, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc[2]\, inst|nios2|F_pc[2], LT24_Controller, 1
instance = comp, \inst|nios2|D_pc[2]\, inst|nios2|D_pc[2], LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_initial_offset[2]\, inst|nios2|ic_fill_initial_offset[2], LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_dp_offset_nxt[2]~2\, inst|nios2|ic_fill_dp_offset_nxt[2]~2, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_dp_offset_en~0\, inst|nios2|ic_fill_dp_offset_en~0, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_dp_offset[2]\, inst|nios2|ic_fill_dp_offset[2], LT24_Controller, 1
instance = comp, \inst|nios2|F_iw[13]~21\, inst|nios2|F_iw[13]~21, LT24_Controller, 1
instance = comp, \inst|nios2|D_iw[13]\, inst|nios2|D_iw[13], LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_retaddr~2\, inst|nios2|D_ctrl_retaddr~2, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_retaddr~3\, inst|nios2|D_ctrl_retaddr~3, LT24_Controller, 1
instance = comp, \inst|nios2|D_op_div\, inst|nios2|D_op_div, LT24_Controller, 1
instance = comp, \inst|nios2|Equal154~2\, inst|nios2|Equal154~2, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_retaddr~5\, inst|nios2|D_ctrl_retaddr~5, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_retaddr~4\, inst|nios2|D_ctrl_retaddr~4, LT24_Controller, 1
instance = comp, \inst|nios2|E_ctrl_retaddr\, inst|nios2|E_ctrl_retaddr, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result~0\, inst|nios2|E_alu_result~0, LT24_Controller, 1
instance = comp, \inst|nios2|D_pc_plus_one[1]\, inst|nios2|D_pc_plus_one[1], LT24_Controller, 1
instance = comp, \inst|nios2|D_extra_pc[1]~22\, inst|nios2|D_extra_pc[1]~22, LT24_Controller, 1
instance = comp, \inst|nios2|E_extra_pc[1]\, inst|nios2|E_extra_pc[1], LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[3]~23\, inst|nios2|E_alu_result[3]~23, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[3]\, inst|nios2|E_alu_result[3], LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[3]~23\, inst|nios2|D_src1_reg[3]~23, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[3]~24\, inst|nios2|D_src1_reg[3]~24, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[3]~25\, inst|nios2|D_src1_reg[3]~25, LT24_Controller, 1
instance = comp, \inst|nios2|E_src1[3]\, inst|nios2|E_src1[3], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr_nxt[1]~1\, inst|nios2|M_pipe_flush_waddr_nxt[1]~1, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[1]~1\, inst|nios2|M_pipe_flush_waddr[1]~1, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[1]~feeder\, inst|nios2|E_pc[1]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[1]\, inst|nios2|E_pc[1], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[1]\, inst|nios2|M_pipe_flush_waddr[1], LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_data_rd_addr_nxt[1]~7\, inst|nios2|F_ic_data_rd_addr_nxt[1]~7, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc[1]\, inst|nios2|F_pc[1], LT24_Controller, 1
instance = comp, \inst|nios2|D_pc[1]\, inst|nios2|D_pc[1], LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_initial_offset[1]~feeder\, inst|nios2|ic_fill_initial_offset[1]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_initial_offset[1]\, inst|nios2|ic_fill_initial_offset[1], LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_dp_offset_nxt[1]~0\, inst|nios2|ic_fill_dp_offset_nxt[1]~0, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_dp_offset[1]\, inst|nios2|ic_fill_dp_offset[1], LT24_Controller, 1
instance = comp, \inst|nios2|F_ctrl_b_is_dst~0\, inst|nios2|F_ctrl_b_is_dst~0, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_b_is_dst\, inst|nios2|D_ctrl_b_is_dst, LT24_Controller, 1
instance = comp, \inst|nios2|D_data_depend~1\, inst|nios2|D_data_depend~1, LT24_Controller, 1
instance = comp, \inst|nios2|Equal154~5\, inst|nios2|Equal154~5, LT24_Controller, 1
instance = comp, \inst|nios2|Equal154~4\, inst|nios2|Equal154~4, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_late_result~3\, inst|nios2|D_ctrl_late_result~3, LT24_Controller, 1
instance = comp, \inst|nios2|D_op_rdctl~0\, inst|nios2|D_op_rdctl~0, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_late_result~2\, inst|nios2|D_ctrl_late_result~2, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_late_result~6\, inst|nios2|D_ctrl_late_result~6, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_late_result~5\, inst|nios2|D_ctrl_late_result~5, LT24_Controller, 1
instance = comp, \inst|nios2|E_ctrl_late_result\, inst|nios2|E_ctrl_late_result, LT24_Controller, 1
instance = comp, \inst|nios2|M_ctrl_late_result\, inst|nios2|M_ctrl_late_result, LT24_Controller, 1
instance = comp, \inst|nios2|D_data_depend~0\, inst|nios2|D_data_depend~0, LT24_Controller, 1
instance = comp, \inst|nios2|D_data_depend~2\, inst|nios2|D_data_depend~2, LT24_Controller, 1
instance = comp, \inst|nios2|E_valid_jmp_indirect~2\, inst|nios2|E_valid_jmp_indirect~2, LT24_Controller, 1
instance = comp, \inst|nios2|E_valid_jmp_indirect\, inst|nios2|E_valid_jmp_indirect, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~6\, inst|nios2|F_pc_nxt~6, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~7\, inst|nios2|F_pc_nxt~7, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~8\, inst|nios2|F_pc_nxt~8, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr_nxt[13]~12\, inst|nios2|M_pipe_flush_waddr_nxt[13]~12, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[13]~13\, inst|nios2|M_pipe_flush_waddr[13]~13, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[13]~feeder\, inst|nios2|E_pc[13]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[13]\, inst|nios2|E_pc[13], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[13]\, inst|nios2|M_pipe_flush_waddr[13], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc[13]\, inst|nios2|F_pc[13], LT24_Controller, 1
instance = comp, \inst|nios2|E_ctrl_invalidate_i~0\, inst|nios2|E_ctrl_invalidate_i~0, LT24_Controller, 1
instance = comp, \inst|nios2|E_ctrl_invalidate_i~1\, inst|nios2|E_ctrl_invalidate_i~1, LT24_Controller, 1
instance = comp, \inst|nios2|E_ctrl_invalidate_i~2\, inst|nios2|E_ctrl_invalidate_i~2, LT24_Controller, 1
instance = comp, \inst|nios2|M_ctrl_invalidate_i\, inst|nios2|M_ctrl_invalidate_i, LT24_Controller, 1
instance = comp, \inst|nios2|ic_tag_clr_valid_bits_nxt\, inst|nios2|ic_tag_clr_valid_bits_nxt, LT24_Controller, 1
instance = comp, \inst|nios2|ic_tag_clr_valid_bits\, inst|nios2|ic_tag_clr_valid_bits, LT24_Controller, 1
instance = comp, \inst|nios2|ic_tag_wren\, inst|nios2|ic_tag_wren, LT24_Controller, 1
instance = comp, \inst|nios2|M_ctrl_crst\, inst|nios2|M_ctrl_crst, LT24_Controller, 1
instance = comp, \inst|nios2|ic_tag_wraddress[3]~5\, inst|nios2|ic_tag_wraddress[3]~5, LT24_Controller, 1
instance = comp, \inst|nios2|ic_tag_clr_valid_bits_nxt~2\, inst|nios2|ic_tag_clr_valid_bits_nxt~2, LT24_Controller, 1
instance = comp, \inst|nios2|ic_tag_wraddress_nxt[0]~2\, inst|nios2|ic_tag_wraddress_nxt[0]~2, LT24_Controller, 1
instance = comp, \inst|nios2|ic_tag_wraddress_nxt[0]~3\, inst|nios2|ic_tag_wraddress_nxt[0]~3, LT24_Controller, 1
instance = comp, \inst|nios2|ic_tag_wraddress[0]\, inst|nios2|ic_tag_wraddress[0], LT24_Controller, 1
instance = comp, \inst|nios2|ic_tag_wraddress[1]~feeder\, inst|nios2|ic_tag_wraddress[1]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|ic_tag_wraddress[1]\, inst|nios2|ic_tag_wraddress[1], LT24_Controller, 1
instance = comp, \inst|nios2|ic_tag_wraddress[2]~feeder\, inst|nios2|ic_tag_wraddress[2]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|ic_tag_wraddress[2]\, inst|nios2|ic_tag_wraddress[2], LT24_Controller, 1
instance = comp, \inst|nios2|ic_tag_wraddress[3]~feeder\, inst|nios2|ic_tag_wraddress[3]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|ic_tag_wraddress[3]\, inst|nios2|ic_tag_wraddress[3], LT24_Controller, 1
instance = comp, \inst|nios2|ic_tag_wraddress[4]~feeder\, inst|nios2|ic_tag_wraddress[4]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|ic_tag_wraddress[4]\, inst|nios2|ic_tag_wraddress[4], LT24_Controller, 1
instance = comp, \inst|nios2|ic_tag_wraddress[5]~feeder\, inst|nios2|ic_tag_wraddress[5]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|ic_tag_wraddress[5]\, inst|nios2|ic_tag_wraddress[5], LT24_Controller, 1
instance = comp, \inst|nios2|ic_tag_wraddress_nxt[6]~4\, inst|nios2|ic_tag_wraddress_nxt[6]~4, LT24_Controller, 1
instance = comp, \inst|nios2|ic_tag_wraddress_nxt[6]~5\, inst|nios2|ic_tag_wraddress_nxt[6]~5, LT24_Controller, 1
instance = comp, \inst|nios2|ic_tag_wraddress[6]\, inst|nios2|ic_tag_wraddress[6], LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_tag[13]~feeder\, inst|nios2|ic_fill_tag[13]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_tag[13]\, inst|nios2|ic_fill_tag[13], LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_tag[14]\, inst|nios2|ic_fill_tag[14], LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_valid_bits_nxt[0]~11\, inst|nios2|ic_fill_valid_bits_nxt[0]~11, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_valid_bits_nxt[0]~12\, inst|nios2|ic_fill_valid_bits_nxt[0]~12, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_valid_bits_en\, inst|nios2|ic_fill_valid_bits_en, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_valid_bits[0]\, inst|nios2|ic_fill_valid_bits[0], LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_valid_bits_nxt[1]~9\, inst|nios2|ic_fill_valid_bits_nxt[1]~9, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_valid_bits_nxt[1]~10\, inst|nios2|ic_fill_valid_bits_nxt[1]~10, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_valid_bits[1]\, inst|nios2|ic_fill_valid_bits[1], LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_valid_bits_nxt[2]~7\, inst|nios2|ic_fill_valid_bits_nxt[2]~7, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_valid_bits_nxt[2]~8\, inst|nios2|ic_fill_valid_bits_nxt[2]~8, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_valid_bits[2]\, inst|nios2|ic_fill_valid_bits[2], LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_valid_bits_nxt[3]~13\, inst|nios2|ic_fill_valid_bits_nxt[3]~13, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_valid_bits_nxt[3]~14\, inst|nios2|ic_fill_valid_bits_nxt[3]~14, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_valid_bits[3]\, inst|nios2|ic_fill_valid_bits[3], LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_valid_bits_nxt[4]~3\, inst|nios2|ic_fill_valid_bits_nxt[4]~3, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_valid_bits_nxt[4]~4\, inst|nios2|ic_fill_valid_bits_nxt[4]~4, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_valid_bits[4]\, inst|nios2|ic_fill_valid_bits[4], LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_valid_bits_nxt[5]~0\, inst|nios2|ic_fill_valid_bits_nxt[5]~0, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_valid_bits_nxt[5]~1\, inst|nios2|ic_fill_valid_bits_nxt[5]~1, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_valid_bits[5]\, inst|nios2|ic_fill_valid_bits[5], LT24_Controller, 1
instance = comp, \inst|nios2|Equal239~0\, inst|nios2|Equal239~0, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_valid_bits_nxt[6]~2\, inst|nios2|ic_fill_valid_bits_nxt[6]~2, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_valid_bits[6]\, inst|nios2|ic_fill_valid_bits[6], LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_valid_bits_nxt[7]~5\, inst|nios2|ic_fill_valid_bits_nxt[7]~5, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_valid_bits_nxt[7]~6\, inst|nios2|ic_fill_valid_bits_nxt[7]~6, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_valid_bits[7]\, inst|nios2|ic_fill_valid_bits[7], LT24_Controller, 1
instance = comp, \inst|nios2|LT24_System_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0\, inst|nios2|LT24_System_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_hit~1\, inst|nios2|F_ic_hit~1, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_hit~0\, inst|nios2|F_ic_hit~0, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_hit~2\, inst|nios2|F_ic_hit~2, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_hit~3\, inst|nios2|F_ic_hit~3, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_hit~4\, inst|nios2|F_ic_hit~4, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_hit~6\, inst|nios2|F_ic_hit~6, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_hit~5\, inst|nios2|F_ic_hit~5, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_hit~7\, inst|nios2|F_ic_hit~7, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_valid~2\, inst|nios2|F_ic_valid~2, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_valid~3\, inst|nios2|F_ic_valid~3, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_valid~0\, inst|nios2|F_ic_valid~0, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_valid~1\, inst|nios2|F_ic_valid~1, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_valid~4\, inst|nios2|F_ic_valid~4, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_hit~8\, inst|nios2|F_ic_hit~8, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_hit~9\, inst|nios2|F_ic_hit~9, LT24_Controller, 1
instance = comp, \inst|nios2|D_iw_valid\, inst|nios2|D_iw_valid, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_fill_same_tag_line~11\, inst|nios2|F_ic_fill_same_tag_line~11, LT24_Controller, 1
instance = comp, \inst|nios2|Equal237~0\, inst|nios2|Equal237~0, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_fill_same_tag_line~12\, inst|nios2|F_ic_fill_same_tag_line~12, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_fill_same_tag_line~10\, inst|nios2|F_ic_fill_same_tag_line~10, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_fill_same_tag_line~1\, inst|nios2|F_ic_fill_same_tag_line~1, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_fill_same_tag_line~2\, inst|nios2|F_ic_fill_same_tag_line~2, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_fill_same_tag_line~3\, inst|nios2|F_ic_fill_same_tag_line~3, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_fill_same_tag_line~0\, inst|nios2|F_ic_fill_same_tag_line~0, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_fill_same_tag_line~4\, inst|nios2|F_ic_fill_same_tag_line~4, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_fill_same_tag_line~5\, inst|nios2|F_ic_fill_same_tag_line~5, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_fill_same_tag_line~8\, inst|nios2|F_ic_fill_same_tag_line~8, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_fill_same_tag_line~6\, inst|nios2|F_ic_fill_same_tag_line~6, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_fill_same_tag_line~7\, inst|nios2|F_ic_fill_same_tag_line~7, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_fill_same_tag_line~9\, inst|nios2|F_ic_fill_same_tag_line~9, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_fill_same_tag_line~13\, inst|nios2|F_ic_fill_same_tag_line~13, LT24_Controller, 1
instance = comp, \inst|nios2|D_ic_fill_same_tag_line\, inst|nios2|D_ic_fill_same_tag_line, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_prevent_refill_nxt\, inst|nios2|ic_fill_prevent_refill_nxt, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_prevent_refill\, inst|nios2|ic_fill_prevent_refill, LT24_Controller, 1
instance = comp, \inst|nios2|D_ic_fill_starting~0\, inst|nios2|D_ic_fill_starting~0, LT24_Controller, 1
instance = comp, \inst|nios2|D_ic_fill_starting~1\, inst|nios2|D_ic_fill_starting~1, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_initial_offset[0]\, inst|nios2|ic_fill_initial_offset[0], LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_dp_offset_nxt[0]~3\, inst|nios2|ic_fill_dp_offset_nxt[0]~3, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_dp_offset[0]\, inst|nios2|ic_fill_dp_offset[0], LT24_Controller, 1
instance = comp, \inst|nios2|F_iw[8]~31\, inst|nios2|F_iw[8]~31, LT24_Controller, 1
instance = comp, \inst|nios2|D_iw[8]\, inst|nios2|D_iw[8], LT24_Controller, 1
instance = comp, \inst|nios2|D_src2[2]~10\, inst|nios2|D_src2[2]~10, LT24_Controller, 1
instance = comp, \inst|nios2|E_src2[2]\, inst|nios2|E_src2[2], LT24_Controller, 1
instance = comp, \inst|nios2|E_logic_result[2]~23\, inst|nios2|E_logic_result[2]~23, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[2]~24\, inst|nios2|E_alu_result[2]~24, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[2]\, inst|nios2|E_alu_result[2], LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[2]~26\, inst|nios2|D_src1_reg[2]~26, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[2]~27\, inst|nios2|D_src1_reg[2]~27, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[2]~28\, inst|nios2|D_src1_reg[2]~28, LT24_Controller, 1
instance = comp, \inst|nios2|E_src1[2]\, inst|nios2|E_src1[2], LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_data_rd_addr_nxt[0]~0\, inst|nios2|F_ic_data_rd_addr_nxt[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_data_rd_addr_nxt[0]~1\, inst|nios2|F_ic_data_rd_addr_nxt[0]~1, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_data_rd_addr_nxt[0]~2\, inst|nios2|F_ic_data_rd_addr_nxt[0]~2, LT24_Controller, 1
instance = comp, \inst|nios2|F_ic_data_rd_addr_nxt[0]~3\, inst|nios2|F_ic_data_rd_addr_nxt[0]~3, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc[0]\, inst|nios2|F_pc[0], LT24_Controller, 1
instance = comp, \inst|nios2|D_pc[0]\, inst|nios2|D_pc[0], LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_ap_offset_nxt[0]~2\, inst|nios2|ic_fill_ap_offset_nxt[0]~2, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_ap_offset[0]\, inst|nios2|ic_fill_ap_offset[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_data[38]\, inst|mm_interconnect_0|cmd_mux|src_data[38], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|address[0]\, inst|nios2|the_LT24_System_nios2_nios2_oci|address[0], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_avalon_reg|Equal0~2\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_avalon_reg|Equal0~2, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_avalon_reg|oci_reg_readdata[0]~0\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_avalon_reg|oci_reg_readdata[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[0]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[0]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[0]\, inst|nios2|the_LT24_System_nios2_nios2_oci|readdata[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[0]~feeder\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[0]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[0]\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|av_readdata_pre[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0]\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0]\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[0]\, inst|mm_interconnect_0|rsp_mux|src_data[0], LT24_Controller, 1
instance = comp, \inst|nios2|i_readdata_d1[0]\, inst|nios2|i_readdata_d1[0], LT24_Controller, 1
instance = comp, \inst|nios2|F_iw[16]~16\, inst|nios2|F_iw[16]~16, LT24_Controller, 1
instance = comp, \inst|nios2|D_iw[16]\, inst|nios2|D_iw[16], LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_logic~1\, inst|nios2|D_ctrl_logic~1, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_logic~0\, inst|nios2|D_ctrl_logic~0, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_logic~2\, inst|nios2|D_ctrl_logic~2, LT24_Controller, 1
instance = comp, \inst|nios2|E_ctrl_logic\, inst|nios2|E_ctrl_logic, LT24_Controller, 1
instance = comp, \inst|nios2|D_extra_pc[10]~14\, inst|nios2|D_extra_pc[10]~14, LT24_Controller, 1
instance = comp, \inst|nios2|E_extra_pc[10]\, inst|nios2|E_extra_pc[10], LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[12]~15\, inst|nios2|E_alu_result[12]~15, LT24_Controller, 1
instance = comp, \inst|nios2|E_alu_result[12]\, inst|nios2|E_alu_result[12], LT24_Controller, 1
instance = comp, \inst|nios2|M_alu_result[12]\, inst|nios2|M_alu_result[12], LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_hit~0\, inst|nios2|M_dc_hit~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_hit~3\, inst|nios2|M_dc_hit~3, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_hit~1\, inst|nios2|M_dc_hit~1, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_hit~2\, inst|nios2|M_dc_hit~2, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_hit~4\, inst|nios2|M_dc_hit~4, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_hit~10\, inst|nios2|M_dc_hit~10, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_hit\, inst|nios2|A_dc_hit, LT24_Controller, 1
instance = comp, \inst|nios2|E_ctrl_dc_index_inv~0\, inst|nios2|E_ctrl_dc_index_inv~0, LT24_Controller, 1
instance = comp, \inst|nios2|Equal193~0\, inst|nios2|Equal193~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_ctrl_dc_index_wb_inv\, inst|nios2|M_ctrl_dc_index_wb_inv, LT24_Controller, 1
instance = comp, \inst|nios2|A_ctrl_dc_index_wb_inv\, inst|nios2|A_ctrl_dc_index_wb_inv, LT24_Controller, 1
instance = comp, \inst|nios2|Equal181~0\, inst|nios2|Equal181~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_ctrl_dc_addr_wb_inv\, inst|nios2|M_ctrl_dc_addr_wb_inv, LT24_Controller, 1
instance = comp, \inst|nios2|A_ctrl_dc_addr_wb_inv\, inst|nios2|A_ctrl_dc_addr_wb_inv, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_rd_addr_starting~1\, inst|nios2|A_dc_xfer_rd_addr_starting~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_rd_addr_starting~2\, inst|nios2|A_dc_xfer_rd_addr_starting~2, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_rd_data_starting\, inst|nios2|A_dc_xfer_rd_data_starting, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_xfer_wr_starting\, inst|nios2|A_dc_xfer_wr_starting, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_rd_addr_starting~feeder\, inst|nios2|A_dc_wb_rd_addr_starting~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_rd_addr_starting\, inst|nios2|A_dc_wb_rd_addr_starting, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_rd_data_starting\, inst|nios2|A_dc_wb_rd_data_starting, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_rd_data_first_nxt~0\, inst|nios2|A_dc_wb_rd_data_first_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_rd_data_first\, inst|nios2|A_dc_wb_rd_data_first, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wr_data_cnt_nxt[0]~7\, inst|nios2|A_dc_wr_data_cnt_nxt[0]~7, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wr_data_cnt[1]~2\, inst|nios2|A_dc_wr_data_cnt[1]~2, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wr_data_cnt[0]\, inst|nios2|A_dc_wr_data_cnt[0], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wr_data_cnt_nxt[1]~5\, inst|nios2|A_dc_wr_data_cnt_nxt[1]~5, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wr_data_cnt[1]\, inst|nios2|A_dc_wr_data_cnt[1], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wr_data_cnt_nxt[2]~4\, inst|nios2|A_dc_wr_data_cnt_nxt[2]~4, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wr_data_cnt[2]\, inst|nios2|A_dc_wr_data_cnt[2], LT24_Controller, 1
instance = comp, \inst|nios2|Add13~0\, inst|nios2|Add13~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wr_data_cnt_nxt[3]~6\, inst|nios2|A_dc_wr_data_cnt_nxt[3]~6, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wr_data_cnt[3]\, inst|nios2|A_dc_wr_data_cnt[3], LT24_Controller, 1
instance = comp, \inst|nios2|A_st_bypass_delayed~0\, inst|nios2|A_st_bypass_delayed~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_st_bypass_delayed\, inst|nios2|A_st_bypass_delayed, LT24_Controller, 1
instance = comp, \inst|nios2|A_st_bypass_delayed_started~0\, inst|nios2|A_st_bypass_delayed_started~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_st_bypass_delayed_started\, inst|nios2|A_st_bypass_delayed_started, LT24_Controller, 1
instance = comp, \inst|nios2|d_write_nxt~2\, inst|nios2|d_write_nxt~2, LT24_Controller, 1
instance = comp, \inst|nios2|d_write_nxt~4\, inst|nios2|d_write_nxt~4, LT24_Controller, 1
instance = comp, \inst|nios2|d_write_nxt~3\, inst|nios2|d_write_nxt~3, LT24_Controller, 1
instance = comp, \inst|nios2|d_write\, inst|nios2|d_write, LT24_Controller, 1
instance = comp, \inst|nios2|av_wr_data_transfer~0\, inst|nios2|av_wr_data_transfer~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_active_nxt~0\, inst|nios2|A_dc_wb_active_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_wb_active\, inst|nios2|A_dc_wb_active, LT24_Controller, 1
instance = comp, \inst|nios2|A_ld_bypass_delayed~0\, inst|nios2|A_ld_bypass_delayed~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_ld_bypass_delayed\, inst|nios2|A_ld_bypass_delayed, LT24_Controller, 1
instance = comp, \inst|nios2|A_ld_bypass_delayed_started~0\, inst|nios2|A_ld_bypass_delayed_started~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_ld_bypass_delayed_started\, inst|nios2|A_ld_bypass_delayed_started, LT24_Controller, 1
instance = comp, \inst|nios2|d_read_nxt~0\, inst|nios2|d_read_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2|d_read_nxt~1\, inst|nios2|d_read_nxt~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_addr_cnt_nxt[0]~3\, inst|nios2|A_dc_rd_addr_cnt_nxt[0]~3, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_addr_cnt[0]~0\, inst|nios2|A_dc_rd_addr_cnt[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_addr_cnt[0]\, inst|nios2|A_dc_rd_addr_cnt[0], LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_addr_cnt_nxt[1]~2\, inst|nios2|A_dc_rd_addr_cnt_nxt[1]~2, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_addr_cnt[1]\, inst|nios2|A_dc_rd_addr_cnt[1], LT24_Controller, 1
instance = comp, \inst|nios2|Add15~1\, inst|nios2|Add15~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_addr_cnt_nxt[2]~1\, inst|nios2|A_dc_rd_addr_cnt_nxt[2]~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_addr_cnt[2]\, inst|nios2|A_dc_rd_addr_cnt[2], LT24_Controller, 1
instance = comp, \inst|nios2|Add15~0\, inst|nios2|Add15~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_addr_cnt_nxt[3]~0\, inst|nios2|A_dc_rd_addr_cnt_nxt[3]~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_rd_addr_cnt[3]\, inst|nios2|A_dc_rd_addr_cnt[3], LT24_Controller, 1
instance = comp, \inst|nios2|d_read_nxt~2\, inst|nios2|d_read_nxt~2, LT24_Controller, 1
instance = comp, \inst|nios2|d_read\, inst|nios2|d_read, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_data_master_agent|cp_valid\, inst|mm_interconnect_0|nios2_data_master_agent|cp_valid, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_data_master_limiter|last_channel[0]\, inst|mm_interconnect_0|nios2_data_master_limiter|last_channel[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux_001|src0_valid~0\, inst|mm_interconnect_0|cmd_demux_001|src0_valid~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_instruction_master_limiter|last_dest_id[2]~0\, inst|mm_interconnect_0|nios2_instruction_master_limiter|last_dest_id[2]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_instruction_master_limiter|last_dest_id[2]\, inst|mm_interconnect_0|nios2_instruction_master_limiter|last_dest_id[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[108]~feeder\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[108]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[108]\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[108], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[108]\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[108], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_instruction_master_limiter|response_sink_accepted~0\, inst|mm_interconnect_0|nios2_instruction_master_limiter|response_sink_accepted~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_instruction_master_limiter|pending_response_count[0]~5\, inst|mm_interconnect_0|nios2_instruction_master_limiter|pending_response_count[0]~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_instruction_master_limiter|pending_response_count[0]\, inst|mm_interconnect_0|nios2_instruction_master_limiter|pending_response_count[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_instruction_master_limiter|pending_response_count[1]~7\, inst|mm_interconnect_0|nios2_instruction_master_limiter|pending_response_count[1]~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_instruction_master_limiter|pending_response_count[1]~8\, inst|mm_interconnect_0|nios2_instruction_master_limiter|pending_response_count[1]~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_instruction_master_limiter|pending_response_count[3]~14\, inst|mm_interconnect_0|nios2_instruction_master_limiter|pending_response_count[3]~14, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_instruction_master_limiter|pending_response_count[1]\, inst|mm_interconnect_0|nios2_instruction_master_limiter|pending_response_count[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_instruction_master_limiter|pending_response_count[2]~10\, inst|mm_interconnect_0|nios2_instruction_master_limiter|pending_response_count[2]~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_instruction_master_limiter|pending_response_count[2]\, inst|mm_interconnect_0|nios2_instruction_master_limiter|pending_response_count[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_instruction_master_limiter|pending_response_count[3]~12\, inst|mm_interconnect_0|nios2_instruction_master_limiter|pending_response_count[3]~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_instruction_master_limiter|pending_response_count[3]\, inst|mm_interconnect_0|nios2_instruction_master_limiter|pending_response_count[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_instruction_master_limiter|has_pending_responses~0\, inst|mm_interconnect_0|nios2_instruction_master_limiter|has_pending_responses~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_instruction_master_limiter|has_pending_responses~1\, inst|mm_interconnect_0|nios2_instruction_master_limiter|has_pending_responses~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_instruction_master_limiter|has_pending_responses~2\, inst|mm_interconnect_0|nios2_instruction_master_limiter|has_pending_responses~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_instruction_master_limiter|has_pending_responses\, inst|mm_interconnect_0|nios2_instruction_master_limiter|has_pending_responses, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_instruction_master_limiter|suppress_change_dest_id~0\, inst|mm_interconnect_0|nios2_instruction_master_limiter|suppress_change_dest_id~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_instruction_master_limiter|save_dest_id~0\, inst|mm_interconnect_0|nios2_instruction_master_limiter|save_dest_id~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_instruction_master_limiter|last_dest_id[1]\, inst|mm_interconnect_0|nios2_instruction_master_limiter|last_dest_id[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux|src0_valid~0\, inst|mm_interconnect_0|cmd_demux|src0_valid~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1]~feeder\, inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|packet_in_progress~0\, inst|mm_interconnect_0|cmd_mux|packet_in_progress~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|packet_in_progress\, inst|mm_interconnect_0|cmd_mux|packet_in_progress, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|update_grant~0\, inst|mm_interconnect_0|cmd_mux|update_grant~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|update_grant~1\, inst|mm_interconnect_0|cmd_mux|update_grant~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0\, inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1]\, inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|arb|grant[0]~1\, inst|mm_interconnect_0|cmd_mux|arb|grant[0]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|saved_grant[0]\, inst|mm_interconnect_0|cmd_mux|saved_grant[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux|WideOr0~1\, inst|mm_interconnect_0|cmd_demux|WideOr0~1, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_req_accepted~0\, inst|nios2|ic_fill_req_accepted~0, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_ap_cnt_nxt[0]~3\, inst|nios2|ic_fill_ap_cnt_nxt[0]~3, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_ap_cnt[0]\, inst|nios2|ic_fill_ap_cnt[0], LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_ap_cnt_nxt[1]~2\, inst|nios2|ic_fill_ap_cnt_nxt[1]~2, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_ap_cnt[1]\, inst|nios2|ic_fill_ap_cnt[1], LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_ap_cnt_nxt[2]~1\, inst|nios2|ic_fill_ap_cnt_nxt[2]~1, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_ap_cnt[2]\, inst|nios2|ic_fill_ap_cnt[2], LT24_Controller, 1
instance = comp, \inst|nios2|Add6~0\, inst|nios2|Add6~0, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_ap_cnt_nxt[3]~0\, inst|nios2|ic_fill_ap_cnt_nxt[3]~0, LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_ap_cnt[3]\, inst|nios2|ic_fill_ap_cnt[3], LT24_Controller, 1
instance = comp, \inst|nios2|i_read_nxt~0\, inst|nios2|i_read_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2|i_read_nxt~1\, inst|nios2|i_read_nxt~1, LT24_Controller, 1
instance = comp, \inst|nios2|i_read\, inst|nios2|i_read, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_agent|rf_source_valid~0\, inst|mm_interconnect_0|nios2_jtag_debug_module_agent|rf_source_valid~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_agent|rf_source_valid~1\, inst|mm_interconnect_0|nios2_jtag_debug_module_agent|rf_source_valid~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem_used[1]~0\, inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem_used[1]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem_used[1]~2\, inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem_used[1]~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem_used[1]\, inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|mem_used[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|write~0\, inst|mm_interconnect_0|nios2_jtag_debug_module_agent_rsp_fifo|write~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux_001|WideOr0~0\, inst|mm_interconnect_0|cmd_demux_001|WideOr0~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux_001|WideOr0~1\, inst|mm_interconnect_0|cmd_demux_001|WideOr0~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux_001|WideOr0~2\, inst|mm_interconnect_0|cmd_demux_001|WideOr0~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux_001|WideOr0\, inst|mm_interconnect_0|cmd_demux_001|WideOr0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_data_master_agent|av_waitrequest~0\, inst|mm_interconnect_0|nios2_data_master_agent|av_waitrequest~0, LT24_Controller, 1
instance = comp, \inst|nios2|d_address_offset_field_nxt[0]~3\, inst|nios2|d_address_offset_field_nxt[0]~3, LT24_Controller, 1
instance = comp, \inst|nios2|d_address_offset_field_nxt[0]~4\, inst|nios2|d_address_offset_field_nxt[0]~4, LT24_Controller, 1
instance = comp, \inst|nios2|d_address_offset_field[0]\, inst|nios2|d_address_offset_field[0], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0\, inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[0]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[0], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[0]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[0], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[1]~34\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[1]~34, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[1]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[1], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[1]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[1], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[2]~36\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[2]~36, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[2]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[2], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[2]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[2], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[3]~38\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[3]~38, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[3]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[3]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[3]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[3], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[3]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[3], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[4]~40\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[4]~40, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[4]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[4]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[4]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[4], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[4]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[4], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[5]~42\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[5]~42, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[5]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[5]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[5]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[5], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[5]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[5], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[6]~44\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[6]~44, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[6]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[6], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[6]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[6], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[7]~46\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[7]~46, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[7]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[7]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[7]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[7], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[7]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[7], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[8]~48\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[8]~48, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[8]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[8]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[8]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[8], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[8]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[8], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[9]~50\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[9]~50, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[9]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[9]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[9]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[9], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[9]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[9], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[10]~52\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[10]~52, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[10]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[10]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[10]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[10], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[10]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[10], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[11]~54\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[11]~54, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[11]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[11]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[11]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[11], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[11]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[11], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~2\, inst|lt24_ctrl_0|LT24_Master_inst|Equal0~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~0\, inst|lt24_ctrl_0|LT24_Master_inst|Equal0~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[12]~56\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[12]~56, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[12]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[12]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[12]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[12], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[12]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[12], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[13]~58\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[13]~58, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[13]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[13]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[13]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[13], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[13]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[13], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[14]~60\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[14]~60, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[14]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[14], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[14]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[14], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[15]~62\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[15]~62, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[15]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[15], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[15]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[15], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~3\, inst|lt24_ctrl_0|LT24_Master_inst|Equal0~3, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~1\, inst|lt24_ctrl_0|LT24_Master_inst|Equal0~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~4\, inst|lt24_ctrl_0|LT24_Master_inst|Equal0~4, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[16]~64\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[16]~64, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[16]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[16]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[16]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[16], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[16]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[16], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[17]~66\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[17]~66, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[17]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[17]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[17]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[17], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[17]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[17], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[18]~68\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[18]~68, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[18]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[18]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[18]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[18], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[18]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[18], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[19]~70\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[19]~70, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[19]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[19], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[19]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[19], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[20]~72\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[20]~72, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[20]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[20], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[20]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[20], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[21]~74\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[21]~74, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[21]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[21]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[21]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[21], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[21]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[21], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[22]~76\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[22]~76, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[22]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[22], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[22]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[22], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[23]~78\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[23]~78, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[23]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[23]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[23]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[23], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[23]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[23], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[24]~80\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[24]~80, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[24]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[24], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[24]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[24], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[25]~82\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[25]~82, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[25]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[25]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[25]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[25], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[25]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[25], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[26]~84\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[26]~84, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[26]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[26]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[26]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[26], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[26]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[26], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[27]~86\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[27]~86, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[27]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[27]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[27]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[27], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[27]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[27], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~7\, inst|lt24_ctrl_0|LT24_Master_inst|Equal0~7, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~5\, inst|lt24_ctrl_0|LT24_Master_inst|Equal0~5, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[28]~88\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[28]~88, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[28]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[28], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[28]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[28], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[29]~90\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[29]~90, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[29]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[29]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[29]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[29], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[29]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[29], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[30]~92\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[30]~92, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[30]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[30], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[30]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[30], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[31]~94\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[31]~94, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[31]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[31], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[31]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[31], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~8\, inst|lt24_ctrl_0|LT24_Master_inst|Equal0~8, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~6\, inst|lt24_ctrl_0|LT24_Master_inst|Equal0~6, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~9\, inst|lt24_ctrl_0|LT24_Master_inst|Equal0~9, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|Selector62~4\, inst|lt24_ctrl_0|LT24_Master_inst|Selector62~4, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|Selector63~3\, inst|lt24_ctrl_0|LT24_Master_inst|Selector63~3, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|Selector63~4\, inst|lt24_ctrl_0|LT24_Master_inst|Selector63~4, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST\, inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|read_accepted~0\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|read_accepted~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|read_accepted~1\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|read_accepted~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|read_accepted\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|read_accepted, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1\, inst|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0]\, inst|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~0\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2\, inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_valid\, inst|mm_interconnect_0|crosser_001|clock_xer|out_valid, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0\, inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_valid\, inst|mm_interconnect_0|crosser|clock_xer|out_valid, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_valid\, inst|mm_interconnect_0|crosser_002|clock_xer|out_valid, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1\, inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]\, inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|arb|adder|full_adder.cout[1]\, inst|mm_interconnect_0|cmd_mux_001|arb|adder|full_adder.cout[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[2]\, inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|arb|adder|sum[2]\, inst|mm_interconnect_0|cmd_mux_001|arb|adder|sum[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|arb|adder|cout~0\, inst|mm_interconnect_0|cmd_mux_001|arb|adder|cout~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|arb|grant[2]~2\, inst|mm_interconnect_0|cmd_mux_001|arb|grant[2]~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|saved_grant[2]\, inst|mm_interconnect_0|cmd_mux_001|saved_grant[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[71]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[71]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[71]\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[71], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[71]\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[71], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[71]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[71]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[71]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[71], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[71]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[71], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[71]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[71]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[71]\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[71], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[71]\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[71], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[71]~0\, inst|mm_interconnect_0|cmd_mux_001|src_data[71]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[71]\, inst|mm_interconnect_0|cmd_mux_001|src_data[71], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|write~0\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|write~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|write~1\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|write~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0]~3\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0]~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|p1_ready~1\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|p1_ready~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0]~4\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0]~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~6\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[1]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[90]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[90]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[90]\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[90], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[90]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[90]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[90]\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[90], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][72]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][72], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~60\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~60, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][72]~feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][72]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][72]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][72], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~49\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~49, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][72]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][72], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~38\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~38, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][72]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][72], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~27\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~27, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][72]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][72], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~17\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~17, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][72]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][72], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~8\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][72]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][72], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~1\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][72]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][72], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1\, inst|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|dreg[0]\, inst|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|dreg[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_004|clock_xer|take_in_data~0\, inst|mm_interconnect_0|crosser_004|clock_xer|take_in_data~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_ready~0\, inst|mm_interconnect_0|crosser_005|clock_xer|in_ready~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|p1_ready~0\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|p1_ready~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|sink_ready~0\, inst|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|sink_ready~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[7]~0\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[7]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[7]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg~0\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[1]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][19]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][19], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~65\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~65, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][19]~feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][19]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][19]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][19], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~54\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~54, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][19]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][19], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~43\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~43, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][19]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][19], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~32\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~32, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][19]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][19], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~22\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~22, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][19]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][19], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~13\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~13, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][19]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][19], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~6\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][19]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][19], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_address_base~0\, inst|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_address_base~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_address_base[1]\, inst|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_address_base[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|source_addr[1]~1\, inst|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|source_addr[1]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~6\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[6]\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|out_data[6]~6\, inst|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|out_data[6]~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6]\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6]~feeder\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6]\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[6]\, inst|mm_interconnect_0|rsp_mux|src_data[6], LT24_Controller, 1
instance = comp, \inst|nios2|i_readdata_d1[6]\, inst|nios2|i_readdata_d1[6], LT24_Controller, 1
instance = comp, \inst|nios2|D_regnum_a_cmp_F~1\, inst|nios2|D_regnum_a_cmp_F~1, LT24_Controller, 1
instance = comp, \inst|nios2|D_regnum_a_cmp_F~0\, inst|nios2|D_regnum_a_cmp_F~0, LT24_Controller, 1
instance = comp, \inst|nios2|D_regnum_a_cmp_F~2\, inst|nios2|D_regnum_a_cmp_F~2, LT24_Controller, 1
instance = comp, \inst|nios2|D_regnum_a_cmp_F~3\, inst|nios2|D_regnum_a_cmp_F~3, LT24_Controller, 1
instance = comp, \inst|nios2|E_regnum_a_cmp_D\, inst|nios2|E_regnum_a_cmp_D, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[4]~3\, inst|nios2|D_src1_reg[4]~3, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[12]~93\, inst|nios2|D_src1_reg[12]~93, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[12]~94\, inst|nios2|D_src1_reg[12]~94, LT24_Controller, 1
instance = comp, \inst|nios2|D_src1_reg[12]~95\, inst|nios2|D_src1_reg[12]~95, LT24_Controller, 1
instance = comp, \inst|nios2|E_src1[12]\, inst|nios2|E_src1[12], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~3\, inst|nios2|F_pc_nxt~3, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~4\, inst|nios2|F_pc_nxt~4, LT24_Controller, 1
instance = comp, \inst|nios2|F_pc_nxt~5\, inst|nios2|F_pc_nxt~5, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr_nxt[10]~11\, inst|nios2|M_pipe_flush_waddr_nxt[10]~11, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[10]~10\, inst|nios2|M_pipe_flush_waddr[10]~10, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[10]~feeder\, inst|nios2|E_pc[10]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|E_pc[10]\, inst|nios2|E_pc[10], LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_waddr[10]\, inst|nios2|M_pipe_flush_waddr[10], LT24_Controller, 1
instance = comp, \inst|nios2|F_pc[10]\, inst|nios2|F_pc[10], LT24_Controller, 1
instance = comp, \inst|nios2|D_pc[10]\, inst|nios2|D_pc[10], LT24_Controller, 1
instance = comp, \inst|nios2|ic_fill_tag[0]\, inst|nios2|ic_fill_tag[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router|Equal1~3\, inst|mm_interconnect_0|router|Equal1~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router|Equal1~1\, inst|mm_interconnect_0|router|Equal1~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router|Equal1~0\, inst|mm_interconnect_0|router|Equal1~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router|Equal1~2\, inst|mm_interconnect_0|router|Equal1~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router|Equal1~4\, inst|mm_interconnect_0|router|Equal1~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder\, inst|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1\, inst|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0]\, inst|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux|WideOr0~0\, inst|mm_interconnect_0|cmd_demux|WideOr0~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|take_in_data~0\, inst|mm_interconnect_0|crosser|clock_xer|take_in_data~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0\, inst|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_toggle\, inst|mm_interconnect_0|crosser|clock_xer|in_data_toggle, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder\, inst|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1\, inst|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0]\, inst|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|WideOr1~0\, inst|mm_interconnect_0|cmd_mux_001|WideOr1~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|WideOr1~1\, inst|mm_interconnect_0|cmd_mux_001|WideOr1~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent|m0_write~2\, inst|mm_interconnect_0|sdram_controller_s1_agent|m0_write~2, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|always2~0\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|always2~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entries[0]~3\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entries[0]~3, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entries[0]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entries[0], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector41~5\, inst|sdram_controller|Selector41~5, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector41~8\, inst|sdram_controller|Selector41~8, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector41~6\, inst|sdram_controller|Selector41~6, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector41~7\, inst|sdram_controller|Selector41~7, LT24_Controller, 1
instance = comp, \inst|sdram_controller|f_pop\, inst|sdram_controller|f_pop, LT24_Controller, 1
instance = comp, \inst|sdram_controller|f_select\, inst|sdram_controller|f_select, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entries[1]~2\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entries[1]~2, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entries[1]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entries[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent|cp_ready\, inst|mm_interconnect_0|sdram_controller_s1_agent|cp_ready, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|use_reg~0\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|use_reg~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|use_reg\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|use_reg, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34]\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34]\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[34]~25\, inst|mm_interconnect_0|cmd_mux_001|src_data[34]~25, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[34]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[34]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[34]\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[34], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[34]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[34]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[34]\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[34], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[34]\, inst|mm_interconnect_0|cmd_mux_001|src_data[34], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|byteen_reg[0]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|byteen_reg[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[32]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[32]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[32]\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[32], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[32]\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[32], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32]\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32]\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[16]~3\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[16]~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[16]~4\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[16]~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33]\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33]\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[17]~1\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[17]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35]\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35]\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[35]~24\, inst|mm_interconnect_0|cmd_mux_001|src_data[35]~24, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[35]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[35]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[35]\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[35], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[35]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[35]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[35]\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[35], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[35]\, inst|mm_interconnect_0|cmd_mux_001|src_data[35], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|byteen_reg[1]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|byteen_reg[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[33]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[33]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[33]\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[33], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[33]\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[33], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[17]~0\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[17]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[17]~2\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[17]~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent|WideOr0\, inst|mm_interconnect_0|sdram_controller_s1_agent|WideOr0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|last_cycle~0\, inst|mm_interconnect_0|cmd_mux_001|last_cycle~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0\, inst|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped\, inst|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|arb|grant[0]~4\, inst|mm_interconnect_0|cmd_mux_001|arb|grant[0]~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|arb|grant[0]~5\, inst|mm_interconnect_0|cmd_mux_001|arb|grant[0]~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1]\, inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|arb|adder|full_adder.cout[0]\, inst|mm_interconnect_0|cmd_mux_001|arb|adder|full_adder.cout[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|arb|grant[1]~3\, inst|mm_interconnect_0|cmd_mux_001|arb|grant[1]~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|saved_grant[1]\, inst|mm_interconnect_0|cmd_mux_001|saved_grant[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[89]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[89]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[89]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[89], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[89]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[89]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[89]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[89], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][71]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][71], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~61\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~61, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][71]~feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][71]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][71]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][71], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~50\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~50, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][71]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][71], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~39\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~39, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][71]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][71], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~28\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~28, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][71]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][71], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~18\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~18, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][71]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][71], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~9\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~9, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][71]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][71], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~2\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][71]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][71], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][53]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][53], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~62\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~62, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][53]~feeder\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][53]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][53]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][53], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~51\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~51, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][53]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][53], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~40\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~40, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][53]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][53], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~29\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~29, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][53]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][53], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~19\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~19, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][53]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][53], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~10\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][53]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][53], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~3\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][53]\, inst|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][53], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_004|always0~0\, inst|mm_interconnect_0|router_004|always0~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1~feeder\, inst|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1\, inst|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0]\, inst|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_valid\, inst|mm_interconnect_0|crosser_003|clock_xer|out_valid, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3]\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3]~feeder\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3]\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[3]\, inst|mm_interconnect_0|rsp_mux|src_data[3], LT24_Controller, 1
instance = comp, \inst|nios2|i_readdata_d1[3]\, inst|nios2|i_readdata_d1[3], LT24_Controller, 1
instance = comp, \inst|nios2|F_iw[5]~22\, inst|nios2|F_iw[5]~22, LT24_Controller, 1
instance = comp, \inst|nios2|D_iw[5]\, inst|nios2|D_iw[5], LT24_Controller, 1
instance = comp, \inst|nios2|E_iw[5]\, inst|nios2|E_iw[5], LT24_Controller, 1
instance = comp, \inst|nios2|Equal209~0\, inst|nios2|Equal209~0, LT24_Controller, 1
instance = comp, \inst|nios2|Equal209~1\, inst|nios2|Equal209~1, LT24_Controller, 1
instance = comp, \inst|nios2|E_op_wrctl\, inst|nios2|E_op_wrctl, LT24_Controller, 1
instance = comp, \inst|nios2|M_ctrl_wrctl_inst\, inst|nios2|M_ctrl_wrctl_inst, LT24_Controller, 1
instance = comp, \inst|nios2|M_wrctl_estatus\, inst|nios2|M_wrctl_estatus, LT24_Controller, 1
instance = comp, \inst|nios2|M_ctrl_exception\, inst|nios2|M_ctrl_exception, LT24_Controller, 1
instance = comp, \inst|nios2|A_estatus_reg_pie_inst_nxt~0\, inst|nios2|A_estatus_reg_pie_inst_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_estatus_reg_pie_inst_nxt~1\, inst|nios2|A_estatus_reg_pie_inst_nxt~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_estatus_reg_pie\, inst|nios2|A_estatus_reg_pie, LT24_Controller, 1
instance = comp, \inst|nios2|M_wrctl_status\, inst|nios2|M_wrctl_status, LT24_Controller, 1
instance = comp, \inst|nios2|A_status_reg_pie_inst_nxt~0\, inst|nios2|A_status_reg_pie_inst_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_iw[14]\, inst|nios2|M_iw[14], LT24_Controller, 1
instance = comp, \inst|nios2|M_iw[13]~feeder\, inst|nios2|M_iw[13]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_iw[13]\, inst|nios2|M_iw[13], LT24_Controller, 1
instance = comp, \inst|nios2|M_iw[16]\, inst|nios2|M_iw[16], LT24_Controller, 1
instance = comp, \inst|nios2|M_iw[12]\, inst|nios2|M_iw[12], LT24_Controller, 1
instance = comp, \inst|nios2|M_iw[15]~feeder\, inst|nios2|M_iw[15]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_iw[15]\, inst|nios2|M_iw[15], LT24_Controller, 1
instance = comp, \inst|nios2|M_op_eret~0\, inst|nios2|M_op_eret~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_iw[2]~feeder\, inst|nios2|M_iw[2]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_iw[2]\, inst|nios2|M_iw[2], LT24_Controller, 1
instance = comp, \inst|nios2|M_iw[0]\, inst|nios2|M_iw[0], LT24_Controller, 1
instance = comp, \inst|nios2|M_iw[1]\, inst|nios2|M_iw[1], LT24_Controller, 1
instance = comp, \inst|nios2|M_op_eret~2\, inst|nios2|M_op_eret~2, LT24_Controller, 1
instance = comp, \inst|nios2|M_iw[11]~feeder\, inst|nios2|M_iw[11]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_iw[11]\, inst|nios2|M_iw[11], LT24_Controller, 1
instance = comp, \inst|nios2|M_iw[4]~feeder\, inst|nios2|M_iw[4]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_iw[4]\, inst|nios2|M_iw[4], LT24_Controller, 1
instance = comp, \inst|nios2|M_iw[3]\, inst|nios2|M_iw[3], LT24_Controller, 1
instance = comp, \inst|nios2|M_iw[5]~feeder\, inst|nios2|M_iw[5]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_iw[5]\, inst|nios2|M_iw[5], LT24_Controller, 1
instance = comp, \inst|nios2|M_op_eret~1\, inst|nios2|M_op_eret~1, LT24_Controller, 1
instance = comp, \inst|nios2|M_op_eret~3\, inst|nios2|M_op_eret~3, LT24_Controller, 1
instance = comp, \inst|nios2|A_status_reg_pie_inst_nxt~1\, inst|nios2|A_status_reg_pie_inst_nxt~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_status_reg_pie_inst_nxt~2\, inst|nios2|A_status_reg_pie_inst_nxt~2, LT24_Controller, 1
instance = comp, \inst|nios2|A_status_reg_pie_inst_nxt~3\, inst|nios2|A_status_reg_pie_inst_nxt~3, LT24_Controller, 1
instance = comp, \inst|nios2|A_status_reg_pie\, inst|nios2|A_status_reg_pie, LT24_Controller, 1
instance = comp, \inst|nios2|F_iw~6\, inst|nios2|F_iw~6, LT24_Controller, 1
instance = comp, \inst|nios2|A_valid_wrctl_ienable\, inst|nios2|A_valid_wrctl_ienable, LT24_Controller, 1
instance = comp, \inst|nios2|F_iw[16]~7\, inst|nios2|F_iw[16]~7, LT24_Controller, 1
instance = comp, \inst|nios2|F_iw[4]~17\, inst|nios2|F_iw[4]~17, LT24_Controller, 1
instance = comp, \inst|nios2|D_iw[4]\, inst|nios2|D_iw[4], LT24_Controller, 1
instance = comp, \inst|nios2|D_op_div~4\, inst|nios2|D_op_div~4, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_mul_lsw\, inst|nios2|D_ctrl_mul_lsw, LT24_Controller, 1
instance = comp, \inst|nios2|E_ctrl_mul_lsw\, inst|nios2|E_ctrl_mul_lsw, LT24_Controller, 1
instance = comp, \inst|nios2|M_ctrl_mul_lsw\, inst|nios2|M_ctrl_mul_lsw, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_cnt_nxt[0]~2\, inst|nios2|A_mul_cnt_nxt[0]~2, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_cnt[0]\, inst|nios2|A_mul_cnt[0], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_cnt_nxt[1]~1\, inst|nios2|A_mul_cnt_nxt[1]~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_cnt[1]\, inst|nios2|A_mul_cnt[1], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_cnt_nxt[2]~0\, inst|nios2|A_mul_cnt_nxt[2]~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_cnt[2]\, inst|nios2|A_mul_cnt[2], LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_stall_nxt~0\, inst|nios2|A_mul_stall_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_stall_nxt~1\, inst|nios2|A_mul_stall_nxt~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_mul_stall\, inst|nios2|A_mul_stall, LT24_Controller, 1
instance = comp, \inst|nios2|A_stall\, inst|nios2|A_stall, LT24_Controller, 1
instance = comp, \inst|nios2|F_stall\, inst|nios2|F_stall, LT24_Controller, 1
instance = comp, \inst|nios2|F_iw[14]~37\, inst|nios2|F_iw[14]~37, LT24_Controller, 1
instance = comp, \inst|nios2|D_iw[14]\, inst|nios2|D_iw[14], LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_break~1\, inst|nios2|D_ctrl_break~1, LT24_Controller, 1
instance = comp, \inst|nios2|E_ctrl_break\, inst|nios2|E_ctrl_break, LT24_Controller, 1
instance = comp, \inst|nios2|M_ctrl_break~feeder\, inst|nios2|M_ctrl_break~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|M_ctrl_break\, inst|nios2|M_ctrl_break, LT24_Controller, 1
instance = comp, \inst|nios2|hbreak_enabled~0\, inst|nios2|hbreak_enabled~0, LT24_Controller, 1
instance = comp, \inst|nios2|hbreak_enabled\, inst|nios2|hbreak_enabled, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|ir_out[1]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|ir_out[1], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~9, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~21\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~21, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~19\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~19, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|tdo~reg0feeder\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|tdo~reg0feeder, LT24_Controller, 1
instance = comp, \inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|tdo~reg0\, inst|jtag_uart|LT24_System_jtag_uart_alt_jtag_atlantic|tdo~reg0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~6, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~4, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~5, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~2, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~7, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell, LT24_Controller, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl\, altera_internal_jtag~TCKUTAPclkctrl, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~3\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg~3, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[21]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_break|break_readreg[21], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~18\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~18, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~20\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr~20, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[22]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_tck|sr[22], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[22]~feeder\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[22]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[22]\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_jtag_debug_module_wrapper|the_LT24_System_nios2_jtag_debug_module_sysclk|jdo[22], LT24_Controller, 1
instance = comp, \inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|resetrequest\, inst|nios2|the_LT24_System_nios2_nios2_oci|the_LT24_System_nios2_nios2_oci_debug|resetrequest, LT24_Controller, 1
instance = comp, \KEY_n[0]~input\, KEY_n[0]~input, LT24_Controller, 1
instance = comp, \inst|rst_controller_001|merged_reset~0\, inst|rst_controller_001|merged_reset~0, LT24_Controller, 1
instance = comp, \inst|rst_controller_001|merged_reset~0clkctrl\, inst|rst_controller_001|merged_reset~0clkctrl, LT24_Controller, 1
instance = comp, \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], LT24_Controller, 1
instance = comp, \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], LT24_Controller, 1
instance = comp, \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\, inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, LT24_Controller, 1
instance = comp, \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, LT24_Controller, 1
instance = comp, \inst|rst_controller|altera_reset_synchronizer_int_chain[0]\, inst|rst_controller|altera_reset_synchronizer_int_chain[0], LT24_Controller, 1
instance = comp, \inst|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder\, inst|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder, LT24_Controller, 1
instance = comp, \inst|rst_controller|altera_reset_synchronizer_int_chain[1]\, inst|rst_controller|altera_reset_synchronizer_int_chain[1], LT24_Controller, 1
instance = comp, \inst|rst_controller|altera_reset_synchronizer_int_chain[2]\, inst|rst_controller|altera_reset_synchronizer_int_chain[2], LT24_Controller, 1
instance = comp, \inst|rst_controller|r_sync_rst_chain[3]~feeder\, inst|rst_controller|r_sync_rst_chain[3]~feeder, LT24_Controller, 1
instance = comp, \inst|rst_controller|r_sync_rst_chain[3]\, inst|rst_controller|r_sync_rst_chain[3], LT24_Controller, 1
instance = comp, \inst|rst_controller|r_sync_rst_chain~1\, inst|rst_controller|r_sync_rst_chain~1, LT24_Controller, 1
instance = comp, \inst|rst_controller|r_sync_rst_chain[2]\, inst|rst_controller|r_sync_rst_chain[2], LT24_Controller, 1
instance = comp, \inst|rst_controller|r_sync_rst_chain~0\, inst|rst_controller|r_sync_rst_chain~0, LT24_Controller, 1
instance = comp, \inst|rst_controller|r_sync_rst_chain[1]\, inst|rst_controller|r_sync_rst_chain[1], LT24_Controller, 1
instance = comp, \inst|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder\, inst|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder, LT24_Controller, 1
instance = comp, \inst|rst_controller|altera_reset_synchronizer_int_chain[3]\, inst|rst_controller|altera_reset_synchronizer_int_chain[3], LT24_Controller, 1
instance = comp, \inst|rst_controller|altera_reset_synchronizer_int_chain[4]~0\, inst|rst_controller|altera_reset_synchronizer_int_chain[4]~0, LT24_Controller, 1
instance = comp, \inst|rst_controller|altera_reset_synchronizer_int_chain[4]\, inst|rst_controller|altera_reset_synchronizer_int_chain[4], LT24_Controller, 1
instance = comp, \inst|rst_controller|WideOr0~0\, inst|rst_controller|WideOr0~0, LT24_Controller, 1
instance = comp, \inst|rst_controller|r_sync_rst\, inst|rst_controller|r_sync_rst, LT24_Controller, 1
instance = comp, \inst|rst_controller|r_sync_rst~clkctrl\, inst|rst_controller|r_sync_rst~clkctrl, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]\, inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|arb|grant[1]~0\, inst|mm_interconnect_0|cmd_mux|arb|grant[1]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|saved_grant[1]\, inst|mm_interconnect_0|cmd_mux|saved_grant[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|WideOr1\, inst|mm_interconnect_0|cmd_mux|WideOr1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|read_latency_shift_reg~0\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|read_latency_shift_reg~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_jtag_debug_module_translator|read_latency_shift_reg[0]\, inst|mm_interconnect_0|nios2_jtag_debug_module_translator|read_latency_shift_reg[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_demux|src0_valid~0\, inst|mm_interconnect_0|rsp_demux|src0_valid~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[70]\, inst|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[70], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[70]\, inst|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[70], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_instruction_master_agent|av_readdatavalid~0\, inst|mm_interconnect_0|nios2_instruction_master_agent|av_readdatavalid~0, LT24_Controller, 1
instance = comp, \inst|nios2|i_readdatavalid_d1\, inst|nios2|i_readdatavalid_d1, LT24_Controller, 1
instance = comp, \inst|nios2|F_iw[12]~19\, inst|nios2|F_iw[12]~19, LT24_Controller, 1
instance = comp, \inst|nios2|D_iw[12]\, inst|nios2|D_iw[12], LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_flush_pipe_always~0\, inst|nios2|D_ctrl_flush_pipe_always~0, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_flush_pipe_always~1\, inst|nios2|D_ctrl_flush_pipe_always~1, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_flush_pipe_always~2\, inst|nios2|D_ctrl_flush_pipe_always~2, LT24_Controller, 1
instance = comp, \inst|nios2|D_ctrl_flush_pipe_always~3\, inst|nios2|D_ctrl_flush_pipe_always~3, LT24_Controller, 1
instance = comp, \inst|nios2|E_ctrl_flush_pipe_always\, inst|nios2|E_ctrl_flush_pipe_always, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_nxt~0\, inst|nios2|M_pipe_flush_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush_nxt~1\, inst|nios2|M_pipe_flush_nxt~1, LT24_Controller, 1
instance = comp, \inst|nios2|M_pipe_flush\, inst|nios2|M_pipe_flush, LT24_Controller, 1
instance = comp, \inst|nios2|E_valid~1\, inst|nios2|E_valid~1, LT24_Controller, 1
instance = comp, \inst|nios2|M_valid_from_E\, inst|nios2|M_valid_from_E, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~0\, inst|nios2|M_dc_potential_hazard_after_st_unfiltered~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~1\, inst|nios2|M_dc_potential_hazard_after_st_unfiltered~1, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~3\, inst|nios2|M_dc_potential_hazard_after_st_unfiltered~3, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~2\, inst|nios2|M_dc_potential_hazard_after_st_unfiltered~2, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~4\, inst|nios2|M_dc_potential_hazard_after_st_unfiltered~4, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~5\, inst|nios2|M_dc_potential_hazard_after_st_unfiltered~5, LT24_Controller, 1
instance = comp, \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~6\, inst|nios2|M_dc_potential_hazard_after_st_unfiltered~6, LT24_Controller, 1
instance = comp, \inst|nios2|E_ld_st_dcache_management_bus~0\, inst|nios2|E_ld_st_dcache_management_bus~0, LT24_Controller, 1
instance = comp, \inst|nios2|E_ld_st_dcache_management_bus~1\, inst|nios2|E_ld_st_dcache_management_bus~1, LT24_Controller, 1
instance = comp, \inst|nios2|M_ctrl_ld_st_bypass_or_dcache_management\, inst|nios2|M_ctrl_ld_st_bypass_or_dcache_management, LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_stall_nxt~0\, inst|nios2|A_mem_stall_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_potential_hazard_after_st\, inst|nios2|A_dc_potential_hazard_after_st, LT24_Controller, 1
instance = comp, \inst|nios2|A_st_bypass_transfer_done\, inst|nios2|A_st_bypass_transfer_done, LT24_Controller, 1
instance = comp, \inst|nios2|A_ctrl_st_bypass\, inst|nios2|A_ctrl_st_bypass, LT24_Controller, 1
instance = comp, \inst|nios2|A_st_bypass_transfer_done_d1\, inst|nios2|A_st_bypass_transfer_done_d1, LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_stall_nxt~1\, inst|nios2|A_mem_stall_nxt~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_dcache_management_done_nxt~0\, inst|nios2|A_dc_dcache_management_done_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2|Equal178~0\, inst|nios2|Equal178~0, LT24_Controller, 1
instance = comp, \inst|nios2|M_ctrl_dc_nowb_inv\, inst|nios2|M_ctrl_dc_nowb_inv, LT24_Controller, 1
instance = comp, \inst|nios2|A_ctrl_dc_nowb_inv\, inst|nios2|A_ctrl_dc_nowb_inv, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_dcache_management_done_nxt~1\, inst|nios2|A_dc_dcache_management_done_nxt~1, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_dcache_management_done_nxt\, inst|nios2|A_dc_dcache_management_done_nxt, LT24_Controller, 1
instance = comp, \inst|nios2|A_dc_dcache_management_done\, inst|nios2|A_dc_dcache_management_done, LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_stall_nxt~2\, inst|nios2|A_mem_stall_nxt~2, LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_stall_nxt~3\, inst|nios2|A_mem_stall_nxt~3, LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_stall_nxt~4\, inst|nios2|A_mem_stall_nxt~4, LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_stall_nxt~5\, inst|nios2|A_mem_stall_nxt~5, LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_stall\, inst|nios2|A_mem_stall, LT24_Controller, 1
instance = comp, \inst|nios2|E_ld_st_bus~0\, inst|nios2|E_ld_st_bus~0, LT24_Controller, 1
instance = comp, \inst|nios2|E_ld_st_bus~1\, inst|nios2|E_ld_st_bus~1, LT24_Controller, 1
instance = comp, \inst|nios2|M_ctrl_ld_st_bypass\, inst|nios2|M_ctrl_ld_st_bypass, LT24_Controller, 1
instance = comp, \inst|nios2|A_ctrl_ld_st_bypass\, inst|nios2|A_ctrl_ld_st_bypass, LT24_Controller, 1
instance = comp, \inst|nios2|A_mem_bypass_pending\, inst|nios2|A_mem_bypass_pending, LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[0]~0\, inst|nios2|d_writedata[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2|d_writedata[0]\, inst|nios2|d_writedata[0], LT24_Controller, 1
instance = comp, \inst|pll|w_reset\, inst|pll|w_reset, LT24_Controller, 1
instance = comp, \inst|pll|prev_reset\, inst|pll|prev_reset, LT24_Controller, 1
instance = comp, \inst|pll|prev_reset~clkctrl\, inst|pll|prev_reset~clkctrl, LT24_Controller, 1
instance = comp, \inst|pll|sd1|wire_pll7_clk[0]~clkctrl\, inst|pll|sd1|wire_pll7_clk[0]~clkctrl, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[31]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[31]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[31]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[31], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[31]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[31], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~1\, inst|mm_interconnect_0|cmd_mux_001|src_payload~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[15]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[15], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[15]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[15]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[15]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[15], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[15]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[15]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[15]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[15], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[15]~29\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[15]~29, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[15]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[15], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[15]~feeder\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[15]~feeder, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[15]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[15], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[15]~27\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[15]~27, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_data[4]~0\, inst|sdram_controller|m_data[4]~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_data[15]~_Duplicate_1\, inst|sdram_controller|m_data[15]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_data[15]\, inst|sdram_controller|active_data[15], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector100~0\, inst|sdram_controller|Selector100~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector100~1\, inst|sdram_controller|Selector100~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_data[15]\, inst|sdram_controller|m_data[15], LT24_Controller, 1
instance = comp, \inst|sdram_controller|oe\, inst|sdram_controller|oe, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_data[14]~_Duplicate_1\, inst|sdram_controller|m_data[14]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[30]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[30]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[30]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[30], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[30]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[30]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[30]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[30], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~2\, inst|mm_interconnect_0|cmd_mux_001|src_payload~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[14]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[14], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[14]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[14], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[14]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[14]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[14]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[14], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[14]~30\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[14]~30, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[14]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[14], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[14]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[14], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[14]~28\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[14]~28, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_data[14]\, inst|sdram_controller|active_data[14], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector101~0\, inst|sdram_controller|Selector101~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector101~1\, inst|sdram_controller|Selector101~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_data[14]\, inst|sdram_controller|m_data[14], LT24_Controller, 1
instance = comp, \inst|sdram_controller|oe~_Duplicate_1\, inst|sdram_controller|oe~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[13]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[13]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[13]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[13], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[13]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[13], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[29]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[29], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[29]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[29], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~3\, inst|mm_interconnect_0|cmd_mux_001|src_payload~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[13]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[13], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[13]~31\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[13]~31, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[13]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[13], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[13]~feeder\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[13]~feeder, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[13]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[13], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[13]~29\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[13]~29, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_data[13]\, inst|sdram_controller|active_data[13], LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_data[13]~_Duplicate_1\, inst|sdram_controller|m_data[13]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector102~0\, inst|sdram_controller|Selector102~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector102~1\, inst|sdram_controller|Selector102~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_data[13]\, inst|sdram_controller|m_data[13], LT24_Controller, 1
instance = comp, \inst|sdram_controller|oe~_Duplicate_2\, inst|sdram_controller|oe~_Duplicate_2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[28]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[28], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[28]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[28]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[28]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[28], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~4\, inst|mm_interconnect_0|cmd_mux_001|src_payload~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[12]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[12], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[12]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[12]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[12]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[12], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[12]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[12], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[12]~32\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[12]~32, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[12]~feeder\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[12]~feeder, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[12]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[12], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[12]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[12], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[12]~30\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[12]~30, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_data[12]~_Duplicate_1\, inst|sdram_controller|m_data[12]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_data[12]\, inst|sdram_controller|active_data[12], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector103~0\, inst|sdram_controller|Selector103~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector103~1\, inst|sdram_controller|Selector103~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_data[12]\, inst|sdram_controller|m_data[12], LT24_Controller, 1
instance = comp, \inst|sdram_controller|oe~_Duplicate_3\, inst|sdram_controller|oe~_Duplicate_3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[11]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[11], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[11]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[11]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[11]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[11], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[27]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[27], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[27]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[27]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[27]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[27], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~5\, inst|mm_interconnect_0|cmd_mux_001|src_payload~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[11]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[11], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[11]~33\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[11]~33, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[11]~feeder\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[11]~feeder, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[11]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[11], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[11]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[11], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[11]~31\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[11]~31, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_data[11]\, inst|sdram_controller|active_data[11], LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_data[11]~_Duplicate_1\, inst|sdram_controller|m_data[11]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector104~0\, inst|sdram_controller|Selector104~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector104~1\, inst|sdram_controller|Selector104~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_data[11]\, inst|sdram_controller|m_data[11], LT24_Controller, 1
instance = comp, \inst|sdram_controller|oe~_Duplicate_4\, inst|sdram_controller|oe~_Duplicate_4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[26]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[26]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[26]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[26], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[26]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[26]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[26]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[26], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~6\, inst|mm_interconnect_0|cmd_mux_001|src_payload~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[10]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[10], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[10]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[10], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[10]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[10]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[10]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[10], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[10]~34\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[10]~34, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[10]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[10], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[10]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[10], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[10]~32\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[10]~32, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_data[10]~_Duplicate_1\, inst|sdram_controller|m_data[10]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_data[10]\, inst|sdram_controller|active_data[10], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector105~0\, inst|sdram_controller|Selector105~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector105~1\, inst|sdram_controller|Selector105~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_data[10]\, inst|sdram_controller|m_data[10], LT24_Controller, 1
instance = comp, \inst|sdram_controller|oe~_Duplicate_5\, inst|sdram_controller|oe~_Duplicate_5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[9]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[9]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[9]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[9]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[9]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[9]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[25]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[25]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[25]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[25], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[25]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[25]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[25]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[25], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~7\, inst|mm_interconnect_0|cmd_mux_001|src_payload~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[9]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[9]~35\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[9]~35, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[9]~feeder\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[9]~feeder, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[9]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[9], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[9]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[9], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[9]~33\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[9]~33, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_data[9]\, inst|sdram_controller|active_data[9], LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_data[9]~_Duplicate_1\, inst|sdram_controller|m_data[9]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector106~0\, inst|sdram_controller|Selector106~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector106~1\, inst|sdram_controller|Selector106~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_data[9]\, inst|sdram_controller|m_data[9], LT24_Controller, 1
instance = comp, \inst|sdram_controller|oe~_Duplicate_6\, inst|sdram_controller|oe~_Duplicate_6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[8]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[8]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[8]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[8]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[8]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[8]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[24]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[24], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[24]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[24]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[24]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[24], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~8\, inst|mm_interconnect_0|cmd_mux_001|src_payload~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[8]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[8]~36\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[8]~36, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[8]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[8], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[8]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[8], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[8]~34\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[8]~34, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_data[8]\, inst|sdram_controller|active_data[8], LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_data[8]~_Duplicate_1\, inst|sdram_controller|m_data[8]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector107~0\, inst|sdram_controller|Selector107~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector107~1\, inst|sdram_controller|Selector107~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_data[8]\, inst|sdram_controller|m_data[8], LT24_Controller, 1
instance = comp, \inst|sdram_controller|oe~_Duplicate_7\, inst|sdram_controller|oe~_Duplicate_7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[7]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[7]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[7]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[7]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[7]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[7]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[23]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[23], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[23]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[23]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[23]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[23], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~9\, inst|mm_interconnect_0|cmd_mux_001|src_payload~9, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[7]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[7]~37\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[7]~37, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[7]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[7], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[7]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[7], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[7]~35\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[7]~35, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_data[7]~_Duplicate_1\, inst|sdram_controller|m_data[7]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_data[7]\, inst|sdram_controller|active_data[7], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector108~0\, inst|sdram_controller|Selector108~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector108~1\, inst|sdram_controller|Selector108~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_data[7]\, inst|sdram_controller|m_data[7], LT24_Controller, 1
instance = comp, \inst|sdram_controller|oe~_Duplicate_8\, inst|sdram_controller|oe~_Duplicate_8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[22]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[22]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[22]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[22], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[22]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[22]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[22]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[22], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~10\, inst|mm_interconnect_0|cmd_mux_001|src_payload~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[6]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[6]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[6]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[6]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[6]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[6]~38\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[6]~38, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[6]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[6], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[6]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[6], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[6]~36\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[6]~36, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_data[6]~_Duplicate_1\, inst|sdram_controller|m_data[6]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_data[6]\, inst|sdram_controller|active_data[6], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector109~0\, inst|sdram_controller|Selector109~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector109~1\, inst|sdram_controller|Selector109~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_data[6]\, inst|sdram_controller|m_data[6], LT24_Controller, 1
instance = comp, \inst|sdram_controller|oe~_Duplicate_9\, inst|sdram_controller|oe~_Duplicate_9, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[5]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[5]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[5]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[5]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[21]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[21]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[21]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[21], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[21]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[21], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~11\, inst|mm_interconnect_0|cmd_mux_001|src_payload~11, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[5]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[5]~39\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[5]~39, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[5]~feeder\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[5]~feeder, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[5]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[5], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[5]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[5], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[5]~37\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[5]~37, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_data[5]\, inst|sdram_controller|active_data[5], LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_data[5]~_Duplicate_1\, inst|sdram_controller|m_data[5]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector110~0\, inst|sdram_controller|Selector110~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector110~1\, inst|sdram_controller|Selector110~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_data[5]\, inst|sdram_controller|m_data[5], LT24_Controller, 1
instance = comp, \inst|sdram_controller|oe~_Duplicate_10\, inst|sdram_controller|oe~_Duplicate_10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[4]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[4]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[4]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[4]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[4]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[4]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[20]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[20]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[20]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[20], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[20]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[20], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~12\, inst|mm_interconnect_0|cmd_mux_001|src_payload~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[4]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[4]~40\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[4]~40, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[4]~feeder\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[4]~feeder, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[4]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[4], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[4]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[4], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[4]~38\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[4]~38, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_data[4]\, inst|sdram_controller|active_data[4], LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_data[4]~_Duplicate_1\, inst|sdram_controller|m_data[4]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector111~0\, inst|sdram_controller|Selector111~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector111~1\, inst|sdram_controller|Selector111~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_data[4]\, inst|sdram_controller|m_data[4], LT24_Controller, 1
instance = comp, \inst|sdram_controller|oe~_Duplicate_11\, inst|sdram_controller|oe~_Duplicate_11, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[3]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[3]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[3]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[3]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[3]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[3]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[19]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[19], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[19]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[19]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[19]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[19], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~13\, inst|mm_interconnect_0|cmd_mux_001|src_payload~13, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[3]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[3]~41\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[3]~41, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[3]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[3], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[3]~feeder\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[3]~feeder, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[3]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[3], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[3]~39\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[3]~39, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_data[3]\, inst|sdram_controller|active_data[3], LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_data[3]~_Duplicate_1\, inst|sdram_controller|m_data[3]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector112~0\, inst|sdram_controller|Selector112~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector112~1\, inst|sdram_controller|Selector112~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_data[3]\, inst|sdram_controller|m_data[3], LT24_Controller, 1
instance = comp, \inst|sdram_controller|oe~_Duplicate_12\, inst|sdram_controller|oe~_Duplicate_12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[18]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[18], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[18]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[18]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[18]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[18], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~14\, inst|mm_interconnect_0|cmd_mux_001|src_payload~14, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[2]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[2]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[2]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[2]~42\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[2]~42, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[2]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[2], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[2]~feeder\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[2]~feeder, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[2]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[2], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[2]~40\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[2]~40, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_data[2]\, inst|sdram_controller|active_data[2], LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_data[2]~_Duplicate_1\, inst|sdram_controller|m_data[2]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector113~0\, inst|sdram_controller|Selector113~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector113~1\, inst|sdram_controller|Selector113~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_data[2]\, inst|sdram_controller|m_data[2], LT24_Controller, 1
instance = comp, \inst|sdram_controller|oe~_Duplicate_13\, inst|sdram_controller|oe~_Duplicate_13, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[17]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[17]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[17]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[17], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[17]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[17], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~15\, inst|mm_interconnect_0|cmd_mux_001|src_payload~15, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[1]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[1]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[1]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[1]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[1]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[1]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[1]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[1]~43\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[1]~43, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[1]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[1], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[1]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[1], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[1]~41\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[1]~41, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_data[1]~_Duplicate_1\, inst|sdram_controller|m_data[1]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_data[1]\, inst|sdram_controller|active_data[1], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector114~0\, inst|sdram_controller|Selector114~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector114~1\, inst|sdram_controller|Selector114~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_data[1]\, inst|sdram_controller|m_data[1], LT24_Controller, 1
instance = comp, \inst|sdram_controller|oe~_Duplicate_14\, inst|sdram_controller|oe~_Duplicate_14, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[0]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[0]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[0]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[0]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[16]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[16]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[16]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[16], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[16]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[16]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[16]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[16], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~16\, inst|mm_interconnect_0|cmd_mux_001|src_payload~16, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[0]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[0]~44\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[0]~44, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[0]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[0], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[0]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[0], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[0]~42\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[0]~42, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_data[0]\, inst|sdram_controller|active_data[0], LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_data[0]~_Duplicate_1\, inst|sdram_controller|m_data[0]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector115~0\, inst|sdram_controller|Selector115~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector115~1\, inst|sdram_controller|Selector115~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_data[0]\, inst|sdram_controller|m_data[0], LT24_Controller, 1
instance = comp, \inst|sdram_controller|oe~_Duplicate_15\, inst|sdram_controller|oe~_Duplicate_15, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[0]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[0]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[0]\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[0]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[0]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[0]\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[0], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[0]~feeder\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[0]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[0]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[16]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[16]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[16]\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[16], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[16]\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[16], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[16]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[16], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ram_address_a[5]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ram_address_a[5], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~_wirecell\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~_wirecell, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ram_address_b[6]~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ram_address_b[6]~0, LT24_Controller, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[1]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[1]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[1]\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[1]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[1]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[1]\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[1], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[1]~feeder\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[1]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[1]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[2]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[2]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[2]\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[2]\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[2], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[2]~feeder\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[2]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[2]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[3]\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[3]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[3]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[3]\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[3], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[3]~feeder\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[3]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[3]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[4]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[4]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[4]\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[4]\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[4], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[4]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[5]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[5]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[5]\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[5]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[5]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[5]\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[5], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[5]~feeder\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[5]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[5]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[6]\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[6]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[6]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[6]\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[6], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[6]~feeder\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[6]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[6]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[7]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[7]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[7]\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[7]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[7]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[7]\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[7], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[7]~feeder\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[7]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[7]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[8]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[8]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[8]\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[8]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[8]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[8]\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[8], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[8]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[9]\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[9]\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[9], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[9]~feeder\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[9]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[9]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[10]\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[10], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[10]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[10]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[10]\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[10], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[10]~feeder\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[10]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[10]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[10], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[11]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[11]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[11]\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[11], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[11]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[11]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[11]\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[11], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[11]~feeder\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[11]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[11]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[11], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[12]\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[12], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[12]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[12]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[12]\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[12], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[12]~feeder\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[12]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[12]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[12], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[13]\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[13], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[13]\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[13], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[13]~feeder\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[13]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[13]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[13], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[14]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[14]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[14]\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[14], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[14]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[14]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[14]\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[14], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[14]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[14], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[15]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[15]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[15]\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[15], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[15]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[15]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[15]\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[15], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[15]~feeder\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[15]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[15]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[15], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[17]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[17]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[17]\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[17], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[17]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[17]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[17]\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[17], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[17]~feeder\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[17]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[17]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[17], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[18]\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[18], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[18]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[18]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[18]\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[18], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[18]~feeder\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[18]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[18]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[18], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[19]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[19]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[19]\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[19], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[19]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[19]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[19]\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[19], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[19]~feeder\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[19]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[19]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[19], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[20]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[20]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[20]\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[20], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[20]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[20]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[20]\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[20], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[20]~feeder\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[20]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[20]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[20], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[21]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[21]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[21]\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[21], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[21]\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[21], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[21]~feeder\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[21]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[21]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[21], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[22]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[22]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[22]\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[22], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[22]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[22]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[22]\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[22], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[22]~feeder\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[22]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[22]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[22], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[23]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[23]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[23]\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[23], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[23]\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[23], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[23]~feeder\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[23]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[23]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[23], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[24]\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[24], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[24]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[24]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[24]\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[24], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[24]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[24], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[25]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[25]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[25]\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[25], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[25]\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[25], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[25]~feeder\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[25]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[25]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[25], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[26]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[26]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[26]\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[26], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[26]\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[26], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[26]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[26], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[27]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[27]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[27]\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[27], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[27]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[27]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[27]\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[27], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[27]~feeder\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[27]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[27]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[27], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[28]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[28]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[28]\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[28], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[28]\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[28], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[28]~feeder\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[28]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[28]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[28], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[29]\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[29], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[29]\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[29], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[29]~feeder\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[29]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[29]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[29], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[30]\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[30], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[30]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[30]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[30]\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[30], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[30]~feeder\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[30]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[30]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[30], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[31]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[31]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[31]\, inst|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[31], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[31]~feeder\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[31]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[31]\, inst|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[31], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[31]~feeder\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[31]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[31]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[31], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~0\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in[4]\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in[4], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector16~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector16~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[5]~0\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[5]~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[5]~1\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[5]~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[31]~3\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[31]~3, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[5]~2\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[5]~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[4]\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[4], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~1\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in[3]\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in[3], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector17~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector17~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[3]\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[3], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~2\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in[2]\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in[2], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector18~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector18~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[2]\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[2], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~3\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in~3, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in[1]\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in[1], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector19~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector19~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[1]\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[1], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~4\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in~4, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in[0]\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in[0], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector20~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector20~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[0]\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[0], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~5\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in~5, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in[5]\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in[5], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector15~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector15~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[5]\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[5], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~6\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in~6, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in[6]\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in[6], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector14~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector14~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[6]\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[6], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~7\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in~7, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in[7]\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in[7], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector13~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector13~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[7]\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[7], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~8\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in~8, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in[8]\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in[8], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector12~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector12~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[8]\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[8], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~9\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in~9, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in[9]\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in[9], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector11~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector11~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[9]\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[9], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~10\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in~10, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in[10]\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in[10], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector10~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector10~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[10]\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[10], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~11\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in~11, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in[11]\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in[11], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector9~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector9~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[11]\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[11], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~12\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in~12, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in[12]\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in[12], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector8~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector8~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[12]\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[12], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~13\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in~13, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in[13]\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in[13], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector7~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector7~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[13]\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[13], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~14\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in~14, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in[14]\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in[14], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector6~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector6~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14]\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~15\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in~15, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in[15]\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in[15], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector5~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector5~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[15]\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[15], LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_cmd[1]\, inst|sdram_controller|m_cmd[1], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector19~2\, inst|sdram_controller|Selector19~2, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector19~1\, inst|sdram_controller|Selector19~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector0~0\, inst|sdram_controller|Selector0~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|i_cmd[3]\, inst|sdram_controller|i_cmd[3], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector19~0\, inst|sdram_controller|Selector19~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector19~3\, inst|sdram_controller|Selector19~3, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_cmd[3]\, inst|sdram_controller|m_cmd[3], LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_cmd[2]\, inst|sdram_controller|m_cmd[2], LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_cmd[0]\, inst|sdram_controller|m_cmd[0], LT24_Controller, 1
instance = comp, \inst|pll|sd1|wire_pll7_clk[1]~clkctrl\, inst|pll|sd1|wire_pll7_clk[1]~clkctrl, LT24_Controller, 1
instance = comp, \inst|sdram_controller|i_addr[12]\, inst|sdram_controller|i_addr[12], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector85~2\, inst|sdram_controller|Selector85~2, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector85~3\, inst|sdram_controller|Selector85~3, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector41~4\, inst|sdram_controller|Selector41~4, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector92~1\, inst|sdram_controller|Selector92~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_addr[12]\, inst|sdram_controller|m_addr[12], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector86~2\, inst|sdram_controller|Selector86~2, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector86~3\, inst|sdram_controller|Selector86~3, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_addr[11]\, inst|sdram_controller|m_addr[11], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector87~2\, inst|sdram_controller|Selector87~2, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector87~3\, inst|sdram_controller|Selector87~3, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_addr[10]\, inst|sdram_controller|m_addr[10], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector88~2\, inst|sdram_controller|Selector88~2, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector88~3\, inst|sdram_controller|Selector88~3, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_addr[9]\, inst|sdram_controller|m_addr[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[45]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[45]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[45]\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[45], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45]\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[45]~16\, inst|mm_interconnect_0|cmd_mux_001|src_data[45]~16, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[45]\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[45], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[45]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[45]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[45]\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[45], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[45]\, inst|mm_interconnect_0|cmd_mux_001|src_data[45], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[9]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[27]~20\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[27]~20, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[26]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[26], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[26]~feeder\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[26]~feeder, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[26]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[26], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[26]~16\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[26]~16, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_addr[8]\, inst|sdram_controller|active_addr[8], LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_addr[2]~0\, inst|sdram_controller|m_addr[2]~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector89~0\, inst|sdram_controller|Selector89~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector89~1\, inst|sdram_controller|Selector89~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_addr[8]\, inst|sdram_controller|m_addr[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44]\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44]\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[44]~17\, inst|mm_interconnect_0|cmd_mux_001|src_data[44]~17, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[44]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[44]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[44]\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[44], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[44]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[44]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[44]\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[44], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[44]\, inst|mm_interconnect_0|cmd_mux_001|src_data[44], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[8]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[26]~21\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[26]~21, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[25]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[25], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[25]~feeder\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[25]~feeder, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[25]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[25], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[25]~17\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[25]~17, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_addr[7]\, inst|sdram_controller|active_addr[7], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector90~0\, inst|sdram_controller|Selector90~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector90~1\, inst|sdram_controller|Selector90~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_addr[7]\, inst|sdram_controller|m_addr[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[43]\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[43], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43]\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[43]~18\, inst|mm_interconnect_0|cmd_mux_001|src_data[43]~18, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[43]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[43]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[43]\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[43], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[43]\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[43], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[43]\, inst|mm_interconnect_0|cmd_mux_001|src_data[43], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[7]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[25]~22\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[25]~22, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[24]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[24], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[24]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[24], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[24]~18\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[24]~18, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_addr[6]\, inst|sdram_controller|active_addr[6], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector91~0\, inst|sdram_controller|Selector91~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector91~1\, inst|sdram_controller|Selector91~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_addr[6]\, inst|sdram_controller|m_addr[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42]\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42]\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[42]~19\, inst|mm_interconnect_0|cmd_mux_001|src_data[42]~19, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[42]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[42]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[42]\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[42], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[42]\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[42], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[42]\, inst|mm_interconnect_0|cmd_mux_001|src_data[42], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[6]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[24]~23\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[24]~23, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[23]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[23], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[23]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[23], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[23]~19\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[23]~19, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_addr[5]\, inst|sdram_controller|active_addr[5], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector92~2\, inst|sdram_controller|Selector92~2, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_addr[5]~_Duplicate_1\, inst|sdram_controller|m_addr[5]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector92~3\, inst|sdram_controller|Selector92~3, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector92~4\, inst|sdram_controller|Selector92~4, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_addr[5]\, inst|sdram_controller|m_addr[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[41]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[41]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[41]\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[41], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[41]\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[41], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41]~feeder\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41]\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41]\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[41]~20\, inst|mm_interconnect_0|cmd_mux_001|src_data[41]~20, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[41]\, inst|mm_interconnect_0|cmd_mux_001|src_data[41], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[5]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[23]~24\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[23]~24, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[22]~feeder\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[22]~feeder, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[22]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[22], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[22]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[22], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[22]~20\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[22]~20, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_addr[4]\, inst|sdram_controller|active_addr[4], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector93~0\, inst|sdram_controller|Selector93~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector93~1\, inst|sdram_controller|Selector93~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_addr[4]\, inst|sdram_controller|m_addr[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40]\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40]\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[40]~21\, inst|mm_interconnect_0|cmd_mux_001|src_data[40]~21, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[40]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[40]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[40]\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[40], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[40]\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[40], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[40]\, inst|mm_interconnect_0|cmd_mux_001|src_data[40], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[4]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[22]~25\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[22]~25, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[21]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[21], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[21]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[21], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[21]~21\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[21]~21, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector94~0\, inst|sdram_controller|Selector94~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_addr[3]\, inst|sdram_controller|active_addr[3], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector94~1\, inst|sdram_controller|Selector94~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_addr[3]\, inst|sdram_controller|m_addr[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39]\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39]\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[39]~22\, inst|mm_interconnect_0|cmd_mux_001|src_data[39]~22, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[39]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[39]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[39]\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[39], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[39]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[39]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[39]\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[39], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[39]\, inst|mm_interconnect_0|cmd_mux_001|src_data[39], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[3]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[21]~26\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[21]~26, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[20]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[20], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[20]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[20], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[20]~22\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[20]~22, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_addr[2]\, inst|sdram_controller|active_addr[2], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector95~0\, inst|sdram_controller|Selector95~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector95~1\, inst|sdram_controller|Selector95~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_addr[2]\, inst|sdram_controller|m_addr[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[38]~feeder\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[38]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[38]\, inst|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[38], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[38]\, inst|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[38], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38]\, inst|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38]\, inst|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38]~feeder\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38]\, inst|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]\, inst|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[38]~23\, inst|mm_interconnect_0|cmd_mux_001|src_data[38]~23, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[38]\, inst|mm_interconnect_0|cmd_mux_001|src_data[38], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[2]\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[20]~27\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[20]~27, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[19]~feeder\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[19]~feeder, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[19]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[19], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[19]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[19], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[19]~23\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[19]~23, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_addr[1]\, inst|sdram_controller|active_addr[1], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector96~0\, inst|sdram_controller|Selector96~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector96~1\, inst|sdram_controller|Selector96~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_addr[1]\, inst|sdram_controller|m_addr[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[19]~28\, inst|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[19]~28, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[18]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[18], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[18]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[18], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[18]~24\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[18]~24, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_addr[0]\, inst|sdram_controller|active_addr[0], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector97~0\, inst|sdram_controller|Selector97~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector97~1\, inst|sdram_controller|Selector97~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_addr[0]\, inst|sdram_controller|m_addr[0], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector98~0\, inst|sdram_controller|Selector98~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|WideOr16~0\, inst|sdram_controller|WideOr16~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_bank[1]\, inst|sdram_controller|m_bank[1], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector99~0\, inst|sdram_controller|Selector99~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_bank[0]\, inst|sdram_controller|m_bank[0], LT24_Controller, 1
instance = comp, \inst|sdram_controller|comb~0\, inst|sdram_controller|comb~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[17]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[17], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[17]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[17], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[17]~25\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[17]~25, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_dqm[1]\, inst|sdram_controller|active_dqm[1], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector116~0\, inst|sdram_controller|Selector116~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_dqm[1]\, inst|sdram_controller|m_dqm[1], LT24_Controller, 1
instance = comp, \inst|sdram_controller|comb~1\, inst|sdram_controller|comb~1, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[16]~feeder\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[16]~feeder, LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[16]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_1[16], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[16]\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|entry_0[16], LT24_Controller, 1
instance = comp, \inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[16]~26\, inst|sdram_controller|the_LT24_System_sdram_controller_input_efifo_module|rd_data[16]~26, LT24_Controller, 1
instance = comp, \inst|sdram_controller|active_dqm[0]\, inst|sdram_controller|active_dqm[0], LT24_Controller, 1
instance = comp, \inst|sdram_controller|Selector117~0\, inst|sdram_controller|Selector117~0, LT24_Controller, 1
instance = comp, \inst|sdram_controller|m_dqm[0]\, inst|sdram_controller|m_dqm[0], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~12\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~12, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~9\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~9, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~10\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~10, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~8\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~8, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~11\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~11, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|csx_reg\, inst|lt24_ctrl_0|LT24_Interface_inst|csx_reg, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|dcx_reg~0\, inst|lt24_ctrl_0|LT24_Interface_inst|dcx_reg~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|dcx_reg~1\, inst|lt24_ctrl_0|LT24_Interface_inst|dcx_reg~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|dcx_reg\, inst|lt24_ctrl_0|LT24_Interface_inst|dcx_reg, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~0\, inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~1\, inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~2\, inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on\, inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_reset_n~0\, inst|lt24_ctrl_0|LT24_Slave_inst|lcd_reset_n~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_reset_n\, inst|lt24_ctrl_0|LT24_Slave_inst|lcd_reset_n, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector60~2\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector60~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector60~3\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector60~3, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|wrx_reg\, inst|lt24_ctrl_0|LT24_Interface_inst|wrx_reg, LT24_Controller, 1
instance = comp, \auto_hub|~GND\, auto_hub|~GND, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell, LT24_Controller, 1
instance = comp, \GPIO_1_D11~input\, GPIO_1_D11~input, LT24_Controller, 1
instance = comp, \GPIO_1_D3~input\, GPIO_1_D3~input, LT24_Controller, 1
instance = comp, \GPIO_1_D4~input\, GPIO_1_D4~input, LT24_Controller, 1
instance = comp, \GPIO_1_D5~input\, GPIO_1_D5~input, LT24_Controller, 1
instance = comp, \GPIO_1_D6~input\, GPIO_1_D6~input, LT24_Controller, 1
instance = comp, \GPIO_1_D12~input\, GPIO_1_D12~input, LT24_Controller, 1
instance = comp, \GPIO_1_D13~input\, GPIO_1_D13~input, LT24_Controller, 1
instance = comp, \GPIO_1_D14~input\, GPIO_1_D14~input, LT24_Controller, 1
instance = comp, \GPIO_1_D15~input\, GPIO_1_D15~input, LT24_Controller, 1
instance = comp, \GPIO_1_D16~input\, GPIO_1_D16~input, LT24_Controller, 1
instance = comp, \GPIO_1_D17~input\, GPIO_1_D17~input, LT24_Controller, 1
instance = comp, \GPIO_1_D18~input\, GPIO_1_D18~input, LT24_Controller, 1
instance = comp, \GPIO_1_D19~input\, GPIO_1_D19~input, LT24_Controller, 1
instance = comp, \GPIO_1_D20~input\, GPIO_1_D20~input, LT24_Controller, 1
instance = comp, \GPIO_1_D21~input\, GPIO_1_D21~input, LT24_Controller, 1
instance = comp, \GPIO_1_D22~input\, GPIO_1_D22~input, LT24_Controller, 1
