INFO: [Common 17-206] Exiting Vivado at Thu Apr 11 12:24:30 2019...
ndard.vhd" into library std (VHDL-9003)
INFO: analyzing package STANDARD (VHDL-1014)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/std/textio.vhd" into library std (VHDL-9003)
INFO: analyzing package TEXTIO (VHDL-1014)
INFO: analyzing package body TEXTIO (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/synopsys/compileToSynopsys/attributes.vhd" into library synopsys (VHDL-9003)
INFO: analyzing package ATTRIBUTES (VHDL-1014)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/ieee/distributable/std_logic_1164.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_1164 (VHDL-1014)
INFO: analyzing package body std_logic_1164 (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/ieee/distributable/numeric_std.vhd" into library ieee (VHDL-9003)
INFO: analyzing package NUMERIC_STD (VHDL-1014)
INFO: analyzing package body NUMERIC_STD (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/ieee/distributable/numeric_bit.vhd" into library ieee (VHDL-9003)
INFO: analyzing package NUMERIC_BIT (VHDL-1014)
INFO: analyzing package body NUMERIC_BIT (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/synopsys/compileToIeee/std_logic_arith.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_arith (VHDL-1014)
INFO: analyzing package body std_logic_arith (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/synopsys/compileToIeee/std_logic_unsigned.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_UNSIGNED (VHDL-1014)
INFO: analyzing package body STD_LOGIC_UNSIGNED (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/synopsys/compileToIeee/std_logic_signed.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_SIGNED (VHDL-1014)
INFO: analyzing package body STD_LOGIC_SIGNED (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/synopsys/compileToIeee/std_logic_misc.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_misc (VHDL-1014)
INFO: analyzing package body std_logic_misc (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/synopsys/compileToIeee/std_logic_textio.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_TEXTIO (VHDL-1014)
INFO: analyzing package body STD_LOGIC_TEXTIO (VHDL-1013)
ERROR: cannot open vhdl file C:/Xilinx/Vivado/2016.2/data/vhdl/src/ieee/restricted/math_real.vhd (VHDL-1515)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhd" into library unisim (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/unimacro/unimacro_VCOMP.vhd" into library unimacro (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
INFO: analyzing package body VCOMPONENTS (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/../../parts/xilinx/rtl/lib/vhdl/xst/src/mixed_lang_vltype.vhd" into library vl (VHDL-9003)
INFO: analyzing package vl_types (VHDL-1014)
INFO: analyzing package body vl_types (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
-- Analyzing VHDL file "D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/reg_4_en.vhd" into library work (VHDL-9003)
INFO: analyzing entity reg_4_en (VHDL-1012)
INFO: analyzing architecture behaviour of entity reg_4_en (VHDL-9006)
-- Analyzing VHDL file "D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/ALU.vhd" into library work (VHDL-9003)
INFO: analyzing entity ALU (VHDL-1012)
INFO: analyzing architecture Behavioral of entity alu (VHDL-9006)
-- Analyzing VHDL file "D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/tristate_8_buf.vhd" into library work (VHDL-9003)
INFO: analyzing entity tristate_8_buf (VHDL-1012)
INFO: analyzing architecture Behavioral of entity tristate_8_buf (VHDL-9006)
-- Analyzing VHDL file "D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/reg_8.vhd" into library work (VHDL-9003)
INFO: analyzing entity reg_8_en (VHDL-1012)
INFO: analyzing architecture behaviour of entity reg_8_en (VHDL-9006)
-- Analyzing VHDL file "D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/led_mux.vhd" into library work (VHDL-9003)
INFO: analyzing entity led_mux (VHDL-1012)
INFO: analyzing architecture Behavioral of entity led_mux (VHDL-9006)
-- Analyzing VHDL file "D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/load_data.vhd" into library work (VHDL-9003)
INFO: analyzing entity load_data (VHDL-1012)
INFO: analyzing architecture Behavioral of entity load_data (VHDL-9006)
-- Analyzing VHDL file "D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/st_mcn.vhd" into library work (VHDL-9003)
INFO: analyzing entity st_mcn (VHDL-1012)
INFO: analyzing architecture Behavioral of entity st_mcn (VHDL-9006)
-- Analyzing VHDL file "D:/ENEL373/Project/mine/main_project.srcs/sources_1/imports/Downloads/BCD_to_7SEG.vhd" into library work (VHDL-9003)
INFO: analyzing entity BCD_to_7SEG (VHDL-1012)
INFO: analyzing architecture Behavioral of entity bcd_to_7seg (VHDL-9006)
-- Analyzing VHDL file "D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/hex_to_7seg.vhd" into library work (VHDL-9003)
INFO: analyzing entity hex_to_7seg (VHDL-1012)
INFO: analyzing architecture Behavioral of entity hex_to_7seg (VHDL-9006)
-- Analyzing VHDL file "C:/Users/tch118/AppData/Local/Temp/VivadoEditorAssist374570766654738125.tmp" into library work (VHDL-9003)
INFO: analyzing entity main (VHDL-1012)
INFO: analyzing architecture Behav of entity main (VHDL-9006)
-- Analyzing VHDL file "C:/Users/tch118/AppData/Local/Temp/VivadoEditorAssist1723090076628434547.tmp" into library work (VHDL-9003)
INFO: analyzing entity control_unit (VHDL-1012)
INFO: analyzing architecture Behavioral of entity control_unit (VHDL-9006)
-- Analyzing VHDL file "C:/Users/tch118/AppData/Local/Temp/VivadoEditorAssist5750306685082644647.tmp" into library work (VHDL-9003)
INFO: analyzing entity hex_8bit_display (VHDL-1012)
INFO: analyzing architecture Behavioral of entity hex_8bit_display (VHDL-9006)
C:/Users/tch118/AppData/Local/Temp/VivadoEditorAssist5750306685082644647.tmp(44): ERROR: syntax error near begin (VHDL-1261)
-- Analyzing VHDL file "C:/Users/tch118/AppData/Local/Temp/VivadoEditorAssist663740620156119543.tmp" into library work (VHDL-9003)
INFO: analyzing entity my_divider (VHDL-1012)
INFO: analyzing architecture Behavioral of entity my_divider (VHDL-9006)
