Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Fri Oct 30 08:02:19 2015
| Host         : zombie running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file DCT_control_sets_placed.rpt
| Design       : DCT
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     5 |
| Minimum Number of register sites lost to control set restrictions |    13 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            4 |
| Yes          | No                    | No                     |               7 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------+------------------------------------------+------------------+----------------+
| Clock Signal |       Enable Signal       |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+--------------+---------------------------+------------------------------------------+------------------+----------------+
|  ap_clk      |                           |                                          |                3 |              4 |
|  ap_clk      | DCT_Loop_2_proc_U0/Q[1]   |                                          |                2 |              7 |
|  ap_clk      | DCT_Loop_2_proc_U0/E[0]   | Xbuff_U/SR[0]                            |                1 |              7 |
|  ap_clk      | DCT_Loop_1_proc_U0/X_read | DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44 |                2 |              7 |
|  ap_clk      |                           | ap_rst                                   |                4 |             10 |
+--------------+---------------------------+------------------------------------------+------------------+----------------+


