{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509985498057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509985498061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 14:24:57 2017 " "Processing started: Mon Nov 06 14:24:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509985498061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509985498061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509985498061 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1509985498472 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1509985498473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_3_to_1 " "Found entity 1: Mux_3_to_1" {  } { { "Mux3to1.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509985508377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509985508377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2_to_1 " "Found entity 1: Mux_2_to_1" {  } { { "Mux2to1.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509985508379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509985508379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.v 1 1 " "Found 1 design units, including 1 entities, in source file processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Processador.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509985508381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509985508381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registradores.v 1 1 " "Found 1 design units, including 1 entities, in source file banco_registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 Banco_registradores " "Found entity 1: Banco_registradores" {  } { { "Banco_registradores.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Banco_registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509985508382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509985508382 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.v(11) " "Verilog HDL information at ALU.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "ALU.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1509985508383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509985508384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509985508384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor7segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file conversor7segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 conversor7segmentos " "Found entity 1: conversor7segmentos" {  } { { "conversor7segmentos.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/conversor7segmentos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509985508385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509985508385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Found entity 1: Memoria" {  } { { "Memoria.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509985508387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509985508387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "Controle.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509985508390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509985508390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resultadoMux1Alu Processador.v(105) " "Verilog HDL Implicit Net warning at Processador.v(105): created implicit net for \"resultadoMux1Alu\"" {  } { { "Processador.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509985508390 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processador " "Elaborating entity \"Processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1509985508432 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 Processador.v(143) " "Verilog HDL assignment warning at Processador.v(143): truncated value with size 16 to match size of target (4)" {  } { { "Processador.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509985508434 "|Processador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Processador.v(145) " "Verilog HDL assignment warning at Processador.v(145): truncated value with size 32 to match size of target (4)" {  } { { "Processador.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509985508434 "|Processador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:controle " "Elaborating entity \"Controle\" for hierarchy \"Controle:controle\"" {  } { { "Processador.v" "controle" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509985508539 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Controle.v(30) " "Verilog HDL assignment warning at Controle.v(30): truncated value with size 32 to match size of target (2)" {  } { { "Controle.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509985508540 "|Processador|Controle:controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Controle.v(41) " "Verilog HDL assignment warning at Controle.v(41): truncated value with size 32 to match size of target (2)" {  } { { "Controle.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509985508541 "|Processador|Controle:controle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:memoria " "Elaborating entity \"Memoria\" for hierarchy \"Memoria:memoria\"" {  } { { "Processador.v" "memoria" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509985508547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:memoria\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memoria:memoria\|altsyncram:altsyncram_component\"" {  } { { "Memoria.v" "altsyncram_component" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509985508586 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:memoria\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memoria:memoria\|altsyncram:altsyncram_component\"" {  } { { "Memoria.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509985508587 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:memoria\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memoria:memoria\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985508587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985508587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985508587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MemoriaInstrucao.mif " "Parameter \"init_file\" = \"MemoriaInstrucao.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985508587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985508587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985508587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985508587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985508587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985508587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985508587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985508587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985508587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985508587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985508587 ""}  } { { "Memoria.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509985508587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_75b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_75b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_75b1 " "Found entity 1: altsyncram_75b1" {  } { { "db/altsyncram_75b1.tdf" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_75b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509985508633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509985508633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_75b1 Memoria:memoria\|altsyncram:altsyncram_component\|altsyncram_75b1:auto_generated " "Elaborating entity \"altsyncram_75b1\" for hierarchy \"Memoria:memoria\|altsyncram:altsyncram_component\|altsyncram_75b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509985508633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_registradores Banco_registradores:banco " "Elaborating entity \"Banco_registradores\" for hierarchy \"Banco_registradores:banco\"" {  } { { "Processador.v" "banco" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509985508636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_to_1 Mux_2_to_1:muxAluA " "Elaborating entity \"Mux_2_to_1\" for hierarchy \"Mux_2_to_1:muxAluA\"" {  } { { "Processador.v" "muxAluA" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509985508637 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Mux2to1.v(12) " "Verilog HDL assignment warning at Mux2to1.v(12): truncated value with size 5 to match size of target (4)" {  } { { "Mux2to1.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Mux2to1.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509985508638 "|Processador|Mux_2_to_1:muxAluA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "extData Mux2to1.v(8) " "Verilog HDL Always Construct warning at Mux2to1.v(8): inferring latch(es) for variable \"extData\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux2to1.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Mux2to1.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1509985508638 "|Processador|Mux_2_to_1:muxAluA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_3_to_1 Mux_3_to_1:muxAluB " "Elaborating entity \"Mux_3_to_1\" for hierarchy \"Mux_3_to_1:muxAluB\"" {  } { { "Processador.v" "muxAluB" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509985508639 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resultado Mux3to1.v(8) " "Verilog HDL Always Construct warning at Mux3to1.v(8): inferring latch(es) for variable \"resultado\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux3to1.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1509985508639 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] Mux3to1.v(13) " "Inferred latch for \"resultado\[0\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509985508639 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] Mux3to1.v(13) " "Inferred latch for \"resultado\[1\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509985508639 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] Mux3to1.v(13) " "Inferred latch for \"resultado\[2\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509985508639 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] Mux3to1.v(13) " "Inferred latch for \"resultado\[3\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509985508639 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[4\] Mux3to1.v(13) " "Inferred latch for \"resultado\[4\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509985508639 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[5\] Mux3to1.v(13) " "Inferred latch for \"resultado\[5\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509985508640 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[6\] Mux3to1.v(13) " "Inferred latch for \"resultado\[6\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509985508640 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[7\] Mux3to1.v(13) " "Inferred latch for \"resultado\[7\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509985508640 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[8\] Mux3to1.v(13) " "Inferred latch for \"resultado\[8\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509985508640 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[9\] Mux3to1.v(13) " "Inferred latch for \"resultado\[9\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509985508640 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[10\] Mux3to1.v(13) " "Inferred latch for \"resultado\[10\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509985508640 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[11\] Mux3to1.v(13) " "Inferred latch for \"resultado\[11\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509985508640 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[12\] Mux3to1.v(13) " "Inferred latch for \"resultado\[12\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509985508640 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[13\] Mux3to1.v(13) " "Inferred latch for \"resultado\[13\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509985508640 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[14\] Mux3to1.v(13) " "Inferred latch for \"resultado\[14\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509985508640 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[15\] Mux3to1.v(13) " "Inferred latch for \"resultado\[15\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509985508640 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "Processador.v" "alu" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509985508641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversor7segmentos conversor7segmentos:conversor7 " "Elaborating entity \"conversor7segmentos\" for hierarchy \"conversor7segmentos:conversor7\"" {  } { { "Processador.v" "conversor7" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509985508642 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Banco_registradores:banco\|registradores_rtl_0 " "Inferred RAM node \"Banco_registradores:banco\|registradores_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1509985510478 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Banco_registradores:banco\|registradores_rtl_1 " "Inferred RAM node \"Banco_registradores:banco\|registradores_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1509985510495 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Banco_registradores:banco\|registradores_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Banco_registradores:banco\|registradores_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509985510767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509985510767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509985510767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509985510767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509985510767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509985510767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509985510767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509985510767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509985510767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509985510767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509985510767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509985510767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509985510767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509985510767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Processador.ram0_Banco_registradores_10cb5bbb.hdl.mif " "Parameter INIT_FILE set to db/Processador.ram0_Banco_registradores_10cb5bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509985510767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509985510767 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1509985510767 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Banco_registradores:banco\|registradores_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"Banco_registradores:banco\|registradores_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509985510767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509985510767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509985510767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509985510767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509985510767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509985510767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509985510767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509985510767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509985510767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509985510767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509985510767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509985510767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509985510767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509985510767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Processador.ram0_Banco_registradores_10cb5bbb.hdl.mif " "Parameter INIT_FILE set to db/Processador.ram0_Banco_registradores_10cb5bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509985510767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509985510767 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1509985510767 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1509985510767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Banco_registradores:banco\|altsyncram:registradores_rtl_0 " "Elaborated megafunction instantiation \"Banco_registradores:banco\|altsyncram:registradores_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509985510917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Banco_registradores:banco\|altsyncram:registradores_rtl_0 " "Instantiated megafunction \"Banco_registradores:banco\|altsyncram:registradores_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985510917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985510917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985510917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985510917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985510917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985510917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985510917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985510917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985510917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985510917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985510917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985510917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985510917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985510917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Processador.ram0_Banco_registradores_10cb5bbb.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Processador.ram0_Banco_registradores_10cb5bbb.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985510917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985510917 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509985510917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d8n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d8n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d8n1 " "Found entity 1: altsyncram_d8n1" {  } { { "db/altsyncram_d8n1.tdf" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_d8n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509985510958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509985510958 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Banco_registradores:banco\|altsyncram:registradores_rtl_1 " "Elaborated megafunction instantiation \"Banco_registradores:banco\|altsyncram:registradores_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509985511026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Banco_registradores:banco\|altsyncram:registradores_rtl_1 " "Instantiated megafunction \"Banco_registradores:banco\|altsyncram:registradores_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985511027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985511027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985511027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985511027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985511027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985511027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985511027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985511027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985511027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985511027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985511027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985511027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985511027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985511027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Processador.ram0_Banco_registradores_10cb5bbb.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Processador.ram0_Banco_registradores_10cb5bbb.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985511027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509985511027 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509985511027 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Banco_registradores:banco\|altsyncram:registradores_rtl_0\|altsyncram_d8n1:auto_generated\|ram_block1a8 " "Synthesized away node \"Banco_registradores:banco\|altsyncram:registradores_rtl_0\|altsyncram_d8n1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_d8n1.tdf" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_d8n1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Processador.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509985511489 "|Processador|Banco_registradores:banco|altsyncram:registradores_rtl_0|altsyncram_d8n1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Banco_registradores:banco\|altsyncram:registradores_rtl_0\|altsyncram_d8n1:auto_generated\|ram_block1a9 " "Synthesized away node \"Banco_registradores:banco\|altsyncram:registradores_rtl_0\|altsyncram_d8n1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_d8n1.tdf" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_d8n1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Processador.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509985511489 "|Processador|Banco_registradores:banco|altsyncram:registradores_rtl_0|altsyncram_d8n1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Banco_registradores:banco\|altsyncram:registradores_rtl_0\|altsyncram_d8n1:auto_generated\|ram_block1a10 " "Synthesized away node \"Banco_registradores:banco\|altsyncram:registradores_rtl_0\|altsyncram_d8n1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_d8n1.tdf" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_d8n1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Processador.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509985511489 "|Processador|Banco_registradores:banco|altsyncram:registradores_rtl_0|altsyncram_d8n1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Banco_registradores:banco\|altsyncram:registradores_rtl_0\|altsyncram_d8n1:auto_generated\|ram_block1a11 " "Synthesized away node \"Banco_registradores:banco\|altsyncram:registradores_rtl_0\|altsyncram_d8n1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_d8n1.tdf" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_d8n1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Processador.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509985511489 "|Processador|Banco_registradores:banco|altsyncram:registradores_rtl_0|altsyncram_d8n1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Banco_registradores:banco\|altsyncram:registradores_rtl_0\|altsyncram_d8n1:auto_generated\|ram_block1a12 " "Synthesized away node \"Banco_registradores:banco\|altsyncram:registradores_rtl_0\|altsyncram_d8n1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_d8n1.tdf" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_d8n1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Processador.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509985511489 "|Processador|Banco_registradores:banco|altsyncram:registradores_rtl_0|altsyncram_d8n1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Banco_registradores:banco\|altsyncram:registradores_rtl_0\|altsyncram_d8n1:auto_generated\|ram_block1a13 " "Synthesized away node \"Banco_registradores:banco\|altsyncram:registradores_rtl_0\|altsyncram_d8n1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_d8n1.tdf" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_d8n1.tdf" 428 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Processador.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509985511489 "|Processador|Banco_registradores:banco|altsyncram:registradores_rtl_0|altsyncram_d8n1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Banco_registradores:banco\|altsyncram:registradores_rtl_0\|altsyncram_d8n1:auto_generated\|ram_block1a14 " "Synthesized away node \"Banco_registradores:banco\|altsyncram:registradores_rtl_0\|altsyncram_d8n1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_d8n1.tdf" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_d8n1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Processador.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509985511489 "|Processador|Banco_registradores:banco|altsyncram:registradores_rtl_0|altsyncram_d8n1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Banco_registradores:banco\|altsyncram:registradores_rtl_0\|altsyncram_d8n1:auto_generated\|ram_block1a15 " "Synthesized away node \"Banco_registradores:banco\|altsyncram:registradores_rtl_0\|altsyncram_d8n1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_d8n1.tdf" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_d8n1.tdf" 488 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Processador.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509985511489 "|Processador|Banco_registradores:banco|altsyncram:registradores_rtl_0|altsyncram_d8n1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1509985511489 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1509985511489 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1509985511568 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1509985512044 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1509985512992 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memoria:memoria\|altsyncram:altsyncram_component\|altsyncram_75b1:auto_generated\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"Memoria:memoria\|altsyncram:altsyncram_component\|altsyncram_75b1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_75b1.tdf" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_75b1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memoria.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v" 82 0 0 } } { "Processador.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 46 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509985513239 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Banco_registradores:banco\|altsyncram:registradores_rtl_1\|altsyncram_d8n1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"Banco_registradores:banco\|altsyncram:registradores_rtl_1\|altsyncram_d8n1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d8n1.tdf" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_d8n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Processador.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 70 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509985513248 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Banco_registradores:banco\|altsyncram:registradores_rtl_0\|altsyncram_d8n1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"Banco_registradores:banco\|altsyncram:registradores_rtl_0\|altsyncram_d8n1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d8n1.tdf" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_d8n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Processador.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 70 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509985513248 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/output_files/Processador.map.smsg " "Generated suppressed messages file C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/output_files/Processador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509985513457 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1509985514091 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509985514091 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Processador.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509985515268 "|Processador|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Processador.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509985515268 "|Processador|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Processador.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509985515268 "|Processador|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Processador.v" "" { Text "C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509985515268 "|Processador|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1509985515268 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "343 " "Implemented 343 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1509985515279 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1509985515279 ""} { "Info" "ICUT_CUT_TM_LCELLS" "242 " "Implemented 242 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1509985515279 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1509985515279 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1509985515279 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "677 " "Peak virtual memory: 677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509985515319 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 14:25:15 2017 " "Processing ended: Mon Nov 06 14:25:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509985515319 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509985515319 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509985515319 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1509985515319 ""}
