
FDCAN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b68  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  08004d48  08004d48  00005d48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004e28  08004e28  00006068  2**0
                  CONTENTS
  4 .ARM          00000008  08004e28  08004e28  00005e28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004e30  08004e30  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004e30  08004e30  00005e30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004e34  08004e34  00005e34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08004e38  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002dc  20000068  08004ea0  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000344  08004ea0  00006344  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f48a  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002160  00000000  00000000  00015522  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c88  00000000  00000000  00017688  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000098e  00000000  00000000  00018310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e793  00000000  00000000  00018c9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e4f8  00000000  00000000  00037431  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bd837  00000000  00000000  00045929  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00103160  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b18  00000000  00000000  001031a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  00106cbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000068 	.word	0x20000068
 80001fc:	00000000 	.word	0x00000000
 8000200:	08004d30 	.word	0x08004d30

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000006c 	.word	0x2000006c
 800021c:	08004d30 	.word	0x08004d30

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d4:	f000 b96a 	b.w	80005ac <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	460c      	mov	r4, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14e      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fc:	4694      	mov	ip, r2
 80002fe:	458c      	cmp	ip, r1
 8000300:	4686      	mov	lr, r0
 8000302:	fab2 f282 	clz	r2, r2
 8000306:	d962      	bls.n	80003ce <__udivmoddi4+0xde>
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0320 	rsb	r3, r2, #32
 800030e:	4091      	lsls	r1, r2
 8000310:	fa20 f303 	lsr.w	r3, r0, r3
 8000314:	fa0c fc02 	lsl.w	ip, ip, r2
 8000318:	4319      	orrs	r1, r3
 800031a:	fa00 fe02 	lsl.w	lr, r0, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f f68c 	uxth.w	r6, ip
 8000326:	fbb1 f4f7 	udiv	r4, r1, r7
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb07 1114 	mls	r1, r7, r4, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb04 f106 	mul.w	r1, r4, r6
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000346:	f080 8112 	bcs.w	800056e <__udivmoddi4+0x27e>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 810f 	bls.w	800056e <__udivmoddi4+0x27e>
 8000350:	3c02      	subs	r4, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a59      	subs	r1, r3, r1
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb1 f0f7 	udiv	r0, r1, r7
 800035e:	fb07 1110 	mls	r1, r7, r0, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb00 f606 	mul.w	r6, r0, r6
 800036a:	429e      	cmp	r6, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x94>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000376:	f080 80fc 	bcs.w	8000572 <__udivmoddi4+0x282>
 800037a:	429e      	cmp	r6, r3
 800037c:	f240 80f9 	bls.w	8000572 <__udivmoddi4+0x282>
 8000380:	4463      	add	r3, ip
 8000382:	3802      	subs	r0, #2
 8000384:	1b9b      	subs	r3, r3, r6
 8000386:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800038a:	2100      	movs	r1, #0
 800038c:	b11d      	cbz	r5, 8000396 <__udivmoddi4+0xa6>
 800038e:	40d3      	lsrs	r3, r2
 8000390:	2200      	movs	r2, #0
 8000392:	e9c5 3200 	strd	r3, r2, [r5]
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d905      	bls.n	80003aa <__udivmoddi4+0xba>
 800039e:	b10d      	cbz	r5, 80003a4 <__udivmoddi4+0xb4>
 80003a0:	e9c5 0100 	strd	r0, r1, [r5]
 80003a4:	2100      	movs	r1, #0
 80003a6:	4608      	mov	r0, r1
 80003a8:	e7f5      	b.n	8000396 <__udivmoddi4+0xa6>
 80003aa:	fab3 f183 	clz	r1, r3
 80003ae:	2900      	cmp	r1, #0
 80003b0:	d146      	bne.n	8000440 <__udivmoddi4+0x150>
 80003b2:	42a3      	cmp	r3, r4
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xcc>
 80003b6:	4290      	cmp	r0, r2
 80003b8:	f0c0 80f0 	bcc.w	800059c <__udivmoddi4+0x2ac>
 80003bc:	1a86      	subs	r6, r0, r2
 80003be:	eb64 0303 	sbc.w	r3, r4, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	2d00      	cmp	r5, #0
 80003c6:	d0e6      	beq.n	8000396 <__udivmoddi4+0xa6>
 80003c8:	e9c5 6300 	strd	r6, r3, [r5]
 80003cc:	e7e3      	b.n	8000396 <__udivmoddi4+0xa6>
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	f040 8090 	bne.w	80004f4 <__udivmoddi4+0x204>
 80003d4:	eba1 040c 	sub.w	r4, r1, ip
 80003d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003dc:	fa1f f78c 	uxth.w	r7, ip
 80003e0:	2101      	movs	r1, #1
 80003e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ea:	fb08 4416 	mls	r4, r8, r6, r4
 80003ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003f2:	fb07 f006 	mul.w	r0, r7, r6
 80003f6:	4298      	cmp	r0, r3
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x11c>
 80003fa:	eb1c 0303 	adds.w	r3, ip, r3
 80003fe:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x11a>
 8000404:	4298      	cmp	r0, r3
 8000406:	f200 80cd 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 800040a:	4626      	mov	r6, r4
 800040c:	1a1c      	subs	r4, r3, r0
 800040e:	fa1f f38e 	uxth.w	r3, lr
 8000412:	fbb4 f0f8 	udiv	r0, r4, r8
 8000416:	fb08 4410 	mls	r4, r8, r0, r4
 800041a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800041e:	fb00 f707 	mul.w	r7, r0, r7
 8000422:	429f      	cmp	r7, r3
 8000424:	d908      	bls.n	8000438 <__udivmoddi4+0x148>
 8000426:	eb1c 0303 	adds.w	r3, ip, r3
 800042a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800042e:	d202      	bcs.n	8000436 <__udivmoddi4+0x146>
 8000430:	429f      	cmp	r7, r3
 8000432:	f200 80b0 	bhi.w	8000596 <__udivmoddi4+0x2a6>
 8000436:	4620      	mov	r0, r4
 8000438:	1bdb      	subs	r3, r3, r7
 800043a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800043e:	e7a5      	b.n	800038c <__udivmoddi4+0x9c>
 8000440:	f1c1 0620 	rsb	r6, r1, #32
 8000444:	408b      	lsls	r3, r1
 8000446:	fa22 f706 	lsr.w	r7, r2, r6
 800044a:	431f      	orrs	r7, r3
 800044c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000450:	fa04 f301 	lsl.w	r3, r4, r1
 8000454:	ea43 030c 	orr.w	r3, r3, ip
 8000458:	40f4      	lsrs	r4, r6
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	0c38      	lsrs	r0, r7, #16
 8000460:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000464:	fbb4 fef0 	udiv	lr, r4, r0
 8000468:	fa1f fc87 	uxth.w	ip, r7
 800046c:	fb00 441e 	mls	r4, r0, lr, r4
 8000470:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000474:	fb0e f90c 	mul.w	r9, lr, ip
 8000478:	45a1      	cmp	r9, r4
 800047a:	fa02 f201 	lsl.w	r2, r2, r1
 800047e:	d90a      	bls.n	8000496 <__udivmoddi4+0x1a6>
 8000480:	193c      	adds	r4, r7, r4
 8000482:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000486:	f080 8084 	bcs.w	8000592 <__udivmoddi4+0x2a2>
 800048a:	45a1      	cmp	r9, r4
 800048c:	f240 8081 	bls.w	8000592 <__udivmoddi4+0x2a2>
 8000490:	f1ae 0e02 	sub.w	lr, lr, #2
 8000494:	443c      	add	r4, r7
 8000496:	eba4 0409 	sub.w	r4, r4, r9
 800049a:	fa1f f983 	uxth.w	r9, r3
 800049e:	fbb4 f3f0 	udiv	r3, r4, r0
 80004a2:	fb00 4413 	mls	r4, r0, r3, r4
 80004a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x1d2>
 80004b2:	193c      	adds	r4, r7, r4
 80004b4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80004b8:	d267      	bcs.n	800058a <__udivmoddi4+0x29a>
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d965      	bls.n	800058a <__udivmoddi4+0x29a>
 80004be:	3b02      	subs	r3, #2
 80004c0:	443c      	add	r4, r7
 80004c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ca:	eba4 040c 	sub.w	r4, r4, ip
 80004ce:	429c      	cmp	r4, r3
 80004d0:	46ce      	mov	lr, r9
 80004d2:	469c      	mov	ip, r3
 80004d4:	d351      	bcc.n	800057a <__udivmoddi4+0x28a>
 80004d6:	d04e      	beq.n	8000576 <__udivmoddi4+0x286>
 80004d8:	b155      	cbz	r5, 80004f0 <__udivmoddi4+0x200>
 80004da:	ebb8 030e 	subs.w	r3, r8, lr
 80004de:	eb64 040c 	sbc.w	r4, r4, ip
 80004e2:	fa04 f606 	lsl.w	r6, r4, r6
 80004e6:	40cb      	lsrs	r3, r1
 80004e8:	431e      	orrs	r6, r3
 80004ea:	40cc      	lsrs	r4, r1
 80004ec:	e9c5 6400 	strd	r6, r4, [r5]
 80004f0:	2100      	movs	r1, #0
 80004f2:	e750      	b.n	8000396 <__udivmoddi4+0xa6>
 80004f4:	f1c2 0320 	rsb	r3, r2, #32
 80004f8:	fa20 f103 	lsr.w	r1, r0, r3
 80004fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000500:	fa24 f303 	lsr.w	r3, r4, r3
 8000504:	4094      	lsls	r4, r2
 8000506:	430c      	orrs	r4, r1
 8000508:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800050c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000510:	fa1f f78c 	uxth.w	r7, ip
 8000514:	fbb3 f0f8 	udiv	r0, r3, r8
 8000518:	fb08 3110 	mls	r1, r8, r0, r3
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000522:	fb00 f107 	mul.w	r1, r0, r7
 8000526:	4299      	cmp	r1, r3
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0x24c>
 800052a:	eb1c 0303 	adds.w	r3, ip, r3
 800052e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000532:	d22c      	bcs.n	800058e <__udivmoddi4+0x29e>
 8000534:	4299      	cmp	r1, r3
 8000536:	d92a      	bls.n	800058e <__udivmoddi4+0x29e>
 8000538:	3802      	subs	r0, #2
 800053a:	4463      	add	r3, ip
 800053c:	1a5b      	subs	r3, r3, r1
 800053e:	b2a4      	uxth	r4, r4
 8000540:	fbb3 f1f8 	udiv	r1, r3, r8
 8000544:	fb08 3311 	mls	r3, r8, r1, r3
 8000548:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800054c:	fb01 f307 	mul.w	r3, r1, r7
 8000550:	42a3      	cmp	r3, r4
 8000552:	d908      	bls.n	8000566 <__udivmoddi4+0x276>
 8000554:	eb1c 0404 	adds.w	r4, ip, r4
 8000558:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800055c:	d213      	bcs.n	8000586 <__udivmoddi4+0x296>
 800055e:	42a3      	cmp	r3, r4
 8000560:	d911      	bls.n	8000586 <__udivmoddi4+0x296>
 8000562:	3902      	subs	r1, #2
 8000564:	4464      	add	r4, ip
 8000566:	1ae4      	subs	r4, r4, r3
 8000568:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800056c:	e739      	b.n	80003e2 <__udivmoddi4+0xf2>
 800056e:	4604      	mov	r4, r0
 8000570:	e6f0      	b.n	8000354 <__udivmoddi4+0x64>
 8000572:	4608      	mov	r0, r1
 8000574:	e706      	b.n	8000384 <__udivmoddi4+0x94>
 8000576:	45c8      	cmp	r8, r9
 8000578:	d2ae      	bcs.n	80004d8 <__udivmoddi4+0x1e8>
 800057a:	ebb9 0e02 	subs.w	lr, r9, r2
 800057e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000582:	3801      	subs	r0, #1
 8000584:	e7a8      	b.n	80004d8 <__udivmoddi4+0x1e8>
 8000586:	4631      	mov	r1, r6
 8000588:	e7ed      	b.n	8000566 <__udivmoddi4+0x276>
 800058a:	4603      	mov	r3, r0
 800058c:	e799      	b.n	80004c2 <__udivmoddi4+0x1d2>
 800058e:	4630      	mov	r0, r6
 8000590:	e7d4      	b.n	800053c <__udivmoddi4+0x24c>
 8000592:	46d6      	mov	lr, sl
 8000594:	e77f      	b.n	8000496 <__udivmoddi4+0x1a6>
 8000596:	4463      	add	r3, ip
 8000598:	3802      	subs	r0, #2
 800059a:	e74d      	b.n	8000438 <__udivmoddi4+0x148>
 800059c:	4606      	mov	r6, r0
 800059e:	4623      	mov	r3, r4
 80005a0:	4608      	mov	r0, r1
 80005a2:	e70f      	b.n	80003c4 <__udivmoddi4+0xd4>
 80005a4:	3e02      	subs	r6, #2
 80005a6:	4463      	add	r3, ip
 80005a8:	e730      	b.n	800040c <__udivmoddi4+0x11c>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005b0:	b480      	push	{r7}
 80005b2:	b083      	sub	sp, #12
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005b8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005bc:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80005c0:	f003 0301 	and.w	r3, r3, #1
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d013      	beq.n	80005f0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005c8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005cc:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80005d0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d00b      	beq.n	80005f0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005d8:	e000      	b.n	80005dc <ITM_SendChar+0x2c>
    {
      __NOP();
 80005da:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005dc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d0f9      	beq.n	80005da <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005e6:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005ea:	687a      	ldr	r2, [r7, #4]
 80005ec:	b2d2      	uxtb	r2, r2
 80005ee:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005f0:	687b      	ldr	r3, [r7, #4]
}
 80005f2:	4618      	mov	r0, r3
 80005f4:	370c      	adds	r7, #12
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr

080005fe <_write>:

extern UART_HandleTypeDef huart1;

#ifdef SWV_CONSOLE
	int _write(int file, char *ptr, int len)
	{
 80005fe:	b580      	push	{r7, lr}
 8000600:	b086      	sub	sp, #24
 8000602:	af00      	add	r7, sp, #0
 8000604:	60f8      	str	r0, [r7, #12]
 8000606:	60b9      	str	r1, [r7, #8]
 8000608:	607a      	str	r2, [r7, #4]
		(void)file;
		int DataIdx;

		for (DataIdx = 0; DataIdx < len; DataIdx++)
 800060a:	2300      	movs	r3, #0
 800060c:	617b      	str	r3, [r7, #20]
 800060e:	e009      	b.n	8000624 <_write+0x26>
		{
			ITM_SendChar(*ptr++);
 8000610:	68bb      	ldr	r3, [r7, #8]
 8000612:	1c5a      	adds	r2, r3, #1
 8000614:	60ba      	str	r2, [r7, #8]
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	4618      	mov	r0, r3
 800061a:	f7ff ffc9 	bl	80005b0 <ITM_SendChar>
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 800061e:	697b      	ldr	r3, [r7, #20]
 8000620:	3301      	adds	r3, #1
 8000622:	617b      	str	r3, [r7, #20]
 8000624:	697a      	ldr	r2, [r7, #20]
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	429a      	cmp	r2, r3
 800062a:	dbf1      	blt.n	8000610 <_write+0x12>
		}
		return len;
 800062c:	687b      	ldr	r3, [r7, #4]
	}
 800062e:	4618      	mov	r0, r3
 8000630:	3718      	adds	r7, #24
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
	...

08000638 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800063c:	f000 fc2f 	bl	8000e9e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000640:	f000 f83e 	bl	80006c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000644:	f000 f918 	bl	8000878 <MX_GPIO_Init>
  MX_FDCAN1_Init();
 8000648:	f000 f884 	bl	8000754 <MX_FDCAN1_Init>
  MX_USART1_UART_Init();
 800064c:	f000 f8c8 	bl	80007e0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  FDCAN_Config();
 8000650:	f000 f976 	bl	8000940 <FDCAN_Config>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  // Fill CAN Packet
	  canTX[0] = 1;
 8000654:	4b15      	ldr	r3, [pc, #84]	@ (80006ac <main+0x74>)
 8000656:	2201      	movs	r2, #1
 8000658:	701a      	strb	r2, [r3, #0]
	  canTX[1] = 2;
 800065a:	4b14      	ldr	r3, [pc, #80]	@ (80006ac <main+0x74>)
 800065c:	2202      	movs	r2, #2
 800065e:	705a      	strb	r2, [r3, #1]
	  canTX[2] = 3;
 8000660:	4b12      	ldr	r3, [pc, #72]	@ (80006ac <main+0x74>)
 8000662:	2203      	movs	r2, #3
 8000664:	709a      	strb	r2, [r3, #2]
	  canTX[3] = 4;
 8000666:	4b11      	ldr	r3, [pc, #68]	@ (80006ac <main+0x74>)
 8000668:	2204      	movs	r2, #4
 800066a:	70da      	strb	r2, [r3, #3]
	  canTX[4] = 5;
 800066c:	4b0f      	ldr	r3, [pc, #60]	@ (80006ac <main+0x74>)
 800066e:	2205      	movs	r2, #5
 8000670:	711a      	strb	r2, [r3, #4]
	  canTX[5] = 6;
 8000672:	4b0e      	ldr	r3, [pc, #56]	@ (80006ac <main+0x74>)
 8000674:	2206      	movs	r2, #6
 8000676:	715a      	strb	r2, [r3, #5]
	  canTX[6] = 7;
 8000678:	4b0c      	ldr	r3, [pc, #48]	@ (80006ac <main+0x74>)
 800067a:	2207      	movs	r2, #7
 800067c:	719a      	strb	r2, [r3, #6]
	  canTX[7] = 8;
 800067e:	4b0b      	ldr	r3, [pc, #44]	@ (80006ac <main+0x74>)
 8000680:	2208      	movs	r2, #8
 8000682:	71da      	strb	r2, [r3, #7]

	  // Send CAN Packet
	  if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &txHeader, canTX) != HAL_OK) {
 8000684:	4a09      	ldr	r2, [pc, #36]	@ (80006ac <main+0x74>)
 8000686:	490a      	ldr	r1, [pc, #40]	@ (80006b0 <main+0x78>)
 8000688:	480a      	ldr	r0, [pc, #40]	@ (80006b4 <main+0x7c>)
 800068a:	f000 ff87 	bl	800159c <HAL_FDCAN_AddMessageToTxFifoQ>
 800068e:	4603      	mov	r3, r0
 8000690:	2b00      	cmp	r3, #0
 8000692:	d003      	beq.n	800069c <main+0x64>
		  printf("CAN Sending error\r\n");
 8000694:	4808      	ldr	r0, [pc, #32]	@ (80006b8 <main+0x80>)
 8000696:	f003 fce7 	bl	8004068 <puts>
 800069a:	e002      	b.n	80006a2 <main+0x6a>
	  } else {
		  printf("CAN packet sent\r\n");
 800069c:	4807      	ldr	r0, [pc, #28]	@ (80006bc <main+0x84>)
 800069e:	f003 fce3 	bl	8004068 <puts>
	  }
	  HAL_Delay(1000);
 80006a2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80006a6:	f000 fc6b 	bl	8000f80 <HAL_Delay>
	  canTX[0] = 1;
 80006aa:	e7d3      	b.n	8000654 <main+0x1c>
 80006ac:	200001e8 	.word	0x200001e8
 80006b0:	200001a4 	.word	0x200001a4
 80006b4:	20000084 	.word	0x20000084
 80006b8:	08004d48 	.word	0x08004d48
 80006bc:	08004d5c 	.word	0x08004d5c

080006c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b094      	sub	sp, #80	@ 0x50
 80006c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006c6:	f107 0318 	add.w	r3, r7, #24
 80006ca:	2238      	movs	r2, #56	@ 0x38
 80006cc:	2100      	movs	r1, #0
 80006ce:	4618      	mov	r0, r3
 80006d0:	f003 fdaa 	bl	8004228 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006d4:	1d3b      	adds	r3, r7, #4
 80006d6:	2200      	movs	r2, #0
 80006d8:	601a      	str	r2, [r3, #0]
 80006da:	605a      	str	r2, [r3, #4]
 80006dc:	609a      	str	r2, [r3, #8]
 80006de:	60da      	str	r2, [r3, #12]
 80006e0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80006e2:	2000      	movs	r0, #0
 80006e4:	f001 fd86 	bl	80021f4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006e8:	2301      	movs	r3, #1
 80006ea:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006ec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006f0:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006f2:	2302      	movs	r3, #2
 80006f4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006f6:	2303      	movs	r3, #3
 80006f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80006fa:	2302      	movs	r3, #2
 80006fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80006fe:	2355      	movs	r3, #85	@ 0x55
 8000700:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000702:	2302      	movs	r3, #2
 8000704:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000706:	2302      	movs	r3, #2
 8000708:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800070a:	2302      	movs	r3, #2
 800070c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800070e:	f107 0318 	add.w	r3, r7, #24
 8000712:	4618      	mov	r0, r3
 8000714:	f001 fe22 	bl	800235c <HAL_RCC_OscConfig>
 8000718:	4603      	mov	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d001      	beq.n	8000722 <SystemClock_Config+0x62>
  {
    Error_Handler();
 800071e:	f000 f9bf 	bl	8000aa0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000722:	230f      	movs	r3, #15
 8000724:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000726:	2303      	movs	r3, #3
 8000728:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800072a:	2300      	movs	r3, #0
 800072c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800072e:	2300      	movs	r3, #0
 8000730:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000732:	2300      	movs	r3, #0
 8000734:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000736:	1d3b      	adds	r3, r7, #4
 8000738:	2104      	movs	r1, #4
 800073a:	4618      	mov	r0, r3
 800073c:	f002 f920 	bl	8002980 <HAL_RCC_ClockConfig>
 8000740:	4603      	mov	r3, r0
 8000742:	2b00      	cmp	r3, #0
 8000744:	d001      	beq.n	800074a <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000746:	f000 f9ab 	bl	8000aa0 <Error_Handler>
  }
}
 800074a:	bf00      	nop
 800074c:	3750      	adds	r7, #80	@ 0x50
 800074e:	46bd      	mov	sp, r7
 8000750:	bd80      	pop	{r7, pc}
	...

08000754 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000758:	4b1f      	ldr	r3, [pc, #124]	@ (80007d8 <MX_FDCAN1_Init+0x84>)
 800075a:	4a20      	ldr	r2, [pc, #128]	@ (80007dc <MX_FDCAN1_Init+0x88>)
 800075c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800075e:	4b1e      	ldr	r3, [pc, #120]	@ (80007d8 <MX_FDCAN1_Init+0x84>)
 8000760:	2200      	movs	r2, #0
 8000762:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000764:	4b1c      	ldr	r3, [pc, #112]	@ (80007d8 <MX_FDCAN1_Init+0x84>)
 8000766:	2200      	movs	r2, #0
 8000768:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800076a:	4b1b      	ldr	r3, [pc, #108]	@ (80007d8 <MX_FDCAN1_Init+0x84>)
 800076c:	2200      	movs	r2, #0
 800076e:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000770:	4b19      	ldr	r3, [pc, #100]	@ (80007d8 <MX_FDCAN1_Init+0x84>)
 8000772:	2200      	movs	r2, #0
 8000774:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000776:	4b18      	ldr	r3, [pc, #96]	@ (80007d8 <MX_FDCAN1_Init+0x84>)
 8000778:	2200      	movs	r2, #0
 800077a:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 800077c:	4b16      	ldr	r3, [pc, #88]	@ (80007d8 <MX_FDCAN1_Init+0x84>)
 800077e:	2200      	movs	r2, #0
 8000780:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 8000782:	4b15      	ldr	r3, [pc, #84]	@ (80007d8 <MX_FDCAN1_Init+0x84>)
 8000784:	2201      	movs	r2, #1
 8000786:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000788:	4b13      	ldr	r3, [pc, #76]	@ (80007d8 <MX_FDCAN1_Init+0x84>)
 800078a:	2201      	movs	r2, #1
 800078c:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 800078e:	4b12      	ldr	r3, [pc, #72]	@ (80007d8 <MX_FDCAN1_Init+0x84>)
 8000790:	220d      	movs	r2, #13
 8000792:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000794:	4b10      	ldr	r3, [pc, #64]	@ (80007d8 <MX_FDCAN1_Init+0x84>)
 8000796:	2202      	movs	r2, #2
 8000798:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 800079a:	4b0f      	ldr	r3, [pc, #60]	@ (80007d8 <MX_FDCAN1_Init+0x84>)
 800079c:	2201      	movs	r2, #1
 800079e:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80007a0:	4b0d      	ldr	r3, [pc, #52]	@ (80007d8 <MX_FDCAN1_Init+0x84>)
 80007a2:	2201      	movs	r2, #1
 80007a4:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 13;
 80007a6:	4b0c      	ldr	r3, [pc, #48]	@ (80007d8 <MX_FDCAN1_Init+0x84>)
 80007a8:	220d      	movs	r2, #13
 80007aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 80007ac:	4b0a      	ldr	r3, [pc, #40]	@ (80007d8 <MX_FDCAN1_Init+0x84>)
 80007ae:	2202      	movs	r2, #2
 80007b0:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 80007b2:	4b09      	ldr	r3, [pc, #36]	@ (80007d8 <MX_FDCAN1_Init+0x84>)
 80007b4:	2201      	movs	r2, #1
 80007b6:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 80007b8:	4b07      	ldr	r3, [pc, #28]	@ (80007d8 <MX_FDCAN1_Init+0x84>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80007be:	4b06      	ldr	r3, [pc, #24]	@ (80007d8 <MX_FDCAN1_Init+0x84>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80007c4:	4804      	ldr	r0, [pc, #16]	@ (80007d8 <MX_FDCAN1_Init+0x84>)
 80007c6:	f000 fd0d 	bl	80011e4 <HAL_FDCAN_Init>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d001      	beq.n	80007d4 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 80007d0:	f000 f966 	bl	8000aa0 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80007d4:	bf00      	nop
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	20000084 	.word	0x20000084
 80007dc:	40006400 	.word	0x40006400

080007e0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80007e4:	4b22      	ldr	r3, [pc, #136]	@ (8000870 <MX_USART1_UART_Init+0x90>)
 80007e6:	4a23      	ldr	r2, [pc, #140]	@ (8000874 <MX_USART1_UART_Init+0x94>)
 80007e8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80007ea:	4b21      	ldr	r3, [pc, #132]	@ (8000870 <MX_USART1_UART_Init+0x90>)
 80007ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007f0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007f2:	4b1f      	ldr	r3, [pc, #124]	@ (8000870 <MX_USART1_UART_Init+0x90>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80007f8:	4b1d      	ldr	r3, [pc, #116]	@ (8000870 <MX_USART1_UART_Init+0x90>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80007fe:	4b1c      	ldr	r3, [pc, #112]	@ (8000870 <MX_USART1_UART_Init+0x90>)
 8000800:	2200      	movs	r2, #0
 8000802:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000804:	4b1a      	ldr	r3, [pc, #104]	@ (8000870 <MX_USART1_UART_Init+0x90>)
 8000806:	220c      	movs	r2, #12
 8000808:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800080a:	4b19      	ldr	r3, [pc, #100]	@ (8000870 <MX_USART1_UART_Init+0x90>)
 800080c:	2200      	movs	r2, #0
 800080e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000810:	4b17      	ldr	r3, [pc, #92]	@ (8000870 <MX_USART1_UART_Init+0x90>)
 8000812:	2200      	movs	r2, #0
 8000814:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000816:	4b16      	ldr	r3, [pc, #88]	@ (8000870 <MX_USART1_UART_Init+0x90>)
 8000818:	2200      	movs	r2, #0
 800081a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800081c:	4b14      	ldr	r3, [pc, #80]	@ (8000870 <MX_USART1_UART_Init+0x90>)
 800081e:	2200      	movs	r2, #0
 8000820:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000822:	4b13      	ldr	r3, [pc, #76]	@ (8000870 <MX_USART1_UART_Init+0x90>)
 8000824:	2200      	movs	r2, #0
 8000826:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000828:	4811      	ldr	r0, [pc, #68]	@ (8000870 <MX_USART1_UART_Init+0x90>)
 800082a:	f002 fcb5 	bl	8003198 <HAL_UART_Init>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d001      	beq.n	8000838 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000834:	f000 f934 	bl	8000aa0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000838:	2100      	movs	r1, #0
 800083a:	480d      	ldr	r0, [pc, #52]	@ (8000870 <MX_USART1_UART_Init+0x90>)
 800083c:	f003 fa20 	bl	8003c80 <HAL_UARTEx_SetTxFifoThreshold>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000846:	f000 f92b 	bl	8000aa0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800084a:	2100      	movs	r1, #0
 800084c:	4808      	ldr	r0, [pc, #32]	@ (8000870 <MX_USART1_UART_Init+0x90>)
 800084e:	f003 fa55 	bl	8003cfc <HAL_UARTEx_SetRxFifoThreshold>
 8000852:	4603      	mov	r3, r0
 8000854:	2b00      	cmp	r3, #0
 8000856:	d001      	beq.n	800085c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000858:	f000 f922 	bl	8000aa0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800085c:	4804      	ldr	r0, [pc, #16]	@ (8000870 <MX_USART1_UART_Init+0x90>)
 800085e:	f003 f9d6 	bl	8003c0e <HAL_UARTEx_DisableFifoMode>
 8000862:	4603      	mov	r3, r0
 8000864:	2b00      	cmp	r3, #0
 8000866:	d001      	beq.n	800086c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000868:	f000 f91a 	bl	8000aa0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800086c:	bf00      	nop
 800086e:	bd80      	pop	{r7, pc}
 8000870:	200000e8 	.word	0x200000e8
 8000874:	40013800 	.word	0x40013800

08000878 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b08a      	sub	sp, #40	@ 0x28
 800087c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800087e:	f107 0314 	add.w	r3, r7, #20
 8000882:	2200      	movs	r2, #0
 8000884:	601a      	str	r2, [r3, #0]
 8000886:	605a      	str	r2, [r3, #4]
 8000888:	609a      	str	r2, [r3, #8]
 800088a:	60da      	str	r2, [r3, #12]
 800088c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800088e:	4b2a      	ldr	r3, [pc, #168]	@ (8000938 <MX_GPIO_Init+0xc0>)
 8000890:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000892:	4a29      	ldr	r2, [pc, #164]	@ (8000938 <MX_GPIO_Init+0xc0>)
 8000894:	f043 0304 	orr.w	r3, r3, #4
 8000898:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800089a:	4b27      	ldr	r3, [pc, #156]	@ (8000938 <MX_GPIO_Init+0xc0>)
 800089c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800089e:	f003 0304 	and.w	r3, r3, #4
 80008a2:	613b      	str	r3, [r7, #16]
 80008a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008a6:	4b24      	ldr	r3, [pc, #144]	@ (8000938 <MX_GPIO_Init+0xc0>)
 80008a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008aa:	4a23      	ldr	r2, [pc, #140]	@ (8000938 <MX_GPIO_Init+0xc0>)
 80008ac:	f043 0320 	orr.w	r3, r3, #32
 80008b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008b2:	4b21      	ldr	r3, [pc, #132]	@ (8000938 <MX_GPIO_Init+0xc0>)
 80008b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008b6:	f003 0320 	and.w	r3, r3, #32
 80008ba:	60fb      	str	r3, [r7, #12]
 80008bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008be:	4b1e      	ldr	r3, [pc, #120]	@ (8000938 <MX_GPIO_Init+0xc0>)
 80008c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008c2:	4a1d      	ldr	r2, [pc, #116]	@ (8000938 <MX_GPIO_Init+0xc0>)
 80008c4:	f043 0301 	orr.w	r3, r3, #1
 80008c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008ca:	4b1b      	ldr	r3, [pc, #108]	@ (8000938 <MX_GPIO_Init+0xc0>)
 80008cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ce:	f003 0301 	and.w	r3, r3, #1
 80008d2:	60bb      	str	r3, [r7, #8]
 80008d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008d6:	4b18      	ldr	r3, [pc, #96]	@ (8000938 <MX_GPIO_Init+0xc0>)
 80008d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008da:	4a17      	ldr	r2, [pc, #92]	@ (8000938 <MX_GPIO_Init+0xc0>)
 80008dc:	f043 0302 	orr.w	r3, r3, #2
 80008e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008e2:	4b15      	ldr	r3, [pc, #84]	@ (8000938 <MX_GPIO_Init+0xc0>)
 80008e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008e6:	f003 0302 	and.w	r3, r3, #2
 80008ea:	607b      	str	r3, [r7, #4]
 80008ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80008ee:	2200      	movs	r2, #0
 80008f0:	2140      	movs	r1, #64	@ 0x40
 80008f2:	4812      	ldr	r0, [pc, #72]	@ (800093c <MX_GPIO_Init+0xc4>)
 80008f4:	f001 fc66 	bl	80021c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : KEY_Pin */
  GPIO_InitStruct.Pin = KEY_Pin;
 80008f8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008fe:	2300      	movs	r3, #0
 8000900:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000902:	2302      	movs	r3, #2
 8000904:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 8000906:	f107 0314 	add.w	r3, r7, #20
 800090a:	4619      	mov	r1, r3
 800090c:	480b      	ldr	r0, [pc, #44]	@ (800093c <MX_GPIO_Init+0xc4>)
 800090e:	f001 fad7 	bl	8001ec0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000912:	2340      	movs	r3, #64	@ 0x40
 8000914:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000916:	2301      	movs	r3, #1
 8000918:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091a:	2300      	movs	r3, #0
 800091c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800091e:	2300      	movs	r3, #0
 8000920:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000922:	f107 0314 	add.w	r3, r7, #20
 8000926:	4619      	mov	r1, r3
 8000928:	4804      	ldr	r0, [pc, #16]	@ (800093c <MX_GPIO_Init+0xc4>)
 800092a:	f001 fac9 	bl	8001ec0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800092e:	bf00      	nop
 8000930:	3728      	adds	r7, #40	@ 0x28
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	40021000 	.word	0x40021000
 800093c:	48000800 	.word	0x48000800

08000940 <FDCAN_Config>:

/* USER CODE BEGIN 4 */

static void FDCAN_Config(void) {
 8000940:	b580      	push	{r7, lr}
 8000942:	b092      	sub	sp, #72	@ 0x48
 8000944:	af00      	add	r7, sp, #0

  // Enable CLK for FDCAN
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000946:	1d3b      	adds	r3, r7, #4
 8000948:	2244      	movs	r2, #68	@ 0x44
 800094a:	2100      	movs	r1, #0
 800094c:	4618      	mov	r0, r3
 800094e:	f003 fc6b 	bl	8004228 <memset>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000952:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000956:	607b      	str	r3, [r7, #4]
  PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE; // HSE  8MHz
 8000958:	2300      	movs	r3, #0
 800095a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800095c:	1d3b      	adds	r3, r7, #4
 800095e:	4618      	mov	r0, r3
 8000960:	f002 fa2a 	bl	8002db8 <HAL_RCCEx_PeriphCLKConfig>
 8000964:	4603      	mov	r3, r0
 8000966:	2b00      	cmp	r3, #0
 8000968:	d001      	beq.n	800096e <FDCAN_Config+0x2e>
  {
	  Error_Handler();
 800096a:	f000 f899 	bl	8000aa0 <Error_Handler>
  // See example
  // https://github.com/STMicroelectronics/STM32CubeG4/blob/master/Projects/STM32G474E-EVAL/Examples/FDCAN/FDCAN_Classic_Frame_Networking/Src/main.c
  //

  /* Configure Rx filter */
  canFilter.IdType = FDCAN_STANDARD_ID;
 800096e:	4b26      	ldr	r3, [pc, #152]	@ (8000a08 <FDCAN_Config+0xc8>)
 8000970:	2200      	movs	r2, #0
 8000972:	601a      	str	r2, [r3, #0]
  canFilter.FilterIndex = 0;
 8000974:	4b24      	ldr	r3, [pc, #144]	@ (8000a08 <FDCAN_Config+0xc8>)
 8000976:	2200      	movs	r2, #0
 8000978:	605a      	str	r2, [r3, #4]
  canFilter.FilterType = FDCAN_FILTER_MASK;
 800097a:	4b23      	ldr	r3, [pc, #140]	@ (8000a08 <FDCAN_Config+0xc8>)
 800097c:	2202      	movs	r2, #2
 800097e:	609a      	str	r2, [r3, #8]
  canFilter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000980:	4b21      	ldr	r3, [pc, #132]	@ (8000a08 <FDCAN_Config+0xc8>)
 8000982:	2201      	movs	r2, #1
 8000984:	60da      	str	r2, [r3, #12]
  canFilter.FilterID1 = 0x030;
 8000986:	4b20      	ldr	r3, [pc, #128]	@ (8000a08 <FDCAN_Config+0xc8>)
 8000988:	2230      	movs	r2, #48	@ 0x30
 800098a:	611a      	str	r2, [r3, #16]
  canFilter.FilterID2 = 0x000;
 800098c:	4b1e      	ldr	r3, [pc, #120]	@ (8000a08 <FDCAN_Config+0xc8>)
 800098e:	2200      	movs	r2, #0
 8000990:	615a      	str	r2, [r3, #20]
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &canFilter) != HAL_OK)
 8000992:	491d      	ldr	r1, [pc, #116]	@ (8000a08 <FDCAN_Config+0xc8>)
 8000994:	481d      	ldr	r0, [pc, #116]	@ (8000a0c <FDCAN_Config+0xcc>)
 8000996:	f000 fd7f 	bl	8001498 <HAL_FDCAN_ConfigFilter>
 800099a:	4603      	mov	r3, r0
 800099c:	2b00      	cmp	r3, #0
 800099e:	d001      	beq.n	80009a4 <FDCAN_Config+0x64>
  {
    Error_Handler();
 80009a0:	f000 f87e 	bl	8000aa0 <Error_Handler>
  //{
  //  Error_Handler();
  //}

  /* Start the FDCAN module */
  if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK)
 80009a4:	4819      	ldr	r0, [pc, #100]	@ (8000a0c <FDCAN_Config+0xcc>)
 80009a6:	f000 fdd1 	bl	800154c <HAL_FDCAN_Start>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d001      	beq.n	80009b4 <FDCAN_Config+0x74>
  {
    Error_Handler();
 80009b0:	f000 f876 	bl	8000aa0 <Error_Handler>
  }

  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 80009b4:	2200      	movs	r2, #0
 80009b6:	2101      	movs	r1, #1
 80009b8:	4814      	ldr	r0, [pc, #80]	@ (8000a0c <FDCAN_Config+0xcc>)
 80009ba:	f000 ff3b 	bl	8001834 <HAL_FDCAN_ActivateNotification>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d001      	beq.n	80009c8 <FDCAN_Config+0x88>
  {
    Error_Handler();
 80009c4:	f000 f86c 	bl	8000aa0 <Error_Handler>
  }

  /* Prepare Tx Header */
  txHeader.Identifier = 0x030;
 80009c8:	4b11      	ldr	r3, [pc, #68]	@ (8000a10 <FDCAN_Config+0xd0>)
 80009ca:	2230      	movs	r2, #48	@ 0x30
 80009cc:	601a      	str	r2, [r3, #0]
  txHeader.IdType = FDCAN_STANDARD_ID;
 80009ce:	4b10      	ldr	r3, [pc, #64]	@ (8000a10 <FDCAN_Config+0xd0>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	605a      	str	r2, [r3, #4]
  txHeader.TxFrameType = FDCAN_DATA_FRAME;
 80009d4:	4b0e      	ldr	r3, [pc, #56]	@ (8000a10 <FDCAN_Config+0xd0>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	609a      	str	r2, [r3, #8]
  txHeader.DataLength = FDCAN_DLC_BYTES_8;
 80009da:	4b0d      	ldr	r3, [pc, #52]	@ (8000a10 <FDCAN_Config+0xd0>)
 80009dc:	2208      	movs	r2, #8
 80009de:	60da      	str	r2, [r3, #12]
  txHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80009e0:	4b0b      	ldr	r3, [pc, #44]	@ (8000a10 <FDCAN_Config+0xd0>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	611a      	str	r2, [r3, #16]
  txHeader.BitRateSwitch = FDCAN_BRS_OFF;
 80009e6:	4b0a      	ldr	r3, [pc, #40]	@ (8000a10 <FDCAN_Config+0xd0>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	615a      	str	r2, [r3, #20]
  txHeader.FDFormat = FDCAN_CLASSIC_CAN;
 80009ec:	4b08      	ldr	r3, [pc, #32]	@ (8000a10 <FDCAN_Config+0xd0>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	619a      	str	r2, [r3, #24]
  txHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80009f2:	4b07      	ldr	r3, [pc, #28]	@ (8000a10 <FDCAN_Config+0xd0>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	61da      	str	r2, [r3, #28]
  txHeader.MessageMarker = 0;
 80009f8:	4b05      	ldr	r3, [pc, #20]	@ (8000a10 <FDCAN_Config+0xd0>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	621a      	str	r2, [r3, #32]
}
 80009fe:	bf00      	nop
 8000a00:	3748      	adds	r7, #72	@ 0x48
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	200001c8 	.word	0x200001c8
 8000a0c:	20000084 	.word	0x20000084
 8000a10:	200001a4 	.word	0x200001a4

08000a14 <HAL_FDCAN_RxFifo0Callback>:


// FDCAN1 Callback
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8000a14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a16:	b089      	sub	sp, #36	@ 0x24
 8000a18:	af06      	add	r7, sp, #24
 8000a1a:	6078      	str	r0, [r7, #4]
 8000a1c:	6039      	str	r1, [r7, #0]
	if((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET)
 8000a1e:	683b      	ldr	r3, [r7, #0]
 8000a20:	f003 0301 	and.w	r3, r3, #1
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d031      	beq.n	8000a8c <HAL_FDCAN_RxFifo0Callback+0x78>
	{
		HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &rxHeader, canRX);
 8000a28:	4b1a      	ldr	r3, [pc, #104]	@ (8000a94 <HAL_FDCAN_RxFifo0Callback+0x80>)
 8000a2a:	4a1b      	ldr	r2, [pc, #108]	@ (8000a98 <HAL_FDCAN_RxFifo0Callback+0x84>)
 8000a2c:	2140      	movs	r1, #64	@ 0x40
 8000a2e:	6878      	ldr	r0, [r7, #4]
 8000a30:	f000 fdf8 	bl	8001624 <HAL_FDCAN_GetRxMessage>
		printf("CAN Message received: %d %d %d %d %d %d %d %d \r\n", canRX[0], canRX[1], canRX[2], canRX[3], canRX[4], canRX[5], canRX[6], canRX[7]);
 8000a34:	4b17      	ldr	r3, [pc, #92]	@ (8000a94 <HAL_FDCAN_RxFifo0Callback+0x80>)
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	461d      	mov	r5, r3
 8000a3a:	4b16      	ldr	r3, [pc, #88]	@ (8000a94 <HAL_FDCAN_RxFifo0Callback+0x80>)
 8000a3c:	785b      	ldrb	r3, [r3, #1]
 8000a3e:	461e      	mov	r6, r3
 8000a40:	4b14      	ldr	r3, [pc, #80]	@ (8000a94 <HAL_FDCAN_RxFifo0Callback+0x80>)
 8000a42:	789b      	ldrb	r3, [r3, #2]
 8000a44:	469c      	mov	ip, r3
 8000a46:	4b13      	ldr	r3, [pc, #76]	@ (8000a94 <HAL_FDCAN_RxFifo0Callback+0x80>)
 8000a48:	78db      	ldrb	r3, [r3, #3]
 8000a4a:	461a      	mov	r2, r3
 8000a4c:	4b11      	ldr	r3, [pc, #68]	@ (8000a94 <HAL_FDCAN_RxFifo0Callback+0x80>)
 8000a4e:	791b      	ldrb	r3, [r3, #4]
 8000a50:	4619      	mov	r1, r3
 8000a52:	4b10      	ldr	r3, [pc, #64]	@ (8000a94 <HAL_FDCAN_RxFifo0Callback+0x80>)
 8000a54:	795b      	ldrb	r3, [r3, #5]
 8000a56:	4618      	mov	r0, r3
 8000a58:	4b0e      	ldr	r3, [pc, #56]	@ (8000a94 <HAL_FDCAN_RxFifo0Callback+0x80>)
 8000a5a:	799b      	ldrb	r3, [r3, #6]
 8000a5c:	461c      	mov	r4, r3
 8000a5e:	4b0d      	ldr	r3, [pc, #52]	@ (8000a94 <HAL_FDCAN_RxFifo0Callback+0x80>)
 8000a60:	79db      	ldrb	r3, [r3, #7]
 8000a62:	9304      	str	r3, [sp, #16]
 8000a64:	9403      	str	r4, [sp, #12]
 8000a66:	9002      	str	r0, [sp, #8]
 8000a68:	9101      	str	r1, [sp, #4]
 8000a6a:	9200      	str	r2, [sp, #0]
 8000a6c:	4663      	mov	r3, ip
 8000a6e:	4632      	mov	r2, r6
 8000a70:	4629      	mov	r1, r5
 8000a72:	480a      	ldr	r0, [pc, #40]	@ (8000a9c <HAL_FDCAN_RxFifo0Callback+0x88>)
 8000a74:	f003 fa90 	bl	8003f98 <iprintf>


		if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	2101      	movs	r1, #1
 8000a7c:	6878      	ldr	r0, [r7, #4]
 8000a7e:	f000 fed9 	bl	8001834 <HAL_FDCAN_ActivateNotification>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d001      	beq.n	8000a8c <HAL_FDCAN_RxFifo0Callback+0x78>
		{
			/* Notification Error */
			Error_Handler();
 8000a88:	f000 f80a 	bl	8000aa0 <Error_Handler>
		}

	}
}
 8000a8c:	bf00      	nop
 8000a8e:	370c      	adds	r7, #12
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a94:	200001e0 	.word	0x200001e0
 8000a98:	2000017c 	.word	0x2000017c
 8000a9c:	08004d70 	.word	0x08004d70

08000aa0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000aa4:	b672      	cpsid	i
}
 8000aa6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000aa8:	bf00      	nop
 8000aaa:	e7fd      	b.n	8000aa8 <Error_Handler+0x8>

08000aac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ab2:	4b0f      	ldr	r3, [pc, #60]	@ (8000af0 <HAL_MspInit+0x44>)
 8000ab4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ab6:	4a0e      	ldr	r2, [pc, #56]	@ (8000af0 <HAL_MspInit+0x44>)
 8000ab8:	f043 0301 	orr.w	r3, r3, #1
 8000abc:	6613      	str	r3, [r2, #96]	@ 0x60
 8000abe:	4b0c      	ldr	r3, [pc, #48]	@ (8000af0 <HAL_MspInit+0x44>)
 8000ac0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ac2:	f003 0301 	and.w	r3, r3, #1
 8000ac6:	607b      	str	r3, [r7, #4]
 8000ac8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aca:	4b09      	ldr	r3, [pc, #36]	@ (8000af0 <HAL_MspInit+0x44>)
 8000acc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ace:	4a08      	ldr	r2, [pc, #32]	@ (8000af0 <HAL_MspInit+0x44>)
 8000ad0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ad4:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ad6:	4b06      	ldr	r3, [pc, #24]	@ (8000af0 <HAL_MspInit+0x44>)
 8000ad8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ada:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ade:	603b      	str	r3, [r7, #0]
 8000ae0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000ae2:	f001 fc2b 	bl	800233c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ae6:	bf00      	nop
 8000ae8:	3708      	adds	r7, #8
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	40021000 	.word	0x40021000

08000af4 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b09a      	sub	sp, #104	@ 0x68
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000afc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000b00:	2200      	movs	r2, #0
 8000b02:	601a      	str	r2, [r3, #0]
 8000b04:	605a      	str	r2, [r3, #4]
 8000b06:	609a      	str	r2, [r3, #8]
 8000b08:	60da      	str	r2, [r3, #12]
 8000b0a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b0c:	f107 0310 	add.w	r3, r7, #16
 8000b10:	2244      	movs	r2, #68	@ 0x44
 8000b12:	2100      	movs	r1, #0
 8000b14:	4618      	mov	r0, r3
 8000b16:	f003 fb87 	bl	8004228 <memset>
  if(hfdcan->Instance==FDCAN1)
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	4a24      	ldr	r2, [pc, #144]	@ (8000bb0 <HAL_FDCAN_MspInit+0xbc>)
 8000b20:	4293      	cmp	r3, r2
 8000b22:	d140      	bne.n	8000ba6 <HAL_FDCAN_MspInit+0xb2>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000b24:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b28:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b2e:	f107 0310 	add.w	r3, r7, #16
 8000b32:	4618      	mov	r0, r3
 8000b34:	f002 f940 	bl	8002db8 <HAL_RCCEx_PeriphCLKConfig>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d001      	beq.n	8000b42 <HAL_FDCAN_MspInit+0x4e>
    {
      Error_Handler();
 8000b3e:	f7ff ffaf 	bl	8000aa0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000b42:	4b1c      	ldr	r3, [pc, #112]	@ (8000bb4 <HAL_FDCAN_MspInit+0xc0>)
 8000b44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b46:	4a1b      	ldr	r2, [pc, #108]	@ (8000bb4 <HAL_FDCAN_MspInit+0xc0>)
 8000b48:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000b4c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b4e:	4b19      	ldr	r3, [pc, #100]	@ (8000bb4 <HAL_FDCAN_MspInit+0xc0>)
 8000b50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000b56:	60fb      	str	r3, [r7, #12]
 8000b58:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b5a:	4b16      	ldr	r3, [pc, #88]	@ (8000bb4 <HAL_FDCAN_MspInit+0xc0>)
 8000b5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b5e:	4a15      	ldr	r2, [pc, #84]	@ (8000bb4 <HAL_FDCAN_MspInit+0xc0>)
 8000b60:	f043 0301 	orr.w	r3, r3, #1
 8000b64:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b66:	4b13      	ldr	r3, [pc, #76]	@ (8000bb4 <HAL_FDCAN_MspInit+0xc0>)
 8000b68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b6a:	f003 0301 	and.w	r3, r3, #1
 8000b6e:	60bb      	str	r3, [r7, #8]
 8000b70:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = CAN_RX_Pin|CAN_TX_Pin;
 8000b72:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000b76:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b78:	2302      	movs	r3, #2
 8000b7a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b80:	2300      	movs	r3, #0
 8000b82:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000b84:	2309      	movs	r3, #9
 8000b86:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b88:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000b8c:	4619      	mov	r1, r3
 8000b8e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b92:	f001 f995 	bl	8001ec0 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8000b96:	2200      	movs	r2, #0
 8000b98:	2100      	movs	r1, #0
 8000b9a:	2015      	movs	r0, #21
 8000b9c:	f000 faed 	bl	800117a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000ba0:	2015      	movs	r0, #21
 8000ba2:	f000 fb04 	bl	80011ae <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8000ba6:	bf00      	nop
 8000ba8:	3768      	adds	r7, #104	@ 0x68
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	40006400 	.word	0x40006400
 8000bb4:	40021000 	.word	0x40021000

08000bb8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b09c      	sub	sp, #112	@ 0x70
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bc0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	601a      	str	r2, [r3, #0]
 8000bc8:	605a      	str	r2, [r3, #4]
 8000bca:	609a      	str	r2, [r3, #8]
 8000bcc:	60da      	str	r2, [r3, #12]
 8000bce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bd0:	f107 0318 	add.w	r3, r7, #24
 8000bd4:	2244      	movs	r2, #68	@ 0x44
 8000bd6:	2100      	movs	r1, #0
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f003 fb25 	bl	8004228 <memset>
  if(huart->Instance==USART1)
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	4a2d      	ldr	r2, [pc, #180]	@ (8000c98 <HAL_UART_MspInit+0xe0>)
 8000be4:	4293      	cmp	r3, r2
 8000be6:	d153      	bne.n	8000c90 <HAL_UART_MspInit+0xd8>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000be8:	2301      	movs	r3, #1
 8000bea:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000bec:	2300      	movs	r3, #0
 8000bee:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bf0:	f107 0318 	add.w	r3, r7, #24
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f002 f8df 	bl	8002db8 <HAL_RCCEx_PeriphCLKConfig>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d001      	beq.n	8000c04 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000c00:	f7ff ff4e 	bl	8000aa0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c04:	4b25      	ldr	r3, [pc, #148]	@ (8000c9c <HAL_UART_MspInit+0xe4>)
 8000c06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c08:	4a24      	ldr	r2, [pc, #144]	@ (8000c9c <HAL_UART_MspInit+0xe4>)
 8000c0a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c0e:	6613      	str	r3, [r2, #96]	@ 0x60
 8000c10:	4b22      	ldr	r3, [pc, #136]	@ (8000c9c <HAL_UART_MspInit+0xe4>)
 8000c12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c18:	617b      	str	r3, [r7, #20]
 8000c1a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c1c:	4b1f      	ldr	r3, [pc, #124]	@ (8000c9c <HAL_UART_MspInit+0xe4>)
 8000c1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c20:	4a1e      	ldr	r2, [pc, #120]	@ (8000c9c <HAL_UART_MspInit+0xe4>)
 8000c22:	f043 0304 	orr.w	r3, r3, #4
 8000c26:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c28:	4b1c      	ldr	r3, [pc, #112]	@ (8000c9c <HAL_UART_MspInit+0xe4>)
 8000c2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c2c:	f003 0304 	and.w	r3, r3, #4
 8000c30:	613b      	str	r3, [r7, #16]
 8000c32:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c34:	4b19      	ldr	r3, [pc, #100]	@ (8000c9c <HAL_UART_MspInit+0xe4>)
 8000c36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c38:	4a18      	ldr	r2, [pc, #96]	@ (8000c9c <HAL_UART_MspInit+0xe4>)
 8000c3a:	f043 0301 	orr.w	r3, r3, #1
 8000c3e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c40:	4b16      	ldr	r3, [pc, #88]	@ (8000c9c <HAL_UART_MspInit+0xe4>)
 8000c42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c44:	f003 0301 	and.w	r3, r3, #1
 8000c48:	60fb      	str	r3, [r7, #12]
 8000c4a:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000c4c:	2310      	movs	r3, #16
 8000c4e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c50:	2302      	movs	r3, #2
 8000c52:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c54:	2300      	movs	r3, #0
 8000c56:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000c5c:	2307      	movs	r3, #7
 8000c5e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c60:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000c64:	4619      	mov	r1, r3
 8000c66:	480e      	ldr	r0, [pc, #56]	@ (8000ca0 <HAL_UART_MspInit+0xe8>)
 8000c68:	f001 f92a 	bl	8001ec0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000c6c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c70:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c72:	2302      	movs	r3, #2
 8000c74:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c76:	2300      	movs	r3, #0
 8000c78:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000c7e:	2307      	movs	r3, #7
 8000c80:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c82:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000c86:	4619      	mov	r1, r3
 8000c88:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c8c:	f001 f918 	bl	8001ec0 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000c90:	bf00      	nop
 8000c92:	3770      	adds	r7, #112	@ 0x70
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}
 8000c98:	40013800 	.word	0x40013800
 8000c9c:	40021000 	.word	0x40021000
 8000ca0:	48000800 	.word	0x48000800

08000ca4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ca8:	bf00      	nop
 8000caa:	e7fd      	b.n	8000ca8 <NMI_Handler+0x4>

08000cac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cb0:	bf00      	nop
 8000cb2:	e7fd      	b.n	8000cb0 <HardFault_Handler+0x4>

08000cb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cb8:	bf00      	nop
 8000cba:	e7fd      	b.n	8000cb8 <MemManage_Handler+0x4>

08000cbc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cc0:	bf00      	nop
 8000cc2:	e7fd      	b.n	8000cc0 <BusFault_Handler+0x4>

08000cc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cc8:	bf00      	nop
 8000cca:	e7fd      	b.n	8000cc8 <UsageFault_Handler+0x4>

08000ccc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cd0:	bf00      	nop
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr

08000cda <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cda:	b480      	push	{r7}
 8000cdc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cde:	bf00      	nop
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce6:	4770      	bx	lr

08000ce8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cec:	bf00      	nop
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr

08000cf6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cf6:	b580      	push	{r7, lr}
 8000cf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cfa:	f000 f923 	bl	8000f44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cfe:	bf00      	nop
 8000d00:	bd80      	pop	{r7, pc}
	...

08000d04 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8000d08:	4802      	ldr	r0, [pc, #8]	@ (8000d14 <FDCAN1_IT0_IRQHandler+0x10>)
 8000d0a:	f000 fe79 	bl	8001a00 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8000d0e:	bf00      	nop
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	20000084 	.word	0x20000084

08000d18 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b086      	sub	sp, #24
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	60f8      	str	r0, [r7, #12]
 8000d20:	60b9      	str	r1, [r7, #8]
 8000d22:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d24:	2300      	movs	r3, #0
 8000d26:	617b      	str	r3, [r7, #20]
 8000d28:	e00a      	b.n	8000d40 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d2a:	f3af 8000 	nop.w
 8000d2e:	4601      	mov	r1, r0
 8000d30:	68bb      	ldr	r3, [r7, #8]
 8000d32:	1c5a      	adds	r2, r3, #1
 8000d34:	60ba      	str	r2, [r7, #8]
 8000d36:	b2ca      	uxtb	r2, r1
 8000d38:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d3a:	697b      	ldr	r3, [r7, #20]
 8000d3c:	3301      	adds	r3, #1
 8000d3e:	617b      	str	r3, [r7, #20]
 8000d40:	697a      	ldr	r2, [r7, #20]
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	429a      	cmp	r2, r3
 8000d46:	dbf0      	blt.n	8000d2a <_read+0x12>
  }

  return len;
 8000d48:	687b      	ldr	r3, [r7, #4]
}
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	3718      	adds	r7, #24
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}

08000d52 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000d52:	b480      	push	{r7}
 8000d54:	b083      	sub	sp, #12
 8000d56:	af00      	add	r7, sp, #0
 8000d58:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d5a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000d5e:	4618      	mov	r0, r3
 8000d60:	370c      	adds	r7, #12
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr

08000d6a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d6a:	b480      	push	{r7}
 8000d6c:	b083      	sub	sp, #12
 8000d6e:	af00      	add	r7, sp, #0
 8000d70:	6078      	str	r0, [r7, #4]
 8000d72:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d74:	683b      	ldr	r3, [r7, #0]
 8000d76:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d7a:	605a      	str	r2, [r3, #4]
  return 0;
 8000d7c:	2300      	movs	r3, #0
}
 8000d7e:	4618      	mov	r0, r3
 8000d80:	370c      	adds	r7, #12
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr

08000d8a <_isatty>:

int _isatty(int file)
{
 8000d8a:	b480      	push	{r7}
 8000d8c:	b083      	sub	sp, #12
 8000d8e:	af00      	add	r7, sp, #0
 8000d90:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d92:	2301      	movs	r3, #1
}
 8000d94:	4618      	mov	r0, r3
 8000d96:	370c      	adds	r7, #12
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9e:	4770      	bx	lr

08000da0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000da0:	b480      	push	{r7}
 8000da2:	b085      	sub	sp, #20
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	60f8      	str	r0, [r7, #12]
 8000da8:	60b9      	str	r1, [r7, #8]
 8000daa:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000dac:	2300      	movs	r3, #0
}
 8000dae:	4618      	mov	r0, r3
 8000db0:	3714      	adds	r7, #20
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr
	...

08000dbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b086      	sub	sp, #24
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000dc4:	4a14      	ldr	r2, [pc, #80]	@ (8000e18 <_sbrk+0x5c>)
 8000dc6:	4b15      	ldr	r3, [pc, #84]	@ (8000e1c <_sbrk+0x60>)
 8000dc8:	1ad3      	subs	r3, r2, r3
 8000dca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000dcc:	697b      	ldr	r3, [r7, #20]
 8000dce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000dd0:	4b13      	ldr	r3, [pc, #76]	@ (8000e20 <_sbrk+0x64>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d102      	bne.n	8000dde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000dd8:	4b11      	ldr	r3, [pc, #68]	@ (8000e20 <_sbrk+0x64>)
 8000dda:	4a12      	ldr	r2, [pc, #72]	@ (8000e24 <_sbrk+0x68>)
 8000ddc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dde:	4b10      	ldr	r3, [pc, #64]	@ (8000e20 <_sbrk+0x64>)
 8000de0:	681a      	ldr	r2, [r3, #0]
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	4413      	add	r3, r2
 8000de6:	693a      	ldr	r2, [r7, #16]
 8000de8:	429a      	cmp	r2, r3
 8000dea:	d207      	bcs.n	8000dfc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000dec:	f003 fa6a 	bl	80042c4 <__errno>
 8000df0:	4603      	mov	r3, r0
 8000df2:	220c      	movs	r2, #12
 8000df4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000df6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000dfa:	e009      	b.n	8000e10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000dfc:	4b08      	ldr	r3, [pc, #32]	@ (8000e20 <_sbrk+0x64>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e02:	4b07      	ldr	r3, [pc, #28]	@ (8000e20 <_sbrk+0x64>)
 8000e04:	681a      	ldr	r2, [r3, #0]
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	4413      	add	r3, r2
 8000e0a:	4a05      	ldr	r2, [pc, #20]	@ (8000e20 <_sbrk+0x64>)
 8000e0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e0e:	68fb      	ldr	r3, [r7, #12]
}
 8000e10:	4618      	mov	r0, r3
 8000e12:	3718      	adds	r7, #24
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	20008000 	.word	0x20008000
 8000e1c:	00000400 	.word	0x00000400
 8000e20:	200001f0 	.word	0x200001f0
 8000e24:	20000348 	.word	0x20000348

08000e28 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000e2c:	4b06      	ldr	r3, [pc, #24]	@ (8000e48 <SystemInit+0x20>)
 8000e2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e32:	4a05      	ldr	r2, [pc, #20]	@ (8000e48 <SystemInit+0x20>)
 8000e34:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e38:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e3c:	bf00      	nop
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e44:	4770      	bx	lr
 8000e46:	bf00      	nop
 8000e48:	e000ed00 	.word	0xe000ed00

08000e4c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e4c:	480d      	ldr	r0, [pc, #52]	@ (8000e84 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e4e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e50:	f7ff ffea 	bl	8000e28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e54:	480c      	ldr	r0, [pc, #48]	@ (8000e88 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e56:	490d      	ldr	r1, [pc, #52]	@ (8000e8c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e58:	4a0d      	ldr	r2, [pc, #52]	@ (8000e90 <LoopForever+0xe>)
  movs r3, #0
 8000e5a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000e5c:	e002      	b.n	8000e64 <LoopCopyDataInit>

08000e5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e62:	3304      	adds	r3, #4

08000e64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e68:	d3f9      	bcc.n	8000e5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e6a:	4a0a      	ldr	r2, [pc, #40]	@ (8000e94 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e6c:	4c0a      	ldr	r4, [pc, #40]	@ (8000e98 <LoopForever+0x16>)
  movs r3, #0
 8000e6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e70:	e001      	b.n	8000e76 <LoopFillZerobss>

08000e72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e74:	3204      	adds	r2, #4

08000e76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e78:	d3fb      	bcc.n	8000e72 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000e7a:	f003 fa29 	bl	80042d0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e7e:	f7ff fbdb 	bl	8000638 <main>

08000e82 <LoopForever>:

LoopForever:
    b LoopForever
 8000e82:	e7fe      	b.n	8000e82 <LoopForever>
  ldr   r0, =_estack
 8000e84:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000e88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e8c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000e90:	08004e38 	.word	0x08004e38
  ldr r2, =_sbss
 8000e94:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000e98:	20000344 	.word	0x20000344

08000e9c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000e9c:	e7fe      	b.n	8000e9c <ADC1_2_IRQHandler>

08000e9e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e9e:	b580      	push	{r7, lr}
 8000ea0:	b082      	sub	sp, #8
 8000ea2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ea8:	2003      	movs	r0, #3
 8000eaa:	f000 f95b 	bl	8001164 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000eae:	200f      	movs	r0, #15
 8000eb0:	f000 f80e 	bl	8000ed0 <HAL_InitTick>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d002      	beq.n	8000ec0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000eba:	2301      	movs	r3, #1
 8000ebc:	71fb      	strb	r3, [r7, #7]
 8000ebe:	e001      	b.n	8000ec4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000ec0:	f7ff fdf4 	bl	8000aac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ec4:	79fb      	ldrb	r3, [r7, #7]

}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	3708      	adds	r7, #8
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
	...

08000ed0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b084      	sub	sp, #16
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000edc:	4b16      	ldr	r3, [pc, #88]	@ (8000f38 <HAL_InitTick+0x68>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d022      	beq.n	8000f2a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000ee4:	4b15      	ldr	r3, [pc, #84]	@ (8000f3c <HAL_InitTick+0x6c>)
 8000ee6:	681a      	ldr	r2, [r3, #0]
 8000ee8:	4b13      	ldr	r3, [pc, #76]	@ (8000f38 <HAL_InitTick+0x68>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000ef0:	fbb1 f3f3 	udiv	r3, r1, r3
 8000ef4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f000 f966 	bl	80011ca <HAL_SYSTICK_Config>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d10f      	bne.n	8000f24 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	2b0f      	cmp	r3, #15
 8000f08:	d809      	bhi.n	8000f1e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	6879      	ldr	r1, [r7, #4]
 8000f0e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000f12:	f000 f932 	bl	800117a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f16:	4a0a      	ldr	r2, [pc, #40]	@ (8000f40 <HAL_InitTick+0x70>)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	6013      	str	r3, [r2, #0]
 8000f1c:	e007      	b.n	8000f2e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	73fb      	strb	r3, [r7, #15]
 8000f22:	e004      	b.n	8000f2e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f24:	2301      	movs	r3, #1
 8000f26:	73fb      	strb	r3, [r7, #15]
 8000f28:	e001      	b.n	8000f2e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000f2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f30:	4618      	mov	r0, r3
 8000f32:	3710      	adds	r7, #16
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	20000008 	.word	0x20000008
 8000f3c:	20000000 	.word	0x20000000
 8000f40:	20000004 	.word	0x20000004

08000f44 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f48:	4b05      	ldr	r3, [pc, #20]	@ (8000f60 <HAL_IncTick+0x1c>)
 8000f4a:	681a      	ldr	r2, [r3, #0]
 8000f4c:	4b05      	ldr	r3, [pc, #20]	@ (8000f64 <HAL_IncTick+0x20>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4413      	add	r3, r2
 8000f52:	4a03      	ldr	r2, [pc, #12]	@ (8000f60 <HAL_IncTick+0x1c>)
 8000f54:	6013      	str	r3, [r2, #0]
}
 8000f56:	bf00      	nop
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5e:	4770      	bx	lr
 8000f60:	200001f4 	.word	0x200001f4
 8000f64:	20000008 	.word	0x20000008

08000f68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f6c:	4b03      	ldr	r3, [pc, #12]	@ (8000f7c <HAL_GetTick+0x14>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	200001f4 	.word	0x200001f4

08000f80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b084      	sub	sp, #16
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f88:	f7ff ffee 	bl	8000f68 <HAL_GetTick>
 8000f8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000f98:	d004      	beq.n	8000fa4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f9a:	4b09      	ldr	r3, [pc, #36]	@ (8000fc0 <HAL_Delay+0x40>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	68fa      	ldr	r2, [r7, #12]
 8000fa0:	4413      	add	r3, r2
 8000fa2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000fa4:	bf00      	nop
 8000fa6:	f7ff ffdf 	bl	8000f68 <HAL_GetTick>
 8000faa:	4602      	mov	r2, r0
 8000fac:	68bb      	ldr	r3, [r7, #8]
 8000fae:	1ad3      	subs	r3, r2, r3
 8000fb0:	68fa      	ldr	r2, [r7, #12]
 8000fb2:	429a      	cmp	r2, r3
 8000fb4:	d8f7      	bhi.n	8000fa6 <HAL_Delay+0x26>
  {
  }
}
 8000fb6:	bf00      	nop
 8000fb8:	bf00      	nop
 8000fba:	3710      	adds	r7, #16
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	20000008 	.word	0x20000008

08000fc4 <__NVIC_SetPriorityGrouping>:
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b085      	sub	sp, #20
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	f003 0307 	and.w	r3, r3, #7
 8000fd2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fd4:	4b0c      	ldr	r3, [pc, #48]	@ (8001008 <__NVIC_SetPriorityGrouping+0x44>)
 8000fd6:	68db      	ldr	r3, [r3, #12]
 8000fd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fda:	68ba      	ldr	r2, [r7, #8]
 8000fdc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000fe0:	4013      	ands	r3, r2
 8000fe2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fe8:	68bb      	ldr	r3, [r7, #8]
 8000fea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ff0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ff4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ff6:	4a04      	ldr	r2, [pc, #16]	@ (8001008 <__NVIC_SetPriorityGrouping+0x44>)
 8000ff8:	68bb      	ldr	r3, [r7, #8]
 8000ffa:	60d3      	str	r3, [r2, #12]
}
 8000ffc:	bf00      	nop
 8000ffe:	3714      	adds	r7, #20
 8001000:	46bd      	mov	sp, r7
 8001002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001006:	4770      	bx	lr
 8001008:	e000ed00 	.word	0xe000ed00

0800100c <__NVIC_GetPriorityGrouping>:
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001010:	4b04      	ldr	r3, [pc, #16]	@ (8001024 <__NVIC_GetPriorityGrouping+0x18>)
 8001012:	68db      	ldr	r3, [r3, #12]
 8001014:	0a1b      	lsrs	r3, r3, #8
 8001016:	f003 0307 	and.w	r3, r3, #7
}
 800101a:	4618      	mov	r0, r3
 800101c:	46bd      	mov	sp, r7
 800101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001022:	4770      	bx	lr
 8001024:	e000ed00 	.word	0xe000ed00

08001028 <__NVIC_EnableIRQ>:
{
 8001028:	b480      	push	{r7}
 800102a:	b083      	sub	sp, #12
 800102c:	af00      	add	r7, sp, #0
 800102e:	4603      	mov	r3, r0
 8001030:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001032:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001036:	2b00      	cmp	r3, #0
 8001038:	db0b      	blt.n	8001052 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800103a:	79fb      	ldrb	r3, [r7, #7]
 800103c:	f003 021f 	and.w	r2, r3, #31
 8001040:	4907      	ldr	r1, [pc, #28]	@ (8001060 <__NVIC_EnableIRQ+0x38>)
 8001042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001046:	095b      	lsrs	r3, r3, #5
 8001048:	2001      	movs	r0, #1
 800104a:	fa00 f202 	lsl.w	r2, r0, r2
 800104e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001052:	bf00      	nop
 8001054:	370c      	adds	r7, #12
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop
 8001060:	e000e100 	.word	0xe000e100

08001064 <__NVIC_SetPriority>:
{
 8001064:	b480      	push	{r7}
 8001066:	b083      	sub	sp, #12
 8001068:	af00      	add	r7, sp, #0
 800106a:	4603      	mov	r3, r0
 800106c:	6039      	str	r1, [r7, #0]
 800106e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001070:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001074:	2b00      	cmp	r3, #0
 8001076:	db0a      	blt.n	800108e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	b2da      	uxtb	r2, r3
 800107c:	490c      	ldr	r1, [pc, #48]	@ (80010b0 <__NVIC_SetPriority+0x4c>)
 800107e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001082:	0112      	lsls	r2, r2, #4
 8001084:	b2d2      	uxtb	r2, r2
 8001086:	440b      	add	r3, r1
 8001088:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800108c:	e00a      	b.n	80010a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	b2da      	uxtb	r2, r3
 8001092:	4908      	ldr	r1, [pc, #32]	@ (80010b4 <__NVIC_SetPriority+0x50>)
 8001094:	79fb      	ldrb	r3, [r7, #7]
 8001096:	f003 030f 	and.w	r3, r3, #15
 800109a:	3b04      	subs	r3, #4
 800109c:	0112      	lsls	r2, r2, #4
 800109e:	b2d2      	uxtb	r2, r2
 80010a0:	440b      	add	r3, r1
 80010a2:	761a      	strb	r2, [r3, #24]
}
 80010a4:	bf00      	nop
 80010a6:	370c      	adds	r7, #12
 80010a8:	46bd      	mov	sp, r7
 80010aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ae:	4770      	bx	lr
 80010b0:	e000e100 	.word	0xe000e100
 80010b4:	e000ed00 	.word	0xe000ed00

080010b8 <NVIC_EncodePriority>:
{
 80010b8:	b480      	push	{r7}
 80010ba:	b089      	sub	sp, #36	@ 0x24
 80010bc:	af00      	add	r7, sp, #0
 80010be:	60f8      	str	r0, [r7, #12]
 80010c0:	60b9      	str	r1, [r7, #8]
 80010c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	f003 0307 	and.w	r3, r3, #7
 80010ca:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010cc:	69fb      	ldr	r3, [r7, #28]
 80010ce:	f1c3 0307 	rsb	r3, r3, #7
 80010d2:	2b04      	cmp	r3, #4
 80010d4:	bf28      	it	cs
 80010d6:	2304      	movcs	r3, #4
 80010d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010da:	69fb      	ldr	r3, [r7, #28]
 80010dc:	3304      	adds	r3, #4
 80010de:	2b06      	cmp	r3, #6
 80010e0:	d902      	bls.n	80010e8 <NVIC_EncodePriority+0x30>
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	3b03      	subs	r3, #3
 80010e6:	e000      	b.n	80010ea <NVIC_EncodePriority+0x32>
 80010e8:	2300      	movs	r3, #0
 80010ea:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010ec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80010f0:	69bb      	ldr	r3, [r7, #24]
 80010f2:	fa02 f303 	lsl.w	r3, r2, r3
 80010f6:	43da      	mvns	r2, r3
 80010f8:	68bb      	ldr	r3, [r7, #8]
 80010fa:	401a      	ands	r2, r3
 80010fc:	697b      	ldr	r3, [r7, #20]
 80010fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001100:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001104:	697b      	ldr	r3, [r7, #20]
 8001106:	fa01 f303 	lsl.w	r3, r1, r3
 800110a:	43d9      	mvns	r1, r3
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001110:	4313      	orrs	r3, r2
}
 8001112:	4618      	mov	r0, r3
 8001114:	3724      	adds	r7, #36	@ 0x24
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr
	...

08001120 <SysTick_Config>:
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	3b01      	subs	r3, #1
 800112c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001130:	d301      	bcc.n	8001136 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001132:	2301      	movs	r3, #1
 8001134:	e00f      	b.n	8001156 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001136:	4a0a      	ldr	r2, [pc, #40]	@ (8001160 <SysTick_Config+0x40>)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	3b01      	subs	r3, #1
 800113c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800113e:	210f      	movs	r1, #15
 8001140:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001144:	f7ff ff8e 	bl	8001064 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001148:	4b05      	ldr	r3, [pc, #20]	@ (8001160 <SysTick_Config+0x40>)
 800114a:	2200      	movs	r2, #0
 800114c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800114e:	4b04      	ldr	r3, [pc, #16]	@ (8001160 <SysTick_Config+0x40>)
 8001150:	2207      	movs	r2, #7
 8001152:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001154:	2300      	movs	r3, #0
}
 8001156:	4618      	mov	r0, r3
 8001158:	3708      	adds	r7, #8
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	e000e010 	.word	0xe000e010

08001164 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800116c:	6878      	ldr	r0, [r7, #4]
 800116e:	f7ff ff29 	bl	8000fc4 <__NVIC_SetPriorityGrouping>
}
 8001172:	bf00      	nop
 8001174:	3708      	adds	r7, #8
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}

0800117a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800117a:	b580      	push	{r7, lr}
 800117c:	b086      	sub	sp, #24
 800117e:	af00      	add	r7, sp, #0
 8001180:	4603      	mov	r3, r0
 8001182:	60b9      	str	r1, [r7, #8]
 8001184:	607a      	str	r2, [r7, #4]
 8001186:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001188:	f7ff ff40 	bl	800100c <__NVIC_GetPriorityGrouping>
 800118c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800118e:	687a      	ldr	r2, [r7, #4]
 8001190:	68b9      	ldr	r1, [r7, #8]
 8001192:	6978      	ldr	r0, [r7, #20]
 8001194:	f7ff ff90 	bl	80010b8 <NVIC_EncodePriority>
 8001198:	4602      	mov	r2, r0
 800119a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800119e:	4611      	mov	r1, r2
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff ff5f 	bl	8001064 <__NVIC_SetPriority>
}
 80011a6:	bf00      	nop
 80011a8:	3718      	adds	r7, #24
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}

080011ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011ae:	b580      	push	{r7, lr}
 80011b0:	b082      	sub	sp, #8
 80011b2:	af00      	add	r7, sp, #0
 80011b4:	4603      	mov	r3, r0
 80011b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff ff33 	bl	8001028 <__NVIC_EnableIRQ>
}
 80011c2:	bf00      	nop
 80011c4:	3708      	adds	r7, #8
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}

080011ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011ca:	b580      	push	{r7, lr}
 80011cc:	b082      	sub	sp, #8
 80011ce:	af00      	add	r7, sp, #0
 80011d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011d2:	6878      	ldr	r0, [r7, #4]
 80011d4:	f7ff ffa4 	bl	8001120 <SysTick_Config>
 80011d8:	4603      	mov	r3, r0
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3708      	adds	r7, #8
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
	...

080011e4 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b084      	sub	sp, #16
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d101      	bne.n	80011f6 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 80011f2:	2301      	movs	r3, #1
 80011f4:	e147      	b.n	8001486 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80011fc:	b2db      	uxtb	r3, r3
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d106      	bne.n	8001210 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	2200      	movs	r2, #0
 8001206:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800120a:	6878      	ldr	r0, [r7, #4]
 800120c:	f7ff fc72 	bl	8000af4 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	699a      	ldr	r2, [r3, #24]
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	f022 0210 	bic.w	r2, r2, #16
 800121e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001220:	f7ff fea2 	bl	8000f68 <HAL_GetTick>
 8001224:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001226:	e012      	b.n	800124e <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001228:	f7ff fe9e 	bl	8000f68 <HAL_GetTick>
 800122c:	4602      	mov	r2, r0
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	1ad3      	subs	r3, r2, r3
 8001232:	2b0a      	cmp	r3, #10
 8001234:	d90b      	bls.n	800124e <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800123a:	f043 0201 	orr.w	r2, r3, #1
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	2203      	movs	r2, #3
 8001246:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800124a:	2301      	movs	r3, #1
 800124c:	e11b      	b.n	8001486 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	699b      	ldr	r3, [r3, #24]
 8001254:	f003 0308 	and.w	r3, r3, #8
 8001258:	2b08      	cmp	r3, #8
 800125a:	d0e5      	beq.n	8001228 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	699a      	ldr	r2, [r3, #24]
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f042 0201 	orr.w	r2, r2, #1
 800126a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800126c:	f7ff fe7c 	bl	8000f68 <HAL_GetTick>
 8001270:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001272:	e012      	b.n	800129a <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001274:	f7ff fe78 	bl	8000f68 <HAL_GetTick>
 8001278:	4602      	mov	r2, r0
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	1ad3      	subs	r3, r2, r3
 800127e:	2b0a      	cmp	r3, #10
 8001280:	d90b      	bls.n	800129a <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001286:	f043 0201 	orr.w	r2, r3, #1
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	2203      	movs	r2, #3
 8001292:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8001296:	2301      	movs	r3, #1
 8001298:	e0f5      	b.n	8001486 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	699b      	ldr	r3, [r3, #24]
 80012a0:	f003 0301 	and.w	r3, r3, #1
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d0e5      	beq.n	8001274 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	699a      	ldr	r2, [r3, #24]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f042 0202 	orr.w	r2, r2, #2
 80012b6:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4a74      	ldr	r2, [pc, #464]	@ (8001490 <HAL_FDCAN_Init+0x2ac>)
 80012be:	4293      	cmp	r3, r2
 80012c0:	d103      	bne.n	80012ca <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80012c2:	4a74      	ldr	r2, [pc, #464]	@ (8001494 <HAL_FDCAN_Init+0x2b0>)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	7c1b      	ldrb	r3, [r3, #16]
 80012ce:	2b01      	cmp	r3, #1
 80012d0:	d108      	bne.n	80012e4 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	699a      	ldr	r2, [r3, #24]
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80012e0:	619a      	str	r2, [r3, #24]
 80012e2:	e007      	b.n	80012f4 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	699a      	ldr	r2, [r3, #24]
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80012f2:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	7c5b      	ldrb	r3, [r3, #17]
 80012f8:	2b01      	cmp	r3, #1
 80012fa:	d108      	bne.n	800130e <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	699a      	ldr	r2, [r3, #24]
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800130a:	619a      	str	r2, [r3, #24]
 800130c:	e007      	b.n	800131e <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	699a      	ldr	r2, [r3, #24]
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800131c:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	7c9b      	ldrb	r3, [r3, #18]
 8001322:	2b01      	cmp	r3, #1
 8001324:	d108      	bne.n	8001338 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	699a      	ldr	r2, [r3, #24]
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001334:	619a      	str	r2, [r3, #24]
 8001336:	e007      	b.n	8001348 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	699a      	ldr	r2, [r3, #24]
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001346:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	699b      	ldr	r3, [r3, #24]
 800134e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	689a      	ldr	r2, [r3, #8]
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	430a      	orrs	r2, r1
 800135c:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	699a      	ldr	r2, [r3, #24]
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800136c:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	691a      	ldr	r2, [r3, #16]
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f022 0210 	bic.w	r2, r2, #16
 800137c:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	68db      	ldr	r3, [r3, #12]
 8001382:	2b01      	cmp	r3, #1
 8001384:	d108      	bne.n	8001398 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	699a      	ldr	r2, [r3, #24]
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f042 0204 	orr.w	r2, r2, #4
 8001394:	619a      	str	r2, [r3, #24]
 8001396:	e02c      	b.n	80013f2 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	68db      	ldr	r3, [r3, #12]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d028      	beq.n	80013f2 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	68db      	ldr	r3, [r3, #12]
 80013a4:	2b02      	cmp	r3, #2
 80013a6:	d01c      	beq.n	80013e2 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	699a      	ldr	r2, [r3, #24]
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80013b6:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	691a      	ldr	r2, [r3, #16]
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f042 0210 	orr.w	r2, r2, #16
 80013c6:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	68db      	ldr	r3, [r3, #12]
 80013cc:	2b03      	cmp	r3, #3
 80013ce:	d110      	bne.n	80013f2 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	699a      	ldr	r2, [r3, #24]
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f042 0220 	orr.w	r2, r2, #32
 80013de:	619a      	str	r2, [r3, #24]
 80013e0:	e007      	b.n	80013f2 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	699a      	ldr	r2, [r3, #24]
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f042 0220 	orr.w	r2, r2, #32
 80013f0:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	699b      	ldr	r3, [r3, #24]
 80013f6:	3b01      	subs	r3, #1
 80013f8:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	69db      	ldr	r3, [r3, #28]
 80013fe:	3b01      	subs	r3, #1
 8001400:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001402:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	6a1b      	ldr	r3, [r3, #32]
 8001408:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800140a:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	695b      	ldr	r3, [r3, #20]
 8001412:	3b01      	subs	r3, #1
 8001414:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800141a:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800141c:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	689b      	ldr	r3, [r3, #8]
 8001422:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001426:	d115      	bne.n	8001454 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800142c:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001432:	3b01      	subs	r3, #1
 8001434:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001436:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800143c:	3b01      	subs	r3, #1
 800143e:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001440:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001448:	3b01      	subs	r3, #1
 800144a:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001450:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001452:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	430a      	orrs	r2, r1
 8001466:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800146a:	6878      	ldr	r0, [r7, #4]
 800146c:	f000 fc56 	bl	8001d1c <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2200      	movs	r2, #0
 8001474:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	2200      	movs	r2, #0
 800147a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	2201      	movs	r2, #1
 8001480:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8001484:	2300      	movs	r3, #0
}
 8001486:	4618      	mov	r0, r3
 8001488:	3710      	adds	r7, #16
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	40006400 	.word	0x40006400
 8001494:	40006500 	.word	0x40006500

08001498 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8001498:	b480      	push	{r7}
 800149a:	b087      	sub	sp, #28
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
 80014a0:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80014a8:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80014aa:	7dfb      	ldrb	r3, [r7, #23]
 80014ac:	2b01      	cmp	r3, #1
 80014ae:	d002      	beq.n	80014b6 <HAL_FDCAN_ConfigFilter+0x1e>
 80014b0:	7dfb      	ldrb	r3, [r7, #23]
 80014b2:	2b02      	cmp	r3, #2
 80014b4:	d13d      	bne.n	8001532 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d119      	bne.n	80014f2 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	68db      	ldr	r3, [r3, #12]
 80014c8:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80014ca:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	691b      	ldr	r3, [r3, #16]
 80014d0:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 80014d2:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80014d8:	4313      	orrs	r3, r2
 80014da:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	009b      	lsls	r3, r3, #2
 80014e6:	4413      	add	r3, r2
 80014e8:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80014ea:	68bb      	ldr	r3, [r7, #8]
 80014ec:	693a      	ldr	r2, [r7, #16]
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	e01d      	b.n	800152e <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	68db      	ldr	r3, [r3, #12]
 80014f6:	075a      	lsls	r2, r3, #29
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	691b      	ldr	r3, [r3, #16]
 80014fc:	4313      	orrs	r3, r2
 80014fe:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	689b      	ldr	r3, [r3, #8]
 8001504:	079a      	lsls	r2, r3, #30
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	695b      	ldr	r3, [r3, #20]
 800150a:	4313      	orrs	r3, r2
 800150c:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	00db      	lsls	r3, r3, #3
 8001518:	4413      	add	r3, r2
 800151a:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800151c:	68bb      	ldr	r3, [r7, #8]
 800151e:	693a      	ldr	r2, [r7, #16]
 8001520:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8001522:	68bb      	ldr	r3, [r7, #8]
 8001524:	3304      	adds	r3, #4
 8001526:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8001528:	68bb      	ldr	r3, [r7, #8]
 800152a:	68fa      	ldr	r2, [r7, #12]
 800152c:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 800152e:	2300      	movs	r3, #0
 8001530:	e006      	b.n	8001540 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001536:	f043 0202 	orr.w	r2, r3, #2
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800153e:	2301      	movs	r3, #1
  }
}
 8001540:	4618      	mov	r0, r3
 8001542:	371c      	adds	r7, #28
 8001544:	46bd      	mov	sp, r7
 8001546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154a:	4770      	bx	lr

0800154c <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800154c:	b480      	push	{r7}
 800154e:	b083      	sub	sp, #12
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800155a:	b2db      	uxtb	r3, r3
 800155c:	2b01      	cmp	r3, #1
 800155e:	d110      	bne.n	8001582 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2202      	movs	r2, #2
 8001564:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	699a      	ldr	r2, [r3, #24]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f022 0201 	bic.w	r2, r2, #1
 8001576:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2200      	movs	r2, #0
 800157c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 800157e:	2300      	movs	r3, #0
 8001580:	e006      	b.n	8001590 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001586:	f043 0204 	orr.w	r2, r3, #4
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800158e:	2301      	movs	r3, #1
  }
}
 8001590:	4618      	mov	r0, r3
 8001592:	370c      	adds	r7, #12
 8001594:	46bd      	mov	sp, r7
 8001596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159a:	4770      	bx	lr

0800159c <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b086      	sub	sp, #24
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	60f8      	str	r0, [r7, #12]
 80015a4:	60b9      	str	r1, [r7, #8]
 80015a6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80015ae:	b2db      	uxtb	r3, r3
 80015b0:	2b02      	cmp	r3, #2
 80015b2:	d12c      	bne.n	800160e <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80015bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d007      	beq.n	80015d4 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015c8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80015d0:	2301      	movs	r3, #1
 80015d2:	e023      	b.n	800161c <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80015dc:	0c1b      	lsrs	r3, r3, #16
 80015de:	f003 0303 	and.w	r3, r3, #3
 80015e2:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 80015e4:	697b      	ldr	r3, [r7, #20]
 80015e6:	687a      	ldr	r2, [r7, #4]
 80015e8:	68b9      	ldr	r1, [r7, #8]
 80015ea:	68f8      	ldr	r0, [r7, #12]
 80015ec:	f000 fbec 	bl	8001dc8 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	2101      	movs	r1, #1
 80015f6:	697a      	ldr	r2, [r7, #20]
 80015f8:	fa01 f202 	lsl.w	r2, r1, r2
 80015fc:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8001600:	2201      	movs	r2, #1
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	409a      	lsls	r2, r3
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 800160a:	2300      	movs	r3, #0
 800160c:	e006      	b.n	800161c <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001612:	f043 0208 	orr.w	r2, r3, #8
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
  }
}
 800161c:	4618      	mov	r0, r3
 800161e:	3718      	adds	r7, #24
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}

08001624 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8001624:	b480      	push	{r7}
 8001626:	b08b      	sub	sp, #44	@ 0x2c
 8001628:	af00      	add	r7, sp, #0
 800162a:	60f8      	str	r0, [r7, #12]
 800162c:	60b9      	str	r1, [r7, #8]
 800162e:	607a      	str	r2, [r7, #4]
 8001630:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8001632:	2300      	movs	r3, #0
 8001634:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800163c:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 800163e:	7efb      	ldrb	r3, [r7, #27]
 8001640:	2b02      	cmp	r3, #2
 8001642:	f040 80e8 	bne.w	8001816 <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8001646:	68bb      	ldr	r3, [r7, #8]
 8001648:	2b40      	cmp	r3, #64	@ 0x40
 800164a:	d137      	bne.n	80016bc <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001654:	f003 030f 	and.w	r3, r3, #15
 8001658:	2b00      	cmp	r3, #0
 800165a:	d107      	bne.n	800166c <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001660:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8001668:	2301      	movs	r3, #1
 800166a:	e0db      	b.n	8001824 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001674:	0e1b      	lsrs	r3, r3, #24
 8001676:	f003 0301 	and.w	r3, r3, #1
 800167a:	2b01      	cmp	r3, #1
 800167c:	d10a      	bne.n	8001694 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001686:	0a5b      	lsrs	r3, r3, #9
 8001688:	f003 0301 	and.w	r3, r3, #1
 800168c:	2b01      	cmp	r3, #1
 800168e:	d101      	bne.n	8001694 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8001690:	2301      	movs	r3, #1
 8001692:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800169c:	0a1b      	lsrs	r3, r3, #8
 800169e:	f003 0303 	and.w	r3, r3, #3
 80016a2:	69fa      	ldr	r2, [r7, #28]
 80016a4:	4413      	add	r3, r2
 80016a6:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 80016ac:	69fa      	ldr	r2, [r7, #28]
 80016ae:	4613      	mov	r3, r2
 80016b0:	00db      	lsls	r3, r3, #3
 80016b2:	4413      	add	r3, r2
 80016b4:	00db      	lsls	r3, r3, #3
 80016b6:	440b      	add	r3, r1
 80016b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80016ba:	e036      	b.n	800172a <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80016c4:	f003 030f 	and.w	r3, r3, #15
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d107      	bne.n	80016dc <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016d0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 80016d8:	2301      	movs	r3, #1
 80016da:	e0a3      	b.n	8001824 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80016e4:	0e1b      	lsrs	r3, r3, #24
 80016e6:	f003 0301 	and.w	r3, r3, #1
 80016ea:	2b01      	cmp	r3, #1
 80016ec:	d10a      	bne.n	8001704 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80016f6:	0a1b      	lsrs	r3, r3, #8
 80016f8:	f003 0301 	and.w	r3, r3, #1
 80016fc:	2b01      	cmp	r3, #1
 80016fe:	d101      	bne.n	8001704 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8001700:	2301      	movs	r3, #1
 8001702:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800170c:	0a1b      	lsrs	r3, r3, #8
 800170e:	f003 0303 	and.w	r3, r3, #3
 8001712:	69fa      	ldr	r2, [r7, #28]
 8001714:	4413      	add	r3, r2
 8001716:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800171c:	69fa      	ldr	r2, [r7, #28]
 800171e:	4613      	mov	r3, r2
 8001720:	00db      	lsls	r3, r3, #3
 8001722:	4413      	add	r3, r2
 8001724:	00db      	lsls	r3, r3, #3
 8001726:	440b      	add	r3, r1
 8001728:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800172a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d107      	bne.n	800174e <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800173e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	0c9b      	lsrs	r3, r3, #18
 8001744:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	601a      	str	r2, [r3, #0]
 800174c:	e005      	b.n	800175a <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800174e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800175a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8001766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8001772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001774:	3304      	adds	r3, #4
 8001776:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8001778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	b29a      	uxth	r2, r3
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8001782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	0c1b      	lsrs	r3, r3, #16
 8001788:	f003 020f 	and.w	r2, r3, #15
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8001790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800179c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80017a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	0e1b      	lsrs	r3, r3, #24
 80017ae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80017b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	0fda      	lsrs	r2, r3, #31
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80017c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017c2:	3304      	adds	r3, #4
 80017c4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80017c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017c8:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80017ca:	2300      	movs	r3, #0
 80017cc:	623b      	str	r3, [r7, #32]
 80017ce:	e00a      	b.n	80017e6 <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80017d0:	697a      	ldr	r2, [r7, #20]
 80017d2:	6a3b      	ldr	r3, [r7, #32]
 80017d4:	441a      	add	r2, r3
 80017d6:	6839      	ldr	r1, [r7, #0]
 80017d8:	6a3b      	ldr	r3, [r7, #32]
 80017da:	440b      	add	r3, r1
 80017dc:	7812      	ldrb	r2, [r2, #0]
 80017de:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80017e0:	6a3b      	ldr	r3, [r7, #32]
 80017e2:	3301      	adds	r3, #1
 80017e4:	623b      	str	r3, [r7, #32]
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	68db      	ldr	r3, [r3, #12]
 80017ea:	4a11      	ldr	r2, [pc, #68]	@ (8001830 <HAL_FDCAN_GetRxMessage+0x20c>)
 80017ec:	5cd3      	ldrb	r3, [r2, r3]
 80017ee:	461a      	mov	r2, r3
 80017f0:	6a3b      	ldr	r3, [r7, #32]
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d3ec      	bcc.n	80017d0 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80017f6:	68bb      	ldr	r3, [r7, #8]
 80017f8:	2b40      	cmp	r3, #64	@ 0x40
 80017fa:	d105      	bne.n	8001808 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	69fa      	ldr	r2, [r7, #28]
 8001802:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 8001806:	e004      	b.n	8001812 <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	69fa      	ldr	r2, [r7, #28]
 800180e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8001812:	2300      	movs	r3, #0
 8001814:	e006      	b.n	8001824 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800181a:	f043 0208 	orr.w	r2, r3, #8
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001822:	2301      	movs	r3, #1
  }
}
 8001824:	4618      	mov	r0, r3
 8001826:	372c      	adds	r7, #44	@ 0x2c
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr
 8001830:	08004dbc 	.word	0x08004dbc

08001834 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8001834:	b480      	push	{r7}
 8001836:	b087      	sub	sp, #28
 8001838:	af00      	add	r7, sp, #0
 800183a:	60f8      	str	r0, [r7, #12]
 800183c:	60b9      	str	r1, [r7, #8]
 800183e:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001846:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8001848:	7dfb      	ldrb	r3, [r7, #23]
 800184a:	2b01      	cmp	r3, #1
 800184c:	d003      	beq.n	8001856 <HAL_FDCAN_ActivateNotification+0x22>
 800184e:	7dfb      	ldrb	r3, [r7, #23]
 8001850:	2b02      	cmp	r3, #2
 8001852:	f040 80c8 	bne.w	80019e6 <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800185c:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 800185e:	68bb      	ldr	r3, [r7, #8]
 8001860:	f003 0307 	and.w	r3, r3, #7
 8001864:	2b00      	cmp	r3, #0
 8001866:	d004      	beq.n	8001872 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	f003 0301 	and.w	r3, r3, #1
 800186e:	2b00      	cmp	r3, #0
 8001870:	d03b      	beq.n	80018ea <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8001872:	68bb      	ldr	r3, [r7, #8]
 8001874:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8001878:	2b00      	cmp	r3, #0
 800187a:	d004      	beq.n	8001886 <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 800187c:	693b      	ldr	r3, [r7, #16]
 800187e:	f003 0302 	and.w	r3, r3, #2
 8001882:	2b00      	cmp	r3, #0
 8001884:	d031      	beq.n	80018ea <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8001886:	68bb      	ldr	r3, [r7, #8]
 8001888:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 800188c:	2b00      	cmp	r3, #0
 800188e:	d004      	beq.n	800189a <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8001890:	693b      	ldr	r3, [r7, #16]
 8001892:	f003 0304 	and.w	r3, r3, #4
 8001896:	2b00      	cmp	r3, #0
 8001898:	d027      	beq.n	80018ea <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 800189a:	68bb      	ldr	r3, [r7, #8]
 800189c:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d004      	beq.n	80018ae <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80018a4:	693b      	ldr	r3, [r7, #16]
 80018a6:	f003 0308 	and.w	r3, r3, #8
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d01d      	beq.n	80018ea <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80018ae:	68bb      	ldr	r3, [r7, #8]
 80018b0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d004      	beq.n	80018c2 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80018b8:	693b      	ldr	r3, [r7, #16]
 80018ba:	f003 0310 	and.w	r3, r3, #16
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d013      	beq.n	80018ea <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d004      	beq.n	80018d6 <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80018cc:	693b      	ldr	r3, [r7, #16]
 80018ce:	f003 0320 	and.w	r3, r3, #32
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d009      	beq.n	80018ea <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80018d6:	68bb      	ldr	r3, [r7, #8]
 80018d8:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d00c      	beq.n	80018fa <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 80018e0:	693b      	ldr	r3, [r7, #16]
 80018e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d107      	bne.n	80018fa <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f042 0201 	orr.w	r2, r2, #1
 80018f8:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 80018fa:	68bb      	ldr	r3, [r7, #8]
 80018fc:	f003 0307 	and.w	r3, r3, #7
 8001900:	2b00      	cmp	r3, #0
 8001902:	d004      	beq.n	800190e <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8001904:	693b      	ldr	r3, [r7, #16]
 8001906:	f003 0301 	and.w	r3, r3, #1
 800190a:	2b00      	cmp	r3, #0
 800190c:	d13b      	bne.n	8001986 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 800190e:	68bb      	ldr	r3, [r7, #8]
 8001910:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8001914:	2b00      	cmp	r3, #0
 8001916:	d004      	beq.n	8001922 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8001918:	693b      	ldr	r3, [r7, #16]
 800191a:	f003 0302 	and.w	r3, r3, #2
 800191e:	2b00      	cmp	r3, #0
 8001920:	d131      	bne.n	8001986 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8001922:	68bb      	ldr	r3, [r7, #8]
 8001924:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8001928:	2b00      	cmp	r3, #0
 800192a:	d004      	beq.n	8001936 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 800192c:	693b      	ldr	r3, [r7, #16]
 800192e:	f003 0304 	and.w	r3, r3, #4
 8001932:	2b00      	cmp	r3, #0
 8001934:	d127      	bne.n	8001986 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8001936:	68bb      	ldr	r3, [r7, #8]
 8001938:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 800193c:	2b00      	cmp	r3, #0
 800193e:	d004      	beq.n	800194a <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8001940:	693b      	ldr	r3, [r7, #16]
 8001942:	f003 0308 	and.w	r3, r3, #8
 8001946:	2b00      	cmp	r3, #0
 8001948:	d11d      	bne.n	8001986 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 800194a:	68bb      	ldr	r3, [r7, #8]
 800194c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8001950:	2b00      	cmp	r3, #0
 8001952:	d004      	beq.n	800195e <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8001954:	693b      	ldr	r3, [r7, #16]
 8001956:	f003 0310 	and.w	r3, r3, #16
 800195a:	2b00      	cmp	r3, #0
 800195c:	d113      	bne.n	8001986 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800195e:	68bb      	ldr	r3, [r7, #8]
 8001960:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8001964:	2b00      	cmp	r3, #0
 8001966:	d004      	beq.n	8001972 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8001968:	693b      	ldr	r3, [r7, #16]
 800196a:	f003 0320 	and.w	r3, r3, #32
 800196e:	2b00      	cmp	r3, #0
 8001970:	d109      	bne.n	8001986 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8001972:	68bb      	ldr	r3, [r7, #8]
 8001974:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8001978:	2b00      	cmp	r3, #0
 800197a:	d00c      	beq.n	8001996 <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 800197c:	693b      	ldr	r3, [r7, #16]
 800197e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001982:	2b00      	cmp	r3, #0
 8001984:	d007      	beq.n	8001996 <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f042 0202 	orr.w	r2, r2, #2
 8001994:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8001996:	68bb      	ldr	r3, [r7, #8]
 8001998:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800199c:	2b00      	cmp	r3, #0
 800199e:	d009      	beq.n	80019b4 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	687a      	ldr	r2, [r7, #4]
 80019ae:	430a      	orrs	r2, r1
 80019b0:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80019b4:	68bb      	ldr	r3, [r7, #8]
 80019b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d009      	beq.n	80019d2 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	687a      	ldr	r2, [r7, #4]
 80019cc:	430a      	orrs	r2, r1
 80019ce:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	68ba      	ldr	r2, [r7, #8]
 80019de:	430a      	orrs	r2, r1
 80019e0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 80019e2:	2300      	movs	r3, #0
 80019e4:	e006      	b.n	80019f4 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019ea:	f043 0202 	orr.w	r2, r3, #2
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80019f2:	2301      	movs	r3, #1
  }
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	371c      	adds	r7, #28
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr

08001a00 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b08c      	sub	sp, #48	@ 0x30
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a0e:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8001a12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a26:	f003 0307 	and.w	r3, r3, #7
 8001a2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001a34:	4013      	ands	r3, r2
 8001a36:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a3e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001a42:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a56:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8001a5a:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a62:	6a3a      	ldr	r2, [r7, #32]
 8001a64:	4013      	ands	r3, r2
 8001a66:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a6e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001a72:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a7a:	69fa      	ldr	r2, [r7, #28]
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a86:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a8e:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d00b      	beq.n	8001ab2 <HAL_FDCAN_IRQHandler+0xb2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8001a9a:	69bb      	ldr	r3, [r7, #24]
 8001a9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d006      	beq.n	8001ab2 <HAL_FDCAN_IRQHandler+0xb2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	2240      	movs	r2, #64	@ 0x40
 8001aaa:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8001aac:	6878      	ldr	r0, [r7, #4]
 8001aae:	f000 f916 	bl	8001cde <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d019      	beq.n	8001af0 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8001abc:	69bb      	ldr	r3, [r7, #24]
 8001abe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d014      	beq.n	8001af0 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001ace:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ad8:	693a      	ldr	r2, [r7, #16]
 8001ada:	4013      	ands	r3, r2
 8001adc:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ae6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8001ae8:	6939      	ldr	r1, [r7, #16]
 8001aea:	6878      	ldr	r0, [r7, #4]
 8001aec:	f000 f8d8 	bl	8001ca0 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8001af0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d007      	beq.n	8001b06 <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001afc:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8001afe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001b00:	6878      	ldr	r0, [r7, #4]
 8001b02:	f000 f8a2 	bl	8001c4a <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8001b06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d007      	beq.n	8001b1c <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001b12:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8001b14:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001b16:	6878      	ldr	r0, [r7, #4]
 8001b18:	f7fe ff7c 	bl	8000a14 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8001b1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d007      	beq.n	8001b32 <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b28:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8001b2a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001b2c:	6878      	ldr	r0, [r7, #4]
 8001b2e:	f000 f897 	bl	8001c60 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8001b32:	697b      	ldr	r3, [r7, #20]
 8001b34:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d00c      	beq.n	8001b56 <HAL_FDCAN_IRQHandler+0x156>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8001b3c:	69bb      	ldr	r3, [r7, #24]
 8001b3e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d007      	beq.n	8001b56 <HAL_FDCAN_IRQHandler+0x156>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b4e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8001b50:	6878      	ldr	r0, [r7, #4]
 8001b52:	f000 f890 	bl	8001c76 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8001b56:	697b      	ldr	r3, [r7, #20]
 8001b58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d018      	beq.n	8001b92 <HAL_FDCAN_IRQHandler+0x192>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8001b60:	69bb      	ldr	r3, [r7, #24]
 8001b62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d013      	beq.n	8001b92 <HAL_FDCAN_IRQHandler+0x192>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001b72:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001b7c:	68fa      	ldr	r2, [r7, #12]
 8001b7e:	4013      	ands	r3, r2
 8001b80:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	2280      	movs	r2, #128	@ 0x80
 8001b88:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8001b8a:	68f9      	ldr	r1, [r7, #12]
 8001b8c:	6878      	ldr	r0, [r7, #4]
 8001b8e:	f000 f87c 	bl	8001c8a <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8001b92:	697b      	ldr	r3, [r7, #20]
 8001b94:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d00c      	beq.n	8001bb6 <HAL_FDCAN_IRQHandler+0x1b6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8001b9c:	69bb      	ldr	r3, [r7, #24]
 8001b9e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d007      	beq.n	8001bb6 <HAL_FDCAN_IRQHandler+0x1b6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001bae:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8001bb0:	6878      	ldr	r0, [r7, #4]
 8001bb2:	f000 f880 	bl	8001cb6 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8001bb6:	697b      	ldr	r3, [r7, #20]
 8001bb8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d00c      	beq.n	8001bda <HAL_FDCAN_IRQHandler+0x1da>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8001bc0:	69bb      	ldr	r3, [r7, #24]
 8001bc2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d007      	beq.n	8001bda <HAL_FDCAN_IRQHandler+0x1da>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001bd2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8001bd4:	6878      	ldr	r0, [r7, #4]
 8001bd6:	f000 f878 	bl	8001cca <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d00f      	beq.n	8001c04 <HAL_FDCAN_IRQHandler+0x204>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8001be4:	69bb      	ldr	r3, [r7, #24]
 8001be6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d00a      	beq.n	8001c04 <HAL_FDCAN_IRQHandler+0x204>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001bf6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bfc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8001c04:	69fb      	ldr	r3, [r7, #28]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d007      	beq.n	8001c1a <HAL_FDCAN_IRQHandler+0x21a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	69fa      	ldr	r2, [r7, #28]
 8001c10:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8001c12:	69f9      	ldr	r1, [r7, #28]
 8001c14:	6878      	ldr	r0, [r7, #4]
 8001c16:	f000 f876 	bl	8001d06 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8001c1a:	6a3b      	ldr	r3, [r7, #32]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d009      	beq.n	8001c34 <HAL_FDCAN_IRQHandler+0x234>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	6a3a      	ldr	r2, [r7, #32]
 8001c26:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001c2c:	6a3b      	ldr	r3, [r7, #32]
 8001c2e:	431a      	orrs	r2, r3
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d002      	beq.n	8001c42 <HAL_FDCAN_IRQHandler+0x242>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8001c3c:	6878      	ldr	r0, [r7, #4]
 8001c3e:	f000 f858 	bl	8001cf2 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8001c42:	bf00      	nop
 8001c44:	3730      	adds	r7, #48	@ 0x30
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}

08001c4a <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8001c4a:	b480      	push	{r7}
 8001c4c:	b083      	sub	sp, #12
 8001c4e:	af00      	add	r7, sp, #0
 8001c50:	6078      	str	r0, [r7, #4]
 8001c52:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8001c54:	bf00      	nop
 8001c56:	370c      	adds	r7, #12
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5e:	4770      	bx	lr

08001c60 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b083      	sub	sp, #12
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
 8001c68:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8001c6a:	bf00      	nop
 8001c6c:	370c      	adds	r7, #12
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr

08001c76 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001c76:	b480      	push	{r7}
 8001c78:	b083      	sub	sp, #12
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8001c7e:	bf00      	nop
 8001c80:	370c      	adds	r7, #12
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr

08001c8a <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8001c8a:	b480      	push	{r7}
 8001c8c:	b083      	sub	sp, #12
 8001c8e:	af00      	add	r7, sp, #0
 8001c90:	6078      	str	r0, [r7, #4]
 8001c92:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8001c94:	bf00      	nop
 8001c96:	370c      	adds	r7, #12
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr

08001ca0 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
 8001ca8:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8001caa:	bf00      	nop
 8001cac:	370c      	adds	r7, #12
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr

08001cb6 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001cb6:	b480      	push	{r7}
 8001cb8:	b083      	sub	sp, #12
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8001cbe:	bf00      	nop
 8001cc0:	370c      	adds	r7, #12
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr

08001cca <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001cca:	b480      	push	{r7}
 8001ccc:	b083      	sub	sp, #12
 8001cce:	af00      	add	r7, sp, #0
 8001cd0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8001cd2:	bf00      	nop
 8001cd4:	370c      	adds	r7, #12
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr

08001cde <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001cde:	b480      	push	{r7}
 8001ce0:	b083      	sub	sp, #12
 8001ce2:	af00      	add	r7, sp, #0
 8001ce4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8001ce6:	bf00      	nop
 8001ce8:	370c      	adds	r7, #12
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr

08001cf2 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001cf2:	b480      	push	{r7}
 8001cf4:	b083      	sub	sp, #12
 8001cf6:	af00      	add	r7, sp, #0
 8001cf8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8001cfa:	bf00      	nop
 8001cfc:	370c      	adds	r7, #12
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d04:	4770      	bx	lr

08001d06 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8001d06:	b480      	push	{r7}
 8001d08:	b083      	sub	sp, #12
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	6078      	str	r0, [r7, #4]
 8001d0e:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8001d10:	bf00      	nop
 8001d12:	370c      	adds	r7, #12
 8001d14:	46bd      	mov	sp, r7
 8001d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1a:	4770      	bx	lr

08001d1c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b085      	sub	sp, #20
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8001d24:	4b27      	ldr	r3, [pc, #156]	@ (8001dc4 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8001d26:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	68ba      	ldr	r2, [r7, #8]
 8001d2c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d36:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d3e:	041a      	lsls	r2, r3, #16
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	430a      	orrs	r2, r1
 8001d46:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8001d4a:	68bb      	ldr	r3, [r7, #8]
 8001d4c:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d5c:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d64:	061a      	lsls	r2, r3, #24
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	430a      	orrs	r2, r1
 8001d6c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8001d70:	68bb      	ldr	r3, [r7, #8]
 8001d72:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8001d7a:	68bb      	ldr	r3, [r7, #8]
 8001d7c:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8001d84:	68bb      	ldr	r3, [r7, #8]
 8001d86:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8001d8e:	68bb      	ldr	r3, [r7, #8]
 8001d90:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	60fb      	str	r3, [r7, #12]
 8001d9c:	e005      	b.n	8001daa <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	2200      	movs	r2, #0
 8001da2:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	3304      	adds	r3, #4
 8001da8:	60fb      	str	r3, [r7, #12]
 8001daa:	68bb      	ldr	r3, [r7, #8]
 8001dac:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8001db0:	68fa      	ldr	r2, [r7, #12]
 8001db2:	429a      	cmp	r2, r3
 8001db4:	d3f3      	bcc.n	8001d9e <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8001db6:	bf00      	nop
 8001db8:	bf00      	nop
 8001dba:	3714      	adds	r7, #20
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc2:	4770      	bx	lr
 8001dc4:	4000a400 	.word	0x4000a400

08001dc8 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b089      	sub	sp, #36	@ 0x24
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	60f8      	str	r0, [r7, #12]
 8001dd0:	60b9      	str	r1, [r7, #8]
 8001dd2:	607a      	str	r2, [r7, #4]
 8001dd4:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8001dd6:	68bb      	ldr	r3, [r7, #8]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d10a      	bne.n	8001df4 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001dde:	68bb      	ldr	r3, [r7, #8]
 8001de0:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8001de2:	68bb      	ldr	r3, [r7, #8]
 8001de4:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8001de6:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8001de8:	68bb      	ldr	r3, [r7, #8]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001dee:	4313      	orrs	r3, r2
 8001df0:	61fb      	str	r3, [r7, #28]
 8001df2:	e00a      	b.n	8001e0a <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8001df8:	68bb      	ldr	r3, [r7, #8]
 8001dfa:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8001dfc:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8001dfe:	68bb      	ldr	r3, [r7, #8]
 8001e00:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8001e02:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001e04:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001e08:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8001e0a:	68bb      	ldr	r3, [r7, #8]
 8001e0c:	6a1b      	ldr	r3, [r3, #32]
 8001e0e:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8001e10:	68bb      	ldr	r3, [r7, #8]
 8001e12:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8001e14:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8001e16:	68bb      	ldr	r3, [r7, #8]
 8001e18:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8001e1a:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8001e1c:	68bb      	ldr	r3, [r7, #8]
 8001e1e:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8001e20:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8001e22:	68bb      	ldr	r3, [r7, #8]
 8001e24:	68db      	ldr	r3, [r3, #12]
 8001e26:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8001e30:	683a      	ldr	r2, [r7, #0]
 8001e32:	4613      	mov	r3, r2
 8001e34:	00db      	lsls	r3, r3, #3
 8001e36:	4413      	add	r3, r2
 8001e38:	00db      	lsls	r3, r3, #3
 8001e3a:	440b      	add	r3, r1
 8001e3c:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8001e3e:	69bb      	ldr	r3, [r7, #24]
 8001e40:	69fa      	ldr	r2, [r7, #28]
 8001e42:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8001e44:	69bb      	ldr	r3, [r7, #24]
 8001e46:	3304      	adds	r3, #4
 8001e48:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8001e4a:	69bb      	ldr	r3, [r7, #24]
 8001e4c:	693a      	ldr	r2, [r7, #16]
 8001e4e:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8001e50:	69bb      	ldr	r3, [r7, #24]
 8001e52:	3304      	adds	r3, #4
 8001e54:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8001e56:	2300      	movs	r3, #0
 8001e58:	617b      	str	r3, [r7, #20]
 8001e5a:	e020      	b.n	8001e9e <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	3303      	adds	r3, #3
 8001e60:	687a      	ldr	r2, [r7, #4]
 8001e62:	4413      	add	r3, r2
 8001e64:	781b      	ldrb	r3, [r3, #0]
 8001e66:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	3302      	adds	r3, #2
 8001e6c:	6879      	ldr	r1, [r7, #4]
 8001e6e:	440b      	add	r3, r1
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8001e74:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8001e76:	697b      	ldr	r3, [r7, #20]
 8001e78:	3301      	adds	r3, #1
 8001e7a:	6879      	ldr	r1, [r7, #4]
 8001e7c:	440b      	add	r3, r1
 8001e7e:	781b      	ldrb	r3, [r3, #0]
 8001e80:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8001e82:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8001e84:	6879      	ldr	r1, [r7, #4]
 8001e86:	697a      	ldr	r2, [r7, #20]
 8001e88:	440a      	add	r2, r1
 8001e8a:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8001e8c:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8001e8e:	69bb      	ldr	r3, [r7, #24]
 8001e90:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8001e92:	69bb      	ldr	r3, [r7, #24]
 8001e94:	3304      	adds	r3, #4
 8001e96:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	3304      	adds	r3, #4
 8001e9c:	617b      	str	r3, [r7, #20]
 8001e9e:	68bb      	ldr	r3, [r7, #8]
 8001ea0:	68db      	ldr	r3, [r3, #12]
 8001ea2:	4a06      	ldr	r2, [pc, #24]	@ (8001ebc <FDCAN_CopyMessageToRAM+0xf4>)
 8001ea4:	5cd3      	ldrb	r3, [r2, r3]
 8001ea6:	461a      	mov	r2, r3
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d3d6      	bcc.n	8001e5c <FDCAN_CopyMessageToRAM+0x94>
  }
}
 8001eae:	bf00      	nop
 8001eb0:	bf00      	nop
 8001eb2:	3724      	adds	r7, #36	@ 0x24
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr
 8001ebc:	08004dbc 	.word	0x08004dbc

08001ec0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b087      	sub	sp, #28
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
 8001ec8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001ece:	e15a      	b.n	8002186 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	2101      	movs	r1, #1
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	fa01 f303 	lsl.w	r3, r1, r3
 8001edc:	4013      	ands	r3, r2
 8001ede:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	f000 814c 	beq.w	8002180 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	f003 0303 	and.w	r3, r3, #3
 8001ef0:	2b01      	cmp	r3, #1
 8001ef2:	d005      	beq.n	8001f00 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001efc:	2b02      	cmp	r3, #2
 8001efe:	d130      	bne.n	8001f62 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	689b      	ldr	r3, [r3, #8]
 8001f04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001f06:	697b      	ldr	r3, [r7, #20]
 8001f08:	005b      	lsls	r3, r3, #1
 8001f0a:	2203      	movs	r2, #3
 8001f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f10:	43db      	mvns	r3, r3
 8001f12:	693a      	ldr	r2, [r7, #16]
 8001f14:	4013      	ands	r3, r2
 8001f16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	68da      	ldr	r2, [r3, #12]
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	005b      	lsls	r3, r3, #1
 8001f20:	fa02 f303 	lsl.w	r3, r2, r3
 8001f24:	693a      	ldr	r2, [r7, #16]
 8001f26:	4313      	orrs	r3, r2
 8001f28:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	693a      	ldr	r2, [r7, #16]
 8001f2e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001f36:	2201      	movs	r2, #1
 8001f38:	697b      	ldr	r3, [r7, #20]
 8001f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3e:	43db      	mvns	r3, r3
 8001f40:	693a      	ldr	r2, [r7, #16]
 8001f42:	4013      	ands	r3, r2
 8001f44:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	091b      	lsrs	r3, r3, #4
 8001f4c:	f003 0201 	and.w	r2, r3, #1
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	fa02 f303 	lsl.w	r3, r2, r3
 8001f56:	693a      	ldr	r2, [r7, #16]
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	693a      	ldr	r2, [r7, #16]
 8001f60:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	f003 0303 	and.w	r3, r3, #3
 8001f6a:	2b03      	cmp	r3, #3
 8001f6c:	d017      	beq.n	8001f9e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	68db      	ldr	r3, [r3, #12]
 8001f72:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	005b      	lsls	r3, r3, #1
 8001f78:	2203      	movs	r2, #3
 8001f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7e:	43db      	mvns	r3, r3
 8001f80:	693a      	ldr	r2, [r7, #16]
 8001f82:	4013      	ands	r3, r2
 8001f84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	689a      	ldr	r2, [r3, #8]
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	005b      	lsls	r3, r3, #1
 8001f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f92:	693a      	ldr	r2, [r7, #16]
 8001f94:	4313      	orrs	r3, r2
 8001f96:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	693a      	ldr	r2, [r7, #16]
 8001f9c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	f003 0303 	and.w	r3, r3, #3
 8001fa6:	2b02      	cmp	r3, #2
 8001fa8:	d123      	bne.n	8001ff2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	08da      	lsrs	r2, r3, #3
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	3208      	adds	r2, #8
 8001fb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fb6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001fb8:	697b      	ldr	r3, [r7, #20]
 8001fba:	f003 0307 	and.w	r3, r3, #7
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	220f      	movs	r2, #15
 8001fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc6:	43db      	mvns	r3, r3
 8001fc8:	693a      	ldr	r2, [r7, #16]
 8001fca:	4013      	ands	r3, r2
 8001fcc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	691a      	ldr	r2, [r3, #16]
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	f003 0307 	and.w	r3, r3, #7
 8001fd8:	009b      	lsls	r3, r3, #2
 8001fda:	fa02 f303 	lsl.w	r3, r2, r3
 8001fde:	693a      	ldr	r2, [r7, #16]
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	08da      	lsrs	r2, r3, #3
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	3208      	adds	r2, #8
 8001fec:	6939      	ldr	r1, [r7, #16]
 8001fee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001ff8:	697b      	ldr	r3, [r7, #20]
 8001ffa:	005b      	lsls	r3, r3, #1
 8001ffc:	2203      	movs	r2, #3
 8001ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8002002:	43db      	mvns	r3, r3
 8002004:	693a      	ldr	r2, [r7, #16]
 8002006:	4013      	ands	r3, r2
 8002008:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	f003 0203 	and.w	r2, r3, #3
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	005b      	lsls	r3, r3, #1
 8002016:	fa02 f303 	lsl.w	r3, r2, r3
 800201a:	693a      	ldr	r2, [r7, #16]
 800201c:	4313      	orrs	r3, r2
 800201e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	693a      	ldr	r2, [r7, #16]
 8002024:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800202e:	2b00      	cmp	r3, #0
 8002030:	f000 80a6 	beq.w	8002180 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002034:	4b5b      	ldr	r3, [pc, #364]	@ (80021a4 <HAL_GPIO_Init+0x2e4>)
 8002036:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002038:	4a5a      	ldr	r2, [pc, #360]	@ (80021a4 <HAL_GPIO_Init+0x2e4>)
 800203a:	f043 0301 	orr.w	r3, r3, #1
 800203e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002040:	4b58      	ldr	r3, [pc, #352]	@ (80021a4 <HAL_GPIO_Init+0x2e4>)
 8002042:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002044:	f003 0301 	and.w	r3, r3, #1
 8002048:	60bb      	str	r3, [r7, #8]
 800204a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800204c:	4a56      	ldr	r2, [pc, #344]	@ (80021a8 <HAL_GPIO_Init+0x2e8>)
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	089b      	lsrs	r3, r3, #2
 8002052:	3302      	adds	r3, #2
 8002054:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002058:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	f003 0303 	and.w	r3, r3, #3
 8002060:	009b      	lsls	r3, r3, #2
 8002062:	220f      	movs	r2, #15
 8002064:	fa02 f303 	lsl.w	r3, r2, r3
 8002068:	43db      	mvns	r3, r3
 800206a:	693a      	ldr	r2, [r7, #16]
 800206c:	4013      	ands	r3, r2
 800206e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002076:	d01f      	beq.n	80020b8 <HAL_GPIO_Init+0x1f8>
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	4a4c      	ldr	r2, [pc, #304]	@ (80021ac <HAL_GPIO_Init+0x2ec>)
 800207c:	4293      	cmp	r3, r2
 800207e:	d019      	beq.n	80020b4 <HAL_GPIO_Init+0x1f4>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	4a4b      	ldr	r2, [pc, #300]	@ (80021b0 <HAL_GPIO_Init+0x2f0>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d013      	beq.n	80020b0 <HAL_GPIO_Init+0x1f0>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	4a4a      	ldr	r2, [pc, #296]	@ (80021b4 <HAL_GPIO_Init+0x2f4>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d00d      	beq.n	80020ac <HAL_GPIO_Init+0x1ec>
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	4a49      	ldr	r2, [pc, #292]	@ (80021b8 <HAL_GPIO_Init+0x2f8>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d007      	beq.n	80020a8 <HAL_GPIO_Init+0x1e8>
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	4a48      	ldr	r2, [pc, #288]	@ (80021bc <HAL_GPIO_Init+0x2fc>)
 800209c:	4293      	cmp	r3, r2
 800209e:	d101      	bne.n	80020a4 <HAL_GPIO_Init+0x1e4>
 80020a0:	2305      	movs	r3, #5
 80020a2:	e00a      	b.n	80020ba <HAL_GPIO_Init+0x1fa>
 80020a4:	2306      	movs	r3, #6
 80020a6:	e008      	b.n	80020ba <HAL_GPIO_Init+0x1fa>
 80020a8:	2304      	movs	r3, #4
 80020aa:	e006      	b.n	80020ba <HAL_GPIO_Init+0x1fa>
 80020ac:	2303      	movs	r3, #3
 80020ae:	e004      	b.n	80020ba <HAL_GPIO_Init+0x1fa>
 80020b0:	2302      	movs	r3, #2
 80020b2:	e002      	b.n	80020ba <HAL_GPIO_Init+0x1fa>
 80020b4:	2301      	movs	r3, #1
 80020b6:	e000      	b.n	80020ba <HAL_GPIO_Init+0x1fa>
 80020b8:	2300      	movs	r3, #0
 80020ba:	697a      	ldr	r2, [r7, #20]
 80020bc:	f002 0203 	and.w	r2, r2, #3
 80020c0:	0092      	lsls	r2, r2, #2
 80020c2:	4093      	lsls	r3, r2
 80020c4:	693a      	ldr	r2, [r7, #16]
 80020c6:	4313      	orrs	r3, r2
 80020c8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80020ca:	4937      	ldr	r1, [pc, #220]	@ (80021a8 <HAL_GPIO_Init+0x2e8>)
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	089b      	lsrs	r3, r3, #2
 80020d0:	3302      	adds	r3, #2
 80020d2:	693a      	ldr	r2, [r7, #16]
 80020d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80020d8:	4b39      	ldr	r3, [pc, #228]	@ (80021c0 <HAL_GPIO_Init+0x300>)
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	43db      	mvns	r3, r3
 80020e2:	693a      	ldr	r2, [r7, #16]
 80020e4:	4013      	ands	r3, r2
 80020e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d003      	beq.n	80020fc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80020f4:	693a      	ldr	r2, [r7, #16]
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	4313      	orrs	r3, r2
 80020fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80020fc:	4a30      	ldr	r2, [pc, #192]	@ (80021c0 <HAL_GPIO_Init+0x300>)
 80020fe:	693b      	ldr	r3, [r7, #16]
 8002100:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002102:	4b2f      	ldr	r3, [pc, #188]	@ (80021c0 <HAL_GPIO_Init+0x300>)
 8002104:	68db      	ldr	r3, [r3, #12]
 8002106:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	43db      	mvns	r3, r3
 800210c:	693a      	ldr	r2, [r7, #16]
 800210e:	4013      	ands	r3, r2
 8002110:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800211a:	2b00      	cmp	r3, #0
 800211c:	d003      	beq.n	8002126 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800211e:	693a      	ldr	r2, [r7, #16]
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	4313      	orrs	r3, r2
 8002124:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002126:	4a26      	ldr	r2, [pc, #152]	@ (80021c0 <HAL_GPIO_Init+0x300>)
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800212c:	4b24      	ldr	r3, [pc, #144]	@ (80021c0 <HAL_GPIO_Init+0x300>)
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	43db      	mvns	r3, r3
 8002136:	693a      	ldr	r2, [r7, #16]
 8002138:	4013      	ands	r3, r2
 800213a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002144:	2b00      	cmp	r3, #0
 8002146:	d003      	beq.n	8002150 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002148:	693a      	ldr	r2, [r7, #16]
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	4313      	orrs	r3, r2
 800214e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002150:	4a1b      	ldr	r2, [pc, #108]	@ (80021c0 <HAL_GPIO_Init+0x300>)
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002156:	4b1a      	ldr	r3, [pc, #104]	@ (80021c0 <HAL_GPIO_Init+0x300>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	43db      	mvns	r3, r3
 8002160:	693a      	ldr	r2, [r7, #16]
 8002162:	4013      	ands	r3, r2
 8002164:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800216e:	2b00      	cmp	r3, #0
 8002170:	d003      	beq.n	800217a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002172:	693a      	ldr	r2, [r7, #16]
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	4313      	orrs	r3, r2
 8002178:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800217a:	4a11      	ldr	r2, [pc, #68]	@ (80021c0 <HAL_GPIO_Init+0x300>)
 800217c:	693b      	ldr	r3, [r7, #16]
 800217e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	3301      	adds	r3, #1
 8002184:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	697b      	ldr	r3, [r7, #20]
 800218c:	fa22 f303 	lsr.w	r3, r2, r3
 8002190:	2b00      	cmp	r3, #0
 8002192:	f47f ae9d 	bne.w	8001ed0 <HAL_GPIO_Init+0x10>
  }
}
 8002196:	bf00      	nop
 8002198:	bf00      	nop
 800219a:	371c      	adds	r7, #28
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr
 80021a4:	40021000 	.word	0x40021000
 80021a8:	40010000 	.word	0x40010000
 80021ac:	48000400 	.word	0x48000400
 80021b0:	48000800 	.word	0x48000800
 80021b4:	48000c00 	.word	0x48000c00
 80021b8:	48001000 	.word	0x48001000
 80021bc:	48001400 	.word	0x48001400
 80021c0:	40010400 	.word	0x40010400

080021c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
 80021cc:	460b      	mov	r3, r1
 80021ce:	807b      	strh	r3, [r7, #2]
 80021d0:	4613      	mov	r3, r2
 80021d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80021d4:	787b      	ldrb	r3, [r7, #1]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d003      	beq.n	80021e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80021da:	887a      	ldrh	r2, [r7, #2]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80021e0:	e002      	b.n	80021e8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80021e2:	887a      	ldrh	r2, [r7, #2]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80021e8:	bf00      	nop
 80021ea:	370c      	adds	r7, #12
 80021ec:	46bd      	mov	sp, r7
 80021ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f2:	4770      	bx	lr

080021f4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b085      	sub	sp, #20
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d141      	bne.n	8002286 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002202:	4b4b      	ldr	r3, [pc, #300]	@ (8002330 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800220a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800220e:	d131      	bne.n	8002274 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002210:	4b47      	ldr	r3, [pc, #284]	@ (8002330 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002212:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002216:	4a46      	ldr	r2, [pc, #280]	@ (8002330 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002218:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800221c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002220:	4b43      	ldr	r3, [pc, #268]	@ (8002330 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002228:	4a41      	ldr	r2, [pc, #260]	@ (8002330 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800222a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800222e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002230:	4b40      	ldr	r3, [pc, #256]	@ (8002334 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	2232      	movs	r2, #50	@ 0x32
 8002236:	fb02 f303 	mul.w	r3, r2, r3
 800223a:	4a3f      	ldr	r2, [pc, #252]	@ (8002338 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800223c:	fba2 2303 	umull	r2, r3, r2, r3
 8002240:	0c9b      	lsrs	r3, r3, #18
 8002242:	3301      	adds	r3, #1
 8002244:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002246:	e002      	b.n	800224e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	3b01      	subs	r3, #1
 800224c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800224e:	4b38      	ldr	r3, [pc, #224]	@ (8002330 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002250:	695b      	ldr	r3, [r3, #20]
 8002252:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002256:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800225a:	d102      	bne.n	8002262 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d1f2      	bne.n	8002248 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002262:	4b33      	ldr	r3, [pc, #204]	@ (8002330 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002264:	695b      	ldr	r3, [r3, #20]
 8002266:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800226a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800226e:	d158      	bne.n	8002322 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002270:	2303      	movs	r3, #3
 8002272:	e057      	b.n	8002324 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002274:	4b2e      	ldr	r3, [pc, #184]	@ (8002330 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002276:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800227a:	4a2d      	ldr	r2, [pc, #180]	@ (8002330 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800227c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002280:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002284:	e04d      	b.n	8002322 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800228c:	d141      	bne.n	8002312 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800228e:	4b28      	ldr	r3, [pc, #160]	@ (8002330 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002296:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800229a:	d131      	bne.n	8002300 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800229c:	4b24      	ldr	r3, [pc, #144]	@ (8002330 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800229e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80022a2:	4a23      	ldr	r2, [pc, #140]	@ (8002330 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022a8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80022ac:	4b20      	ldr	r3, [pc, #128]	@ (8002330 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80022b4:	4a1e      	ldr	r2, [pc, #120]	@ (8002330 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022b6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022ba:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80022bc:	4b1d      	ldr	r3, [pc, #116]	@ (8002334 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	2232      	movs	r2, #50	@ 0x32
 80022c2:	fb02 f303 	mul.w	r3, r2, r3
 80022c6:	4a1c      	ldr	r2, [pc, #112]	@ (8002338 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80022c8:	fba2 2303 	umull	r2, r3, r2, r3
 80022cc:	0c9b      	lsrs	r3, r3, #18
 80022ce:	3301      	adds	r3, #1
 80022d0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022d2:	e002      	b.n	80022da <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	3b01      	subs	r3, #1
 80022d8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022da:	4b15      	ldr	r3, [pc, #84]	@ (8002330 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022dc:	695b      	ldr	r3, [r3, #20]
 80022de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022e6:	d102      	bne.n	80022ee <HAL_PWREx_ControlVoltageScaling+0xfa>
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d1f2      	bne.n	80022d4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80022ee:	4b10      	ldr	r3, [pc, #64]	@ (8002330 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022f0:	695b      	ldr	r3, [r3, #20]
 80022f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022fa:	d112      	bne.n	8002322 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80022fc:	2303      	movs	r3, #3
 80022fe:	e011      	b.n	8002324 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002300:	4b0b      	ldr	r3, [pc, #44]	@ (8002330 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002302:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002306:	4a0a      	ldr	r2, [pc, #40]	@ (8002330 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002308:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800230c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002310:	e007      	b.n	8002322 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002312:	4b07      	ldr	r3, [pc, #28]	@ (8002330 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800231a:	4a05      	ldr	r2, [pc, #20]	@ (8002330 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800231c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002320:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002322:	2300      	movs	r3, #0
}
 8002324:	4618      	mov	r0, r3
 8002326:	3714      	adds	r7, #20
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr
 8002330:	40007000 	.word	0x40007000
 8002334:	20000000 	.word	0x20000000
 8002338:	431bde83 	.word	0x431bde83

0800233c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002340:	4b05      	ldr	r3, [pc, #20]	@ (8002358 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002342:	689b      	ldr	r3, [r3, #8]
 8002344:	4a04      	ldr	r2, [pc, #16]	@ (8002358 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002346:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800234a:	6093      	str	r3, [r2, #8]
}
 800234c:	bf00      	nop
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
 8002356:	bf00      	nop
 8002358:	40007000 	.word	0x40007000

0800235c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b088      	sub	sp, #32
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d101      	bne.n	800236e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	e2fe      	b.n	800296c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f003 0301 	and.w	r3, r3, #1
 8002376:	2b00      	cmp	r3, #0
 8002378:	d075      	beq.n	8002466 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800237a:	4b97      	ldr	r3, [pc, #604]	@ (80025d8 <HAL_RCC_OscConfig+0x27c>)
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	f003 030c 	and.w	r3, r3, #12
 8002382:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002384:	4b94      	ldr	r3, [pc, #592]	@ (80025d8 <HAL_RCC_OscConfig+0x27c>)
 8002386:	68db      	ldr	r3, [r3, #12]
 8002388:	f003 0303 	and.w	r3, r3, #3
 800238c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800238e:	69bb      	ldr	r3, [r7, #24]
 8002390:	2b0c      	cmp	r3, #12
 8002392:	d102      	bne.n	800239a <HAL_RCC_OscConfig+0x3e>
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	2b03      	cmp	r3, #3
 8002398:	d002      	beq.n	80023a0 <HAL_RCC_OscConfig+0x44>
 800239a:	69bb      	ldr	r3, [r7, #24]
 800239c:	2b08      	cmp	r3, #8
 800239e:	d10b      	bne.n	80023b8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023a0:	4b8d      	ldr	r3, [pc, #564]	@ (80025d8 <HAL_RCC_OscConfig+0x27c>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d05b      	beq.n	8002464 <HAL_RCC_OscConfig+0x108>
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d157      	bne.n	8002464 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80023b4:	2301      	movs	r3, #1
 80023b6:	e2d9      	b.n	800296c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023c0:	d106      	bne.n	80023d0 <HAL_RCC_OscConfig+0x74>
 80023c2:	4b85      	ldr	r3, [pc, #532]	@ (80025d8 <HAL_RCC_OscConfig+0x27c>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a84      	ldr	r2, [pc, #528]	@ (80025d8 <HAL_RCC_OscConfig+0x27c>)
 80023c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023cc:	6013      	str	r3, [r2, #0]
 80023ce:	e01d      	b.n	800240c <HAL_RCC_OscConfig+0xb0>
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80023d8:	d10c      	bne.n	80023f4 <HAL_RCC_OscConfig+0x98>
 80023da:	4b7f      	ldr	r3, [pc, #508]	@ (80025d8 <HAL_RCC_OscConfig+0x27c>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4a7e      	ldr	r2, [pc, #504]	@ (80025d8 <HAL_RCC_OscConfig+0x27c>)
 80023e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80023e4:	6013      	str	r3, [r2, #0]
 80023e6:	4b7c      	ldr	r3, [pc, #496]	@ (80025d8 <HAL_RCC_OscConfig+0x27c>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a7b      	ldr	r2, [pc, #492]	@ (80025d8 <HAL_RCC_OscConfig+0x27c>)
 80023ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023f0:	6013      	str	r3, [r2, #0]
 80023f2:	e00b      	b.n	800240c <HAL_RCC_OscConfig+0xb0>
 80023f4:	4b78      	ldr	r3, [pc, #480]	@ (80025d8 <HAL_RCC_OscConfig+0x27c>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a77      	ldr	r2, [pc, #476]	@ (80025d8 <HAL_RCC_OscConfig+0x27c>)
 80023fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023fe:	6013      	str	r3, [r2, #0]
 8002400:	4b75      	ldr	r3, [pc, #468]	@ (80025d8 <HAL_RCC_OscConfig+0x27c>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a74      	ldr	r2, [pc, #464]	@ (80025d8 <HAL_RCC_OscConfig+0x27c>)
 8002406:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800240a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d013      	beq.n	800243c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002414:	f7fe fda8 	bl	8000f68 <HAL_GetTick>
 8002418:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800241a:	e008      	b.n	800242e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800241c:	f7fe fda4 	bl	8000f68 <HAL_GetTick>
 8002420:	4602      	mov	r2, r0
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	1ad3      	subs	r3, r2, r3
 8002426:	2b64      	cmp	r3, #100	@ 0x64
 8002428:	d901      	bls.n	800242e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800242a:	2303      	movs	r3, #3
 800242c:	e29e      	b.n	800296c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800242e:	4b6a      	ldr	r3, [pc, #424]	@ (80025d8 <HAL_RCC_OscConfig+0x27c>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002436:	2b00      	cmp	r3, #0
 8002438:	d0f0      	beq.n	800241c <HAL_RCC_OscConfig+0xc0>
 800243a:	e014      	b.n	8002466 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800243c:	f7fe fd94 	bl	8000f68 <HAL_GetTick>
 8002440:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002442:	e008      	b.n	8002456 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002444:	f7fe fd90 	bl	8000f68 <HAL_GetTick>
 8002448:	4602      	mov	r2, r0
 800244a:	693b      	ldr	r3, [r7, #16]
 800244c:	1ad3      	subs	r3, r2, r3
 800244e:	2b64      	cmp	r3, #100	@ 0x64
 8002450:	d901      	bls.n	8002456 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002452:	2303      	movs	r3, #3
 8002454:	e28a      	b.n	800296c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002456:	4b60      	ldr	r3, [pc, #384]	@ (80025d8 <HAL_RCC_OscConfig+0x27c>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800245e:	2b00      	cmp	r3, #0
 8002460:	d1f0      	bne.n	8002444 <HAL_RCC_OscConfig+0xe8>
 8002462:	e000      	b.n	8002466 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002464:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f003 0302 	and.w	r3, r3, #2
 800246e:	2b00      	cmp	r3, #0
 8002470:	d075      	beq.n	800255e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002472:	4b59      	ldr	r3, [pc, #356]	@ (80025d8 <HAL_RCC_OscConfig+0x27c>)
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	f003 030c 	and.w	r3, r3, #12
 800247a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800247c:	4b56      	ldr	r3, [pc, #344]	@ (80025d8 <HAL_RCC_OscConfig+0x27c>)
 800247e:	68db      	ldr	r3, [r3, #12]
 8002480:	f003 0303 	and.w	r3, r3, #3
 8002484:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002486:	69bb      	ldr	r3, [r7, #24]
 8002488:	2b0c      	cmp	r3, #12
 800248a:	d102      	bne.n	8002492 <HAL_RCC_OscConfig+0x136>
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	2b02      	cmp	r3, #2
 8002490:	d002      	beq.n	8002498 <HAL_RCC_OscConfig+0x13c>
 8002492:	69bb      	ldr	r3, [r7, #24]
 8002494:	2b04      	cmp	r3, #4
 8002496:	d11f      	bne.n	80024d8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002498:	4b4f      	ldr	r3, [pc, #316]	@ (80025d8 <HAL_RCC_OscConfig+0x27c>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d005      	beq.n	80024b0 <HAL_RCC_OscConfig+0x154>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	68db      	ldr	r3, [r3, #12]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d101      	bne.n	80024b0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80024ac:	2301      	movs	r3, #1
 80024ae:	e25d      	b.n	800296c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024b0:	4b49      	ldr	r3, [pc, #292]	@ (80025d8 <HAL_RCC_OscConfig+0x27c>)
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	691b      	ldr	r3, [r3, #16]
 80024bc:	061b      	lsls	r3, r3, #24
 80024be:	4946      	ldr	r1, [pc, #280]	@ (80025d8 <HAL_RCC_OscConfig+0x27c>)
 80024c0:	4313      	orrs	r3, r2
 80024c2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80024c4:	4b45      	ldr	r3, [pc, #276]	@ (80025dc <HAL_RCC_OscConfig+0x280>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4618      	mov	r0, r3
 80024ca:	f7fe fd01 	bl	8000ed0 <HAL_InitTick>
 80024ce:	4603      	mov	r3, r0
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d043      	beq.n	800255c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80024d4:	2301      	movs	r3, #1
 80024d6:	e249      	b.n	800296c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	68db      	ldr	r3, [r3, #12]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d023      	beq.n	8002528 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024e0:	4b3d      	ldr	r3, [pc, #244]	@ (80025d8 <HAL_RCC_OscConfig+0x27c>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a3c      	ldr	r2, [pc, #240]	@ (80025d8 <HAL_RCC_OscConfig+0x27c>)
 80024e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024ec:	f7fe fd3c 	bl	8000f68 <HAL_GetTick>
 80024f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80024f2:	e008      	b.n	8002506 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024f4:	f7fe fd38 	bl	8000f68 <HAL_GetTick>
 80024f8:	4602      	mov	r2, r0
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	1ad3      	subs	r3, r2, r3
 80024fe:	2b02      	cmp	r3, #2
 8002500:	d901      	bls.n	8002506 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002502:	2303      	movs	r3, #3
 8002504:	e232      	b.n	800296c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002506:	4b34      	ldr	r3, [pc, #208]	@ (80025d8 <HAL_RCC_OscConfig+0x27c>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800250e:	2b00      	cmp	r3, #0
 8002510:	d0f0      	beq.n	80024f4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002512:	4b31      	ldr	r3, [pc, #196]	@ (80025d8 <HAL_RCC_OscConfig+0x27c>)
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	691b      	ldr	r3, [r3, #16]
 800251e:	061b      	lsls	r3, r3, #24
 8002520:	492d      	ldr	r1, [pc, #180]	@ (80025d8 <HAL_RCC_OscConfig+0x27c>)
 8002522:	4313      	orrs	r3, r2
 8002524:	604b      	str	r3, [r1, #4]
 8002526:	e01a      	b.n	800255e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002528:	4b2b      	ldr	r3, [pc, #172]	@ (80025d8 <HAL_RCC_OscConfig+0x27c>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a2a      	ldr	r2, [pc, #168]	@ (80025d8 <HAL_RCC_OscConfig+0x27c>)
 800252e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002532:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002534:	f7fe fd18 	bl	8000f68 <HAL_GetTick>
 8002538:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800253a:	e008      	b.n	800254e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800253c:	f7fe fd14 	bl	8000f68 <HAL_GetTick>
 8002540:	4602      	mov	r2, r0
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	1ad3      	subs	r3, r2, r3
 8002546:	2b02      	cmp	r3, #2
 8002548:	d901      	bls.n	800254e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800254a:	2303      	movs	r3, #3
 800254c:	e20e      	b.n	800296c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800254e:	4b22      	ldr	r3, [pc, #136]	@ (80025d8 <HAL_RCC_OscConfig+0x27c>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002556:	2b00      	cmp	r3, #0
 8002558:	d1f0      	bne.n	800253c <HAL_RCC_OscConfig+0x1e0>
 800255a:	e000      	b.n	800255e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800255c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f003 0308 	and.w	r3, r3, #8
 8002566:	2b00      	cmp	r3, #0
 8002568:	d041      	beq.n	80025ee <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	695b      	ldr	r3, [r3, #20]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d01c      	beq.n	80025ac <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002572:	4b19      	ldr	r3, [pc, #100]	@ (80025d8 <HAL_RCC_OscConfig+0x27c>)
 8002574:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002578:	4a17      	ldr	r2, [pc, #92]	@ (80025d8 <HAL_RCC_OscConfig+0x27c>)
 800257a:	f043 0301 	orr.w	r3, r3, #1
 800257e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002582:	f7fe fcf1 	bl	8000f68 <HAL_GetTick>
 8002586:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002588:	e008      	b.n	800259c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800258a:	f7fe fced 	bl	8000f68 <HAL_GetTick>
 800258e:	4602      	mov	r2, r0
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	1ad3      	subs	r3, r2, r3
 8002594:	2b02      	cmp	r3, #2
 8002596:	d901      	bls.n	800259c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002598:	2303      	movs	r3, #3
 800259a:	e1e7      	b.n	800296c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800259c:	4b0e      	ldr	r3, [pc, #56]	@ (80025d8 <HAL_RCC_OscConfig+0x27c>)
 800259e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025a2:	f003 0302 	and.w	r3, r3, #2
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d0ef      	beq.n	800258a <HAL_RCC_OscConfig+0x22e>
 80025aa:	e020      	b.n	80025ee <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025ac:	4b0a      	ldr	r3, [pc, #40]	@ (80025d8 <HAL_RCC_OscConfig+0x27c>)
 80025ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025b2:	4a09      	ldr	r2, [pc, #36]	@ (80025d8 <HAL_RCC_OscConfig+0x27c>)
 80025b4:	f023 0301 	bic.w	r3, r3, #1
 80025b8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025bc:	f7fe fcd4 	bl	8000f68 <HAL_GetTick>
 80025c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80025c2:	e00d      	b.n	80025e0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025c4:	f7fe fcd0 	bl	8000f68 <HAL_GetTick>
 80025c8:	4602      	mov	r2, r0
 80025ca:	693b      	ldr	r3, [r7, #16]
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	2b02      	cmp	r3, #2
 80025d0:	d906      	bls.n	80025e0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80025d2:	2303      	movs	r3, #3
 80025d4:	e1ca      	b.n	800296c <HAL_RCC_OscConfig+0x610>
 80025d6:	bf00      	nop
 80025d8:	40021000 	.word	0x40021000
 80025dc:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80025e0:	4b8c      	ldr	r3, [pc, #560]	@ (8002814 <HAL_RCC_OscConfig+0x4b8>)
 80025e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025e6:	f003 0302 	and.w	r3, r3, #2
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d1ea      	bne.n	80025c4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f003 0304 	and.w	r3, r3, #4
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	f000 80a6 	beq.w	8002748 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025fc:	2300      	movs	r3, #0
 80025fe:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002600:	4b84      	ldr	r3, [pc, #528]	@ (8002814 <HAL_RCC_OscConfig+0x4b8>)
 8002602:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002604:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002608:	2b00      	cmp	r3, #0
 800260a:	d101      	bne.n	8002610 <HAL_RCC_OscConfig+0x2b4>
 800260c:	2301      	movs	r3, #1
 800260e:	e000      	b.n	8002612 <HAL_RCC_OscConfig+0x2b6>
 8002610:	2300      	movs	r3, #0
 8002612:	2b00      	cmp	r3, #0
 8002614:	d00d      	beq.n	8002632 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002616:	4b7f      	ldr	r3, [pc, #508]	@ (8002814 <HAL_RCC_OscConfig+0x4b8>)
 8002618:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800261a:	4a7e      	ldr	r2, [pc, #504]	@ (8002814 <HAL_RCC_OscConfig+0x4b8>)
 800261c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002620:	6593      	str	r3, [r2, #88]	@ 0x58
 8002622:	4b7c      	ldr	r3, [pc, #496]	@ (8002814 <HAL_RCC_OscConfig+0x4b8>)
 8002624:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002626:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800262a:	60fb      	str	r3, [r7, #12]
 800262c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800262e:	2301      	movs	r3, #1
 8002630:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002632:	4b79      	ldr	r3, [pc, #484]	@ (8002818 <HAL_RCC_OscConfig+0x4bc>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800263a:	2b00      	cmp	r3, #0
 800263c:	d118      	bne.n	8002670 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800263e:	4b76      	ldr	r3, [pc, #472]	@ (8002818 <HAL_RCC_OscConfig+0x4bc>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4a75      	ldr	r2, [pc, #468]	@ (8002818 <HAL_RCC_OscConfig+0x4bc>)
 8002644:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002648:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800264a:	f7fe fc8d 	bl	8000f68 <HAL_GetTick>
 800264e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002650:	e008      	b.n	8002664 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002652:	f7fe fc89 	bl	8000f68 <HAL_GetTick>
 8002656:	4602      	mov	r2, r0
 8002658:	693b      	ldr	r3, [r7, #16]
 800265a:	1ad3      	subs	r3, r2, r3
 800265c:	2b02      	cmp	r3, #2
 800265e:	d901      	bls.n	8002664 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002660:	2303      	movs	r3, #3
 8002662:	e183      	b.n	800296c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002664:	4b6c      	ldr	r3, [pc, #432]	@ (8002818 <HAL_RCC_OscConfig+0x4bc>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800266c:	2b00      	cmp	r3, #0
 800266e:	d0f0      	beq.n	8002652 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	2b01      	cmp	r3, #1
 8002676:	d108      	bne.n	800268a <HAL_RCC_OscConfig+0x32e>
 8002678:	4b66      	ldr	r3, [pc, #408]	@ (8002814 <HAL_RCC_OscConfig+0x4b8>)
 800267a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800267e:	4a65      	ldr	r2, [pc, #404]	@ (8002814 <HAL_RCC_OscConfig+0x4b8>)
 8002680:	f043 0301 	orr.w	r3, r3, #1
 8002684:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002688:	e024      	b.n	80026d4 <HAL_RCC_OscConfig+0x378>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	689b      	ldr	r3, [r3, #8]
 800268e:	2b05      	cmp	r3, #5
 8002690:	d110      	bne.n	80026b4 <HAL_RCC_OscConfig+0x358>
 8002692:	4b60      	ldr	r3, [pc, #384]	@ (8002814 <HAL_RCC_OscConfig+0x4b8>)
 8002694:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002698:	4a5e      	ldr	r2, [pc, #376]	@ (8002814 <HAL_RCC_OscConfig+0x4b8>)
 800269a:	f043 0304 	orr.w	r3, r3, #4
 800269e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80026a2:	4b5c      	ldr	r3, [pc, #368]	@ (8002814 <HAL_RCC_OscConfig+0x4b8>)
 80026a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026a8:	4a5a      	ldr	r2, [pc, #360]	@ (8002814 <HAL_RCC_OscConfig+0x4b8>)
 80026aa:	f043 0301 	orr.w	r3, r3, #1
 80026ae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80026b2:	e00f      	b.n	80026d4 <HAL_RCC_OscConfig+0x378>
 80026b4:	4b57      	ldr	r3, [pc, #348]	@ (8002814 <HAL_RCC_OscConfig+0x4b8>)
 80026b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026ba:	4a56      	ldr	r2, [pc, #344]	@ (8002814 <HAL_RCC_OscConfig+0x4b8>)
 80026bc:	f023 0301 	bic.w	r3, r3, #1
 80026c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80026c4:	4b53      	ldr	r3, [pc, #332]	@ (8002814 <HAL_RCC_OscConfig+0x4b8>)
 80026c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026ca:	4a52      	ldr	r2, [pc, #328]	@ (8002814 <HAL_RCC_OscConfig+0x4b8>)
 80026cc:	f023 0304 	bic.w	r3, r3, #4
 80026d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d016      	beq.n	800270a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026dc:	f7fe fc44 	bl	8000f68 <HAL_GetTick>
 80026e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026e2:	e00a      	b.n	80026fa <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026e4:	f7fe fc40 	bl	8000f68 <HAL_GetTick>
 80026e8:	4602      	mov	r2, r0
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	1ad3      	subs	r3, r2, r3
 80026ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d901      	bls.n	80026fa <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80026f6:	2303      	movs	r3, #3
 80026f8:	e138      	b.n	800296c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026fa:	4b46      	ldr	r3, [pc, #280]	@ (8002814 <HAL_RCC_OscConfig+0x4b8>)
 80026fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002700:	f003 0302 	and.w	r3, r3, #2
 8002704:	2b00      	cmp	r3, #0
 8002706:	d0ed      	beq.n	80026e4 <HAL_RCC_OscConfig+0x388>
 8002708:	e015      	b.n	8002736 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800270a:	f7fe fc2d 	bl	8000f68 <HAL_GetTick>
 800270e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002710:	e00a      	b.n	8002728 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002712:	f7fe fc29 	bl	8000f68 <HAL_GetTick>
 8002716:	4602      	mov	r2, r0
 8002718:	693b      	ldr	r3, [r7, #16]
 800271a:	1ad3      	subs	r3, r2, r3
 800271c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002720:	4293      	cmp	r3, r2
 8002722:	d901      	bls.n	8002728 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002724:	2303      	movs	r3, #3
 8002726:	e121      	b.n	800296c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002728:	4b3a      	ldr	r3, [pc, #232]	@ (8002814 <HAL_RCC_OscConfig+0x4b8>)
 800272a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800272e:	f003 0302 	and.w	r3, r3, #2
 8002732:	2b00      	cmp	r3, #0
 8002734:	d1ed      	bne.n	8002712 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002736:	7ffb      	ldrb	r3, [r7, #31]
 8002738:	2b01      	cmp	r3, #1
 800273a:	d105      	bne.n	8002748 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800273c:	4b35      	ldr	r3, [pc, #212]	@ (8002814 <HAL_RCC_OscConfig+0x4b8>)
 800273e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002740:	4a34      	ldr	r2, [pc, #208]	@ (8002814 <HAL_RCC_OscConfig+0x4b8>)
 8002742:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002746:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f003 0320 	and.w	r3, r3, #32
 8002750:	2b00      	cmp	r3, #0
 8002752:	d03c      	beq.n	80027ce <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	699b      	ldr	r3, [r3, #24]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d01c      	beq.n	8002796 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800275c:	4b2d      	ldr	r3, [pc, #180]	@ (8002814 <HAL_RCC_OscConfig+0x4b8>)
 800275e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002762:	4a2c      	ldr	r2, [pc, #176]	@ (8002814 <HAL_RCC_OscConfig+0x4b8>)
 8002764:	f043 0301 	orr.w	r3, r3, #1
 8002768:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800276c:	f7fe fbfc 	bl	8000f68 <HAL_GetTick>
 8002770:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002772:	e008      	b.n	8002786 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002774:	f7fe fbf8 	bl	8000f68 <HAL_GetTick>
 8002778:	4602      	mov	r2, r0
 800277a:	693b      	ldr	r3, [r7, #16]
 800277c:	1ad3      	subs	r3, r2, r3
 800277e:	2b02      	cmp	r3, #2
 8002780:	d901      	bls.n	8002786 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002782:	2303      	movs	r3, #3
 8002784:	e0f2      	b.n	800296c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002786:	4b23      	ldr	r3, [pc, #140]	@ (8002814 <HAL_RCC_OscConfig+0x4b8>)
 8002788:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800278c:	f003 0302 	and.w	r3, r3, #2
 8002790:	2b00      	cmp	r3, #0
 8002792:	d0ef      	beq.n	8002774 <HAL_RCC_OscConfig+0x418>
 8002794:	e01b      	b.n	80027ce <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002796:	4b1f      	ldr	r3, [pc, #124]	@ (8002814 <HAL_RCC_OscConfig+0x4b8>)
 8002798:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800279c:	4a1d      	ldr	r2, [pc, #116]	@ (8002814 <HAL_RCC_OscConfig+0x4b8>)
 800279e:	f023 0301 	bic.w	r3, r3, #1
 80027a2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027a6:	f7fe fbdf 	bl	8000f68 <HAL_GetTick>
 80027aa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80027ac:	e008      	b.n	80027c0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80027ae:	f7fe fbdb 	bl	8000f68 <HAL_GetTick>
 80027b2:	4602      	mov	r2, r0
 80027b4:	693b      	ldr	r3, [r7, #16]
 80027b6:	1ad3      	subs	r3, r2, r3
 80027b8:	2b02      	cmp	r3, #2
 80027ba:	d901      	bls.n	80027c0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80027bc:	2303      	movs	r3, #3
 80027be:	e0d5      	b.n	800296c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80027c0:	4b14      	ldr	r3, [pc, #80]	@ (8002814 <HAL_RCC_OscConfig+0x4b8>)
 80027c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80027c6:	f003 0302 	and.w	r3, r3, #2
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d1ef      	bne.n	80027ae <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	69db      	ldr	r3, [r3, #28]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	f000 80c9 	beq.w	800296a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80027d8:	4b0e      	ldr	r3, [pc, #56]	@ (8002814 <HAL_RCC_OscConfig+0x4b8>)
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	f003 030c 	and.w	r3, r3, #12
 80027e0:	2b0c      	cmp	r3, #12
 80027e2:	f000 8083 	beq.w	80028ec <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	69db      	ldr	r3, [r3, #28]
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d15e      	bne.n	80028ac <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027ee:	4b09      	ldr	r3, [pc, #36]	@ (8002814 <HAL_RCC_OscConfig+0x4b8>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a08      	ldr	r2, [pc, #32]	@ (8002814 <HAL_RCC_OscConfig+0x4b8>)
 80027f4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80027f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027fa:	f7fe fbb5 	bl	8000f68 <HAL_GetTick>
 80027fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002800:	e00c      	b.n	800281c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002802:	f7fe fbb1 	bl	8000f68 <HAL_GetTick>
 8002806:	4602      	mov	r2, r0
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	1ad3      	subs	r3, r2, r3
 800280c:	2b02      	cmp	r3, #2
 800280e:	d905      	bls.n	800281c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002810:	2303      	movs	r3, #3
 8002812:	e0ab      	b.n	800296c <HAL_RCC_OscConfig+0x610>
 8002814:	40021000 	.word	0x40021000
 8002818:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800281c:	4b55      	ldr	r3, [pc, #340]	@ (8002974 <HAL_RCC_OscConfig+0x618>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002824:	2b00      	cmp	r3, #0
 8002826:	d1ec      	bne.n	8002802 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002828:	4b52      	ldr	r3, [pc, #328]	@ (8002974 <HAL_RCC_OscConfig+0x618>)
 800282a:	68da      	ldr	r2, [r3, #12]
 800282c:	4b52      	ldr	r3, [pc, #328]	@ (8002978 <HAL_RCC_OscConfig+0x61c>)
 800282e:	4013      	ands	r3, r2
 8002830:	687a      	ldr	r2, [r7, #4]
 8002832:	6a11      	ldr	r1, [r2, #32]
 8002834:	687a      	ldr	r2, [r7, #4]
 8002836:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002838:	3a01      	subs	r2, #1
 800283a:	0112      	lsls	r2, r2, #4
 800283c:	4311      	orrs	r1, r2
 800283e:	687a      	ldr	r2, [r7, #4]
 8002840:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002842:	0212      	lsls	r2, r2, #8
 8002844:	4311      	orrs	r1, r2
 8002846:	687a      	ldr	r2, [r7, #4]
 8002848:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800284a:	0852      	lsrs	r2, r2, #1
 800284c:	3a01      	subs	r2, #1
 800284e:	0552      	lsls	r2, r2, #21
 8002850:	4311      	orrs	r1, r2
 8002852:	687a      	ldr	r2, [r7, #4]
 8002854:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002856:	0852      	lsrs	r2, r2, #1
 8002858:	3a01      	subs	r2, #1
 800285a:	0652      	lsls	r2, r2, #25
 800285c:	4311      	orrs	r1, r2
 800285e:	687a      	ldr	r2, [r7, #4]
 8002860:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002862:	06d2      	lsls	r2, r2, #27
 8002864:	430a      	orrs	r2, r1
 8002866:	4943      	ldr	r1, [pc, #268]	@ (8002974 <HAL_RCC_OscConfig+0x618>)
 8002868:	4313      	orrs	r3, r2
 800286a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800286c:	4b41      	ldr	r3, [pc, #260]	@ (8002974 <HAL_RCC_OscConfig+0x618>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a40      	ldr	r2, [pc, #256]	@ (8002974 <HAL_RCC_OscConfig+0x618>)
 8002872:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002876:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002878:	4b3e      	ldr	r3, [pc, #248]	@ (8002974 <HAL_RCC_OscConfig+0x618>)
 800287a:	68db      	ldr	r3, [r3, #12]
 800287c:	4a3d      	ldr	r2, [pc, #244]	@ (8002974 <HAL_RCC_OscConfig+0x618>)
 800287e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002882:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002884:	f7fe fb70 	bl	8000f68 <HAL_GetTick>
 8002888:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800288a:	e008      	b.n	800289e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800288c:	f7fe fb6c 	bl	8000f68 <HAL_GetTick>
 8002890:	4602      	mov	r2, r0
 8002892:	693b      	ldr	r3, [r7, #16]
 8002894:	1ad3      	subs	r3, r2, r3
 8002896:	2b02      	cmp	r3, #2
 8002898:	d901      	bls.n	800289e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800289a:	2303      	movs	r3, #3
 800289c:	e066      	b.n	800296c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800289e:	4b35      	ldr	r3, [pc, #212]	@ (8002974 <HAL_RCC_OscConfig+0x618>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d0f0      	beq.n	800288c <HAL_RCC_OscConfig+0x530>
 80028aa:	e05e      	b.n	800296a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028ac:	4b31      	ldr	r3, [pc, #196]	@ (8002974 <HAL_RCC_OscConfig+0x618>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a30      	ldr	r2, [pc, #192]	@ (8002974 <HAL_RCC_OscConfig+0x618>)
 80028b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80028b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028b8:	f7fe fb56 	bl	8000f68 <HAL_GetTick>
 80028bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028be:	e008      	b.n	80028d2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028c0:	f7fe fb52 	bl	8000f68 <HAL_GetTick>
 80028c4:	4602      	mov	r2, r0
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	2b02      	cmp	r3, #2
 80028cc:	d901      	bls.n	80028d2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80028ce:	2303      	movs	r3, #3
 80028d0:	e04c      	b.n	800296c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028d2:	4b28      	ldr	r3, [pc, #160]	@ (8002974 <HAL_RCC_OscConfig+0x618>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d1f0      	bne.n	80028c0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80028de:	4b25      	ldr	r3, [pc, #148]	@ (8002974 <HAL_RCC_OscConfig+0x618>)
 80028e0:	68da      	ldr	r2, [r3, #12]
 80028e2:	4924      	ldr	r1, [pc, #144]	@ (8002974 <HAL_RCC_OscConfig+0x618>)
 80028e4:	4b25      	ldr	r3, [pc, #148]	@ (800297c <HAL_RCC_OscConfig+0x620>)
 80028e6:	4013      	ands	r3, r2
 80028e8:	60cb      	str	r3, [r1, #12]
 80028ea:	e03e      	b.n	800296a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	69db      	ldr	r3, [r3, #28]
 80028f0:	2b01      	cmp	r3, #1
 80028f2:	d101      	bne.n	80028f8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80028f4:	2301      	movs	r3, #1
 80028f6:	e039      	b.n	800296c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80028f8:	4b1e      	ldr	r3, [pc, #120]	@ (8002974 <HAL_RCC_OscConfig+0x618>)
 80028fa:	68db      	ldr	r3, [r3, #12]
 80028fc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	f003 0203 	and.w	r2, r3, #3
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6a1b      	ldr	r3, [r3, #32]
 8002908:	429a      	cmp	r2, r3
 800290a:	d12c      	bne.n	8002966 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002916:	3b01      	subs	r3, #1
 8002918:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800291a:	429a      	cmp	r2, r3
 800291c:	d123      	bne.n	8002966 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002928:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800292a:	429a      	cmp	r2, r3
 800292c:	d11b      	bne.n	8002966 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800292e:	697b      	ldr	r3, [r7, #20]
 8002930:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002938:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800293a:	429a      	cmp	r2, r3
 800293c:	d113      	bne.n	8002966 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002948:	085b      	lsrs	r3, r3, #1
 800294a:	3b01      	subs	r3, #1
 800294c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800294e:	429a      	cmp	r2, r3
 8002950:	d109      	bne.n	8002966 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002952:	697b      	ldr	r3, [r7, #20]
 8002954:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800295c:	085b      	lsrs	r3, r3, #1
 800295e:	3b01      	subs	r3, #1
 8002960:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002962:	429a      	cmp	r2, r3
 8002964:	d001      	beq.n	800296a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	e000      	b.n	800296c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800296a:	2300      	movs	r3, #0
}
 800296c:	4618      	mov	r0, r3
 800296e:	3720      	adds	r7, #32
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}
 8002974:	40021000 	.word	0x40021000
 8002978:	019f800c 	.word	0x019f800c
 800297c:	feeefffc 	.word	0xfeeefffc

08002980 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b086      	sub	sp, #24
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
 8002988:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800298a:	2300      	movs	r3, #0
 800298c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d101      	bne.n	8002998 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002994:	2301      	movs	r3, #1
 8002996:	e11e      	b.n	8002bd6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002998:	4b91      	ldr	r3, [pc, #580]	@ (8002be0 <HAL_RCC_ClockConfig+0x260>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f003 030f 	and.w	r3, r3, #15
 80029a0:	683a      	ldr	r2, [r7, #0]
 80029a2:	429a      	cmp	r2, r3
 80029a4:	d910      	bls.n	80029c8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029a6:	4b8e      	ldr	r3, [pc, #568]	@ (8002be0 <HAL_RCC_ClockConfig+0x260>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f023 020f 	bic.w	r2, r3, #15
 80029ae:	498c      	ldr	r1, [pc, #560]	@ (8002be0 <HAL_RCC_ClockConfig+0x260>)
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	4313      	orrs	r3, r2
 80029b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029b6:	4b8a      	ldr	r3, [pc, #552]	@ (8002be0 <HAL_RCC_ClockConfig+0x260>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f003 030f 	and.w	r3, r3, #15
 80029be:	683a      	ldr	r2, [r7, #0]
 80029c0:	429a      	cmp	r2, r3
 80029c2:	d001      	beq.n	80029c8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80029c4:	2301      	movs	r3, #1
 80029c6:	e106      	b.n	8002bd6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f003 0301 	and.w	r3, r3, #1
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d073      	beq.n	8002abc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	2b03      	cmp	r3, #3
 80029da:	d129      	bne.n	8002a30 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029dc:	4b81      	ldr	r3, [pc, #516]	@ (8002be4 <HAL_RCC_ClockConfig+0x264>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d101      	bne.n	80029ec <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80029e8:	2301      	movs	r3, #1
 80029ea:	e0f4      	b.n	8002bd6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80029ec:	f000 f99e 	bl	8002d2c <RCC_GetSysClockFreqFromPLLSource>
 80029f0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	4a7c      	ldr	r2, [pc, #496]	@ (8002be8 <HAL_RCC_ClockConfig+0x268>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d93f      	bls.n	8002a7a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80029fa:	4b7a      	ldr	r3, [pc, #488]	@ (8002be4 <HAL_RCC_ClockConfig+0x264>)
 80029fc:	689b      	ldr	r3, [r3, #8]
 80029fe:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d009      	beq.n	8002a1a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d033      	beq.n	8002a7a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d12f      	bne.n	8002a7a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002a1a:	4b72      	ldr	r3, [pc, #456]	@ (8002be4 <HAL_RCC_ClockConfig+0x264>)
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002a22:	4a70      	ldr	r2, [pc, #448]	@ (8002be4 <HAL_RCC_ClockConfig+0x264>)
 8002a24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a28:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002a2a:	2380      	movs	r3, #128	@ 0x80
 8002a2c:	617b      	str	r3, [r7, #20]
 8002a2e:	e024      	b.n	8002a7a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	2b02      	cmp	r3, #2
 8002a36:	d107      	bne.n	8002a48 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a38:	4b6a      	ldr	r3, [pc, #424]	@ (8002be4 <HAL_RCC_ClockConfig+0x264>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d109      	bne.n	8002a58 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	e0c6      	b.n	8002bd6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a48:	4b66      	ldr	r3, [pc, #408]	@ (8002be4 <HAL_RCC_ClockConfig+0x264>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d101      	bne.n	8002a58 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002a54:	2301      	movs	r3, #1
 8002a56:	e0be      	b.n	8002bd6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002a58:	f000 f8ce 	bl	8002bf8 <HAL_RCC_GetSysClockFreq>
 8002a5c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	4a61      	ldr	r2, [pc, #388]	@ (8002be8 <HAL_RCC_ClockConfig+0x268>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d909      	bls.n	8002a7a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002a66:	4b5f      	ldr	r3, [pc, #380]	@ (8002be4 <HAL_RCC_ClockConfig+0x264>)
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002a6e:	4a5d      	ldr	r2, [pc, #372]	@ (8002be4 <HAL_RCC_ClockConfig+0x264>)
 8002a70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a74:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002a76:	2380      	movs	r3, #128	@ 0x80
 8002a78:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002a7a:	4b5a      	ldr	r3, [pc, #360]	@ (8002be4 <HAL_RCC_ClockConfig+0x264>)
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	f023 0203 	bic.w	r2, r3, #3
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	4957      	ldr	r1, [pc, #348]	@ (8002be4 <HAL_RCC_ClockConfig+0x264>)
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a8c:	f7fe fa6c 	bl	8000f68 <HAL_GetTick>
 8002a90:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a92:	e00a      	b.n	8002aaa <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a94:	f7fe fa68 	bl	8000f68 <HAL_GetTick>
 8002a98:	4602      	mov	r2, r0
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	1ad3      	subs	r3, r2, r3
 8002a9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d901      	bls.n	8002aaa <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002aa6:	2303      	movs	r3, #3
 8002aa8:	e095      	b.n	8002bd6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002aaa:	4b4e      	ldr	r3, [pc, #312]	@ (8002be4 <HAL_RCC_ClockConfig+0x264>)
 8002aac:	689b      	ldr	r3, [r3, #8]
 8002aae:	f003 020c 	and.w	r2, r3, #12
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	009b      	lsls	r3, r3, #2
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	d1eb      	bne.n	8002a94 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f003 0302 	and.w	r3, r3, #2
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d023      	beq.n	8002b10 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f003 0304 	and.w	r3, r3, #4
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d005      	beq.n	8002ae0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ad4:	4b43      	ldr	r3, [pc, #268]	@ (8002be4 <HAL_RCC_ClockConfig+0x264>)
 8002ad6:	689b      	ldr	r3, [r3, #8]
 8002ad8:	4a42      	ldr	r2, [pc, #264]	@ (8002be4 <HAL_RCC_ClockConfig+0x264>)
 8002ada:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002ade:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 0308 	and.w	r3, r3, #8
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d007      	beq.n	8002afc <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002aec:	4b3d      	ldr	r3, [pc, #244]	@ (8002be4 <HAL_RCC_ClockConfig+0x264>)
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002af4:	4a3b      	ldr	r2, [pc, #236]	@ (8002be4 <HAL_RCC_ClockConfig+0x264>)
 8002af6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002afa:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002afc:	4b39      	ldr	r3, [pc, #228]	@ (8002be4 <HAL_RCC_ClockConfig+0x264>)
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	4936      	ldr	r1, [pc, #216]	@ (8002be4 <HAL_RCC_ClockConfig+0x264>)
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	608b      	str	r3, [r1, #8]
 8002b0e:	e008      	b.n	8002b22 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	2b80      	cmp	r3, #128	@ 0x80
 8002b14:	d105      	bne.n	8002b22 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002b16:	4b33      	ldr	r3, [pc, #204]	@ (8002be4 <HAL_RCC_ClockConfig+0x264>)
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	4a32      	ldr	r2, [pc, #200]	@ (8002be4 <HAL_RCC_ClockConfig+0x264>)
 8002b1c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002b20:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b22:	4b2f      	ldr	r3, [pc, #188]	@ (8002be0 <HAL_RCC_ClockConfig+0x260>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f003 030f 	and.w	r3, r3, #15
 8002b2a:	683a      	ldr	r2, [r7, #0]
 8002b2c:	429a      	cmp	r2, r3
 8002b2e:	d21d      	bcs.n	8002b6c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b30:	4b2b      	ldr	r3, [pc, #172]	@ (8002be0 <HAL_RCC_ClockConfig+0x260>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f023 020f 	bic.w	r2, r3, #15
 8002b38:	4929      	ldr	r1, [pc, #164]	@ (8002be0 <HAL_RCC_ClockConfig+0x260>)
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002b40:	f7fe fa12 	bl	8000f68 <HAL_GetTick>
 8002b44:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b46:	e00a      	b.n	8002b5e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b48:	f7fe fa0e 	bl	8000f68 <HAL_GetTick>
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	1ad3      	subs	r3, r2, r3
 8002b52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d901      	bls.n	8002b5e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002b5a:	2303      	movs	r3, #3
 8002b5c:	e03b      	b.n	8002bd6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b5e:	4b20      	ldr	r3, [pc, #128]	@ (8002be0 <HAL_RCC_ClockConfig+0x260>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 030f 	and.w	r3, r3, #15
 8002b66:	683a      	ldr	r2, [r7, #0]
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	d1ed      	bne.n	8002b48 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f003 0304 	and.w	r3, r3, #4
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d008      	beq.n	8002b8a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b78:	4b1a      	ldr	r3, [pc, #104]	@ (8002be4 <HAL_RCC_ClockConfig+0x264>)
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	68db      	ldr	r3, [r3, #12]
 8002b84:	4917      	ldr	r1, [pc, #92]	@ (8002be4 <HAL_RCC_ClockConfig+0x264>)
 8002b86:	4313      	orrs	r3, r2
 8002b88:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 0308 	and.w	r3, r3, #8
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d009      	beq.n	8002baa <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b96:	4b13      	ldr	r3, [pc, #76]	@ (8002be4 <HAL_RCC_ClockConfig+0x264>)
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	691b      	ldr	r3, [r3, #16]
 8002ba2:	00db      	lsls	r3, r3, #3
 8002ba4:	490f      	ldr	r1, [pc, #60]	@ (8002be4 <HAL_RCC_ClockConfig+0x264>)
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002baa:	f000 f825 	bl	8002bf8 <HAL_RCC_GetSysClockFreq>
 8002bae:	4602      	mov	r2, r0
 8002bb0:	4b0c      	ldr	r3, [pc, #48]	@ (8002be4 <HAL_RCC_ClockConfig+0x264>)
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	091b      	lsrs	r3, r3, #4
 8002bb6:	f003 030f 	and.w	r3, r3, #15
 8002bba:	490c      	ldr	r1, [pc, #48]	@ (8002bec <HAL_RCC_ClockConfig+0x26c>)
 8002bbc:	5ccb      	ldrb	r3, [r1, r3]
 8002bbe:	f003 031f 	and.w	r3, r3, #31
 8002bc2:	fa22 f303 	lsr.w	r3, r2, r3
 8002bc6:	4a0a      	ldr	r2, [pc, #40]	@ (8002bf0 <HAL_RCC_ClockConfig+0x270>)
 8002bc8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002bca:	4b0a      	ldr	r3, [pc, #40]	@ (8002bf4 <HAL_RCC_ClockConfig+0x274>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f7fe f97e 	bl	8000ed0 <HAL_InitTick>
 8002bd4:	4603      	mov	r3, r0
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	3718      	adds	r7, #24
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	40022000 	.word	0x40022000
 8002be4:	40021000 	.word	0x40021000
 8002be8:	04c4b400 	.word	0x04c4b400
 8002bec:	08004da4 	.word	0x08004da4
 8002bf0:	20000000 	.word	0x20000000
 8002bf4:	20000004 	.word	0x20000004

08002bf8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b087      	sub	sp, #28
 8002bfc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002bfe:	4b2c      	ldr	r3, [pc, #176]	@ (8002cb0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	f003 030c 	and.w	r3, r3, #12
 8002c06:	2b04      	cmp	r3, #4
 8002c08:	d102      	bne.n	8002c10 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002c0a:	4b2a      	ldr	r3, [pc, #168]	@ (8002cb4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002c0c:	613b      	str	r3, [r7, #16]
 8002c0e:	e047      	b.n	8002ca0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002c10:	4b27      	ldr	r3, [pc, #156]	@ (8002cb0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	f003 030c 	and.w	r3, r3, #12
 8002c18:	2b08      	cmp	r3, #8
 8002c1a:	d102      	bne.n	8002c22 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002c1c:	4b26      	ldr	r3, [pc, #152]	@ (8002cb8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002c1e:	613b      	str	r3, [r7, #16]
 8002c20:	e03e      	b.n	8002ca0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002c22:	4b23      	ldr	r3, [pc, #140]	@ (8002cb0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c24:	689b      	ldr	r3, [r3, #8]
 8002c26:	f003 030c 	and.w	r3, r3, #12
 8002c2a:	2b0c      	cmp	r3, #12
 8002c2c:	d136      	bne.n	8002c9c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002c2e:	4b20      	ldr	r3, [pc, #128]	@ (8002cb0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c30:	68db      	ldr	r3, [r3, #12]
 8002c32:	f003 0303 	and.w	r3, r3, #3
 8002c36:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002c38:	4b1d      	ldr	r3, [pc, #116]	@ (8002cb0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	091b      	lsrs	r3, r3, #4
 8002c3e:	f003 030f 	and.w	r3, r3, #15
 8002c42:	3301      	adds	r3, #1
 8002c44:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2b03      	cmp	r3, #3
 8002c4a:	d10c      	bne.n	8002c66 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002c4c:	4a1a      	ldr	r2, [pc, #104]	@ (8002cb8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c54:	4a16      	ldr	r2, [pc, #88]	@ (8002cb0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c56:	68d2      	ldr	r2, [r2, #12]
 8002c58:	0a12      	lsrs	r2, r2, #8
 8002c5a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002c5e:	fb02 f303 	mul.w	r3, r2, r3
 8002c62:	617b      	str	r3, [r7, #20]
      break;
 8002c64:	e00c      	b.n	8002c80 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002c66:	4a13      	ldr	r2, [pc, #76]	@ (8002cb4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002c68:	68bb      	ldr	r3, [r7, #8]
 8002c6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c6e:	4a10      	ldr	r2, [pc, #64]	@ (8002cb0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c70:	68d2      	ldr	r2, [r2, #12]
 8002c72:	0a12      	lsrs	r2, r2, #8
 8002c74:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002c78:	fb02 f303 	mul.w	r3, r2, r3
 8002c7c:	617b      	str	r3, [r7, #20]
      break;
 8002c7e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002c80:	4b0b      	ldr	r3, [pc, #44]	@ (8002cb0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c82:	68db      	ldr	r3, [r3, #12]
 8002c84:	0e5b      	lsrs	r3, r3, #25
 8002c86:	f003 0303 	and.w	r3, r3, #3
 8002c8a:	3301      	adds	r3, #1
 8002c8c:	005b      	lsls	r3, r3, #1
 8002c8e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002c90:	697a      	ldr	r2, [r7, #20]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c98:	613b      	str	r3, [r7, #16]
 8002c9a:	e001      	b.n	8002ca0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002ca0:	693b      	ldr	r3, [r7, #16]
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	371c      	adds	r7, #28
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cac:	4770      	bx	lr
 8002cae:	bf00      	nop
 8002cb0:	40021000 	.word	0x40021000
 8002cb4:	00f42400 	.word	0x00f42400
 8002cb8:	007a1200 	.word	0x007a1200

08002cbc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002cc0:	4b03      	ldr	r3, [pc, #12]	@ (8002cd0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ccc:	4770      	bx	lr
 8002cce:	bf00      	nop
 8002cd0:	20000000 	.word	0x20000000

08002cd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002cd8:	f7ff fff0 	bl	8002cbc <HAL_RCC_GetHCLKFreq>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	4b06      	ldr	r3, [pc, #24]	@ (8002cf8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	0a1b      	lsrs	r3, r3, #8
 8002ce4:	f003 0307 	and.w	r3, r3, #7
 8002ce8:	4904      	ldr	r1, [pc, #16]	@ (8002cfc <HAL_RCC_GetPCLK1Freq+0x28>)
 8002cea:	5ccb      	ldrb	r3, [r1, r3]
 8002cec:	f003 031f 	and.w	r3, r3, #31
 8002cf0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	40021000 	.word	0x40021000
 8002cfc:	08004db4 	.word	0x08004db4

08002d00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002d04:	f7ff ffda 	bl	8002cbc <HAL_RCC_GetHCLKFreq>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	4b06      	ldr	r3, [pc, #24]	@ (8002d24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d0c:	689b      	ldr	r3, [r3, #8]
 8002d0e:	0adb      	lsrs	r3, r3, #11
 8002d10:	f003 0307 	and.w	r3, r3, #7
 8002d14:	4904      	ldr	r1, [pc, #16]	@ (8002d28 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002d16:	5ccb      	ldrb	r3, [r1, r3]
 8002d18:	f003 031f 	and.w	r3, r3, #31
 8002d1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	bd80      	pop	{r7, pc}
 8002d24:	40021000 	.word	0x40021000
 8002d28:	08004db4 	.word	0x08004db4

08002d2c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b087      	sub	sp, #28
 8002d30:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002d32:	4b1e      	ldr	r3, [pc, #120]	@ (8002dac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002d34:	68db      	ldr	r3, [r3, #12]
 8002d36:	f003 0303 	and.w	r3, r3, #3
 8002d3a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002d3c:	4b1b      	ldr	r3, [pc, #108]	@ (8002dac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002d3e:	68db      	ldr	r3, [r3, #12]
 8002d40:	091b      	lsrs	r3, r3, #4
 8002d42:	f003 030f 	and.w	r3, r3, #15
 8002d46:	3301      	adds	r3, #1
 8002d48:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	2b03      	cmp	r3, #3
 8002d4e:	d10c      	bne.n	8002d6a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002d50:	4a17      	ldr	r2, [pc, #92]	@ (8002db0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d58:	4a14      	ldr	r2, [pc, #80]	@ (8002dac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002d5a:	68d2      	ldr	r2, [r2, #12]
 8002d5c:	0a12      	lsrs	r2, r2, #8
 8002d5e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002d62:	fb02 f303 	mul.w	r3, r2, r3
 8002d66:	617b      	str	r3, [r7, #20]
    break;
 8002d68:	e00c      	b.n	8002d84 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002d6a:	4a12      	ldr	r2, [pc, #72]	@ (8002db4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d72:	4a0e      	ldr	r2, [pc, #56]	@ (8002dac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002d74:	68d2      	ldr	r2, [r2, #12]
 8002d76:	0a12      	lsrs	r2, r2, #8
 8002d78:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002d7c:	fb02 f303 	mul.w	r3, r2, r3
 8002d80:	617b      	str	r3, [r7, #20]
    break;
 8002d82:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002d84:	4b09      	ldr	r3, [pc, #36]	@ (8002dac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002d86:	68db      	ldr	r3, [r3, #12]
 8002d88:	0e5b      	lsrs	r3, r3, #25
 8002d8a:	f003 0303 	and.w	r3, r3, #3
 8002d8e:	3301      	adds	r3, #1
 8002d90:	005b      	lsls	r3, r3, #1
 8002d92:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002d94:	697a      	ldr	r2, [r7, #20]
 8002d96:	68bb      	ldr	r3, [r7, #8]
 8002d98:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d9c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002d9e:	687b      	ldr	r3, [r7, #4]
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	371c      	adds	r7, #28
 8002da4:	46bd      	mov	sp, r7
 8002da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002daa:	4770      	bx	lr
 8002dac:	40021000 	.word	0x40021000
 8002db0:	007a1200 	.word	0x007a1200
 8002db4:	00f42400 	.word	0x00f42400

08002db8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b086      	sub	sp, #24
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	f000 8098 	beq.w	8002f06 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002dda:	4b43      	ldr	r3, [pc, #268]	@ (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ddc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d10d      	bne.n	8002e02 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002de6:	4b40      	ldr	r3, [pc, #256]	@ (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002de8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dea:	4a3f      	ldr	r2, [pc, #252]	@ (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002dec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002df0:	6593      	str	r3, [r2, #88]	@ 0x58
 8002df2:	4b3d      	ldr	r3, [pc, #244]	@ (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002df4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002df6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dfa:	60bb      	str	r3, [r7, #8]
 8002dfc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e02:	4b3a      	ldr	r3, [pc, #232]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a39      	ldr	r2, [pc, #228]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002e08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e0c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002e0e:	f7fe f8ab 	bl	8000f68 <HAL_GetTick>
 8002e12:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002e14:	e009      	b.n	8002e2a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e16:	f7fe f8a7 	bl	8000f68 <HAL_GetTick>
 8002e1a:	4602      	mov	r2, r0
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	1ad3      	subs	r3, r2, r3
 8002e20:	2b02      	cmp	r3, #2
 8002e22:	d902      	bls.n	8002e2a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002e24:	2303      	movs	r3, #3
 8002e26:	74fb      	strb	r3, [r7, #19]
        break;
 8002e28:	e005      	b.n	8002e36 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002e2a:	4b30      	ldr	r3, [pc, #192]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d0ef      	beq.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002e36:	7cfb      	ldrb	r3, [r7, #19]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d159      	bne.n	8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002e3c:	4b2a      	ldr	r3, [pc, #168]	@ (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e46:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d01e      	beq.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e52:	697a      	ldr	r2, [r7, #20]
 8002e54:	429a      	cmp	r2, r3
 8002e56:	d019      	beq.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002e58:	4b23      	ldr	r3, [pc, #140]	@ (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e62:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002e64:	4b20      	ldr	r3, [pc, #128]	@ (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e6a:	4a1f      	ldr	r2, [pc, #124]	@ (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002e74:	4b1c      	ldr	r3, [pc, #112]	@ (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e7a:	4a1b      	ldr	r2, [pc, #108]	@ (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e7c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e80:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002e84:	4a18      	ldr	r2, [pc, #96]	@ (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e86:	697b      	ldr	r3, [r7, #20]
 8002e88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	f003 0301 	and.w	r3, r3, #1
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d016      	beq.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e96:	f7fe f867 	bl	8000f68 <HAL_GetTick>
 8002e9a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e9c:	e00b      	b.n	8002eb6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e9e:	f7fe f863 	bl	8000f68 <HAL_GetTick>
 8002ea2:	4602      	mov	r2, r0
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	1ad3      	subs	r3, r2, r3
 8002ea8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d902      	bls.n	8002eb6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002eb0:	2303      	movs	r3, #3
 8002eb2:	74fb      	strb	r3, [r7, #19]
            break;
 8002eb4:	e006      	b.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002eb6:	4b0c      	ldr	r3, [pc, #48]	@ (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002eb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ebc:	f003 0302 	and.w	r3, r3, #2
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d0ec      	beq.n	8002e9e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002ec4:	7cfb      	ldrb	r3, [r7, #19]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d10b      	bne.n	8002ee2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002eca:	4b07      	ldr	r3, [pc, #28]	@ (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ecc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ed0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed8:	4903      	ldr	r1, [pc, #12]	@ (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002eda:	4313      	orrs	r3, r2
 8002edc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002ee0:	e008      	b.n	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002ee2:	7cfb      	ldrb	r3, [r7, #19]
 8002ee4:	74bb      	strb	r3, [r7, #18]
 8002ee6:	e005      	b.n	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002ee8:	40021000 	.word	0x40021000
 8002eec:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ef0:	7cfb      	ldrb	r3, [r7, #19]
 8002ef2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ef4:	7c7b      	ldrb	r3, [r7, #17]
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d105      	bne.n	8002f06 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002efa:	4ba6      	ldr	r3, [pc, #664]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002efc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002efe:	4aa5      	ldr	r2, [pc, #660]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f00:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f04:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f003 0301 	and.w	r3, r3, #1
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d00a      	beq.n	8002f28 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f12:	4ba0      	ldr	r3, [pc, #640]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f18:	f023 0203 	bic.w	r2, r3, #3
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	499c      	ldr	r1, [pc, #624]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f22:	4313      	orrs	r3, r2
 8002f24:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f003 0302 	and.w	r3, r3, #2
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d00a      	beq.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002f34:	4b97      	ldr	r3, [pc, #604]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f3a:	f023 020c 	bic.w	r2, r3, #12
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	4994      	ldr	r1, [pc, #592]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f44:	4313      	orrs	r3, r2
 8002f46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f003 0304 	and.w	r3, r3, #4
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d00a      	beq.n	8002f6c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002f56:	4b8f      	ldr	r3, [pc, #572]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f5c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	68db      	ldr	r3, [r3, #12]
 8002f64:	498b      	ldr	r1, [pc, #556]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f66:	4313      	orrs	r3, r2
 8002f68:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f003 0308 	and.w	r3, r3, #8
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d00a      	beq.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002f78:	4b86      	ldr	r3, [pc, #536]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f7e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	691b      	ldr	r3, [r3, #16]
 8002f86:	4983      	ldr	r1, [pc, #524]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f003 0320 	and.w	r3, r3, #32
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d00a      	beq.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002f9a:	4b7e      	ldr	r3, [pc, #504]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fa0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	695b      	ldr	r3, [r3, #20]
 8002fa8:	497a      	ldr	r1, [pc, #488]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002faa:	4313      	orrs	r3, r2
 8002fac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d00a      	beq.n	8002fd2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002fbc:	4b75      	ldr	r3, [pc, #468]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fc2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	699b      	ldr	r3, [r3, #24]
 8002fca:	4972      	ldr	r1, [pc, #456]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d00a      	beq.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002fde:	4b6d      	ldr	r3, [pc, #436]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002fe0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fe4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	69db      	ldr	r3, [r3, #28]
 8002fec:	4969      	ldr	r1, [pc, #420]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d00a      	beq.n	8003016 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003000:	4b64      	ldr	r3, [pc, #400]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003002:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003006:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6a1b      	ldr	r3, [r3, #32]
 800300e:	4961      	ldr	r1, [pc, #388]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003010:	4313      	orrs	r3, r2
 8003012:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800301e:	2b00      	cmp	r3, #0
 8003020:	d00a      	beq.n	8003038 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003022:	4b5c      	ldr	r3, [pc, #368]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003024:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003028:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003030:	4958      	ldr	r1, [pc, #352]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003032:	4313      	orrs	r3, r2
 8003034:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003040:	2b00      	cmp	r3, #0
 8003042:	d015      	beq.n	8003070 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003044:	4b53      	ldr	r3, [pc, #332]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003046:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800304a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003052:	4950      	ldr	r1, [pc, #320]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003054:	4313      	orrs	r3, r2
 8003056:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800305e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003062:	d105      	bne.n	8003070 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003064:	4b4b      	ldr	r3, [pc, #300]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003066:	68db      	ldr	r3, [r3, #12]
 8003068:	4a4a      	ldr	r2, [pc, #296]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800306a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800306e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003078:	2b00      	cmp	r3, #0
 800307a:	d015      	beq.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800307c:	4b45      	ldr	r3, [pc, #276]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800307e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003082:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800308a:	4942      	ldr	r1, [pc, #264]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800308c:	4313      	orrs	r3, r2
 800308e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003096:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800309a:	d105      	bne.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800309c:	4b3d      	ldr	r3, [pc, #244]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	4a3c      	ldr	r2, [pc, #240]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80030a6:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d015      	beq.n	80030e0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80030b4:	4b37      	ldr	r3, [pc, #220]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030ba:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030c2:	4934      	ldr	r1, [pc, #208]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030c4:	4313      	orrs	r3, r2
 80030c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80030d2:	d105      	bne.n	80030e0 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80030d4:	4b2f      	ldr	r3, [pc, #188]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030d6:	68db      	ldr	r3, [r3, #12]
 80030d8:	4a2e      	ldr	r2, [pc, #184]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80030de:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d015      	beq.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80030ec:	4b29      	ldr	r3, [pc, #164]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030f2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030fa:	4926      	ldr	r1, [pc, #152]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030fc:	4313      	orrs	r3, r2
 80030fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003106:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800310a:	d105      	bne.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800310c:	4b21      	ldr	r3, [pc, #132]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	4a20      	ldr	r2, [pc, #128]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003112:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003116:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003120:	2b00      	cmp	r3, #0
 8003122:	d015      	beq.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003124:	4b1b      	ldr	r3, [pc, #108]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003126:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800312a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003132:	4918      	ldr	r1, [pc, #96]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003134:	4313      	orrs	r3, r2
 8003136:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800313e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003142:	d105      	bne.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003144:	4b13      	ldr	r3, [pc, #76]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	4a12      	ldr	r2, [pc, #72]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800314a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800314e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003158:	2b00      	cmp	r3, #0
 800315a:	d015      	beq.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800315c:	4b0d      	ldr	r3, [pc, #52]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800315e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003162:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800316a:	490a      	ldr	r1, [pc, #40]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800316c:	4313      	orrs	r3, r2
 800316e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003176:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800317a:	d105      	bne.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800317c:	4b05      	ldr	r3, [pc, #20]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800317e:	68db      	ldr	r3, [r3, #12]
 8003180:	4a04      	ldr	r2, [pc, #16]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003182:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003186:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003188:	7cbb      	ldrb	r3, [r7, #18]
}
 800318a:	4618      	mov	r0, r3
 800318c:	3718      	adds	r7, #24
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	40021000 	.word	0x40021000

08003198 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b082      	sub	sp, #8
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d101      	bne.n	80031aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80031a6:	2301      	movs	r3, #1
 80031a8:	e042      	b.n	8003230 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d106      	bne.n	80031c2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2200      	movs	r2, #0
 80031b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80031bc:	6878      	ldr	r0, [r7, #4]
 80031be:	f7fd fcfb 	bl	8000bb8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2224      	movs	r2, #36	@ 0x24
 80031c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	681a      	ldr	r2, [r3, #0]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f022 0201 	bic.w	r2, r2, #1
 80031d8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d002      	beq.n	80031e8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80031e2:	6878      	ldr	r0, [r7, #4]
 80031e4:	f000 faf4 	bl	80037d0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80031e8:	6878      	ldr	r0, [r7, #4]
 80031ea:	f000 f825 	bl	8003238 <UART_SetConfig>
 80031ee:	4603      	mov	r3, r0
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	d101      	bne.n	80031f8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80031f4:	2301      	movs	r3, #1
 80031f6:	e01b      	b.n	8003230 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	685a      	ldr	r2, [r3, #4]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003206:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	689a      	ldr	r2, [r3, #8]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003216:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f042 0201 	orr.w	r2, r2, #1
 8003226:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003228:	6878      	ldr	r0, [r7, #4]
 800322a:	f000 fb73 	bl	8003914 <UART_CheckIdleState>
 800322e:	4603      	mov	r3, r0
}
 8003230:	4618      	mov	r0, r3
 8003232:	3708      	adds	r7, #8
 8003234:	46bd      	mov	sp, r7
 8003236:	bd80      	pop	{r7, pc}

08003238 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003238:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800323c:	b08c      	sub	sp, #48	@ 0x30
 800323e:	af00      	add	r7, sp, #0
 8003240:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003242:	2300      	movs	r3, #0
 8003244:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	689a      	ldr	r2, [r3, #8]
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	691b      	ldr	r3, [r3, #16]
 8003250:	431a      	orrs	r2, r3
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	695b      	ldr	r3, [r3, #20]
 8003256:	431a      	orrs	r2, r3
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	69db      	ldr	r3, [r3, #28]
 800325c:	4313      	orrs	r3, r2
 800325e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	681a      	ldr	r2, [r3, #0]
 8003266:	4bab      	ldr	r3, [pc, #684]	@ (8003514 <UART_SetConfig+0x2dc>)
 8003268:	4013      	ands	r3, r2
 800326a:	697a      	ldr	r2, [r7, #20]
 800326c:	6812      	ldr	r2, [r2, #0]
 800326e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003270:	430b      	orrs	r3, r1
 8003272:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800327e:	697b      	ldr	r3, [r7, #20]
 8003280:	68da      	ldr	r2, [r3, #12]
 8003282:	697b      	ldr	r3, [r7, #20]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	430a      	orrs	r2, r1
 8003288:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800328a:	697b      	ldr	r3, [r7, #20]
 800328c:	699b      	ldr	r3, [r3, #24]
 800328e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003290:	697b      	ldr	r3, [r7, #20]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4aa0      	ldr	r2, [pc, #640]	@ (8003518 <UART_SetConfig+0x2e0>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d004      	beq.n	80032a4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	6a1b      	ldr	r3, [r3, #32]
 800329e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80032a0:	4313      	orrs	r3, r2
 80032a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80032ae:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80032b2:	697a      	ldr	r2, [r7, #20]
 80032b4:	6812      	ldr	r2, [r2, #0]
 80032b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80032b8:	430b      	orrs	r3, r1
 80032ba:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80032bc:	697b      	ldr	r3, [r7, #20]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032c2:	f023 010f 	bic.w	r1, r3, #15
 80032c6:	697b      	ldr	r3, [r7, #20]
 80032c8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	430a      	orrs	r2, r1
 80032d0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a91      	ldr	r2, [pc, #580]	@ (800351c <UART_SetConfig+0x2e4>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d125      	bne.n	8003328 <UART_SetConfig+0xf0>
 80032dc:	4b90      	ldr	r3, [pc, #576]	@ (8003520 <UART_SetConfig+0x2e8>)
 80032de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032e2:	f003 0303 	and.w	r3, r3, #3
 80032e6:	2b03      	cmp	r3, #3
 80032e8:	d81a      	bhi.n	8003320 <UART_SetConfig+0xe8>
 80032ea:	a201      	add	r2, pc, #4	@ (adr r2, 80032f0 <UART_SetConfig+0xb8>)
 80032ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032f0:	08003301 	.word	0x08003301
 80032f4:	08003311 	.word	0x08003311
 80032f8:	08003309 	.word	0x08003309
 80032fc:	08003319 	.word	0x08003319
 8003300:	2301      	movs	r3, #1
 8003302:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003306:	e0d6      	b.n	80034b6 <UART_SetConfig+0x27e>
 8003308:	2302      	movs	r3, #2
 800330a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800330e:	e0d2      	b.n	80034b6 <UART_SetConfig+0x27e>
 8003310:	2304      	movs	r3, #4
 8003312:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003316:	e0ce      	b.n	80034b6 <UART_SetConfig+0x27e>
 8003318:	2308      	movs	r3, #8
 800331a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800331e:	e0ca      	b.n	80034b6 <UART_SetConfig+0x27e>
 8003320:	2310      	movs	r3, #16
 8003322:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003326:	e0c6      	b.n	80034b6 <UART_SetConfig+0x27e>
 8003328:	697b      	ldr	r3, [r7, #20]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a7d      	ldr	r2, [pc, #500]	@ (8003524 <UART_SetConfig+0x2ec>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d138      	bne.n	80033a4 <UART_SetConfig+0x16c>
 8003332:	4b7b      	ldr	r3, [pc, #492]	@ (8003520 <UART_SetConfig+0x2e8>)
 8003334:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003338:	f003 030c 	and.w	r3, r3, #12
 800333c:	2b0c      	cmp	r3, #12
 800333e:	d82d      	bhi.n	800339c <UART_SetConfig+0x164>
 8003340:	a201      	add	r2, pc, #4	@ (adr r2, 8003348 <UART_SetConfig+0x110>)
 8003342:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003346:	bf00      	nop
 8003348:	0800337d 	.word	0x0800337d
 800334c:	0800339d 	.word	0x0800339d
 8003350:	0800339d 	.word	0x0800339d
 8003354:	0800339d 	.word	0x0800339d
 8003358:	0800338d 	.word	0x0800338d
 800335c:	0800339d 	.word	0x0800339d
 8003360:	0800339d 	.word	0x0800339d
 8003364:	0800339d 	.word	0x0800339d
 8003368:	08003385 	.word	0x08003385
 800336c:	0800339d 	.word	0x0800339d
 8003370:	0800339d 	.word	0x0800339d
 8003374:	0800339d 	.word	0x0800339d
 8003378:	08003395 	.word	0x08003395
 800337c:	2300      	movs	r3, #0
 800337e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003382:	e098      	b.n	80034b6 <UART_SetConfig+0x27e>
 8003384:	2302      	movs	r3, #2
 8003386:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800338a:	e094      	b.n	80034b6 <UART_SetConfig+0x27e>
 800338c:	2304      	movs	r3, #4
 800338e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003392:	e090      	b.n	80034b6 <UART_SetConfig+0x27e>
 8003394:	2308      	movs	r3, #8
 8003396:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800339a:	e08c      	b.n	80034b6 <UART_SetConfig+0x27e>
 800339c:	2310      	movs	r3, #16
 800339e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80033a2:	e088      	b.n	80034b6 <UART_SetConfig+0x27e>
 80033a4:	697b      	ldr	r3, [r7, #20]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a5f      	ldr	r2, [pc, #380]	@ (8003528 <UART_SetConfig+0x2f0>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d125      	bne.n	80033fa <UART_SetConfig+0x1c2>
 80033ae:	4b5c      	ldr	r3, [pc, #368]	@ (8003520 <UART_SetConfig+0x2e8>)
 80033b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033b4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80033b8:	2b30      	cmp	r3, #48	@ 0x30
 80033ba:	d016      	beq.n	80033ea <UART_SetConfig+0x1b2>
 80033bc:	2b30      	cmp	r3, #48	@ 0x30
 80033be:	d818      	bhi.n	80033f2 <UART_SetConfig+0x1ba>
 80033c0:	2b20      	cmp	r3, #32
 80033c2:	d00a      	beq.n	80033da <UART_SetConfig+0x1a2>
 80033c4:	2b20      	cmp	r3, #32
 80033c6:	d814      	bhi.n	80033f2 <UART_SetConfig+0x1ba>
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d002      	beq.n	80033d2 <UART_SetConfig+0x19a>
 80033cc:	2b10      	cmp	r3, #16
 80033ce:	d008      	beq.n	80033e2 <UART_SetConfig+0x1aa>
 80033d0:	e00f      	b.n	80033f2 <UART_SetConfig+0x1ba>
 80033d2:	2300      	movs	r3, #0
 80033d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80033d8:	e06d      	b.n	80034b6 <UART_SetConfig+0x27e>
 80033da:	2302      	movs	r3, #2
 80033dc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80033e0:	e069      	b.n	80034b6 <UART_SetConfig+0x27e>
 80033e2:	2304      	movs	r3, #4
 80033e4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80033e8:	e065      	b.n	80034b6 <UART_SetConfig+0x27e>
 80033ea:	2308      	movs	r3, #8
 80033ec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80033f0:	e061      	b.n	80034b6 <UART_SetConfig+0x27e>
 80033f2:	2310      	movs	r3, #16
 80033f4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80033f8:	e05d      	b.n	80034b6 <UART_SetConfig+0x27e>
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a4b      	ldr	r2, [pc, #300]	@ (800352c <UART_SetConfig+0x2f4>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d125      	bne.n	8003450 <UART_SetConfig+0x218>
 8003404:	4b46      	ldr	r3, [pc, #280]	@ (8003520 <UART_SetConfig+0x2e8>)
 8003406:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800340a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800340e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003410:	d016      	beq.n	8003440 <UART_SetConfig+0x208>
 8003412:	2bc0      	cmp	r3, #192	@ 0xc0
 8003414:	d818      	bhi.n	8003448 <UART_SetConfig+0x210>
 8003416:	2b80      	cmp	r3, #128	@ 0x80
 8003418:	d00a      	beq.n	8003430 <UART_SetConfig+0x1f8>
 800341a:	2b80      	cmp	r3, #128	@ 0x80
 800341c:	d814      	bhi.n	8003448 <UART_SetConfig+0x210>
 800341e:	2b00      	cmp	r3, #0
 8003420:	d002      	beq.n	8003428 <UART_SetConfig+0x1f0>
 8003422:	2b40      	cmp	r3, #64	@ 0x40
 8003424:	d008      	beq.n	8003438 <UART_SetConfig+0x200>
 8003426:	e00f      	b.n	8003448 <UART_SetConfig+0x210>
 8003428:	2300      	movs	r3, #0
 800342a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800342e:	e042      	b.n	80034b6 <UART_SetConfig+0x27e>
 8003430:	2302      	movs	r3, #2
 8003432:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003436:	e03e      	b.n	80034b6 <UART_SetConfig+0x27e>
 8003438:	2304      	movs	r3, #4
 800343a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800343e:	e03a      	b.n	80034b6 <UART_SetConfig+0x27e>
 8003440:	2308      	movs	r3, #8
 8003442:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003446:	e036      	b.n	80034b6 <UART_SetConfig+0x27e>
 8003448:	2310      	movs	r3, #16
 800344a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800344e:	e032      	b.n	80034b6 <UART_SetConfig+0x27e>
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a30      	ldr	r2, [pc, #192]	@ (8003518 <UART_SetConfig+0x2e0>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d12a      	bne.n	80034b0 <UART_SetConfig+0x278>
 800345a:	4b31      	ldr	r3, [pc, #196]	@ (8003520 <UART_SetConfig+0x2e8>)
 800345c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003460:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003464:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003468:	d01a      	beq.n	80034a0 <UART_SetConfig+0x268>
 800346a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800346e:	d81b      	bhi.n	80034a8 <UART_SetConfig+0x270>
 8003470:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003474:	d00c      	beq.n	8003490 <UART_SetConfig+0x258>
 8003476:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800347a:	d815      	bhi.n	80034a8 <UART_SetConfig+0x270>
 800347c:	2b00      	cmp	r3, #0
 800347e:	d003      	beq.n	8003488 <UART_SetConfig+0x250>
 8003480:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003484:	d008      	beq.n	8003498 <UART_SetConfig+0x260>
 8003486:	e00f      	b.n	80034a8 <UART_SetConfig+0x270>
 8003488:	2300      	movs	r3, #0
 800348a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800348e:	e012      	b.n	80034b6 <UART_SetConfig+0x27e>
 8003490:	2302      	movs	r3, #2
 8003492:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003496:	e00e      	b.n	80034b6 <UART_SetConfig+0x27e>
 8003498:	2304      	movs	r3, #4
 800349a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800349e:	e00a      	b.n	80034b6 <UART_SetConfig+0x27e>
 80034a0:	2308      	movs	r3, #8
 80034a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80034a6:	e006      	b.n	80034b6 <UART_SetConfig+0x27e>
 80034a8:	2310      	movs	r3, #16
 80034aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80034ae:	e002      	b.n	80034b6 <UART_SetConfig+0x27e>
 80034b0:	2310      	movs	r3, #16
 80034b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a17      	ldr	r2, [pc, #92]	@ (8003518 <UART_SetConfig+0x2e0>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	f040 80a8 	bne.w	8003612 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80034c2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80034c6:	2b08      	cmp	r3, #8
 80034c8:	d834      	bhi.n	8003534 <UART_SetConfig+0x2fc>
 80034ca:	a201      	add	r2, pc, #4	@ (adr r2, 80034d0 <UART_SetConfig+0x298>)
 80034cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034d0:	080034f5 	.word	0x080034f5
 80034d4:	08003535 	.word	0x08003535
 80034d8:	080034fd 	.word	0x080034fd
 80034dc:	08003535 	.word	0x08003535
 80034e0:	08003503 	.word	0x08003503
 80034e4:	08003535 	.word	0x08003535
 80034e8:	08003535 	.word	0x08003535
 80034ec:	08003535 	.word	0x08003535
 80034f0:	0800350b 	.word	0x0800350b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80034f4:	f7ff fbee 	bl	8002cd4 <HAL_RCC_GetPCLK1Freq>
 80034f8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80034fa:	e021      	b.n	8003540 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80034fc:	4b0c      	ldr	r3, [pc, #48]	@ (8003530 <UART_SetConfig+0x2f8>)
 80034fe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003500:	e01e      	b.n	8003540 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003502:	f7ff fb79 	bl	8002bf8 <HAL_RCC_GetSysClockFreq>
 8003506:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003508:	e01a      	b.n	8003540 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800350a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800350e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003510:	e016      	b.n	8003540 <UART_SetConfig+0x308>
 8003512:	bf00      	nop
 8003514:	cfff69f3 	.word	0xcfff69f3
 8003518:	40008000 	.word	0x40008000
 800351c:	40013800 	.word	0x40013800
 8003520:	40021000 	.word	0x40021000
 8003524:	40004400 	.word	0x40004400
 8003528:	40004800 	.word	0x40004800
 800352c:	40004c00 	.word	0x40004c00
 8003530:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003534:	2300      	movs	r3, #0
 8003536:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003538:	2301      	movs	r3, #1
 800353a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800353e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003542:	2b00      	cmp	r3, #0
 8003544:	f000 812a 	beq.w	800379c <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800354c:	4a9e      	ldr	r2, [pc, #632]	@ (80037c8 <UART_SetConfig+0x590>)
 800354e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003552:	461a      	mov	r2, r3
 8003554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003556:	fbb3 f3f2 	udiv	r3, r3, r2
 800355a:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	685a      	ldr	r2, [r3, #4]
 8003560:	4613      	mov	r3, r2
 8003562:	005b      	lsls	r3, r3, #1
 8003564:	4413      	add	r3, r2
 8003566:	69ba      	ldr	r2, [r7, #24]
 8003568:	429a      	cmp	r2, r3
 800356a:	d305      	bcc.n	8003578 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003572:	69ba      	ldr	r2, [r7, #24]
 8003574:	429a      	cmp	r2, r3
 8003576:	d903      	bls.n	8003580 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8003578:	2301      	movs	r3, #1
 800357a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800357e:	e10d      	b.n	800379c <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003582:	2200      	movs	r2, #0
 8003584:	60bb      	str	r3, [r7, #8]
 8003586:	60fa      	str	r2, [r7, #12]
 8003588:	697b      	ldr	r3, [r7, #20]
 800358a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800358c:	4a8e      	ldr	r2, [pc, #568]	@ (80037c8 <UART_SetConfig+0x590>)
 800358e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003592:	b29b      	uxth	r3, r3
 8003594:	2200      	movs	r2, #0
 8003596:	603b      	str	r3, [r7, #0]
 8003598:	607a      	str	r2, [r7, #4]
 800359a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800359e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80035a2:	f7fc fe8d 	bl	80002c0 <__aeabi_uldivmod>
 80035a6:	4602      	mov	r2, r0
 80035a8:	460b      	mov	r3, r1
 80035aa:	4610      	mov	r0, r2
 80035ac:	4619      	mov	r1, r3
 80035ae:	f04f 0200 	mov.w	r2, #0
 80035b2:	f04f 0300 	mov.w	r3, #0
 80035b6:	020b      	lsls	r3, r1, #8
 80035b8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80035bc:	0202      	lsls	r2, r0, #8
 80035be:	6979      	ldr	r1, [r7, #20]
 80035c0:	6849      	ldr	r1, [r1, #4]
 80035c2:	0849      	lsrs	r1, r1, #1
 80035c4:	2000      	movs	r0, #0
 80035c6:	460c      	mov	r4, r1
 80035c8:	4605      	mov	r5, r0
 80035ca:	eb12 0804 	adds.w	r8, r2, r4
 80035ce:	eb43 0905 	adc.w	r9, r3, r5
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	2200      	movs	r2, #0
 80035d8:	469a      	mov	sl, r3
 80035da:	4693      	mov	fp, r2
 80035dc:	4652      	mov	r2, sl
 80035de:	465b      	mov	r3, fp
 80035e0:	4640      	mov	r0, r8
 80035e2:	4649      	mov	r1, r9
 80035e4:	f7fc fe6c 	bl	80002c0 <__aeabi_uldivmod>
 80035e8:	4602      	mov	r2, r0
 80035ea:	460b      	mov	r3, r1
 80035ec:	4613      	mov	r3, r2
 80035ee:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80035f0:	6a3b      	ldr	r3, [r7, #32]
 80035f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80035f6:	d308      	bcc.n	800360a <UART_SetConfig+0x3d2>
 80035f8:	6a3b      	ldr	r3, [r7, #32]
 80035fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80035fe:	d204      	bcs.n	800360a <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	6a3a      	ldr	r2, [r7, #32]
 8003606:	60da      	str	r2, [r3, #12]
 8003608:	e0c8      	b.n	800379c <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003610:	e0c4      	b.n	800379c <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	69db      	ldr	r3, [r3, #28]
 8003616:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800361a:	d167      	bne.n	80036ec <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800361c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003620:	2b08      	cmp	r3, #8
 8003622:	d828      	bhi.n	8003676 <UART_SetConfig+0x43e>
 8003624:	a201      	add	r2, pc, #4	@ (adr r2, 800362c <UART_SetConfig+0x3f4>)
 8003626:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800362a:	bf00      	nop
 800362c:	08003651 	.word	0x08003651
 8003630:	08003659 	.word	0x08003659
 8003634:	08003661 	.word	0x08003661
 8003638:	08003677 	.word	0x08003677
 800363c:	08003667 	.word	0x08003667
 8003640:	08003677 	.word	0x08003677
 8003644:	08003677 	.word	0x08003677
 8003648:	08003677 	.word	0x08003677
 800364c:	0800366f 	.word	0x0800366f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003650:	f7ff fb40 	bl	8002cd4 <HAL_RCC_GetPCLK1Freq>
 8003654:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003656:	e014      	b.n	8003682 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003658:	f7ff fb52 	bl	8002d00 <HAL_RCC_GetPCLK2Freq>
 800365c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800365e:	e010      	b.n	8003682 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003660:	4b5a      	ldr	r3, [pc, #360]	@ (80037cc <UART_SetConfig+0x594>)
 8003662:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003664:	e00d      	b.n	8003682 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003666:	f7ff fac7 	bl	8002bf8 <HAL_RCC_GetSysClockFreq>
 800366a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800366c:	e009      	b.n	8003682 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800366e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003672:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003674:	e005      	b.n	8003682 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8003676:	2300      	movs	r3, #0
 8003678:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003680:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003684:	2b00      	cmp	r3, #0
 8003686:	f000 8089 	beq.w	800379c <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800368e:	4a4e      	ldr	r2, [pc, #312]	@ (80037c8 <UART_SetConfig+0x590>)
 8003690:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003694:	461a      	mov	r2, r3
 8003696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003698:	fbb3 f3f2 	udiv	r3, r3, r2
 800369c:	005a      	lsls	r2, r3, #1
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	085b      	lsrs	r3, r3, #1
 80036a4:	441a      	add	r2, r3
 80036a6:	697b      	ldr	r3, [r7, #20]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80036ae:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80036b0:	6a3b      	ldr	r3, [r7, #32]
 80036b2:	2b0f      	cmp	r3, #15
 80036b4:	d916      	bls.n	80036e4 <UART_SetConfig+0x4ac>
 80036b6:	6a3b      	ldr	r3, [r7, #32]
 80036b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036bc:	d212      	bcs.n	80036e4 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80036be:	6a3b      	ldr	r3, [r7, #32]
 80036c0:	b29b      	uxth	r3, r3
 80036c2:	f023 030f 	bic.w	r3, r3, #15
 80036c6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80036c8:	6a3b      	ldr	r3, [r7, #32]
 80036ca:	085b      	lsrs	r3, r3, #1
 80036cc:	b29b      	uxth	r3, r3
 80036ce:	f003 0307 	and.w	r3, r3, #7
 80036d2:	b29a      	uxth	r2, r3
 80036d4:	8bfb      	ldrh	r3, [r7, #30]
 80036d6:	4313      	orrs	r3, r2
 80036d8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80036da:	697b      	ldr	r3, [r7, #20]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	8bfa      	ldrh	r2, [r7, #30]
 80036e0:	60da      	str	r2, [r3, #12]
 80036e2:	e05b      	b.n	800379c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80036ea:	e057      	b.n	800379c <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 80036ec:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80036f0:	2b08      	cmp	r3, #8
 80036f2:	d828      	bhi.n	8003746 <UART_SetConfig+0x50e>
 80036f4:	a201      	add	r2, pc, #4	@ (adr r2, 80036fc <UART_SetConfig+0x4c4>)
 80036f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036fa:	bf00      	nop
 80036fc:	08003721 	.word	0x08003721
 8003700:	08003729 	.word	0x08003729
 8003704:	08003731 	.word	0x08003731
 8003708:	08003747 	.word	0x08003747
 800370c:	08003737 	.word	0x08003737
 8003710:	08003747 	.word	0x08003747
 8003714:	08003747 	.word	0x08003747
 8003718:	08003747 	.word	0x08003747
 800371c:	0800373f 	.word	0x0800373f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003720:	f7ff fad8 	bl	8002cd4 <HAL_RCC_GetPCLK1Freq>
 8003724:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003726:	e014      	b.n	8003752 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003728:	f7ff faea 	bl	8002d00 <HAL_RCC_GetPCLK2Freq>
 800372c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800372e:	e010      	b.n	8003752 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003730:	4b26      	ldr	r3, [pc, #152]	@ (80037cc <UART_SetConfig+0x594>)
 8003732:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003734:	e00d      	b.n	8003752 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003736:	f7ff fa5f 	bl	8002bf8 <HAL_RCC_GetSysClockFreq>
 800373a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800373c:	e009      	b.n	8003752 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800373e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003742:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003744:	e005      	b.n	8003752 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8003746:	2300      	movs	r3, #0
 8003748:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003750:	bf00      	nop
    }

    if (pclk != 0U)
 8003752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003754:	2b00      	cmp	r3, #0
 8003756:	d021      	beq.n	800379c <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003758:	697b      	ldr	r3, [r7, #20]
 800375a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800375c:	4a1a      	ldr	r2, [pc, #104]	@ (80037c8 <UART_SetConfig+0x590>)
 800375e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003762:	461a      	mov	r2, r3
 8003764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003766:	fbb3 f2f2 	udiv	r2, r3, r2
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	085b      	lsrs	r3, r3, #1
 8003770:	441a      	add	r2, r3
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	fbb2 f3f3 	udiv	r3, r2, r3
 800377a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800377c:	6a3b      	ldr	r3, [r7, #32]
 800377e:	2b0f      	cmp	r3, #15
 8003780:	d909      	bls.n	8003796 <UART_SetConfig+0x55e>
 8003782:	6a3b      	ldr	r3, [r7, #32]
 8003784:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003788:	d205      	bcs.n	8003796 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800378a:	6a3b      	ldr	r3, [r7, #32]
 800378c:	b29a      	uxth	r2, r3
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	60da      	str	r2, [r3, #12]
 8003794:	e002      	b.n	800379c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003796:	2301      	movs	r3, #1
 8003798:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	2201      	movs	r2, #1
 80037a0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80037a4:	697b      	ldr	r3, [r7, #20]
 80037a6:	2201      	movs	r2, #1
 80037a8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	2200      	movs	r2, #0
 80037b0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	2200      	movs	r2, #0
 80037b6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80037b8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80037bc:	4618      	mov	r0, r3
 80037be:	3730      	adds	r7, #48	@ 0x30
 80037c0:	46bd      	mov	sp, r7
 80037c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80037c6:	bf00      	nop
 80037c8:	08004dcc 	.word	0x08004dcc
 80037cc:	00f42400 	.word	0x00f42400

080037d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b083      	sub	sp, #12
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037dc:	f003 0308 	and.w	r3, r3, #8
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d00a      	beq.n	80037fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	430a      	orrs	r2, r1
 80037f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037fe:	f003 0301 	and.w	r3, r3, #1
 8003802:	2b00      	cmp	r3, #0
 8003804:	d00a      	beq.n	800381c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	430a      	orrs	r2, r1
 800381a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003820:	f003 0302 	and.w	r3, r3, #2
 8003824:	2b00      	cmp	r3, #0
 8003826:	d00a      	beq.n	800383e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	430a      	orrs	r2, r1
 800383c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003842:	f003 0304 	and.w	r3, r3, #4
 8003846:	2b00      	cmp	r3, #0
 8003848:	d00a      	beq.n	8003860 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	430a      	orrs	r2, r1
 800385e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003864:	f003 0310 	and.w	r3, r3, #16
 8003868:	2b00      	cmp	r3, #0
 800386a:	d00a      	beq.n	8003882 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	689b      	ldr	r3, [r3, #8]
 8003872:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	430a      	orrs	r2, r1
 8003880:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003886:	f003 0320 	and.w	r3, r3, #32
 800388a:	2b00      	cmp	r3, #0
 800388c:	d00a      	beq.n	80038a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	430a      	orrs	r2, r1
 80038a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d01a      	beq.n	80038e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	430a      	orrs	r2, r1
 80038c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80038ce:	d10a      	bne.n	80038e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	430a      	orrs	r2, r1
 80038e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d00a      	beq.n	8003908 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	430a      	orrs	r2, r1
 8003906:	605a      	str	r2, [r3, #4]
  }
}
 8003908:	bf00      	nop
 800390a:	370c      	adds	r7, #12
 800390c:	46bd      	mov	sp, r7
 800390e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003912:	4770      	bx	lr

08003914 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b098      	sub	sp, #96	@ 0x60
 8003918:	af02      	add	r7, sp, #8
 800391a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2200      	movs	r2, #0
 8003920:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003924:	f7fd fb20 	bl	8000f68 <HAL_GetTick>
 8003928:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f003 0308 	and.w	r3, r3, #8
 8003934:	2b08      	cmp	r3, #8
 8003936:	d12f      	bne.n	8003998 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003938:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800393c:	9300      	str	r3, [sp, #0]
 800393e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003940:	2200      	movs	r2, #0
 8003942:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003946:	6878      	ldr	r0, [r7, #4]
 8003948:	f000 f88e 	bl	8003a68 <UART_WaitOnFlagUntilTimeout>
 800394c:	4603      	mov	r3, r0
 800394e:	2b00      	cmp	r3, #0
 8003950:	d022      	beq.n	8003998 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003958:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800395a:	e853 3f00 	ldrex	r3, [r3]
 800395e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003960:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003962:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003966:	653b      	str	r3, [r7, #80]	@ 0x50
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	461a      	mov	r2, r3
 800396e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003970:	647b      	str	r3, [r7, #68]	@ 0x44
 8003972:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003974:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003976:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003978:	e841 2300 	strex	r3, r2, [r1]
 800397c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800397e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003980:	2b00      	cmp	r3, #0
 8003982:	d1e6      	bne.n	8003952 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2220      	movs	r2, #32
 8003988:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2200      	movs	r2, #0
 8003990:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003994:	2303      	movs	r3, #3
 8003996:	e063      	b.n	8003a60 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 0304 	and.w	r3, r3, #4
 80039a2:	2b04      	cmp	r3, #4
 80039a4:	d149      	bne.n	8003a3a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80039a6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80039aa:	9300      	str	r3, [sp, #0]
 80039ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80039ae:	2200      	movs	r2, #0
 80039b0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80039b4:	6878      	ldr	r0, [r7, #4]
 80039b6:	f000 f857 	bl	8003a68 <UART_WaitOnFlagUntilTimeout>
 80039ba:	4603      	mov	r3, r0
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d03c      	beq.n	8003a3a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039c8:	e853 3f00 	ldrex	r3, [r3]
 80039cc:	623b      	str	r3, [r7, #32]
   return(result);
 80039ce:	6a3b      	ldr	r3, [r7, #32]
 80039d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80039d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	461a      	mov	r2, r3
 80039dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80039de:	633b      	str	r3, [r7, #48]	@ 0x30
 80039e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80039e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80039e6:	e841 2300 	strex	r3, r2, [r1]
 80039ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80039ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d1e6      	bne.n	80039c0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	3308      	adds	r3, #8
 80039f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	e853 3f00 	ldrex	r3, [r3]
 8003a00:	60fb      	str	r3, [r7, #12]
   return(result);
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	f023 0301 	bic.w	r3, r3, #1
 8003a08:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	3308      	adds	r3, #8
 8003a10:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003a12:	61fa      	str	r2, [r7, #28]
 8003a14:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a16:	69b9      	ldr	r1, [r7, #24]
 8003a18:	69fa      	ldr	r2, [r7, #28]
 8003a1a:	e841 2300 	strex	r3, r2, [r1]
 8003a1e:	617b      	str	r3, [r7, #20]
   return(result);
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d1e5      	bne.n	80039f2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2220      	movs	r2, #32
 8003a2a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2200      	movs	r2, #0
 8003a32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003a36:	2303      	movs	r3, #3
 8003a38:	e012      	b.n	8003a60 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2220      	movs	r2, #32
 8003a3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2220      	movs	r2, #32
 8003a46:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2200      	movs	r2, #0
 8003a54:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003a5e:	2300      	movs	r3, #0
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	3758      	adds	r7, #88	@ 0x58
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}

08003a68 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b084      	sub	sp, #16
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	60f8      	str	r0, [r7, #12]
 8003a70:	60b9      	str	r1, [r7, #8]
 8003a72:	603b      	str	r3, [r7, #0]
 8003a74:	4613      	mov	r3, r2
 8003a76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a78:	e04f      	b.n	8003b1a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a7a:	69bb      	ldr	r3, [r7, #24]
 8003a7c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003a80:	d04b      	beq.n	8003b1a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a82:	f7fd fa71 	bl	8000f68 <HAL_GetTick>
 8003a86:	4602      	mov	r2, r0
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	1ad3      	subs	r3, r2, r3
 8003a8c:	69ba      	ldr	r2, [r7, #24]
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	d302      	bcc.n	8003a98 <UART_WaitOnFlagUntilTimeout+0x30>
 8003a92:	69bb      	ldr	r3, [r7, #24]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d101      	bne.n	8003a9c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003a98:	2303      	movs	r3, #3
 8003a9a:	e04e      	b.n	8003b3a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 0304 	and.w	r3, r3, #4
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d037      	beq.n	8003b1a <UART_WaitOnFlagUntilTimeout+0xb2>
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	2b80      	cmp	r3, #128	@ 0x80
 8003aae:	d034      	beq.n	8003b1a <UART_WaitOnFlagUntilTimeout+0xb2>
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	2b40      	cmp	r3, #64	@ 0x40
 8003ab4:	d031      	beq.n	8003b1a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	69db      	ldr	r3, [r3, #28]
 8003abc:	f003 0308 	and.w	r3, r3, #8
 8003ac0:	2b08      	cmp	r3, #8
 8003ac2:	d110      	bne.n	8003ae6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	2208      	movs	r2, #8
 8003aca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003acc:	68f8      	ldr	r0, [r7, #12]
 8003ace:	f000 f838 	bl	8003b42 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	2208      	movs	r2, #8
 8003ad6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2200      	movs	r2, #0
 8003ade:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e029      	b.n	8003b3a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	69db      	ldr	r3, [r3, #28]
 8003aec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003af0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003af4:	d111      	bne.n	8003b1a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003afe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003b00:	68f8      	ldr	r0, [r7, #12]
 8003b02:	f000 f81e 	bl	8003b42 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	2220      	movs	r2, #32
 8003b0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	2200      	movs	r2, #0
 8003b12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	e00f      	b.n	8003b3a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	69da      	ldr	r2, [r3, #28]
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	4013      	ands	r3, r2
 8003b24:	68ba      	ldr	r2, [r7, #8]
 8003b26:	429a      	cmp	r2, r3
 8003b28:	bf0c      	ite	eq
 8003b2a:	2301      	moveq	r3, #1
 8003b2c:	2300      	movne	r3, #0
 8003b2e:	b2db      	uxtb	r3, r3
 8003b30:	461a      	mov	r2, r3
 8003b32:	79fb      	ldrb	r3, [r7, #7]
 8003b34:	429a      	cmp	r2, r3
 8003b36:	d0a0      	beq.n	8003a7a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b38:	2300      	movs	r3, #0
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	3710      	adds	r7, #16
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bd80      	pop	{r7, pc}

08003b42 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003b42:	b480      	push	{r7}
 8003b44:	b095      	sub	sp, #84	@ 0x54
 8003b46:	af00      	add	r7, sp, #0
 8003b48:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b52:	e853 3f00 	ldrex	r3, [r3]
 8003b56:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003b58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b5a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	461a      	mov	r2, r3
 8003b66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b68:	643b      	str	r3, [r7, #64]	@ 0x40
 8003b6a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b6c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003b6e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003b70:	e841 2300 	strex	r3, r2, [r1]
 8003b74:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003b76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d1e6      	bne.n	8003b4a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	3308      	adds	r3, #8
 8003b82:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b84:	6a3b      	ldr	r3, [r7, #32]
 8003b86:	e853 3f00 	ldrex	r3, [r3]
 8003b8a:	61fb      	str	r3, [r7, #28]
   return(result);
 8003b8c:	69fb      	ldr	r3, [r7, #28]
 8003b8e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b92:	f023 0301 	bic.w	r3, r3, #1
 8003b96:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	3308      	adds	r3, #8
 8003b9e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003ba0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003ba2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ba4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ba6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003ba8:	e841 2300 	strex	r3, r2, [r1]
 8003bac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d1e3      	bne.n	8003b7c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	d118      	bne.n	8003bee <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	e853 3f00 	ldrex	r3, [r3]
 8003bc8:	60bb      	str	r3, [r7, #8]
   return(result);
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	f023 0310 	bic.w	r3, r3, #16
 8003bd0:	647b      	str	r3, [r7, #68]	@ 0x44
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	461a      	mov	r2, r3
 8003bd8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003bda:	61bb      	str	r3, [r7, #24]
 8003bdc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bde:	6979      	ldr	r1, [r7, #20]
 8003be0:	69ba      	ldr	r2, [r7, #24]
 8003be2:	e841 2300 	strex	r3, r2, [r1]
 8003be6:	613b      	str	r3, [r7, #16]
   return(result);
 8003be8:	693b      	ldr	r3, [r7, #16]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d1e6      	bne.n	8003bbc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2220      	movs	r2, #32
 8003bf2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003c02:	bf00      	nop
 8003c04:	3754      	adds	r7, #84	@ 0x54
 8003c06:	46bd      	mov	sp, r7
 8003c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0c:	4770      	bx	lr

08003c0e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003c0e:	b480      	push	{r7}
 8003c10:	b085      	sub	sp, #20
 8003c12:	af00      	add	r7, sp, #0
 8003c14:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d101      	bne.n	8003c24 <HAL_UARTEx_DisableFifoMode+0x16>
 8003c20:	2302      	movs	r3, #2
 8003c22:	e027      	b.n	8003c74 <HAL_UARTEx_DisableFifoMode+0x66>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2201      	movs	r2, #1
 8003c28:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2224      	movs	r2, #36	@ 0x24
 8003c30:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	681a      	ldr	r2, [r3, #0]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f022 0201 	bic.w	r2, r2, #1
 8003c4a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8003c52:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2200      	movs	r2, #0
 8003c58:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	68fa      	ldr	r2, [r7, #12]
 8003c60:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2220      	movs	r2, #32
 8003c66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003c72:	2300      	movs	r3, #0
}
 8003c74:	4618      	mov	r0, r3
 8003c76:	3714      	adds	r7, #20
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7e:	4770      	bx	lr

08003c80 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b084      	sub	sp, #16
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
 8003c88:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003c90:	2b01      	cmp	r3, #1
 8003c92:	d101      	bne.n	8003c98 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003c94:	2302      	movs	r3, #2
 8003c96:	e02d      	b.n	8003cf4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2224      	movs	r2, #36	@ 0x24
 8003ca4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681a      	ldr	r2, [r3, #0]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f022 0201 	bic.w	r2, r2, #1
 8003cbe:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	683a      	ldr	r2, [r7, #0]
 8003cd0:	430a      	orrs	r2, r1
 8003cd2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003cd4:	6878      	ldr	r0, [r7, #4]
 8003cd6:	f000 f84f 	bl	8003d78 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	68fa      	ldr	r2, [r7, #12]
 8003ce0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2220      	movs	r2, #32
 8003ce6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2200      	movs	r2, #0
 8003cee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003cf2:	2300      	movs	r3, #0
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	3710      	adds	r7, #16
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}

08003cfc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b084      	sub	sp, #16
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
 8003d04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003d0c:	2b01      	cmp	r3, #1
 8003d0e:	d101      	bne.n	8003d14 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003d10:	2302      	movs	r3, #2
 8003d12:	e02d      	b.n	8003d70 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2201      	movs	r2, #1
 8003d18:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2224      	movs	r2, #36	@ 0x24
 8003d20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	681a      	ldr	r2, [r3, #0]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f022 0201 	bic.w	r2, r2, #1
 8003d3a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	689b      	ldr	r3, [r3, #8]
 8003d42:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	683a      	ldr	r2, [r7, #0]
 8003d4c:	430a      	orrs	r2, r1
 8003d4e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003d50:	6878      	ldr	r0, [r7, #4]
 8003d52:	f000 f811 	bl	8003d78 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	68fa      	ldr	r2, [r7, #12]
 8003d5c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2220      	movs	r2, #32
 8003d62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003d6e:	2300      	movs	r3, #0
}
 8003d70:	4618      	mov	r0, r3
 8003d72:	3710      	adds	r7, #16
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bd80      	pop	{r7, pc}

08003d78 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b085      	sub	sp, #20
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d108      	bne.n	8003d9a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2201      	movs	r2, #1
 8003d94:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003d98:	e031      	b.n	8003dfe <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003d9a:	2308      	movs	r3, #8
 8003d9c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003d9e:	2308      	movs	r3, #8
 8003da0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	0e5b      	lsrs	r3, r3, #25
 8003daa:	b2db      	uxtb	r3, r3
 8003dac:	f003 0307 	and.w	r3, r3, #7
 8003db0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	0f5b      	lsrs	r3, r3, #29
 8003dba:	b2db      	uxtb	r3, r3
 8003dbc:	f003 0307 	and.w	r3, r3, #7
 8003dc0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003dc2:	7bbb      	ldrb	r3, [r7, #14]
 8003dc4:	7b3a      	ldrb	r2, [r7, #12]
 8003dc6:	4911      	ldr	r1, [pc, #68]	@ (8003e0c <UARTEx_SetNbDataToProcess+0x94>)
 8003dc8:	5c8a      	ldrb	r2, [r1, r2]
 8003dca:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8003dce:	7b3a      	ldrb	r2, [r7, #12]
 8003dd0:	490f      	ldr	r1, [pc, #60]	@ (8003e10 <UARTEx_SetNbDataToProcess+0x98>)
 8003dd2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003dd4:	fb93 f3f2 	sdiv	r3, r3, r2
 8003dd8:	b29a      	uxth	r2, r3
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003de0:	7bfb      	ldrb	r3, [r7, #15]
 8003de2:	7b7a      	ldrb	r2, [r7, #13]
 8003de4:	4909      	ldr	r1, [pc, #36]	@ (8003e0c <UARTEx_SetNbDataToProcess+0x94>)
 8003de6:	5c8a      	ldrb	r2, [r1, r2]
 8003de8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8003dec:	7b7a      	ldrb	r2, [r7, #13]
 8003dee:	4908      	ldr	r1, [pc, #32]	@ (8003e10 <UARTEx_SetNbDataToProcess+0x98>)
 8003df0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003df2:	fb93 f3f2 	sdiv	r3, r3, r2
 8003df6:	b29a      	uxth	r2, r3
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8003dfe:	bf00      	nop
 8003e00:	3714      	adds	r7, #20
 8003e02:	46bd      	mov	sp, r7
 8003e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e08:	4770      	bx	lr
 8003e0a:	bf00      	nop
 8003e0c:	08004de4 	.word	0x08004de4
 8003e10:	08004dec 	.word	0x08004dec

08003e14 <std>:
 8003e14:	2300      	movs	r3, #0
 8003e16:	b510      	push	{r4, lr}
 8003e18:	4604      	mov	r4, r0
 8003e1a:	e9c0 3300 	strd	r3, r3, [r0]
 8003e1e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003e22:	6083      	str	r3, [r0, #8]
 8003e24:	8181      	strh	r1, [r0, #12]
 8003e26:	6643      	str	r3, [r0, #100]	@ 0x64
 8003e28:	81c2      	strh	r2, [r0, #14]
 8003e2a:	6183      	str	r3, [r0, #24]
 8003e2c:	4619      	mov	r1, r3
 8003e2e:	2208      	movs	r2, #8
 8003e30:	305c      	adds	r0, #92	@ 0x5c
 8003e32:	f000 f9f9 	bl	8004228 <memset>
 8003e36:	4b0d      	ldr	r3, [pc, #52]	@ (8003e6c <std+0x58>)
 8003e38:	6263      	str	r3, [r4, #36]	@ 0x24
 8003e3a:	4b0d      	ldr	r3, [pc, #52]	@ (8003e70 <std+0x5c>)
 8003e3c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003e3e:	4b0d      	ldr	r3, [pc, #52]	@ (8003e74 <std+0x60>)
 8003e40:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003e42:	4b0d      	ldr	r3, [pc, #52]	@ (8003e78 <std+0x64>)
 8003e44:	6323      	str	r3, [r4, #48]	@ 0x30
 8003e46:	4b0d      	ldr	r3, [pc, #52]	@ (8003e7c <std+0x68>)
 8003e48:	6224      	str	r4, [r4, #32]
 8003e4a:	429c      	cmp	r4, r3
 8003e4c:	d006      	beq.n	8003e5c <std+0x48>
 8003e4e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003e52:	4294      	cmp	r4, r2
 8003e54:	d002      	beq.n	8003e5c <std+0x48>
 8003e56:	33d0      	adds	r3, #208	@ 0xd0
 8003e58:	429c      	cmp	r4, r3
 8003e5a:	d105      	bne.n	8003e68 <std+0x54>
 8003e5c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003e60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e64:	f000 ba58 	b.w	8004318 <__retarget_lock_init_recursive>
 8003e68:	bd10      	pop	{r4, pc}
 8003e6a:	bf00      	nop
 8003e6c:	08004079 	.word	0x08004079
 8003e70:	0800409b 	.word	0x0800409b
 8003e74:	080040d3 	.word	0x080040d3
 8003e78:	080040f7 	.word	0x080040f7
 8003e7c:	200001f8 	.word	0x200001f8

08003e80 <stdio_exit_handler>:
 8003e80:	4a02      	ldr	r2, [pc, #8]	@ (8003e8c <stdio_exit_handler+0xc>)
 8003e82:	4903      	ldr	r1, [pc, #12]	@ (8003e90 <stdio_exit_handler+0x10>)
 8003e84:	4803      	ldr	r0, [pc, #12]	@ (8003e94 <stdio_exit_handler+0x14>)
 8003e86:	f000 b869 	b.w	8003f5c <_fwalk_sglue>
 8003e8a:	bf00      	nop
 8003e8c:	2000000c 	.word	0x2000000c
 8003e90:	08004bb9 	.word	0x08004bb9
 8003e94:	2000001c 	.word	0x2000001c

08003e98 <cleanup_stdio>:
 8003e98:	6841      	ldr	r1, [r0, #4]
 8003e9a:	4b0c      	ldr	r3, [pc, #48]	@ (8003ecc <cleanup_stdio+0x34>)
 8003e9c:	4299      	cmp	r1, r3
 8003e9e:	b510      	push	{r4, lr}
 8003ea0:	4604      	mov	r4, r0
 8003ea2:	d001      	beq.n	8003ea8 <cleanup_stdio+0x10>
 8003ea4:	f000 fe88 	bl	8004bb8 <_fflush_r>
 8003ea8:	68a1      	ldr	r1, [r4, #8]
 8003eaa:	4b09      	ldr	r3, [pc, #36]	@ (8003ed0 <cleanup_stdio+0x38>)
 8003eac:	4299      	cmp	r1, r3
 8003eae:	d002      	beq.n	8003eb6 <cleanup_stdio+0x1e>
 8003eb0:	4620      	mov	r0, r4
 8003eb2:	f000 fe81 	bl	8004bb8 <_fflush_r>
 8003eb6:	68e1      	ldr	r1, [r4, #12]
 8003eb8:	4b06      	ldr	r3, [pc, #24]	@ (8003ed4 <cleanup_stdio+0x3c>)
 8003eba:	4299      	cmp	r1, r3
 8003ebc:	d004      	beq.n	8003ec8 <cleanup_stdio+0x30>
 8003ebe:	4620      	mov	r0, r4
 8003ec0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ec4:	f000 be78 	b.w	8004bb8 <_fflush_r>
 8003ec8:	bd10      	pop	{r4, pc}
 8003eca:	bf00      	nop
 8003ecc:	200001f8 	.word	0x200001f8
 8003ed0:	20000260 	.word	0x20000260
 8003ed4:	200002c8 	.word	0x200002c8

08003ed8 <global_stdio_init.part.0>:
 8003ed8:	b510      	push	{r4, lr}
 8003eda:	4b0b      	ldr	r3, [pc, #44]	@ (8003f08 <global_stdio_init.part.0+0x30>)
 8003edc:	4c0b      	ldr	r4, [pc, #44]	@ (8003f0c <global_stdio_init.part.0+0x34>)
 8003ede:	4a0c      	ldr	r2, [pc, #48]	@ (8003f10 <global_stdio_init.part.0+0x38>)
 8003ee0:	601a      	str	r2, [r3, #0]
 8003ee2:	4620      	mov	r0, r4
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	2104      	movs	r1, #4
 8003ee8:	f7ff ff94 	bl	8003e14 <std>
 8003eec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	2109      	movs	r1, #9
 8003ef4:	f7ff ff8e 	bl	8003e14 <std>
 8003ef8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003efc:	2202      	movs	r2, #2
 8003efe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f02:	2112      	movs	r1, #18
 8003f04:	f7ff bf86 	b.w	8003e14 <std>
 8003f08:	20000330 	.word	0x20000330
 8003f0c:	200001f8 	.word	0x200001f8
 8003f10:	08003e81 	.word	0x08003e81

08003f14 <__sfp_lock_acquire>:
 8003f14:	4801      	ldr	r0, [pc, #4]	@ (8003f1c <__sfp_lock_acquire+0x8>)
 8003f16:	f000 ba00 	b.w	800431a <__retarget_lock_acquire_recursive>
 8003f1a:	bf00      	nop
 8003f1c:	20000339 	.word	0x20000339

08003f20 <__sfp_lock_release>:
 8003f20:	4801      	ldr	r0, [pc, #4]	@ (8003f28 <__sfp_lock_release+0x8>)
 8003f22:	f000 b9fb 	b.w	800431c <__retarget_lock_release_recursive>
 8003f26:	bf00      	nop
 8003f28:	20000339 	.word	0x20000339

08003f2c <__sinit>:
 8003f2c:	b510      	push	{r4, lr}
 8003f2e:	4604      	mov	r4, r0
 8003f30:	f7ff fff0 	bl	8003f14 <__sfp_lock_acquire>
 8003f34:	6a23      	ldr	r3, [r4, #32]
 8003f36:	b11b      	cbz	r3, 8003f40 <__sinit+0x14>
 8003f38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f3c:	f7ff bff0 	b.w	8003f20 <__sfp_lock_release>
 8003f40:	4b04      	ldr	r3, [pc, #16]	@ (8003f54 <__sinit+0x28>)
 8003f42:	6223      	str	r3, [r4, #32]
 8003f44:	4b04      	ldr	r3, [pc, #16]	@ (8003f58 <__sinit+0x2c>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d1f5      	bne.n	8003f38 <__sinit+0xc>
 8003f4c:	f7ff ffc4 	bl	8003ed8 <global_stdio_init.part.0>
 8003f50:	e7f2      	b.n	8003f38 <__sinit+0xc>
 8003f52:	bf00      	nop
 8003f54:	08003e99 	.word	0x08003e99
 8003f58:	20000330 	.word	0x20000330

08003f5c <_fwalk_sglue>:
 8003f5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003f60:	4607      	mov	r7, r0
 8003f62:	4688      	mov	r8, r1
 8003f64:	4614      	mov	r4, r2
 8003f66:	2600      	movs	r6, #0
 8003f68:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003f6c:	f1b9 0901 	subs.w	r9, r9, #1
 8003f70:	d505      	bpl.n	8003f7e <_fwalk_sglue+0x22>
 8003f72:	6824      	ldr	r4, [r4, #0]
 8003f74:	2c00      	cmp	r4, #0
 8003f76:	d1f7      	bne.n	8003f68 <_fwalk_sglue+0xc>
 8003f78:	4630      	mov	r0, r6
 8003f7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003f7e:	89ab      	ldrh	r3, [r5, #12]
 8003f80:	2b01      	cmp	r3, #1
 8003f82:	d907      	bls.n	8003f94 <_fwalk_sglue+0x38>
 8003f84:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003f88:	3301      	adds	r3, #1
 8003f8a:	d003      	beq.n	8003f94 <_fwalk_sglue+0x38>
 8003f8c:	4629      	mov	r1, r5
 8003f8e:	4638      	mov	r0, r7
 8003f90:	47c0      	blx	r8
 8003f92:	4306      	orrs	r6, r0
 8003f94:	3568      	adds	r5, #104	@ 0x68
 8003f96:	e7e9      	b.n	8003f6c <_fwalk_sglue+0x10>

08003f98 <iprintf>:
 8003f98:	b40f      	push	{r0, r1, r2, r3}
 8003f9a:	b507      	push	{r0, r1, r2, lr}
 8003f9c:	4906      	ldr	r1, [pc, #24]	@ (8003fb8 <iprintf+0x20>)
 8003f9e:	ab04      	add	r3, sp, #16
 8003fa0:	6808      	ldr	r0, [r1, #0]
 8003fa2:	f853 2b04 	ldr.w	r2, [r3], #4
 8003fa6:	6881      	ldr	r1, [r0, #8]
 8003fa8:	9301      	str	r3, [sp, #4]
 8003faa:	f000 fadb 	bl	8004564 <_vfiprintf_r>
 8003fae:	b003      	add	sp, #12
 8003fb0:	f85d eb04 	ldr.w	lr, [sp], #4
 8003fb4:	b004      	add	sp, #16
 8003fb6:	4770      	bx	lr
 8003fb8:	20000018 	.word	0x20000018

08003fbc <_puts_r>:
 8003fbc:	6a03      	ldr	r3, [r0, #32]
 8003fbe:	b570      	push	{r4, r5, r6, lr}
 8003fc0:	6884      	ldr	r4, [r0, #8]
 8003fc2:	4605      	mov	r5, r0
 8003fc4:	460e      	mov	r6, r1
 8003fc6:	b90b      	cbnz	r3, 8003fcc <_puts_r+0x10>
 8003fc8:	f7ff ffb0 	bl	8003f2c <__sinit>
 8003fcc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003fce:	07db      	lsls	r3, r3, #31
 8003fd0:	d405      	bmi.n	8003fde <_puts_r+0x22>
 8003fd2:	89a3      	ldrh	r3, [r4, #12]
 8003fd4:	0598      	lsls	r0, r3, #22
 8003fd6:	d402      	bmi.n	8003fde <_puts_r+0x22>
 8003fd8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003fda:	f000 f99e 	bl	800431a <__retarget_lock_acquire_recursive>
 8003fde:	89a3      	ldrh	r3, [r4, #12]
 8003fe0:	0719      	lsls	r1, r3, #28
 8003fe2:	d502      	bpl.n	8003fea <_puts_r+0x2e>
 8003fe4:	6923      	ldr	r3, [r4, #16]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d135      	bne.n	8004056 <_puts_r+0x9a>
 8003fea:	4621      	mov	r1, r4
 8003fec:	4628      	mov	r0, r5
 8003fee:	f000 f8c5 	bl	800417c <__swsetup_r>
 8003ff2:	b380      	cbz	r0, 8004056 <_puts_r+0x9a>
 8003ff4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8003ff8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003ffa:	07da      	lsls	r2, r3, #31
 8003ffc:	d405      	bmi.n	800400a <_puts_r+0x4e>
 8003ffe:	89a3      	ldrh	r3, [r4, #12]
 8004000:	059b      	lsls	r3, r3, #22
 8004002:	d402      	bmi.n	800400a <_puts_r+0x4e>
 8004004:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004006:	f000 f989 	bl	800431c <__retarget_lock_release_recursive>
 800400a:	4628      	mov	r0, r5
 800400c:	bd70      	pop	{r4, r5, r6, pc}
 800400e:	2b00      	cmp	r3, #0
 8004010:	da04      	bge.n	800401c <_puts_r+0x60>
 8004012:	69a2      	ldr	r2, [r4, #24]
 8004014:	429a      	cmp	r2, r3
 8004016:	dc17      	bgt.n	8004048 <_puts_r+0x8c>
 8004018:	290a      	cmp	r1, #10
 800401a:	d015      	beq.n	8004048 <_puts_r+0x8c>
 800401c:	6823      	ldr	r3, [r4, #0]
 800401e:	1c5a      	adds	r2, r3, #1
 8004020:	6022      	str	r2, [r4, #0]
 8004022:	7019      	strb	r1, [r3, #0]
 8004024:	68a3      	ldr	r3, [r4, #8]
 8004026:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800402a:	3b01      	subs	r3, #1
 800402c:	60a3      	str	r3, [r4, #8]
 800402e:	2900      	cmp	r1, #0
 8004030:	d1ed      	bne.n	800400e <_puts_r+0x52>
 8004032:	2b00      	cmp	r3, #0
 8004034:	da11      	bge.n	800405a <_puts_r+0x9e>
 8004036:	4622      	mov	r2, r4
 8004038:	210a      	movs	r1, #10
 800403a:	4628      	mov	r0, r5
 800403c:	f000 f85f 	bl	80040fe <__swbuf_r>
 8004040:	3001      	adds	r0, #1
 8004042:	d0d7      	beq.n	8003ff4 <_puts_r+0x38>
 8004044:	250a      	movs	r5, #10
 8004046:	e7d7      	b.n	8003ff8 <_puts_r+0x3c>
 8004048:	4622      	mov	r2, r4
 800404a:	4628      	mov	r0, r5
 800404c:	f000 f857 	bl	80040fe <__swbuf_r>
 8004050:	3001      	adds	r0, #1
 8004052:	d1e7      	bne.n	8004024 <_puts_r+0x68>
 8004054:	e7ce      	b.n	8003ff4 <_puts_r+0x38>
 8004056:	3e01      	subs	r6, #1
 8004058:	e7e4      	b.n	8004024 <_puts_r+0x68>
 800405a:	6823      	ldr	r3, [r4, #0]
 800405c:	1c5a      	adds	r2, r3, #1
 800405e:	6022      	str	r2, [r4, #0]
 8004060:	220a      	movs	r2, #10
 8004062:	701a      	strb	r2, [r3, #0]
 8004064:	e7ee      	b.n	8004044 <_puts_r+0x88>
	...

08004068 <puts>:
 8004068:	4b02      	ldr	r3, [pc, #8]	@ (8004074 <puts+0xc>)
 800406a:	4601      	mov	r1, r0
 800406c:	6818      	ldr	r0, [r3, #0]
 800406e:	f7ff bfa5 	b.w	8003fbc <_puts_r>
 8004072:	bf00      	nop
 8004074:	20000018 	.word	0x20000018

08004078 <__sread>:
 8004078:	b510      	push	{r4, lr}
 800407a:	460c      	mov	r4, r1
 800407c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004080:	f000 f8fc 	bl	800427c <_read_r>
 8004084:	2800      	cmp	r0, #0
 8004086:	bfab      	itete	ge
 8004088:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800408a:	89a3      	ldrhlt	r3, [r4, #12]
 800408c:	181b      	addge	r3, r3, r0
 800408e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004092:	bfac      	ite	ge
 8004094:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004096:	81a3      	strhlt	r3, [r4, #12]
 8004098:	bd10      	pop	{r4, pc}

0800409a <__swrite>:
 800409a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800409e:	461f      	mov	r7, r3
 80040a0:	898b      	ldrh	r3, [r1, #12]
 80040a2:	05db      	lsls	r3, r3, #23
 80040a4:	4605      	mov	r5, r0
 80040a6:	460c      	mov	r4, r1
 80040a8:	4616      	mov	r6, r2
 80040aa:	d505      	bpl.n	80040b8 <__swrite+0x1e>
 80040ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040b0:	2302      	movs	r3, #2
 80040b2:	2200      	movs	r2, #0
 80040b4:	f000 f8d0 	bl	8004258 <_lseek_r>
 80040b8:	89a3      	ldrh	r3, [r4, #12]
 80040ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80040be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80040c2:	81a3      	strh	r3, [r4, #12]
 80040c4:	4632      	mov	r2, r6
 80040c6:	463b      	mov	r3, r7
 80040c8:	4628      	mov	r0, r5
 80040ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80040ce:	f000 b8e7 	b.w	80042a0 <_write_r>

080040d2 <__sseek>:
 80040d2:	b510      	push	{r4, lr}
 80040d4:	460c      	mov	r4, r1
 80040d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040da:	f000 f8bd 	bl	8004258 <_lseek_r>
 80040de:	1c43      	adds	r3, r0, #1
 80040e0:	89a3      	ldrh	r3, [r4, #12]
 80040e2:	bf15      	itete	ne
 80040e4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80040e6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80040ea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80040ee:	81a3      	strheq	r3, [r4, #12]
 80040f0:	bf18      	it	ne
 80040f2:	81a3      	strhne	r3, [r4, #12]
 80040f4:	bd10      	pop	{r4, pc}

080040f6 <__sclose>:
 80040f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040fa:	f000 b89d 	b.w	8004238 <_close_r>

080040fe <__swbuf_r>:
 80040fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004100:	460e      	mov	r6, r1
 8004102:	4614      	mov	r4, r2
 8004104:	4605      	mov	r5, r0
 8004106:	b118      	cbz	r0, 8004110 <__swbuf_r+0x12>
 8004108:	6a03      	ldr	r3, [r0, #32]
 800410a:	b90b      	cbnz	r3, 8004110 <__swbuf_r+0x12>
 800410c:	f7ff ff0e 	bl	8003f2c <__sinit>
 8004110:	69a3      	ldr	r3, [r4, #24]
 8004112:	60a3      	str	r3, [r4, #8]
 8004114:	89a3      	ldrh	r3, [r4, #12]
 8004116:	071a      	lsls	r2, r3, #28
 8004118:	d501      	bpl.n	800411e <__swbuf_r+0x20>
 800411a:	6923      	ldr	r3, [r4, #16]
 800411c:	b943      	cbnz	r3, 8004130 <__swbuf_r+0x32>
 800411e:	4621      	mov	r1, r4
 8004120:	4628      	mov	r0, r5
 8004122:	f000 f82b 	bl	800417c <__swsetup_r>
 8004126:	b118      	cbz	r0, 8004130 <__swbuf_r+0x32>
 8004128:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800412c:	4638      	mov	r0, r7
 800412e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004130:	6823      	ldr	r3, [r4, #0]
 8004132:	6922      	ldr	r2, [r4, #16]
 8004134:	1a98      	subs	r0, r3, r2
 8004136:	6963      	ldr	r3, [r4, #20]
 8004138:	b2f6      	uxtb	r6, r6
 800413a:	4283      	cmp	r3, r0
 800413c:	4637      	mov	r7, r6
 800413e:	dc05      	bgt.n	800414c <__swbuf_r+0x4e>
 8004140:	4621      	mov	r1, r4
 8004142:	4628      	mov	r0, r5
 8004144:	f000 fd38 	bl	8004bb8 <_fflush_r>
 8004148:	2800      	cmp	r0, #0
 800414a:	d1ed      	bne.n	8004128 <__swbuf_r+0x2a>
 800414c:	68a3      	ldr	r3, [r4, #8]
 800414e:	3b01      	subs	r3, #1
 8004150:	60a3      	str	r3, [r4, #8]
 8004152:	6823      	ldr	r3, [r4, #0]
 8004154:	1c5a      	adds	r2, r3, #1
 8004156:	6022      	str	r2, [r4, #0]
 8004158:	701e      	strb	r6, [r3, #0]
 800415a:	6962      	ldr	r2, [r4, #20]
 800415c:	1c43      	adds	r3, r0, #1
 800415e:	429a      	cmp	r2, r3
 8004160:	d004      	beq.n	800416c <__swbuf_r+0x6e>
 8004162:	89a3      	ldrh	r3, [r4, #12]
 8004164:	07db      	lsls	r3, r3, #31
 8004166:	d5e1      	bpl.n	800412c <__swbuf_r+0x2e>
 8004168:	2e0a      	cmp	r6, #10
 800416a:	d1df      	bne.n	800412c <__swbuf_r+0x2e>
 800416c:	4621      	mov	r1, r4
 800416e:	4628      	mov	r0, r5
 8004170:	f000 fd22 	bl	8004bb8 <_fflush_r>
 8004174:	2800      	cmp	r0, #0
 8004176:	d0d9      	beq.n	800412c <__swbuf_r+0x2e>
 8004178:	e7d6      	b.n	8004128 <__swbuf_r+0x2a>
	...

0800417c <__swsetup_r>:
 800417c:	b538      	push	{r3, r4, r5, lr}
 800417e:	4b29      	ldr	r3, [pc, #164]	@ (8004224 <__swsetup_r+0xa8>)
 8004180:	4605      	mov	r5, r0
 8004182:	6818      	ldr	r0, [r3, #0]
 8004184:	460c      	mov	r4, r1
 8004186:	b118      	cbz	r0, 8004190 <__swsetup_r+0x14>
 8004188:	6a03      	ldr	r3, [r0, #32]
 800418a:	b90b      	cbnz	r3, 8004190 <__swsetup_r+0x14>
 800418c:	f7ff fece 	bl	8003f2c <__sinit>
 8004190:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004194:	0719      	lsls	r1, r3, #28
 8004196:	d422      	bmi.n	80041de <__swsetup_r+0x62>
 8004198:	06da      	lsls	r2, r3, #27
 800419a:	d407      	bmi.n	80041ac <__swsetup_r+0x30>
 800419c:	2209      	movs	r2, #9
 800419e:	602a      	str	r2, [r5, #0]
 80041a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80041a4:	81a3      	strh	r3, [r4, #12]
 80041a6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80041aa:	e033      	b.n	8004214 <__swsetup_r+0x98>
 80041ac:	0758      	lsls	r0, r3, #29
 80041ae:	d512      	bpl.n	80041d6 <__swsetup_r+0x5a>
 80041b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80041b2:	b141      	cbz	r1, 80041c6 <__swsetup_r+0x4a>
 80041b4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80041b8:	4299      	cmp	r1, r3
 80041ba:	d002      	beq.n	80041c2 <__swsetup_r+0x46>
 80041bc:	4628      	mov	r0, r5
 80041be:	f000 f8af 	bl	8004320 <_free_r>
 80041c2:	2300      	movs	r3, #0
 80041c4:	6363      	str	r3, [r4, #52]	@ 0x34
 80041c6:	89a3      	ldrh	r3, [r4, #12]
 80041c8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80041cc:	81a3      	strh	r3, [r4, #12]
 80041ce:	2300      	movs	r3, #0
 80041d0:	6063      	str	r3, [r4, #4]
 80041d2:	6923      	ldr	r3, [r4, #16]
 80041d4:	6023      	str	r3, [r4, #0]
 80041d6:	89a3      	ldrh	r3, [r4, #12]
 80041d8:	f043 0308 	orr.w	r3, r3, #8
 80041dc:	81a3      	strh	r3, [r4, #12]
 80041de:	6923      	ldr	r3, [r4, #16]
 80041e0:	b94b      	cbnz	r3, 80041f6 <__swsetup_r+0x7a>
 80041e2:	89a3      	ldrh	r3, [r4, #12]
 80041e4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80041e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041ec:	d003      	beq.n	80041f6 <__swsetup_r+0x7a>
 80041ee:	4621      	mov	r1, r4
 80041f0:	4628      	mov	r0, r5
 80041f2:	f000 fd2f 	bl	8004c54 <__smakebuf_r>
 80041f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80041fa:	f013 0201 	ands.w	r2, r3, #1
 80041fe:	d00a      	beq.n	8004216 <__swsetup_r+0x9a>
 8004200:	2200      	movs	r2, #0
 8004202:	60a2      	str	r2, [r4, #8]
 8004204:	6962      	ldr	r2, [r4, #20]
 8004206:	4252      	negs	r2, r2
 8004208:	61a2      	str	r2, [r4, #24]
 800420a:	6922      	ldr	r2, [r4, #16]
 800420c:	b942      	cbnz	r2, 8004220 <__swsetup_r+0xa4>
 800420e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004212:	d1c5      	bne.n	80041a0 <__swsetup_r+0x24>
 8004214:	bd38      	pop	{r3, r4, r5, pc}
 8004216:	0799      	lsls	r1, r3, #30
 8004218:	bf58      	it	pl
 800421a:	6962      	ldrpl	r2, [r4, #20]
 800421c:	60a2      	str	r2, [r4, #8]
 800421e:	e7f4      	b.n	800420a <__swsetup_r+0x8e>
 8004220:	2000      	movs	r0, #0
 8004222:	e7f7      	b.n	8004214 <__swsetup_r+0x98>
 8004224:	20000018 	.word	0x20000018

08004228 <memset>:
 8004228:	4402      	add	r2, r0
 800422a:	4603      	mov	r3, r0
 800422c:	4293      	cmp	r3, r2
 800422e:	d100      	bne.n	8004232 <memset+0xa>
 8004230:	4770      	bx	lr
 8004232:	f803 1b01 	strb.w	r1, [r3], #1
 8004236:	e7f9      	b.n	800422c <memset+0x4>

08004238 <_close_r>:
 8004238:	b538      	push	{r3, r4, r5, lr}
 800423a:	4d06      	ldr	r5, [pc, #24]	@ (8004254 <_close_r+0x1c>)
 800423c:	2300      	movs	r3, #0
 800423e:	4604      	mov	r4, r0
 8004240:	4608      	mov	r0, r1
 8004242:	602b      	str	r3, [r5, #0]
 8004244:	f7fc fd85 	bl	8000d52 <_close>
 8004248:	1c43      	adds	r3, r0, #1
 800424a:	d102      	bne.n	8004252 <_close_r+0x1a>
 800424c:	682b      	ldr	r3, [r5, #0]
 800424e:	b103      	cbz	r3, 8004252 <_close_r+0x1a>
 8004250:	6023      	str	r3, [r4, #0]
 8004252:	bd38      	pop	{r3, r4, r5, pc}
 8004254:	20000334 	.word	0x20000334

08004258 <_lseek_r>:
 8004258:	b538      	push	{r3, r4, r5, lr}
 800425a:	4d07      	ldr	r5, [pc, #28]	@ (8004278 <_lseek_r+0x20>)
 800425c:	4604      	mov	r4, r0
 800425e:	4608      	mov	r0, r1
 8004260:	4611      	mov	r1, r2
 8004262:	2200      	movs	r2, #0
 8004264:	602a      	str	r2, [r5, #0]
 8004266:	461a      	mov	r2, r3
 8004268:	f7fc fd9a 	bl	8000da0 <_lseek>
 800426c:	1c43      	adds	r3, r0, #1
 800426e:	d102      	bne.n	8004276 <_lseek_r+0x1e>
 8004270:	682b      	ldr	r3, [r5, #0]
 8004272:	b103      	cbz	r3, 8004276 <_lseek_r+0x1e>
 8004274:	6023      	str	r3, [r4, #0]
 8004276:	bd38      	pop	{r3, r4, r5, pc}
 8004278:	20000334 	.word	0x20000334

0800427c <_read_r>:
 800427c:	b538      	push	{r3, r4, r5, lr}
 800427e:	4d07      	ldr	r5, [pc, #28]	@ (800429c <_read_r+0x20>)
 8004280:	4604      	mov	r4, r0
 8004282:	4608      	mov	r0, r1
 8004284:	4611      	mov	r1, r2
 8004286:	2200      	movs	r2, #0
 8004288:	602a      	str	r2, [r5, #0]
 800428a:	461a      	mov	r2, r3
 800428c:	f7fc fd44 	bl	8000d18 <_read>
 8004290:	1c43      	adds	r3, r0, #1
 8004292:	d102      	bne.n	800429a <_read_r+0x1e>
 8004294:	682b      	ldr	r3, [r5, #0]
 8004296:	b103      	cbz	r3, 800429a <_read_r+0x1e>
 8004298:	6023      	str	r3, [r4, #0]
 800429a:	bd38      	pop	{r3, r4, r5, pc}
 800429c:	20000334 	.word	0x20000334

080042a0 <_write_r>:
 80042a0:	b538      	push	{r3, r4, r5, lr}
 80042a2:	4d07      	ldr	r5, [pc, #28]	@ (80042c0 <_write_r+0x20>)
 80042a4:	4604      	mov	r4, r0
 80042a6:	4608      	mov	r0, r1
 80042a8:	4611      	mov	r1, r2
 80042aa:	2200      	movs	r2, #0
 80042ac:	602a      	str	r2, [r5, #0]
 80042ae:	461a      	mov	r2, r3
 80042b0:	f7fc f9a5 	bl	80005fe <_write>
 80042b4:	1c43      	adds	r3, r0, #1
 80042b6:	d102      	bne.n	80042be <_write_r+0x1e>
 80042b8:	682b      	ldr	r3, [r5, #0]
 80042ba:	b103      	cbz	r3, 80042be <_write_r+0x1e>
 80042bc:	6023      	str	r3, [r4, #0]
 80042be:	bd38      	pop	{r3, r4, r5, pc}
 80042c0:	20000334 	.word	0x20000334

080042c4 <__errno>:
 80042c4:	4b01      	ldr	r3, [pc, #4]	@ (80042cc <__errno+0x8>)
 80042c6:	6818      	ldr	r0, [r3, #0]
 80042c8:	4770      	bx	lr
 80042ca:	bf00      	nop
 80042cc:	20000018 	.word	0x20000018

080042d0 <__libc_init_array>:
 80042d0:	b570      	push	{r4, r5, r6, lr}
 80042d2:	4d0d      	ldr	r5, [pc, #52]	@ (8004308 <__libc_init_array+0x38>)
 80042d4:	4c0d      	ldr	r4, [pc, #52]	@ (800430c <__libc_init_array+0x3c>)
 80042d6:	1b64      	subs	r4, r4, r5
 80042d8:	10a4      	asrs	r4, r4, #2
 80042da:	2600      	movs	r6, #0
 80042dc:	42a6      	cmp	r6, r4
 80042de:	d109      	bne.n	80042f4 <__libc_init_array+0x24>
 80042e0:	4d0b      	ldr	r5, [pc, #44]	@ (8004310 <__libc_init_array+0x40>)
 80042e2:	4c0c      	ldr	r4, [pc, #48]	@ (8004314 <__libc_init_array+0x44>)
 80042e4:	f000 fd24 	bl	8004d30 <_init>
 80042e8:	1b64      	subs	r4, r4, r5
 80042ea:	10a4      	asrs	r4, r4, #2
 80042ec:	2600      	movs	r6, #0
 80042ee:	42a6      	cmp	r6, r4
 80042f0:	d105      	bne.n	80042fe <__libc_init_array+0x2e>
 80042f2:	bd70      	pop	{r4, r5, r6, pc}
 80042f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80042f8:	4798      	blx	r3
 80042fa:	3601      	adds	r6, #1
 80042fc:	e7ee      	b.n	80042dc <__libc_init_array+0xc>
 80042fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8004302:	4798      	blx	r3
 8004304:	3601      	adds	r6, #1
 8004306:	e7f2      	b.n	80042ee <__libc_init_array+0x1e>
 8004308:	08004e30 	.word	0x08004e30
 800430c:	08004e30 	.word	0x08004e30
 8004310:	08004e30 	.word	0x08004e30
 8004314:	08004e34 	.word	0x08004e34

08004318 <__retarget_lock_init_recursive>:
 8004318:	4770      	bx	lr

0800431a <__retarget_lock_acquire_recursive>:
 800431a:	4770      	bx	lr

0800431c <__retarget_lock_release_recursive>:
 800431c:	4770      	bx	lr
	...

08004320 <_free_r>:
 8004320:	b538      	push	{r3, r4, r5, lr}
 8004322:	4605      	mov	r5, r0
 8004324:	2900      	cmp	r1, #0
 8004326:	d041      	beq.n	80043ac <_free_r+0x8c>
 8004328:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800432c:	1f0c      	subs	r4, r1, #4
 800432e:	2b00      	cmp	r3, #0
 8004330:	bfb8      	it	lt
 8004332:	18e4      	addlt	r4, r4, r3
 8004334:	f000 f8e0 	bl	80044f8 <__malloc_lock>
 8004338:	4a1d      	ldr	r2, [pc, #116]	@ (80043b0 <_free_r+0x90>)
 800433a:	6813      	ldr	r3, [r2, #0]
 800433c:	b933      	cbnz	r3, 800434c <_free_r+0x2c>
 800433e:	6063      	str	r3, [r4, #4]
 8004340:	6014      	str	r4, [r2, #0]
 8004342:	4628      	mov	r0, r5
 8004344:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004348:	f000 b8dc 	b.w	8004504 <__malloc_unlock>
 800434c:	42a3      	cmp	r3, r4
 800434e:	d908      	bls.n	8004362 <_free_r+0x42>
 8004350:	6820      	ldr	r0, [r4, #0]
 8004352:	1821      	adds	r1, r4, r0
 8004354:	428b      	cmp	r3, r1
 8004356:	bf01      	itttt	eq
 8004358:	6819      	ldreq	r1, [r3, #0]
 800435a:	685b      	ldreq	r3, [r3, #4]
 800435c:	1809      	addeq	r1, r1, r0
 800435e:	6021      	streq	r1, [r4, #0]
 8004360:	e7ed      	b.n	800433e <_free_r+0x1e>
 8004362:	461a      	mov	r2, r3
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	b10b      	cbz	r3, 800436c <_free_r+0x4c>
 8004368:	42a3      	cmp	r3, r4
 800436a:	d9fa      	bls.n	8004362 <_free_r+0x42>
 800436c:	6811      	ldr	r1, [r2, #0]
 800436e:	1850      	adds	r0, r2, r1
 8004370:	42a0      	cmp	r0, r4
 8004372:	d10b      	bne.n	800438c <_free_r+0x6c>
 8004374:	6820      	ldr	r0, [r4, #0]
 8004376:	4401      	add	r1, r0
 8004378:	1850      	adds	r0, r2, r1
 800437a:	4283      	cmp	r3, r0
 800437c:	6011      	str	r1, [r2, #0]
 800437e:	d1e0      	bne.n	8004342 <_free_r+0x22>
 8004380:	6818      	ldr	r0, [r3, #0]
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	6053      	str	r3, [r2, #4]
 8004386:	4408      	add	r0, r1
 8004388:	6010      	str	r0, [r2, #0]
 800438a:	e7da      	b.n	8004342 <_free_r+0x22>
 800438c:	d902      	bls.n	8004394 <_free_r+0x74>
 800438e:	230c      	movs	r3, #12
 8004390:	602b      	str	r3, [r5, #0]
 8004392:	e7d6      	b.n	8004342 <_free_r+0x22>
 8004394:	6820      	ldr	r0, [r4, #0]
 8004396:	1821      	adds	r1, r4, r0
 8004398:	428b      	cmp	r3, r1
 800439a:	bf04      	itt	eq
 800439c:	6819      	ldreq	r1, [r3, #0]
 800439e:	685b      	ldreq	r3, [r3, #4]
 80043a0:	6063      	str	r3, [r4, #4]
 80043a2:	bf04      	itt	eq
 80043a4:	1809      	addeq	r1, r1, r0
 80043a6:	6021      	streq	r1, [r4, #0]
 80043a8:	6054      	str	r4, [r2, #4]
 80043aa:	e7ca      	b.n	8004342 <_free_r+0x22>
 80043ac:	bd38      	pop	{r3, r4, r5, pc}
 80043ae:	bf00      	nop
 80043b0:	20000340 	.word	0x20000340

080043b4 <sbrk_aligned>:
 80043b4:	b570      	push	{r4, r5, r6, lr}
 80043b6:	4e0f      	ldr	r6, [pc, #60]	@ (80043f4 <sbrk_aligned+0x40>)
 80043b8:	460c      	mov	r4, r1
 80043ba:	6831      	ldr	r1, [r6, #0]
 80043bc:	4605      	mov	r5, r0
 80043be:	b911      	cbnz	r1, 80043c6 <sbrk_aligned+0x12>
 80043c0:	f000 fca6 	bl	8004d10 <_sbrk_r>
 80043c4:	6030      	str	r0, [r6, #0]
 80043c6:	4621      	mov	r1, r4
 80043c8:	4628      	mov	r0, r5
 80043ca:	f000 fca1 	bl	8004d10 <_sbrk_r>
 80043ce:	1c43      	adds	r3, r0, #1
 80043d0:	d103      	bne.n	80043da <sbrk_aligned+0x26>
 80043d2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80043d6:	4620      	mov	r0, r4
 80043d8:	bd70      	pop	{r4, r5, r6, pc}
 80043da:	1cc4      	adds	r4, r0, #3
 80043dc:	f024 0403 	bic.w	r4, r4, #3
 80043e0:	42a0      	cmp	r0, r4
 80043e2:	d0f8      	beq.n	80043d6 <sbrk_aligned+0x22>
 80043e4:	1a21      	subs	r1, r4, r0
 80043e6:	4628      	mov	r0, r5
 80043e8:	f000 fc92 	bl	8004d10 <_sbrk_r>
 80043ec:	3001      	adds	r0, #1
 80043ee:	d1f2      	bne.n	80043d6 <sbrk_aligned+0x22>
 80043f0:	e7ef      	b.n	80043d2 <sbrk_aligned+0x1e>
 80043f2:	bf00      	nop
 80043f4:	2000033c 	.word	0x2000033c

080043f8 <_malloc_r>:
 80043f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80043fc:	1ccd      	adds	r5, r1, #3
 80043fe:	f025 0503 	bic.w	r5, r5, #3
 8004402:	3508      	adds	r5, #8
 8004404:	2d0c      	cmp	r5, #12
 8004406:	bf38      	it	cc
 8004408:	250c      	movcc	r5, #12
 800440a:	2d00      	cmp	r5, #0
 800440c:	4606      	mov	r6, r0
 800440e:	db01      	blt.n	8004414 <_malloc_r+0x1c>
 8004410:	42a9      	cmp	r1, r5
 8004412:	d904      	bls.n	800441e <_malloc_r+0x26>
 8004414:	230c      	movs	r3, #12
 8004416:	6033      	str	r3, [r6, #0]
 8004418:	2000      	movs	r0, #0
 800441a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800441e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80044f4 <_malloc_r+0xfc>
 8004422:	f000 f869 	bl	80044f8 <__malloc_lock>
 8004426:	f8d8 3000 	ldr.w	r3, [r8]
 800442a:	461c      	mov	r4, r3
 800442c:	bb44      	cbnz	r4, 8004480 <_malloc_r+0x88>
 800442e:	4629      	mov	r1, r5
 8004430:	4630      	mov	r0, r6
 8004432:	f7ff ffbf 	bl	80043b4 <sbrk_aligned>
 8004436:	1c43      	adds	r3, r0, #1
 8004438:	4604      	mov	r4, r0
 800443a:	d158      	bne.n	80044ee <_malloc_r+0xf6>
 800443c:	f8d8 4000 	ldr.w	r4, [r8]
 8004440:	4627      	mov	r7, r4
 8004442:	2f00      	cmp	r7, #0
 8004444:	d143      	bne.n	80044ce <_malloc_r+0xd6>
 8004446:	2c00      	cmp	r4, #0
 8004448:	d04b      	beq.n	80044e2 <_malloc_r+0xea>
 800444a:	6823      	ldr	r3, [r4, #0]
 800444c:	4639      	mov	r1, r7
 800444e:	4630      	mov	r0, r6
 8004450:	eb04 0903 	add.w	r9, r4, r3
 8004454:	f000 fc5c 	bl	8004d10 <_sbrk_r>
 8004458:	4581      	cmp	r9, r0
 800445a:	d142      	bne.n	80044e2 <_malloc_r+0xea>
 800445c:	6821      	ldr	r1, [r4, #0]
 800445e:	1a6d      	subs	r5, r5, r1
 8004460:	4629      	mov	r1, r5
 8004462:	4630      	mov	r0, r6
 8004464:	f7ff ffa6 	bl	80043b4 <sbrk_aligned>
 8004468:	3001      	adds	r0, #1
 800446a:	d03a      	beq.n	80044e2 <_malloc_r+0xea>
 800446c:	6823      	ldr	r3, [r4, #0]
 800446e:	442b      	add	r3, r5
 8004470:	6023      	str	r3, [r4, #0]
 8004472:	f8d8 3000 	ldr.w	r3, [r8]
 8004476:	685a      	ldr	r2, [r3, #4]
 8004478:	bb62      	cbnz	r2, 80044d4 <_malloc_r+0xdc>
 800447a:	f8c8 7000 	str.w	r7, [r8]
 800447e:	e00f      	b.n	80044a0 <_malloc_r+0xa8>
 8004480:	6822      	ldr	r2, [r4, #0]
 8004482:	1b52      	subs	r2, r2, r5
 8004484:	d420      	bmi.n	80044c8 <_malloc_r+0xd0>
 8004486:	2a0b      	cmp	r2, #11
 8004488:	d917      	bls.n	80044ba <_malloc_r+0xc2>
 800448a:	1961      	adds	r1, r4, r5
 800448c:	42a3      	cmp	r3, r4
 800448e:	6025      	str	r5, [r4, #0]
 8004490:	bf18      	it	ne
 8004492:	6059      	strne	r1, [r3, #4]
 8004494:	6863      	ldr	r3, [r4, #4]
 8004496:	bf08      	it	eq
 8004498:	f8c8 1000 	streq.w	r1, [r8]
 800449c:	5162      	str	r2, [r4, r5]
 800449e:	604b      	str	r3, [r1, #4]
 80044a0:	4630      	mov	r0, r6
 80044a2:	f000 f82f 	bl	8004504 <__malloc_unlock>
 80044a6:	f104 000b 	add.w	r0, r4, #11
 80044aa:	1d23      	adds	r3, r4, #4
 80044ac:	f020 0007 	bic.w	r0, r0, #7
 80044b0:	1ac2      	subs	r2, r0, r3
 80044b2:	bf1c      	itt	ne
 80044b4:	1a1b      	subne	r3, r3, r0
 80044b6:	50a3      	strne	r3, [r4, r2]
 80044b8:	e7af      	b.n	800441a <_malloc_r+0x22>
 80044ba:	6862      	ldr	r2, [r4, #4]
 80044bc:	42a3      	cmp	r3, r4
 80044be:	bf0c      	ite	eq
 80044c0:	f8c8 2000 	streq.w	r2, [r8]
 80044c4:	605a      	strne	r2, [r3, #4]
 80044c6:	e7eb      	b.n	80044a0 <_malloc_r+0xa8>
 80044c8:	4623      	mov	r3, r4
 80044ca:	6864      	ldr	r4, [r4, #4]
 80044cc:	e7ae      	b.n	800442c <_malloc_r+0x34>
 80044ce:	463c      	mov	r4, r7
 80044d0:	687f      	ldr	r7, [r7, #4]
 80044d2:	e7b6      	b.n	8004442 <_malloc_r+0x4a>
 80044d4:	461a      	mov	r2, r3
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	42a3      	cmp	r3, r4
 80044da:	d1fb      	bne.n	80044d4 <_malloc_r+0xdc>
 80044dc:	2300      	movs	r3, #0
 80044de:	6053      	str	r3, [r2, #4]
 80044e0:	e7de      	b.n	80044a0 <_malloc_r+0xa8>
 80044e2:	230c      	movs	r3, #12
 80044e4:	6033      	str	r3, [r6, #0]
 80044e6:	4630      	mov	r0, r6
 80044e8:	f000 f80c 	bl	8004504 <__malloc_unlock>
 80044ec:	e794      	b.n	8004418 <_malloc_r+0x20>
 80044ee:	6005      	str	r5, [r0, #0]
 80044f0:	e7d6      	b.n	80044a0 <_malloc_r+0xa8>
 80044f2:	bf00      	nop
 80044f4:	20000340 	.word	0x20000340

080044f8 <__malloc_lock>:
 80044f8:	4801      	ldr	r0, [pc, #4]	@ (8004500 <__malloc_lock+0x8>)
 80044fa:	f7ff bf0e 	b.w	800431a <__retarget_lock_acquire_recursive>
 80044fe:	bf00      	nop
 8004500:	20000338 	.word	0x20000338

08004504 <__malloc_unlock>:
 8004504:	4801      	ldr	r0, [pc, #4]	@ (800450c <__malloc_unlock+0x8>)
 8004506:	f7ff bf09 	b.w	800431c <__retarget_lock_release_recursive>
 800450a:	bf00      	nop
 800450c:	20000338 	.word	0x20000338

08004510 <__sfputc_r>:
 8004510:	6893      	ldr	r3, [r2, #8]
 8004512:	3b01      	subs	r3, #1
 8004514:	2b00      	cmp	r3, #0
 8004516:	b410      	push	{r4}
 8004518:	6093      	str	r3, [r2, #8]
 800451a:	da08      	bge.n	800452e <__sfputc_r+0x1e>
 800451c:	6994      	ldr	r4, [r2, #24]
 800451e:	42a3      	cmp	r3, r4
 8004520:	db01      	blt.n	8004526 <__sfputc_r+0x16>
 8004522:	290a      	cmp	r1, #10
 8004524:	d103      	bne.n	800452e <__sfputc_r+0x1e>
 8004526:	f85d 4b04 	ldr.w	r4, [sp], #4
 800452a:	f7ff bde8 	b.w	80040fe <__swbuf_r>
 800452e:	6813      	ldr	r3, [r2, #0]
 8004530:	1c58      	adds	r0, r3, #1
 8004532:	6010      	str	r0, [r2, #0]
 8004534:	7019      	strb	r1, [r3, #0]
 8004536:	4608      	mov	r0, r1
 8004538:	f85d 4b04 	ldr.w	r4, [sp], #4
 800453c:	4770      	bx	lr

0800453e <__sfputs_r>:
 800453e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004540:	4606      	mov	r6, r0
 8004542:	460f      	mov	r7, r1
 8004544:	4614      	mov	r4, r2
 8004546:	18d5      	adds	r5, r2, r3
 8004548:	42ac      	cmp	r4, r5
 800454a:	d101      	bne.n	8004550 <__sfputs_r+0x12>
 800454c:	2000      	movs	r0, #0
 800454e:	e007      	b.n	8004560 <__sfputs_r+0x22>
 8004550:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004554:	463a      	mov	r2, r7
 8004556:	4630      	mov	r0, r6
 8004558:	f7ff ffda 	bl	8004510 <__sfputc_r>
 800455c:	1c43      	adds	r3, r0, #1
 800455e:	d1f3      	bne.n	8004548 <__sfputs_r+0xa>
 8004560:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004564 <_vfiprintf_r>:
 8004564:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004568:	460d      	mov	r5, r1
 800456a:	b09d      	sub	sp, #116	@ 0x74
 800456c:	4614      	mov	r4, r2
 800456e:	4698      	mov	r8, r3
 8004570:	4606      	mov	r6, r0
 8004572:	b118      	cbz	r0, 800457c <_vfiprintf_r+0x18>
 8004574:	6a03      	ldr	r3, [r0, #32]
 8004576:	b90b      	cbnz	r3, 800457c <_vfiprintf_r+0x18>
 8004578:	f7ff fcd8 	bl	8003f2c <__sinit>
 800457c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800457e:	07d9      	lsls	r1, r3, #31
 8004580:	d405      	bmi.n	800458e <_vfiprintf_r+0x2a>
 8004582:	89ab      	ldrh	r3, [r5, #12]
 8004584:	059a      	lsls	r2, r3, #22
 8004586:	d402      	bmi.n	800458e <_vfiprintf_r+0x2a>
 8004588:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800458a:	f7ff fec6 	bl	800431a <__retarget_lock_acquire_recursive>
 800458e:	89ab      	ldrh	r3, [r5, #12]
 8004590:	071b      	lsls	r3, r3, #28
 8004592:	d501      	bpl.n	8004598 <_vfiprintf_r+0x34>
 8004594:	692b      	ldr	r3, [r5, #16]
 8004596:	b99b      	cbnz	r3, 80045c0 <_vfiprintf_r+0x5c>
 8004598:	4629      	mov	r1, r5
 800459a:	4630      	mov	r0, r6
 800459c:	f7ff fdee 	bl	800417c <__swsetup_r>
 80045a0:	b170      	cbz	r0, 80045c0 <_vfiprintf_r+0x5c>
 80045a2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80045a4:	07dc      	lsls	r4, r3, #31
 80045a6:	d504      	bpl.n	80045b2 <_vfiprintf_r+0x4e>
 80045a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80045ac:	b01d      	add	sp, #116	@ 0x74
 80045ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045b2:	89ab      	ldrh	r3, [r5, #12]
 80045b4:	0598      	lsls	r0, r3, #22
 80045b6:	d4f7      	bmi.n	80045a8 <_vfiprintf_r+0x44>
 80045b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80045ba:	f7ff feaf 	bl	800431c <__retarget_lock_release_recursive>
 80045be:	e7f3      	b.n	80045a8 <_vfiprintf_r+0x44>
 80045c0:	2300      	movs	r3, #0
 80045c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80045c4:	2320      	movs	r3, #32
 80045c6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80045ca:	f8cd 800c 	str.w	r8, [sp, #12]
 80045ce:	2330      	movs	r3, #48	@ 0x30
 80045d0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004780 <_vfiprintf_r+0x21c>
 80045d4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80045d8:	f04f 0901 	mov.w	r9, #1
 80045dc:	4623      	mov	r3, r4
 80045de:	469a      	mov	sl, r3
 80045e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80045e4:	b10a      	cbz	r2, 80045ea <_vfiprintf_r+0x86>
 80045e6:	2a25      	cmp	r2, #37	@ 0x25
 80045e8:	d1f9      	bne.n	80045de <_vfiprintf_r+0x7a>
 80045ea:	ebba 0b04 	subs.w	fp, sl, r4
 80045ee:	d00b      	beq.n	8004608 <_vfiprintf_r+0xa4>
 80045f0:	465b      	mov	r3, fp
 80045f2:	4622      	mov	r2, r4
 80045f4:	4629      	mov	r1, r5
 80045f6:	4630      	mov	r0, r6
 80045f8:	f7ff ffa1 	bl	800453e <__sfputs_r>
 80045fc:	3001      	adds	r0, #1
 80045fe:	f000 80a7 	beq.w	8004750 <_vfiprintf_r+0x1ec>
 8004602:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004604:	445a      	add	r2, fp
 8004606:	9209      	str	r2, [sp, #36]	@ 0x24
 8004608:	f89a 3000 	ldrb.w	r3, [sl]
 800460c:	2b00      	cmp	r3, #0
 800460e:	f000 809f 	beq.w	8004750 <_vfiprintf_r+0x1ec>
 8004612:	2300      	movs	r3, #0
 8004614:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004618:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800461c:	f10a 0a01 	add.w	sl, sl, #1
 8004620:	9304      	str	r3, [sp, #16]
 8004622:	9307      	str	r3, [sp, #28]
 8004624:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004628:	931a      	str	r3, [sp, #104]	@ 0x68
 800462a:	4654      	mov	r4, sl
 800462c:	2205      	movs	r2, #5
 800462e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004632:	4853      	ldr	r0, [pc, #332]	@ (8004780 <_vfiprintf_r+0x21c>)
 8004634:	f7fb fdf4 	bl	8000220 <memchr>
 8004638:	9a04      	ldr	r2, [sp, #16]
 800463a:	b9d8      	cbnz	r0, 8004674 <_vfiprintf_r+0x110>
 800463c:	06d1      	lsls	r1, r2, #27
 800463e:	bf44      	itt	mi
 8004640:	2320      	movmi	r3, #32
 8004642:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004646:	0713      	lsls	r3, r2, #28
 8004648:	bf44      	itt	mi
 800464a:	232b      	movmi	r3, #43	@ 0x2b
 800464c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004650:	f89a 3000 	ldrb.w	r3, [sl]
 8004654:	2b2a      	cmp	r3, #42	@ 0x2a
 8004656:	d015      	beq.n	8004684 <_vfiprintf_r+0x120>
 8004658:	9a07      	ldr	r2, [sp, #28]
 800465a:	4654      	mov	r4, sl
 800465c:	2000      	movs	r0, #0
 800465e:	f04f 0c0a 	mov.w	ip, #10
 8004662:	4621      	mov	r1, r4
 8004664:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004668:	3b30      	subs	r3, #48	@ 0x30
 800466a:	2b09      	cmp	r3, #9
 800466c:	d94b      	bls.n	8004706 <_vfiprintf_r+0x1a2>
 800466e:	b1b0      	cbz	r0, 800469e <_vfiprintf_r+0x13a>
 8004670:	9207      	str	r2, [sp, #28]
 8004672:	e014      	b.n	800469e <_vfiprintf_r+0x13a>
 8004674:	eba0 0308 	sub.w	r3, r0, r8
 8004678:	fa09 f303 	lsl.w	r3, r9, r3
 800467c:	4313      	orrs	r3, r2
 800467e:	9304      	str	r3, [sp, #16]
 8004680:	46a2      	mov	sl, r4
 8004682:	e7d2      	b.n	800462a <_vfiprintf_r+0xc6>
 8004684:	9b03      	ldr	r3, [sp, #12]
 8004686:	1d19      	adds	r1, r3, #4
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	9103      	str	r1, [sp, #12]
 800468c:	2b00      	cmp	r3, #0
 800468e:	bfbb      	ittet	lt
 8004690:	425b      	neglt	r3, r3
 8004692:	f042 0202 	orrlt.w	r2, r2, #2
 8004696:	9307      	strge	r3, [sp, #28]
 8004698:	9307      	strlt	r3, [sp, #28]
 800469a:	bfb8      	it	lt
 800469c:	9204      	strlt	r2, [sp, #16]
 800469e:	7823      	ldrb	r3, [r4, #0]
 80046a0:	2b2e      	cmp	r3, #46	@ 0x2e
 80046a2:	d10a      	bne.n	80046ba <_vfiprintf_r+0x156>
 80046a4:	7863      	ldrb	r3, [r4, #1]
 80046a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80046a8:	d132      	bne.n	8004710 <_vfiprintf_r+0x1ac>
 80046aa:	9b03      	ldr	r3, [sp, #12]
 80046ac:	1d1a      	adds	r2, r3, #4
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	9203      	str	r2, [sp, #12]
 80046b2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80046b6:	3402      	adds	r4, #2
 80046b8:	9305      	str	r3, [sp, #20]
 80046ba:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004790 <_vfiprintf_r+0x22c>
 80046be:	7821      	ldrb	r1, [r4, #0]
 80046c0:	2203      	movs	r2, #3
 80046c2:	4650      	mov	r0, sl
 80046c4:	f7fb fdac 	bl	8000220 <memchr>
 80046c8:	b138      	cbz	r0, 80046da <_vfiprintf_r+0x176>
 80046ca:	9b04      	ldr	r3, [sp, #16]
 80046cc:	eba0 000a 	sub.w	r0, r0, sl
 80046d0:	2240      	movs	r2, #64	@ 0x40
 80046d2:	4082      	lsls	r2, r0
 80046d4:	4313      	orrs	r3, r2
 80046d6:	3401      	adds	r4, #1
 80046d8:	9304      	str	r3, [sp, #16]
 80046da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80046de:	4829      	ldr	r0, [pc, #164]	@ (8004784 <_vfiprintf_r+0x220>)
 80046e0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80046e4:	2206      	movs	r2, #6
 80046e6:	f7fb fd9b 	bl	8000220 <memchr>
 80046ea:	2800      	cmp	r0, #0
 80046ec:	d03f      	beq.n	800476e <_vfiprintf_r+0x20a>
 80046ee:	4b26      	ldr	r3, [pc, #152]	@ (8004788 <_vfiprintf_r+0x224>)
 80046f0:	bb1b      	cbnz	r3, 800473a <_vfiprintf_r+0x1d6>
 80046f2:	9b03      	ldr	r3, [sp, #12]
 80046f4:	3307      	adds	r3, #7
 80046f6:	f023 0307 	bic.w	r3, r3, #7
 80046fa:	3308      	adds	r3, #8
 80046fc:	9303      	str	r3, [sp, #12]
 80046fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004700:	443b      	add	r3, r7
 8004702:	9309      	str	r3, [sp, #36]	@ 0x24
 8004704:	e76a      	b.n	80045dc <_vfiprintf_r+0x78>
 8004706:	fb0c 3202 	mla	r2, ip, r2, r3
 800470a:	460c      	mov	r4, r1
 800470c:	2001      	movs	r0, #1
 800470e:	e7a8      	b.n	8004662 <_vfiprintf_r+0xfe>
 8004710:	2300      	movs	r3, #0
 8004712:	3401      	adds	r4, #1
 8004714:	9305      	str	r3, [sp, #20]
 8004716:	4619      	mov	r1, r3
 8004718:	f04f 0c0a 	mov.w	ip, #10
 800471c:	4620      	mov	r0, r4
 800471e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004722:	3a30      	subs	r2, #48	@ 0x30
 8004724:	2a09      	cmp	r2, #9
 8004726:	d903      	bls.n	8004730 <_vfiprintf_r+0x1cc>
 8004728:	2b00      	cmp	r3, #0
 800472a:	d0c6      	beq.n	80046ba <_vfiprintf_r+0x156>
 800472c:	9105      	str	r1, [sp, #20]
 800472e:	e7c4      	b.n	80046ba <_vfiprintf_r+0x156>
 8004730:	fb0c 2101 	mla	r1, ip, r1, r2
 8004734:	4604      	mov	r4, r0
 8004736:	2301      	movs	r3, #1
 8004738:	e7f0      	b.n	800471c <_vfiprintf_r+0x1b8>
 800473a:	ab03      	add	r3, sp, #12
 800473c:	9300      	str	r3, [sp, #0]
 800473e:	462a      	mov	r2, r5
 8004740:	4b12      	ldr	r3, [pc, #72]	@ (800478c <_vfiprintf_r+0x228>)
 8004742:	a904      	add	r1, sp, #16
 8004744:	4630      	mov	r0, r6
 8004746:	f3af 8000 	nop.w
 800474a:	4607      	mov	r7, r0
 800474c:	1c78      	adds	r0, r7, #1
 800474e:	d1d6      	bne.n	80046fe <_vfiprintf_r+0x19a>
 8004750:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004752:	07d9      	lsls	r1, r3, #31
 8004754:	d405      	bmi.n	8004762 <_vfiprintf_r+0x1fe>
 8004756:	89ab      	ldrh	r3, [r5, #12]
 8004758:	059a      	lsls	r2, r3, #22
 800475a:	d402      	bmi.n	8004762 <_vfiprintf_r+0x1fe>
 800475c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800475e:	f7ff fddd 	bl	800431c <__retarget_lock_release_recursive>
 8004762:	89ab      	ldrh	r3, [r5, #12]
 8004764:	065b      	lsls	r3, r3, #25
 8004766:	f53f af1f 	bmi.w	80045a8 <_vfiprintf_r+0x44>
 800476a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800476c:	e71e      	b.n	80045ac <_vfiprintf_r+0x48>
 800476e:	ab03      	add	r3, sp, #12
 8004770:	9300      	str	r3, [sp, #0]
 8004772:	462a      	mov	r2, r5
 8004774:	4b05      	ldr	r3, [pc, #20]	@ (800478c <_vfiprintf_r+0x228>)
 8004776:	a904      	add	r1, sp, #16
 8004778:	4630      	mov	r0, r6
 800477a:	f000 f879 	bl	8004870 <_printf_i>
 800477e:	e7e4      	b.n	800474a <_vfiprintf_r+0x1e6>
 8004780:	08004df4 	.word	0x08004df4
 8004784:	08004dfe 	.word	0x08004dfe
 8004788:	00000000 	.word	0x00000000
 800478c:	0800453f 	.word	0x0800453f
 8004790:	08004dfa 	.word	0x08004dfa

08004794 <_printf_common>:
 8004794:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004798:	4616      	mov	r6, r2
 800479a:	4698      	mov	r8, r3
 800479c:	688a      	ldr	r2, [r1, #8]
 800479e:	690b      	ldr	r3, [r1, #16]
 80047a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80047a4:	4293      	cmp	r3, r2
 80047a6:	bfb8      	it	lt
 80047a8:	4613      	movlt	r3, r2
 80047aa:	6033      	str	r3, [r6, #0]
 80047ac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80047b0:	4607      	mov	r7, r0
 80047b2:	460c      	mov	r4, r1
 80047b4:	b10a      	cbz	r2, 80047ba <_printf_common+0x26>
 80047b6:	3301      	adds	r3, #1
 80047b8:	6033      	str	r3, [r6, #0]
 80047ba:	6823      	ldr	r3, [r4, #0]
 80047bc:	0699      	lsls	r1, r3, #26
 80047be:	bf42      	ittt	mi
 80047c0:	6833      	ldrmi	r3, [r6, #0]
 80047c2:	3302      	addmi	r3, #2
 80047c4:	6033      	strmi	r3, [r6, #0]
 80047c6:	6825      	ldr	r5, [r4, #0]
 80047c8:	f015 0506 	ands.w	r5, r5, #6
 80047cc:	d106      	bne.n	80047dc <_printf_common+0x48>
 80047ce:	f104 0a19 	add.w	sl, r4, #25
 80047d2:	68e3      	ldr	r3, [r4, #12]
 80047d4:	6832      	ldr	r2, [r6, #0]
 80047d6:	1a9b      	subs	r3, r3, r2
 80047d8:	42ab      	cmp	r3, r5
 80047da:	dc26      	bgt.n	800482a <_printf_common+0x96>
 80047dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80047e0:	6822      	ldr	r2, [r4, #0]
 80047e2:	3b00      	subs	r3, #0
 80047e4:	bf18      	it	ne
 80047e6:	2301      	movne	r3, #1
 80047e8:	0692      	lsls	r2, r2, #26
 80047ea:	d42b      	bmi.n	8004844 <_printf_common+0xb0>
 80047ec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80047f0:	4641      	mov	r1, r8
 80047f2:	4638      	mov	r0, r7
 80047f4:	47c8      	blx	r9
 80047f6:	3001      	adds	r0, #1
 80047f8:	d01e      	beq.n	8004838 <_printf_common+0xa4>
 80047fa:	6823      	ldr	r3, [r4, #0]
 80047fc:	6922      	ldr	r2, [r4, #16]
 80047fe:	f003 0306 	and.w	r3, r3, #6
 8004802:	2b04      	cmp	r3, #4
 8004804:	bf02      	ittt	eq
 8004806:	68e5      	ldreq	r5, [r4, #12]
 8004808:	6833      	ldreq	r3, [r6, #0]
 800480a:	1aed      	subeq	r5, r5, r3
 800480c:	68a3      	ldr	r3, [r4, #8]
 800480e:	bf0c      	ite	eq
 8004810:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004814:	2500      	movne	r5, #0
 8004816:	4293      	cmp	r3, r2
 8004818:	bfc4      	itt	gt
 800481a:	1a9b      	subgt	r3, r3, r2
 800481c:	18ed      	addgt	r5, r5, r3
 800481e:	2600      	movs	r6, #0
 8004820:	341a      	adds	r4, #26
 8004822:	42b5      	cmp	r5, r6
 8004824:	d11a      	bne.n	800485c <_printf_common+0xc8>
 8004826:	2000      	movs	r0, #0
 8004828:	e008      	b.n	800483c <_printf_common+0xa8>
 800482a:	2301      	movs	r3, #1
 800482c:	4652      	mov	r2, sl
 800482e:	4641      	mov	r1, r8
 8004830:	4638      	mov	r0, r7
 8004832:	47c8      	blx	r9
 8004834:	3001      	adds	r0, #1
 8004836:	d103      	bne.n	8004840 <_printf_common+0xac>
 8004838:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800483c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004840:	3501      	adds	r5, #1
 8004842:	e7c6      	b.n	80047d2 <_printf_common+0x3e>
 8004844:	18e1      	adds	r1, r4, r3
 8004846:	1c5a      	adds	r2, r3, #1
 8004848:	2030      	movs	r0, #48	@ 0x30
 800484a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800484e:	4422      	add	r2, r4
 8004850:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004854:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004858:	3302      	adds	r3, #2
 800485a:	e7c7      	b.n	80047ec <_printf_common+0x58>
 800485c:	2301      	movs	r3, #1
 800485e:	4622      	mov	r2, r4
 8004860:	4641      	mov	r1, r8
 8004862:	4638      	mov	r0, r7
 8004864:	47c8      	blx	r9
 8004866:	3001      	adds	r0, #1
 8004868:	d0e6      	beq.n	8004838 <_printf_common+0xa4>
 800486a:	3601      	adds	r6, #1
 800486c:	e7d9      	b.n	8004822 <_printf_common+0x8e>
	...

08004870 <_printf_i>:
 8004870:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004874:	7e0f      	ldrb	r7, [r1, #24]
 8004876:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004878:	2f78      	cmp	r7, #120	@ 0x78
 800487a:	4691      	mov	r9, r2
 800487c:	4680      	mov	r8, r0
 800487e:	460c      	mov	r4, r1
 8004880:	469a      	mov	sl, r3
 8004882:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004886:	d807      	bhi.n	8004898 <_printf_i+0x28>
 8004888:	2f62      	cmp	r7, #98	@ 0x62
 800488a:	d80a      	bhi.n	80048a2 <_printf_i+0x32>
 800488c:	2f00      	cmp	r7, #0
 800488e:	f000 80d2 	beq.w	8004a36 <_printf_i+0x1c6>
 8004892:	2f58      	cmp	r7, #88	@ 0x58
 8004894:	f000 80b9 	beq.w	8004a0a <_printf_i+0x19a>
 8004898:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800489c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80048a0:	e03a      	b.n	8004918 <_printf_i+0xa8>
 80048a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80048a6:	2b15      	cmp	r3, #21
 80048a8:	d8f6      	bhi.n	8004898 <_printf_i+0x28>
 80048aa:	a101      	add	r1, pc, #4	@ (adr r1, 80048b0 <_printf_i+0x40>)
 80048ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80048b0:	08004909 	.word	0x08004909
 80048b4:	0800491d 	.word	0x0800491d
 80048b8:	08004899 	.word	0x08004899
 80048bc:	08004899 	.word	0x08004899
 80048c0:	08004899 	.word	0x08004899
 80048c4:	08004899 	.word	0x08004899
 80048c8:	0800491d 	.word	0x0800491d
 80048cc:	08004899 	.word	0x08004899
 80048d0:	08004899 	.word	0x08004899
 80048d4:	08004899 	.word	0x08004899
 80048d8:	08004899 	.word	0x08004899
 80048dc:	08004a1d 	.word	0x08004a1d
 80048e0:	08004947 	.word	0x08004947
 80048e4:	080049d7 	.word	0x080049d7
 80048e8:	08004899 	.word	0x08004899
 80048ec:	08004899 	.word	0x08004899
 80048f0:	08004a3f 	.word	0x08004a3f
 80048f4:	08004899 	.word	0x08004899
 80048f8:	08004947 	.word	0x08004947
 80048fc:	08004899 	.word	0x08004899
 8004900:	08004899 	.word	0x08004899
 8004904:	080049df 	.word	0x080049df
 8004908:	6833      	ldr	r3, [r6, #0]
 800490a:	1d1a      	adds	r2, r3, #4
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	6032      	str	r2, [r6, #0]
 8004910:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004914:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004918:	2301      	movs	r3, #1
 800491a:	e09d      	b.n	8004a58 <_printf_i+0x1e8>
 800491c:	6833      	ldr	r3, [r6, #0]
 800491e:	6820      	ldr	r0, [r4, #0]
 8004920:	1d19      	adds	r1, r3, #4
 8004922:	6031      	str	r1, [r6, #0]
 8004924:	0606      	lsls	r6, r0, #24
 8004926:	d501      	bpl.n	800492c <_printf_i+0xbc>
 8004928:	681d      	ldr	r5, [r3, #0]
 800492a:	e003      	b.n	8004934 <_printf_i+0xc4>
 800492c:	0645      	lsls	r5, r0, #25
 800492e:	d5fb      	bpl.n	8004928 <_printf_i+0xb8>
 8004930:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004934:	2d00      	cmp	r5, #0
 8004936:	da03      	bge.n	8004940 <_printf_i+0xd0>
 8004938:	232d      	movs	r3, #45	@ 0x2d
 800493a:	426d      	negs	r5, r5
 800493c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004940:	4859      	ldr	r0, [pc, #356]	@ (8004aa8 <_printf_i+0x238>)
 8004942:	230a      	movs	r3, #10
 8004944:	e011      	b.n	800496a <_printf_i+0xfa>
 8004946:	6821      	ldr	r1, [r4, #0]
 8004948:	6833      	ldr	r3, [r6, #0]
 800494a:	0608      	lsls	r0, r1, #24
 800494c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004950:	d402      	bmi.n	8004958 <_printf_i+0xe8>
 8004952:	0649      	lsls	r1, r1, #25
 8004954:	bf48      	it	mi
 8004956:	b2ad      	uxthmi	r5, r5
 8004958:	2f6f      	cmp	r7, #111	@ 0x6f
 800495a:	4853      	ldr	r0, [pc, #332]	@ (8004aa8 <_printf_i+0x238>)
 800495c:	6033      	str	r3, [r6, #0]
 800495e:	bf14      	ite	ne
 8004960:	230a      	movne	r3, #10
 8004962:	2308      	moveq	r3, #8
 8004964:	2100      	movs	r1, #0
 8004966:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800496a:	6866      	ldr	r6, [r4, #4]
 800496c:	60a6      	str	r6, [r4, #8]
 800496e:	2e00      	cmp	r6, #0
 8004970:	bfa2      	ittt	ge
 8004972:	6821      	ldrge	r1, [r4, #0]
 8004974:	f021 0104 	bicge.w	r1, r1, #4
 8004978:	6021      	strge	r1, [r4, #0]
 800497a:	b90d      	cbnz	r5, 8004980 <_printf_i+0x110>
 800497c:	2e00      	cmp	r6, #0
 800497e:	d04b      	beq.n	8004a18 <_printf_i+0x1a8>
 8004980:	4616      	mov	r6, r2
 8004982:	fbb5 f1f3 	udiv	r1, r5, r3
 8004986:	fb03 5711 	mls	r7, r3, r1, r5
 800498a:	5dc7      	ldrb	r7, [r0, r7]
 800498c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004990:	462f      	mov	r7, r5
 8004992:	42bb      	cmp	r3, r7
 8004994:	460d      	mov	r5, r1
 8004996:	d9f4      	bls.n	8004982 <_printf_i+0x112>
 8004998:	2b08      	cmp	r3, #8
 800499a:	d10b      	bne.n	80049b4 <_printf_i+0x144>
 800499c:	6823      	ldr	r3, [r4, #0]
 800499e:	07df      	lsls	r7, r3, #31
 80049a0:	d508      	bpl.n	80049b4 <_printf_i+0x144>
 80049a2:	6923      	ldr	r3, [r4, #16]
 80049a4:	6861      	ldr	r1, [r4, #4]
 80049a6:	4299      	cmp	r1, r3
 80049a8:	bfde      	ittt	le
 80049aa:	2330      	movle	r3, #48	@ 0x30
 80049ac:	f806 3c01 	strble.w	r3, [r6, #-1]
 80049b0:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80049b4:	1b92      	subs	r2, r2, r6
 80049b6:	6122      	str	r2, [r4, #16]
 80049b8:	f8cd a000 	str.w	sl, [sp]
 80049bc:	464b      	mov	r3, r9
 80049be:	aa03      	add	r2, sp, #12
 80049c0:	4621      	mov	r1, r4
 80049c2:	4640      	mov	r0, r8
 80049c4:	f7ff fee6 	bl	8004794 <_printf_common>
 80049c8:	3001      	adds	r0, #1
 80049ca:	d14a      	bne.n	8004a62 <_printf_i+0x1f2>
 80049cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80049d0:	b004      	add	sp, #16
 80049d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049d6:	6823      	ldr	r3, [r4, #0]
 80049d8:	f043 0320 	orr.w	r3, r3, #32
 80049dc:	6023      	str	r3, [r4, #0]
 80049de:	4833      	ldr	r0, [pc, #204]	@ (8004aac <_printf_i+0x23c>)
 80049e0:	2778      	movs	r7, #120	@ 0x78
 80049e2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80049e6:	6823      	ldr	r3, [r4, #0]
 80049e8:	6831      	ldr	r1, [r6, #0]
 80049ea:	061f      	lsls	r7, r3, #24
 80049ec:	f851 5b04 	ldr.w	r5, [r1], #4
 80049f0:	d402      	bmi.n	80049f8 <_printf_i+0x188>
 80049f2:	065f      	lsls	r7, r3, #25
 80049f4:	bf48      	it	mi
 80049f6:	b2ad      	uxthmi	r5, r5
 80049f8:	6031      	str	r1, [r6, #0]
 80049fa:	07d9      	lsls	r1, r3, #31
 80049fc:	bf44      	itt	mi
 80049fe:	f043 0320 	orrmi.w	r3, r3, #32
 8004a02:	6023      	strmi	r3, [r4, #0]
 8004a04:	b11d      	cbz	r5, 8004a0e <_printf_i+0x19e>
 8004a06:	2310      	movs	r3, #16
 8004a08:	e7ac      	b.n	8004964 <_printf_i+0xf4>
 8004a0a:	4827      	ldr	r0, [pc, #156]	@ (8004aa8 <_printf_i+0x238>)
 8004a0c:	e7e9      	b.n	80049e2 <_printf_i+0x172>
 8004a0e:	6823      	ldr	r3, [r4, #0]
 8004a10:	f023 0320 	bic.w	r3, r3, #32
 8004a14:	6023      	str	r3, [r4, #0]
 8004a16:	e7f6      	b.n	8004a06 <_printf_i+0x196>
 8004a18:	4616      	mov	r6, r2
 8004a1a:	e7bd      	b.n	8004998 <_printf_i+0x128>
 8004a1c:	6833      	ldr	r3, [r6, #0]
 8004a1e:	6825      	ldr	r5, [r4, #0]
 8004a20:	6961      	ldr	r1, [r4, #20]
 8004a22:	1d18      	adds	r0, r3, #4
 8004a24:	6030      	str	r0, [r6, #0]
 8004a26:	062e      	lsls	r6, r5, #24
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	d501      	bpl.n	8004a30 <_printf_i+0x1c0>
 8004a2c:	6019      	str	r1, [r3, #0]
 8004a2e:	e002      	b.n	8004a36 <_printf_i+0x1c6>
 8004a30:	0668      	lsls	r0, r5, #25
 8004a32:	d5fb      	bpl.n	8004a2c <_printf_i+0x1bc>
 8004a34:	8019      	strh	r1, [r3, #0]
 8004a36:	2300      	movs	r3, #0
 8004a38:	6123      	str	r3, [r4, #16]
 8004a3a:	4616      	mov	r6, r2
 8004a3c:	e7bc      	b.n	80049b8 <_printf_i+0x148>
 8004a3e:	6833      	ldr	r3, [r6, #0]
 8004a40:	1d1a      	adds	r2, r3, #4
 8004a42:	6032      	str	r2, [r6, #0]
 8004a44:	681e      	ldr	r6, [r3, #0]
 8004a46:	6862      	ldr	r2, [r4, #4]
 8004a48:	2100      	movs	r1, #0
 8004a4a:	4630      	mov	r0, r6
 8004a4c:	f7fb fbe8 	bl	8000220 <memchr>
 8004a50:	b108      	cbz	r0, 8004a56 <_printf_i+0x1e6>
 8004a52:	1b80      	subs	r0, r0, r6
 8004a54:	6060      	str	r0, [r4, #4]
 8004a56:	6863      	ldr	r3, [r4, #4]
 8004a58:	6123      	str	r3, [r4, #16]
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004a60:	e7aa      	b.n	80049b8 <_printf_i+0x148>
 8004a62:	6923      	ldr	r3, [r4, #16]
 8004a64:	4632      	mov	r2, r6
 8004a66:	4649      	mov	r1, r9
 8004a68:	4640      	mov	r0, r8
 8004a6a:	47d0      	blx	sl
 8004a6c:	3001      	adds	r0, #1
 8004a6e:	d0ad      	beq.n	80049cc <_printf_i+0x15c>
 8004a70:	6823      	ldr	r3, [r4, #0]
 8004a72:	079b      	lsls	r3, r3, #30
 8004a74:	d413      	bmi.n	8004a9e <_printf_i+0x22e>
 8004a76:	68e0      	ldr	r0, [r4, #12]
 8004a78:	9b03      	ldr	r3, [sp, #12]
 8004a7a:	4298      	cmp	r0, r3
 8004a7c:	bfb8      	it	lt
 8004a7e:	4618      	movlt	r0, r3
 8004a80:	e7a6      	b.n	80049d0 <_printf_i+0x160>
 8004a82:	2301      	movs	r3, #1
 8004a84:	4632      	mov	r2, r6
 8004a86:	4649      	mov	r1, r9
 8004a88:	4640      	mov	r0, r8
 8004a8a:	47d0      	blx	sl
 8004a8c:	3001      	adds	r0, #1
 8004a8e:	d09d      	beq.n	80049cc <_printf_i+0x15c>
 8004a90:	3501      	adds	r5, #1
 8004a92:	68e3      	ldr	r3, [r4, #12]
 8004a94:	9903      	ldr	r1, [sp, #12]
 8004a96:	1a5b      	subs	r3, r3, r1
 8004a98:	42ab      	cmp	r3, r5
 8004a9a:	dcf2      	bgt.n	8004a82 <_printf_i+0x212>
 8004a9c:	e7eb      	b.n	8004a76 <_printf_i+0x206>
 8004a9e:	2500      	movs	r5, #0
 8004aa0:	f104 0619 	add.w	r6, r4, #25
 8004aa4:	e7f5      	b.n	8004a92 <_printf_i+0x222>
 8004aa6:	bf00      	nop
 8004aa8:	08004e05 	.word	0x08004e05
 8004aac:	08004e16 	.word	0x08004e16

08004ab0 <__sflush_r>:
 8004ab0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004ab4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ab8:	0716      	lsls	r6, r2, #28
 8004aba:	4605      	mov	r5, r0
 8004abc:	460c      	mov	r4, r1
 8004abe:	d454      	bmi.n	8004b6a <__sflush_r+0xba>
 8004ac0:	684b      	ldr	r3, [r1, #4]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	dc02      	bgt.n	8004acc <__sflush_r+0x1c>
 8004ac6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	dd48      	ble.n	8004b5e <__sflush_r+0xae>
 8004acc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004ace:	2e00      	cmp	r6, #0
 8004ad0:	d045      	beq.n	8004b5e <__sflush_r+0xae>
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004ad8:	682f      	ldr	r7, [r5, #0]
 8004ada:	6a21      	ldr	r1, [r4, #32]
 8004adc:	602b      	str	r3, [r5, #0]
 8004ade:	d030      	beq.n	8004b42 <__sflush_r+0x92>
 8004ae0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004ae2:	89a3      	ldrh	r3, [r4, #12]
 8004ae4:	0759      	lsls	r1, r3, #29
 8004ae6:	d505      	bpl.n	8004af4 <__sflush_r+0x44>
 8004ae8:	6863      	ldr	r3, [r4, #4]
 8004aea:	1ad2      	subs	r2, r2, r3
 8004aec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004aee:	b10b      	cbz	r3, 8004af4 <__sflush_r+0x44>
 8004af0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004af2:	1ad2      	subs	r2, r2, r3
 8004af4:	2300      	movs	r3, #0
 8004af6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004af8:	6a21      	ldr	r1, [r4, #32]
 8004afa:	4628      	mov	r0, r5
 8004afc:	47b0      	blx	r6
 8004afe:	1c43      	adds	r3, r0, #1
 8004b00:	89a3      	ldrh	r3, [r4, #12]
 8004b02:	d106      	bne.n	8004b12 <__sflush_r+0x62>
 8004b04:	6829      	ldr	r1, [r5, #0]
 8004b06:	291d      	cmp	r1, #29
 8004b08:	d82b      	bhi.n	8004b62 <__sflush_r+0xb2>
 8004b0a:	4a2a      	ldr	r2, [pc, #168]	@ (8004bb4 <__sflush_r+0x104>)
 8004b0c:	410a      	asrs	r2, r1
 8004b0e:	07d6      	lsls	r6, r2, #31
 8004b10:	d427      	bmi.n	8004b62 <__sflush_r+0xb2>
 8004b12:	2200      	movs	r2, #0
 8004b14:	6062      	str	r2, [r4, #4]
 8004b16:	04d9      	lsls	r1, r3, #19
 8004b18:	6922      	ldr	r2, [r4, #16]
 8004b1a:	6022      	str	r2, [r4, #0]
 8004b1c:	d504      	bpl.n	8004b28 <__sflush_r+0x78>
 8004b1e:	1c42      	adds	r2, r0, #1
 8004b20:	d101      	bne.n	8004b26 <__sflush_r+0x76>
 8004b22:	682b      	ldr	r3, [r5, #0]
 8004b24:	b903      	cbnz	r3, 8004b28 <__sflush_r+0x78>
 8004b26:	6560      	str	r0, [r4, #84]	@ 0x54
 8004b28:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004b2a:	602f      	str	r7, [r5, #0]
 8004b2c:	b1b9      	cbz	r1, 8004b5e <__sflush_r+0xae>
 8004b2e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004b32:	4299      	cmp	r1, r3
 8004b34:	d002      	beq.n	8004b3c <__sflush_r+0x8c>
 8004b36:	4628      	mov	r0, r5
 8004b38:	f7ff fbf2 	bl	8004320 <_free_r>
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	6363      	str	r3, [r4, #52]	@ 0x34
 8004b40:	e00d      	b.n	8004b5e <__sflush_r+0xae>
 8004b42:	2301      	movs	r3, #1
 8004b44:	4628      	mov	r0, r5
 8004b46:	47b0      	blx	r6
 8004b48:	4602      	mov	r2, r0
 8004b4a:	1c50      	adds	r0, r2, #1
 8004b4c:	d1c9      	bne.n	8004ae2 <__sflush_r+0x32>
 8004b4e:	682b      	ldr	r3, [r5, #0]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d0c6      	beq.n	8004ae2 <__sflush_r+0x32>
 8004b54:	2b1d      	cmp	r3, #29
 8004b56:	d001      	beq.n	8004b5c <__sflush_r+0xac>
 8004b58:	2b16      	cmp	r3, #22
 8004b5a:	d11e      	bne.n	8004b9a <__sflush_r+0xea>
 8004b5c:	602f      	str	r7, [r5, #0]
 8004b5e:	2000      	movs	r0, #0
 8004b60:	e022      	b.n	8004ba8 <__sflush_r+0xf8>
 8004b62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b66:	b21b      	sxth	r3, r3
 8004b68:	e01b      	b.n	8004ba2 <__sflush_r+0xf2>
 8004b6a:	690f      	ldr	r7, [r1, #16]
 8004b6c:	2f00      	cmp	r7, #0
 8004b6e:	d0f6      	beq.n	8004b5e <__sflush_r+0xae>
 8004b70:	0793      	lsls	r3, r2, #30
 8004b72:	680e      	ldr	r6, [r1, #0]
 8004b74:	bf08      	it	eq
 8004b76:	694b      	ldreq	r3, [r1, #20]
 8004b78:	600f      	str	r7, [r1, #0]
 8004b7a:	bf18      	it	ne
 8004b7c:	2300      	movne	r3, #0
 8004b7e:	eba6 0807 	sub.w	r8, r6, r7
 8004b82:	608b      	str	r3, [r1, #8]
 8004b84:	f1b8 0f00 	cmp.w	r8, #0
 8004b88:	dde9      	ble.n	8004b5e <__sflush_r+0xae>
 8004b8a:	6a21      	ldr	r1, [r4, #32]
 8004b8c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004b8e:	4643      	mov	r3, r8
 8004b90:	463a      	mov	r2, r7
 8004b92:	4628      	mov	r0, r5
 8004b94:	47b0      	blx	r6
 8004b96:	2800      	cmp	r0, #0
 8004b98:	dc08      	bgt.n	8004bac <__sflush_r+0xfc>
 8004b9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004ba2:	81a3      	strh	r3, [r4, #12]
 8004ba4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004ba8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004bac:	4407      	add	r7, r0
 8004bae:	eba8 0800 	sub.w	r8, r8, r0
 8004bb2:	e7e7      	b.n	8004b84 <__sflush_r+0xd4>
 8004bb4:	dfbffffe 	.word	0xdfbffffe

08004bb8 <_fflush_r>:
 8004bb8:	b538      	push	{r3, r4, r5, lr}
 8004bba:	690b      	ldr	r3, [r1, #16]
 8004bbc:	4605      	mov	r5, r0
 8004bbe:	460c      	mov	r4, r1
 8004bc0:	b913      	cbnz	r3, 8004bc8 <_fflush_r+0x10>
 8004bc2:	2500      	movs	r5, #0
 8004bc4:	4628      	mov	r0, r5
 8004bc6:	bd38      	pop	{r3, r4, r5, pc}
 8004bc8:	b118      	cbz	r0, 8004bd2 <_fflush_r+0x1a>
 8004bca:	6a03      	ldr	r3, [r0, #32]
 8004bcc:	b90b      	cbnz	r3, 8004bd2 <_fflush_r+0x1a>
 8004bce:	f7ff f9ad 	bl	8003f2c <__sinit>
 8004bd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d0f3      	beq.n	8004bc2 <_fflush_r+0xa>
 8004bda:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004bdc:	07d0      	lsls	r0, r2, #31
 8004bde:	d404      	bmi.n	8004bea <_fflush_r+0x32>
 8004be0:	0599      	lsls	r1, r3, #22
 8004be2:	d402      	bmi.n	8004bea <_fflush_r+0x32>
 8004be4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004be6:	f7ff fb98 	bl	800431a <__retarget_lock_acquire_recursive>
 8004bea:	4628      	mov	r0, r5
 8004bec:	4621      	mov	r1, r4
 8004bee:	f7ff ff5f 	bl	8004ab0 <__sflush_r>
 8004bf2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004bf4:	07da      	lsls	r2, r3, #31
 8004bf6:	4605      	mov	r5, r0
 8004bf8:	d4e4      	bmi.n	8004bc4 <_fflush_r+0xc>
 8004bfa:	89a3      	ldrh	r3, [r4, #12]
 8004bfc:	059b      	lsls	r3, r3, #22
 8004bfe:	d4e1      	bmi.n	8004bc4 <_fflush_r+0xc>
 8004c00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004c02:	f7ff fb8b 	bl	800431c <__retarget_lock_release_recursive>
 8004c06:	e7dd      	b.n	8004bc4 <_fflush_r+0xc>

08004c08 <__swhatbuf_r>:
 8004c08:	b570      	push	{r4, r5, r6, lr}
 8004c0a:	460c      	mov	r4, r1
 8004c0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c10:	2900      	cmp	r1, #0
 8004c12:	b096      	sub	sp, #88	@ 0x58
 8004c14:	4615      	mov	r5, r2
 8004c16:	461e      	mov	r6, r3
 8004c18:	da0d      	bge.n	8004c36 <__swhatbuf_r+0x2e>
 8004c1a:	89a3      	ldrh	r3, [r4, #12]
 8004c1c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004c20:	f04f 0100 	mov.w	r1, #0
 8004c24:	bf14      	ite	ne
 8004c26:	2340      	movne	r3, #64	@ 0x40
 8004c28:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004c2c:	2000      	movs	r0, #0
 8004c2e:	6031      	str	r1, [r6, #0]
 8004c30:	602b      	str	r3, [r5, #0]
 8004c32:	b016      	add	sp, #88	@ 0x58
 8004c34:	bd70      	pop	{r4, r5, r6, pc}
 8004c36:	466a      	mov	r2, sp
 8004c38:	f000 f848 	bl	8004ccc <_fstat_r>
 8004c3c:	2800      	cmp	r0, #0
 8004c3e:	dbec      	blt.n	8004c1a <__swhatbuf_r+0x12>
 8004c40:	9901      	ldr	r1, [sp, #4]
 8004c42:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004c46:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004c4a:	4259      	negs	r1, r3
 8004c4c:	4159      	adcs	r1, r3
 8004c4e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004c52:	e7eb      	b.n	8004c2c <__swhatbuf_r+0x24>

08004c54 <__smakebuf_r>:
 8004c54:	898b      	ldrh	r3, [r1, #12]
 8004c56:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004c58:	079d      	lsls	r5, r3, #30
 8004c5a:	4606      	mov	r6, r0
 8004c5c:	460c      	mov	r4, r1
 8004c5e:	d507      	bpl.n	8004c70 <__smakebuf_r+0x1c>
 8004c60:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004c64:	6023      	str	r3, [r4, #0]
 8004c66:	6123      	str	r3, [r4, #16]
 8004c68:	2301      	movs	r3, #1
 8004c6a:	6163      	str	r3, [r4, #20]
 8004c6c:	b003      	add	sp, #12
 8004c6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c70:	ab01      	add	r3, sp, #4
 8004c72:	466a      	mov	r2, sp
 8004c74:	f7ff ffc8 	bl	8004c08 <__swhatbuf_r>
 8004c78:	9f00      	ldr	r7, [sp, #0]
 8004c7a:	4605      	mov	r5, r0
 8004c7c:	4639      	mov	r1, r7
 8004c7e:	4630      	mov	r0, r6
 8004c80:	f7ff fbba 	bl	80043f8 <_malloc_r>
 8004c84:	b948      	cbnz	r0, 8004c9a <__smakebuf_r+0x46>
 8004c86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c8a:	059a      	lsls	r2, r3, #22
 8004c8c:	d4ee      	bmi.n	8004c6c <__smakebuf_r+0x18>
 8004c8e:	f023 0303 	bic.w	r3, r3, #3
 8004c92:	f043 0302 	orr.w	r3, r3, #2
 8004c96:	81a3      	strh	r3, [r4, #12]
 8004c98:	e7e2      	b.n	8004c60 <__smakebuf_r+0xc>
 8004c9a:	89a3      	ldrh	r3, [r4, #12]
 8004c9c:	6020      	str	r0, [r4, #0]
 8004c9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ca2:	81a3      	strh	r3, [r4, #12]
 8004ca4:	9b01      	ldr	r3, [sp, #4]
 8004ca6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004caa:	b15b      	cbz	r3, 8004cc4 <__smakebuf_r+0x70>
 8004cac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004cb0:	4630      	mov	r0, r6
 8004cb2:	f000 f81d 	bl	8004cf0 <_isatty_r>
 8004cb6:	b128      	cbz	r0, 8004cc4 <__smakebuf_r+0x70>
 8004cb8:	89a3      	ldrh	r3, [r4, #12]
 8004cba:	f023 0303 	bic.w	r3, r3, #3
 8004cbe:	f043 0301 	orr.w	r3, r3, #1
 8004cc2:	81a3      	strh	r3, [r4, #12]
 8004cc4:	89a3      	ldrh	r3, [r4, #12]
 8004cc6:	431d      	orrs	r5, r3
 8004cc8:	81a5      	strh	r5, [r4, #12]
 8004cca:	e7cf      	b.n	8004c6c <__smakebuf_r+0x18>

08004ccc <_fstat_r>:
 8004ccc:	b538      	push	{r3, r4, r5, lr}
 8004cce:	4d07      	ldr	r5, [pc, #28]	@ (8004cec <_fstat_r+0x20>)
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	4604      	mov	r4, r0
 8004cd4:	4608      	mov	r0, r1
 8004cd6:	4611      	mov	r1, r2
 8004cd8:	602b      	str	r3, [r5, #0]
 8004cda:	f7fc f846 	bl	8000d6a <_fstat>
 8004cde:	1c43      	adds	r3, r0, #1
 8004ce0:	d102      	bne.n	8004ce8 <_fstat_r+0x1c>
 8004ce2:	682b      	ldr	r3, [r5, #0]
 8004ce4:	b103      	cbz	r3, 8004ce8 <_fstat_r+0x1c>
 8004ce6:	6023      	str	r3, [r4, #0]
 8004ce8:	bd38      	pop	{r3, r4, r5, pc}
 8004cea:	bf00      	nop
 8004cec:	20000334 	.word	0x20000334

08004cf0 <_isatty_r>:
 8004cf0:	b538      	push	{r3, r4, r5, lr}
 8004cf2:	4d06      	ldr	r5, [pc, #24]	@ (8004d0c <_isatty_r+0x1c>)
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	4604      	mov	r4, r0
 8004cf8:	4608      	mov	r0, r1
 8004cfa:	602b      	str	r3, [r5, #0]
 8004cfc:	f7fc f845 	bl	8000d8a <_isatty>
 8004d00:	1c43      	adds	r3, r0, #1
 8004d02:	d102      	bne.n	8004d0a <_isatty_r+0x1a>
 8004d04:	682b      	ldr	r3, [r5, #0]
 8004d06:	b103      	cbz	r3, 8004d0a <_isatty_r+0x1a>
 8004d08:	6023      	str	r3, [r4, #0]
 8004d0a:	bd38      	pop	{r3, r4, r5, pc}
 8004d0c:	20000334 	.word	0x20000334

08004d10 <_sbrk_r>:
 8004d10:	b538      	push	{r3, r4, r5, lr}
 8004d12:	4d06      	ldr	r5, [pc, #24]	@ (8004d2c <_sbrk_r+0x1c>)
 8004d14:	2300      	movs	r3, #0
 8004d16:	4604      	mov	r4, r0
 8004d18:	4608      	mov	r0, r1
 8004d1a:	602b      	str	r3, [r5, #0]
 8004d1c:	f7fc f84e 	bl	8000dbc <_sbrk>
 8004d20:	1c43      	adds	r3, r0, #1
 8004d22:	d102      	bne.n	8004d2a <_sbrk_r+0x1a>
 8004d24:	682b      	ldr	r3, [r5, #0]
 8004d26:	b103      	cbz	r3, 8004d2a <_sbrk_r+0x1a>
 8004d28:	6023      	str	r3, [r4, #0]
 8004d2a:	bd38      	pop	{r3, r4, r5, pc}
 8004d2c:	20000334 	.word	0x20000334

08004d30 <_init>:
 8004d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d32:	bf00      	nop
 8004d34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d36:	bc08      	pop	{r3}
 8004d38:	469e      	mov	lr, r3
 8004d3a:	4770      	bx	lr

08004d3c <_fini>:
 8004d3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d3e:	bf00      	nop
 8004d40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d42:	bc08      	pop	{r3}
 8004d44:	469e      	mov	lr, r3
 8004d46:	4770      	bx	lr
