<pragmas>
<pragma file="csr_vmul.cpp" line="43" pragmaType="pipeline" parentfunction="csr_vmul" off="0" ii="1" rewind="0" style=""/>
<pragma file="csr_vmul.cpp" line="42" pragmaType="loop_tripcount" parentfunction="csr_vmul" min="0" max="1024" avg="512"/>
<pragma file="csr_vmul.cpp" line="48" pragmaType="loop_tripcount" parentfunction="csr_vmul" min="0" max="1024" avg="512"/>
<pragma file="csr_vmul.cpp" line="17" pragmaType="disaggregate" parentfunction="csr_vmul" variable="matrix"/>
<pragma file="csr_vmul.cpp" line="18" pragmaType="interface" parentfunction="csr_vmul" mode="s_axilite" port="" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="csr_vmul.cpp" line="19" pragmaType="interface" parentfunction="csr_vmul" mode="s_axilite" port="" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="csr_vmul.cpp" line="20" pragmaType="interface" parentfunction="csr_vmul" mode="s_axilite" port="" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="csr_vmul.cpp" line="21" pragmaType="interface" parentfunction="csr_vmul" mode="m_axi" port="" bundle="gmem" offset="slave" name="" depth="-1" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="-1" channel=""/>
<pragma file="csr_vmul.cpp" line="22" pragmaType="interface" parentfunction="csr_vmul" mode="m_axi" port="" bundle="gmem" offset="slave" name="" depth="-1" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="-1" channel=""/>
<pragma file="csr_vmul.cpp" line="23" pragmaType="interface" parentfunction="csr_vmul" mode="m_axi" port="" bundle="gmem" offset="slave" name="" depth="-1" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="-1" channel=""/>
<pragma file="csr_vmul.cpp" line="26" pragmaType="disaggregate" parentfunction="csr_vmul" variable="vector"/>
<pragma file="csr_vmul.cpp" line="27" pragmaType="interface" parentfunction="csr_vmul" mode="m_axi" port="" bundle="gmem" offset="slave" name="" depth="-1" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="-1" channel=""/>
<pragma file="csr_vmul.cpp" line="28" pragmaType="interface" parentfunction="csr_vmul" mode="s_axilite" port="" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="csr_vmul.cpp" line="30" pragmaType="disaggregate" parentfunction="csr_vmul" variable="out"/>
<pragma file="csr_vmul.cpp" line="31" pragmaType="interface" parentfunction="csr_vmul" mode="m_axi" port="" bundle="gmem" offset="slave" name="" depth="-1" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="-1" channel=""/>
<pragma file="csr_vmul.cpp" line="32" pragmaType="interface" parentfunction="csr_vmul" mode="s_axilite" port="" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="csr_vmul.cpp" line="36" pragmaType="interface" parentfunction="csr_vmul" mode="s_axilite" port="" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
</pragmas>
