// Seed: 2789979010
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_4(
      .id_0(1'b0), .id_1(1'd0), .id_2(), .id_3(1), .id_4(1'b0), .id_5(id_1), .id_6(id_5)
  );
  assign id_1 = 1;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    output wand id_2,
    output supply1 id_3,
    input wire id_4,
    input wand id_5,
    output wor id_6,
    output supply1 id_7,
    output tri0 id_8,
    input uwire id_9,
    output supply0 id_10,
    output supply0 id_11,
    input wand id_12
    , id_25,
    output wire id_13,
    input uwire id_14,
    input tri1 id_15,
    input wor id_16,
    output wire id_17,
    output tri id_18,
    output wor id_19,
    output tri id_20,
    output tri1 id_21,
    input tri id_22,
    input supply1 id_23
);
  wire id_26;
  module_0 modCall_1 (
      id_25,
      id_26,
      id_26
  );
  wire id_27;
  and primCall (id_8, id_26, id_22, id_12, id_15, id_14, id_0, id_1, id_9, id_23, id_16, id_25);
endmodule
