README.md

## This Repository is created in class and homeworks

### Lab01

LOCK

combinational circuit design

### Lab02

LOCK2

sequential circuit design


### Lab03

DART

1. circling the key to position and add the result until in_valid_2 signal is down
2. PATTERN.v file check the function is correct and generate the error code for different cases
3. TESTBED.v 

### Lab04


deadline: 10/25

All right researved
